// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "08/10/2023 23:55:29"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module ImageOutput (
	i_clk,
	i_resetL,
	o_vga_hs,
	o_vga_vs,
	VGA_R,
	VGA_G,
	VGA_B,
	i_nextL);
input 	i_clk;
input 	i_resetL;
output 	o_vga_hs;
output 	o_vga_vs;
output 	[3:0] VGA_R;
output 	[3:0] VGA_G;
output 	[3:0] VGA_B;
input 	i_nextL;

// Design Ports Information
// o_vga_hs	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_vga_vs	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// i_clk	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_resetL	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// i_nextL	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \o_vga_hs~output_o ;
wire \o_vga_vs~output_o ;
wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[3]~output_o ;
wire \i_clk~input_o ;
wire \i_clk~inputclkctrl_outclk ;
wire \video|CRCT_640X480|h_count[0]~10_combout ;
wire \i_resetL~input_o ;
wire \video|CRCT_640X480|h_count[7]~27 ;
wire \video|CRCT_640X480|h_count[8]~28_combout ;
wire \video|CRCT_640X480|pix_stb_cnt[15]~0_combout ;
wire \video|CRCT_640X480|h_count[6]~21_combout ;
wire \video|CRCT_640X480|h_count[8]~29 ;
wire \video|CRCT_640X480|h_count[9]~30_combout ;
wire \video|CRCT_640X480|Equal3~1_combout ;
wire \video|CRCT_640X480|Equal1~0_combout ;
wire \video|CRCT_640X480|Equal1~1_combout ;
wire \video|CRCT_640X480|h_count[6]~20_combout ;
wire \video|CRCT_640X480|h_count[0]~11 ;
wire \video|CRCT_640X480|h_count[1]~12_combout ;
wire \video|CRCT_640X480|h_count[1]~13 ;
wire \video|CRCT_640X480|h_count[2]~14_combout ;
wire \video|CRCT_640X480|h_count[2]~15 ;
wire \video|CRCT_640X480|h_count[3]~16_combout ;
wire \video|CRCT_640X480|h_count[3]~17 ;
wire \video|CRCT_640X480|h_count[4]~18_combout ;
wire \video|CRCT_640X480|h_count[4]~19 ;
wire \video|CRCT_640X480|h_count[5]~22_combout ;
wire \video|CRCT_640X480|h_count[5]~23 ;
wire \video|CRCT_640X480|h_count[6]~24_combout ;
wire \video|CRCT_640X480|h_count[6]~25 ;
wire \video|CRCT_640X480|h_count[7]~26_combout ;
wire \video|CRCT_640X480|Equal3~0_combout ;
wire \video|CRCT_640X480|o_hs~0_combout ;
wire \video|CRCT_640X480|v_count[0]~10_combout ;
wire \video|CRCT_640X480|Equal4~0_combout ;
wire \video|CRCT_640X480|v_count[5]~23 ;
wire \video|CRCT_640X480|v_count[6]~24_combout ;
wire \video|CRCT_640X480|v_count[0]~17_combout ;
wire \video|CRCT_640X480|v_count[6]~25 ;
wire \video|CRCT_640X480|v_count[7]~26_combout ;
wire \video|CRCT_640X480|v_count[7]~27 ;
wire \video|CRCT_640X480|v_count[8]~28_combout ;
wire \video|CRCT_640X480|v_count[8]~29 ;
wire \video|CRCT_640X480|v_count[9]~30_combout ;
wire \video|CRCT_640X480|Equal4~1_combout ;
wire \video|CRCT_640X480|Equal4~2_combout ;
wire \video|CRCT_640X480|v_count[0]~16_combout ;
wire \video|CRCT_640X480|v_count[0]~11 ;
wire \video|CRCT_640X480|v_count[1]~12_combout ;
wire \video|CRCT_640X480|v_count[1]~13 ;
wire \video|CRCT_640X480|v_count[2]~14_combout ;
wire \video|CRCT_640X480|v_count[2]~15 ;
wire \video|CRCT_640X480|v_count[3]~18_combout ;
wire \video|CRCT_640X480|v_count[3]~19 ;
wire \video|CRCT_640X480|v_count[4]~20_combout ;
wire \video|CRCT_640X480|v_count[4]~21 ;
wire \video|CRCT_640X480|v_count[5]~22_combout ;
wire \video|CRCT_640X480|LessThan4~0_combout ;
wire \video|CRCT_640X480|always0~0_combout ;
wire \video|CRCT_640X480|o_vs~0_combout ;
wire \i_nextL~input_o ;
wire \i_has_reset~0_combout ;
wire \i_has_reset~q ;
wire \addr[0]~18_combout ;
wire \addr[11]~17_combout ;
wire \LessThan0~0_combout ;
wire \addr[15]~50 ;
wire \addr[16]~51_combout ;
wire \addr[11]~20_combout ;
wire \addr[0]~19 ;
wire \addr[1]~21_combout ;
wire \addr[1]~22 ;
wire \addr[2]~23_combout ;
wire \addr[2]~24 ;
wire \addr[3]~25_combout ;
wire \addr[3]~26 ;
wire \addr[4]~27_combout ;
wire \addr[4]~28 ;
wire \addr[5]~29_combout ;
wire \addr[5]~30 ;
wire \addr[6]~31_combout ;
wire \addr[6]~32 ;
wire \addr[7]~33_combout ;
wire \addr[7]~34 ;
wire \addr[8]~35_combout ;
wire \addr[8]~36 ;
wire \addr[9]~37_combout ;
wire \addr[9]~38 ;
wire \addr[10]~39_combout ;
wire \addr[10]~40 ;
wire \addr[11]~41_combout ;
wire \addr[11]~42 ;
wire \addr[12]~43_combout ;
wire \addr[12]~44 ;
wire \addr[13]~45_combout ;
wire \addr[13]~46 ;
wire \addr[14]~47_combout ;
wire \addr[14]~48 ;
wire \addr[15]~49_combout ;
wire \picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~0_combout ;
wire \flush~0_combout ;
wire \flush~1_combout ;
wire \flush~q ;
wire \video|i_flush_triggered~feeder_combout ;
wire \video|i_flush_triggered~q ;
wire \video|displayedFrameID~0_combout ;
wire \video|displayedFrameID~q ;
wire \video|CRCT_640X480|LessThan5~1_combout ;
wire \video|CRCT_640X480|o_x[0]~0_combout ;
wire \video|CRCT_640X480|o_y[0]~0_combout ;
wire \video|CRCT_640X480|Add2~1_combout ;
wire \video|CRCT_640X480|LessThan4~1_combout ;
wire \video|CRCT_640X480|Equal3~3_combout ;
wire \video|CRCT_640X480|Equal3~4_combout ;
wire \video|CRCT_640X480|o_xy~0_combout ;
wire \video|CRCT_640X480|always0~1_combout ;
wire \video|CRCT_640X480|always0~2_combout ;
wire \video|CRCT_640X480|Add2~2_combout ;
wire \video|CRCT_640X480|Add2~75_combout ;
wire \video|CRCT_640X480|Add2~65_combout ;
wire \video|CRCT_640X480|xy_buf[16]~2_combout ;
wire \video|CRCT_640X480|xy_buf~20_combout ;
wire \video|CRCT_640X480|xy_buf~21_combout ;
wire \video|CRCT_640X480|xy_buf[16]~4_combout ;
wire \video|CRCT_640X480|Add2~67_combout ;
wire \video|CRCT_640X480|xy_buf~17_combout ;
wire \video|CRCT_640X480|xy_buf~18_combout ;
wire \video|CRCT_640X480|Add2~3_combout ;
wire \video|CRCT_640X480|Add2~0_combout ;
wire \video|CRCT_640X480|xy_buf~15_combout ;
wire \video|CRCT_640X480|xy_buf~16_combout ;
wire \video|CRCT_640X480|xy_buf~13_combout ;
wire \video|CRCT_640X480|xy_buf~14_combout ;
wire \video|CRCT_640X480|xy_buf~10_combout ;
wire \video|CRCT_640X480|xy_buf~11_combout ;
wire \video|CRCT_640X480|xy_buf~8_combout ;
wire \video|CRCT_640X480|xy_buf~9_combout ;
wire \video|CRCT_640X480|xy_buf~6_combout ;
wire \video|CRCT_640X480|xy_buf~7_combout ;
wire \video|CRCT_640X480|xy_buf~3_combout ;
wire \video|CRCT_640X480|xy_buf~5_combout ;
wire \video|CRCT_640X480|Add2~4_combout ;
wire \video|CRCT_640X480|Add2~10_combout ;
wire \video|CRCT_640X480|Add2~11_combout ;
wire \video|CRCT_640X480|Add2~5 ;
wire \video|CRCT_640X480|Add2~6_combout ;
wire \video|CRCT_640X480|Add2~8_combout ;
wire \video|CRCT_640X480|Add2~9_combout ;
wire \video|CRCT_640X480|Add2~7 ;
wire \video|CRCT_640X480|Add2~12_combout ;
wire \video|CRCT_640X480|Add2~18_combout ;
wire \video|CRCT_640X480|Add2~19_combout ;
wire \video|CRCT_640X480|Add2~13 ;
wire \video|CRCT_640X480|Add2~14_combout ;
wire \video|CRCT_640X480|Add2~16_combout ;
wire \video|CRCT_640X480|Add2~17_combout ;
wire \video|CRCT_640X480|Add2~15 ;
wire \video|CRCT_640X480|Add2~20_combout ;
wire \video|CRCT_640X480|Add2~26_combout ;
wire \video|CRCT_640X480|Add2~27_combout ;
wire \video|CRCT_640X480|Add2~21 ;
wire \video|CRCT_640X480|Add2~22_combout ;
wire \video|CRCT_640X480|Add2~24_combout ;
wire \video|CRCT_640X480|Add2~25_combout ;
wire \video|CRCT_640X480|Add2~23 ;
wire \video|CRCT_640X480|Add2~28_combout ;
wire \video|CRCT_640X480|Add2~34_combout ;
wire \video|CRCT_640X480|Add2~35_combout ;
wire \video|CRCT_640X480|Add2~29 ;
wire \video|CRCT_640X480|Add2~30_combout ;
wire \video|CRCT_640X480|Add2~32_combout ;
wire \video|CRCT_640X480|Add2~33_combout ;
wire \video|CRCT_640X480|Add2~31 ;
wire \video|CRCT_640X480|Add2~36_combout ;
wire \video|CRCT_640X480|Add2~59_combout ;
wire \video|CRCT_640X480|Add2~60_combout ;
wire \video|CRCT_640X480|Add2~37 ;
wire \video|CRCT_640X480|Add2~38_combout ;
wire \video|CRCT_640X480|Add2~57_combout ;
wire \video|CRCT_640X480|Add2~58_combout ;
wire \video|CRCT_640X480|Add2~39 ;
wire \video|CRCT_640X480|Add2~40_combout ;
wire \video|CRCT_640X480|Add2~63_combout ;
wire \video|CRCT_640X480|Add2~64_combout ;
wire \video|CRCT_640X480|Add2~41 ;
wire \video|CRCT_640X480|Add2~42_combout ;
wire \video|CRCT_640X480|Add2~61_combout ;
wire \video|CRCT_640X480|Add2~62_combout ;
wire \video|CRCT_640X480|Add2~43 ;
wire \video|CRCT_640X480|Add2~44_combout ;
wire \video|CRCT_640X480|Add2~69_combout ;
wire \video|CRCT_640X480|Add2~70_combout ;
wire \video|CRCT_640X480|Add2~45 ;
wire \video|CRCT_640X480|Add2~46_combout ;
wire \video|CRCT_640X480|Add2~66_combout ;
wire \video|CRCT_640X480|Add2~68_combout ;
wire \video|CRCT_640X480|Add2~47 ;
wire \video|CRCT_640X480|Add2~48_combout ;
wire \video|CRCT_640X480|Add2~74_combout ;
wire \video|CRCT_640X480|Add2~76_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ;
wire \video|CRCT_640X480|xy_buf~12_combout ;
wire \video|CRCT_640X480|xy_buf~19_combout ;
wire \video|CRCT_640X480|Add2~49 ;
wire \video|CRCT_640X480|Add2~50_combout ;
wire \video|CRCT_640X480|Add2~71_combout ;
wire \video|CRCT_640X480|Add2~72_combout ;
wire \video|CRCT_640X480|Add2~73_combout ;
wire \video|CRCT_640X480|Add2~51 ;
wire \video|CRCT_640X480|Add2~52_combout ;
wire \video|CRCT_640X480|Add2~54_combout ;
wire \video|CRCT_640X480|Add2~55_combout ;
wire \video|CRCT_640X480|Add2~56_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ;
wire \video|CRCT_640X480|Add2~83_combout ;
wire \video|CRCT_640X480|Add2~84_combout ;
wire \video|CRCT_640X480|Add2~81_combout ;
wire \video|CRCT_640X480|Add2~82_combout ;
wire \video|CRCT_640X480|Add2~77_combout ;
wire \video|CRCT_640X480|Add2~78_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~0_combout ;
wire \video|CRCT_640X480|Add2~79_combout ;
wire \video|CRCT_640X480|Add2~80_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode150w[3]~0_combout ;
wire \data_id~1_combout ;
wire \data_id~2_combout ;
wire \picture1|altsyncram_component|auto_generated|rden_decode|w_anode248w[3]~0_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a27 ;
wire \picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \Mux2~5_combout ;
wire \Mux2~6_combout ;
wire \picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~1_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1_combout ;
wire \picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ;
wire \picture1|altsyncram_component|auto_generated|rden_decode|w_anode207w[3]~0_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0_combout ;
wire \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ;
wire \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \Mux2~1_combout ;
wire \Mux2~0_combout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1_combout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0_combout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ;
wire \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ;
wire \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout ;
wire \Mux2~2_combout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a27 ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \Mux2~3_combout ;
wire \data_id~0_combout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1_combout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0_combout ;
wire \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ;
wire \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout ;
wire \Mux2~4_combout ;
wire \Mux2~7_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~0_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~5_combout ;
wire \picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~0_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode207w[3]~0_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode227w[3]~0_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~4_combout ;
wire \video|comb~0_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ;
wire \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ;
wire \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1_combout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0_combout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ;
wire \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ;
wire \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \Mux1~2_combout ;
wire \Mux1~3_combout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \Mux1~0_combout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1_combout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0_combout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ;
wire \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ;
wire \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout ;
wire \Mux1~1_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a28 ;
wire \Mux1~4_combout ;
wire \Mux1~5_combout ;
wire \Mux1~6_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~1_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~1_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~2_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode187w[3]~0_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~3_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~6_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~4_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~3_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~1_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~5_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout ;
wire \video|comb~1_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~2_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~6_combout ;
wire \video|f_rdata[2]~17_combout ;
wire \video|f_rdata[2]~5_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[15]~feeder_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[13]~feeder_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[16]~feeder_combout ;
wire \video|f_rdata[2]~3_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[7]~feeder_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[8]~feeder_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[5]~feeder_combout ;
wire \video|f_rdata[2]~1_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[12]~feeder_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[9]~feeder_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[11]~feeder_combout ;
wire \video|f_rdata[2]~2_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[3]~feeder_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[4]~feeder_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[1]~feeder_combout ;
wire \video|f_rdata[2]~0_combout ;
wire \video|f_rdata[2]~4_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[25]~feeder_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[27]~feeder_combout ;
wire \video|f_rdata[2]~8_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[19]~feeder_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[20]~feeder_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[17]~feeder_combout ;
wire \video|f_rdata[2]~6_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[32]~feeder_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[31]~feeder_combout ;
wire \video|f_rdata[2]~9_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[23]~feeder_combout ;
wire \video|secondFrame|memory_rtl_0_bypass[24]~feeder_combout ;
wire \video|f_rdata[2]~7_combout ;
wire \video|f_rdata[2]~10_combout ;
wire \video|f_rdata[2]~11_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[7]~feeder_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[8]~feeder_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[5]~feeder_combout ;
wire \video|f_rdata[2]~13_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[3]~feeder_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[4]~feeder_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[1]~feeder_combout ;
wire \video|f_rdata[2]~12_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[16]~feeder_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[13]~feeder_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[15]~feeder_combout ;
wire \video|f_rdata[2]~15_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[11]~feeder_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[12]~feeder_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[9]~feeder_combout ;
wire \video|f_rdata[2]~14_combout ;
wire \video|f_rdata[2]~16_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[25]~feeder_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[27]~feeder_combout ;
wire \video|f_rdata[2]~20_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[24]~feeder_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[21]~feeder_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[23]~feeder_combout ;
wire \video|f_rdata[2]~19_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[31]~feeder_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[32]~feeder_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[29]~feeder_combout ;
wire \video|f_rdata[2]~21_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[19]~feeder_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[20]~feeder_combout ;
wire \video|firstFrame|memory_rtl_0_bypass[17]~feeder_combout ;
wire \video|f_rdata[2]~18_combout ;
wire \video|f_rdata[2]~22_combout ;
wire \video|f_rdata[2]~23_combout ;
wire \video|f_rdata[0]~24_combout ;
wire \video|f_rdata[0]~25_combout ;
wire \video|CRCT_640X480|LessThan5~0_combout ;
wire \video|CRCT_640X480|Add0~1 ;
wire \video|CRCT_640X480|Add0~3 ;
wire \video|CRCT_640X480|Add0~4_combout ;
wire \video|CRCT_640X480|Add0~0_combout ;
wire \video|CRCT_640X480|Add0~2_combout ;
wire \video|CRCT_640X480|Add0~5 ;
wire \video|CRCT_640X480|Add0~6_combout ;
wire \video|LessThan0~0_combout ;
wire \video|CRCT_640X480|Add0~7 ;
wire \video|CRCT_640X480|Add0~8_combout ;
wire \video|CRCT_640X480|Equal3~2_combout ;
wire \video|VGA_R[3]~0_combout ;
wire \video|VGA_R[3]~1_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a28 ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~2_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~3_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~4_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~5_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~6_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~4_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~5_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~3_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a28 ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~2_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~6_combout ;
wire \video|f_rdata[1]~26_combout ;
wire \video|f_rdata[1]~27_combout ;
wire \video|VGA_G[3]~0_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \Mux0~4_combout ;
wire \Mux0~5_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \picture3|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0_combout ;
wire \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ;
wire \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \Mux0~0_combout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1_combout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0_combout ;
wire \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \picture1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout ;
wire \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout ;
wire \Mux0~1_combout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a29 ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \Mux0~2_combout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1_combout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0_combout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \picture2|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ;
wire \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ;
wire \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout ;
wire \Mux0~3_combout ;
wire \Mux0~6_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~7_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~5_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~4_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~6_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~8_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~9_combout ;
wire \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~10_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~8_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~7_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~9_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~5_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~4_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~6_combout ;
wire \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~10_combout ;
wire \video|f_rdata[2]~28_combout ;
wire \video|f_rdata[2]~29_combout ;
wire \video|VGA_B[3]~0_combout ;
wire [16:0] addr;
wire [3:0] \picture3|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b ;
wire [9:0] \video|CRCT_640X480|h_count ;
wire [3:0] \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode237w ;
wire [9:0] \video|CRCT_640X480|v_count ;
wire [0:37] \video|firstFrame|memory_rtl_0_bypass ;
wire [3:0] \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b ;
wire [0:37] \video|secondFrame|memory_rtl_0_bypass ;
wire [15:0] \video|CRCT_640X480|pix_stb_cnt ;
wire [1:0] data_id;
wire [16:0] \video|CRCT_640X480|o_xy ;
wire [16:0] \video|CRCT_640X480|xy_buf ;
wire [3:0] \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode248w ;
wire [3:0] \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode167w ;
wire [3:0] \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode177w ;

wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [1:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [1:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [1:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [1:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \picture1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \picture1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \picture2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \picture1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \picture1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \picture2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \picture3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \picture3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];
assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a28  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [1];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];
assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a28  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [1];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2~portbdataout  = \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2~portbdataout  = \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \picture2|altsyncram_component|auto_generated|ram_block1a27  = \picture1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \picture1|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \picture3|altsyncram_component|auto_generated|ram_block1a27  = \picture1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \picture1|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \picture3|altsyncram_component|auto_generated|ram_block1a28  = \picture2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \picture2|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \picture1|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];
assign \picture2|altsyncram_component|auto_generated|ram_block1a29  = \picture1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [1];

assign \picture1|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \picture1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \picture2|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \picture2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \picture3|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \picture3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y48_N20
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \o_vga_hs~output (
	.i(\video|CRCT_640X480|o_hs~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_vga_hs~output_o ),
	.obar());
// synopsys translate_off
defparam \o_vga_hs~output .bus_hold = "false";
defparam \o_vga_hs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \o_vga_vs~output (
	.i(\video|CRCT_640X480|o_vs~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_vga_vs~output_o ),
	.obar());
// synopsys translate_off
defparam \o_vga_vs~output .bus_hold = "false";
defparam \o_vga_vs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \VGA_R[3]~output (
	.i(\video|VGA_R[3]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \VGA_G[3]~output (
	.i(\video|VGA_G[3]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \VGA_B[3]~output (
	.i(\video|VGA_B[3]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \i_clk~input (
	.i(i_clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_clk~input_o ));
// synopsys translate_off
defparam \i_clk~input .bus_hold = "false";
defparam \i_clk~input .listen_to_nsleep_signal = "false";
defparam \i_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \i_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\i_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\i_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \i_clk~inputclkctrl .clock_type = "global clock";
defparam \i_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N10
fiftyfivenm_lcell_comb \video|CRCT_640X480|h_count[0]~10 (
// Equation(s):
// \video|CRCT_640X480|h_count[0]~10_combout  = \video|CRCT_640X480|h_count [0] $ (VCC)
// \video|CRCT_640X480|h_count[0]~11  = CARRY(\video|CRCT_640X480|h_count [0])

	.dataa(\video|CRCT_640X480|h_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\video|CRCT_640X480|h_count[0]~10_combout ),
	.cout(\video|CRCT_640X480|h_count[0]~11 ));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[0]~10 .lut_mask = 16'h55AA;
defparam \video|CRCT_640X480|h_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \i_resetL~input (
	.i(i_resetL),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_resetL~input_o ));
// synopsys translate_off
defparam \i_resetL~input .bus_hold = "false";
defparam \i_resetL~input .listen_to_nsleep_signal = "false";
defparam \i_resetL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N24
fiftyfivenm_lcell_comb \video|CRCT_640X480|h_count[7]~26 (
// Equation(s):
// \video|CRCT_640X480|h_count[7]~26_combout  = (\video|CRCT_640X480|h_count [7] & (!\video|CRCT_640X480|h_count[6]~25 )) # (!\video|CRCT_640X480|h_count [7] & ((\video|CRCT_640X480|h_count[6]~25 ) # (GND)))
// \video|CRCT_640X480|h_count[7]~27  = CARRY((!\video|CRCT_640X480|h_count[6]~25 ) # (!\video|CRCT_640X480|h_count [7]))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|h_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|h_count[6]~25 ),
	.combout(\video|CRCT_640X480|h_count[7]~26_combout ),
	.cout(\video|CRCT_640X480|h_count[7]~27 ));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[7]~26 .lut_mask = 16'h3C3F;
defparam \video|CRCT_640X480|h_count[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N26
fiftyfivenm_lcell_comb \video|CRCT_640X480|h_count[8]~28 (
// Equation(s):
// \video|CRCT_640X480|h_count[8]~28_combout  = (\video|CRCT_640X480|h_count [8] & (\video|CRCT_640X480|h_count[7]~27  $ (GND))) # (!\video|CRCT_640X480|h_count [8] & (!\video|CRCT_640X480|h_count[7]~27  & VCC))
// \video|CRCT_640X480|h_count[8]~29  = CARRY((\video|CRCT_640X480|h_count [8] & !\video|CRCT_640X480|h_count[7]~27 ))

	.dataa(\video|CRCT_640X480|h_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|h_count[7]~27 ),
	.combout(\video|CRCT_640X480|h_count[8]~28_combout ),
	.cout(\video|CRCT_640X480|h_count[8]~29 ));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[8]~28 .lut_mask = 16'hA50A;
defparam \video|CRCT_640X480|h_count[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N22
fiftyfivenm_lcell_comb \video|CRCT_640X480|pix_stb_cnt[15]~0 (
// Equation(s):
// \video|CRCT_640X480|pix_stb_cnt[15]~0_combout  = !\video|CRCT_640X480|h_count[6]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|CRCT_640X480|h_count[6]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|CRCT_640X480|pix_stb_cnt[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|pix_stb_cnt[15]~0 .lut_mask = 16'h0F0F;
defparam \video|CRCT_640X480|pix_stb_cnt[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y19_N29
dffeas \video|CRCT_640X480|pix_stb_cnt[15] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|pix_stb_cnt[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|pix_stb_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|pix_stb_cnt[15] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|pix_stb_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N0
fiftyfivenm_lcell_comb \video|CRCT_640X480|h_count[6]~21 (
// Equation(s):
// \video|CRCT_640X480|h_count[6]~21_combout  = (\video|CRCT_640X480|pix_stb_cnt [15]) # (!\i_resetL~input_o )

	.dataa(\video|CRCT_640X480|pix_stb_cnt [15]),
	.datab(\i_resetL~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|CRCT_640X480|h_count[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[6]~21 .lut_mask = 16'hBBBB;
defparam \video|CRCT_640X480|h_count[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y19_N27
dffeas \video|CRCT_640X480|h_count[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|h_count[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|h_count[6]~20_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|h_count[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[8] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N28
fiftyfivenm_lcell_comb \video|CRCT_640X480|h_count[9]~30 (
// Equation(s):
// \video|CRCT_640X480|h_count[9]~30_combout  = \video|CRCT_640X480|h_count[8]~29  $ (\video|CRCT_640X480|h_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CRCT_640X480|h_count [9]),
	.cin(\video|CRCT_640X480|h_count[8]~29 ),
	.combout(\video|CRCT_640X480|h_count[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[9]~30 .lut_mask = 16'h0FF0;
defparam \video|CRCT_640X480|h_count[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y19_N29
dffeas \video|CRCT_640X480|h_count[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|h_count[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|h_count[6]~20_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|h_count[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[9] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N2
fiftyfivenm_lcell_comb \video|CRCT_640X480|Equal3~1 (
// Equation(s):
// \video|CRCT_640X480|Equal3~1_combout  = (!\video|CRCT_640X480|h_count [0] & (!\video|CRCT_640X480|h_count [4] & (!\video|CRCT_640X480|h_count [2] & !\video|CRCT_640X480|h_count [1])))

	.dataa(\video|CRCT_640X480|h_count [0]),
	.datab(\video|CRCT_640X480|h_count [4]),
	.datac(\video|CRCT_640X480|h_count [2]),
	.datad(\video|CRCT_640X480|h_count [1]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Equal3~1 .lut_mask = 16'h0001;
defparam \video|CRCT_640X480|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N30
fiftyfivenm_lcell_comb \video|CRCT_640X480|Equal1~0 (
// Equation(s):
// \video|CRCT_640X480|Equal1~0_combout  = (\video|CRCT_640X480|h_count [6]) # ((\video|CRCT_640X480|h_count [7]) # ((!\video|CRCT_640X480|h_count [5]) # (!\video|CRCT_640X480|h_count [8])))

	.dataa(\video|CRCT_640X480|h_count [6]),
	.datab(\video|CRCT_640X480|h_count [7]),
	.datac(\video|CRCT_640X480|h_count [8]),
	.datad(\video|CRCT_640X480|h_count [5]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Equal1~0 .lut_mask = 16'hEFFF;
defparam \video|CRCT_640X480|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N0
fiftyfivenm_lcell_comb \video|CRCT_640X480|Equal1~1 (
// Equation(s):
// \video|CRCT_640X480|Equal1~1_combout  = (((\video|CRCT_640X480|Equal1~0_combout ) # (\video|CRCT_640X480|h_count [3])) # (!\video|CRCT_640X480|Equal3~1_combout )) # (!\video|CRCT_640X480|h_count [9])

	.dataa(\video|CRCT_640X480|h_count [9]),
	.datab(\video|CRCT_640X480|Equal3~1_combout ),
	.datac(\video|CRCT_640X480|Equal1~0_combout ),
	.datad(\video|CRCT_640X480|h_count [3]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Equal1~1 .lut_mask = 16'hFFF7;
defparam \video|CRCT_640X480|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N14
fiftyfivenm_lcell_comb \video|CRCT_640X480|h_count[6]~20 (
// Equation(s):
// \video|CRCT_640X480|h_count[6]~20_combout  = (!\video|CRCT_640X480|Equal1~1_combout ) # (!\i_resetL~input_o )

	.dataa(\i_resetL~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CRCT_640X480|Equal1~1_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|h_count[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[6]~20 .lut_mask = 16'h55FF;
defparam \video|CRCT_640X480|h_count[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y19_N11
dffeas \video|CRCT_640X480|h_count[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|h_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|h_count[6]~20_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|h_count[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[0] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N12
fiftyfivenm_lcell_comb \video|CRCT_640X480|h_count[1]~12 (
// Equation(s):
// \video|CRCT_640X480|h_count[1]~12_combout  = (\video|CRCT_640X480|h_count [1] & (!\video|CRCT_640X480|h_count[0]~11 )) # (!\video|CRCT_640X480|h_count [1] & ((\video|CRCT_640X480|h_count[0]~11 ) # (GND)))
// \video|CRCT_640X480|h_count[1]~13  = CARRY((!\video|CRCT_640X480|h_count[0]~11 ) # (!\video|CRCT_640X480|h_count [1]))

	.dataa(\video|CRCT_640X480|h_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|h_count[0]~11 ),
	.combout(\video|CRCT_640X480|h_count[1]~12_combout ),
	.cout(\video|CRCT_640X480|h_count[1]~13 ));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[1]~12 .lut_mask = 16'h5A5F;
defparam \video|CRCT_640X480|h_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y19_N13
dffeas \video|CRCT_640X480|h_count[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|h_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|h_count[6]~20_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|h_count[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[1] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N14
fiftyfivenm_lcell_comb \video|CRCT_640X480|h_count[2]~14 (
// Equation(s):
// \video|CRCT_640X480|h_count[2]~14_combout  = (\video|CRCT_640X480|h_count [2] & (\video|CRCT_640X480|h_count[1]~13  $ (GND))) # (!\video|CRCT_640X480|h_count [2] & (!\video|CRCT_640X480|h_count[1]~13  & VCC))
// \video|CRCT_640X480|h_count[2]~15  = CARRY((\video|CRCT_640X480|h_count [2] & !\video|CRCT_640X480|h_count[1]~13 ))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|h_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|h_count[1]~13 ),
	.combout(\video|CRCT_640X480|h_count[2]~14_combout ),
	.cout(\video|CRCT_640X480|h_count[2]~15 ));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[2]~14 .lut_mask = 16'hC30C;
defparam \video|CRCT_640X480|h_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y19_N15
dffeas \video|CRCT_640X480|h_count[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|h_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|h_count[6]~20_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|h_count[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[2] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N16
fiftyfivenm_lcell_comb \video|CRCT_640X480|h_count[3]~16 (
// Equation(s):
// \video|CRCT_640X480|h_count[3]~16_combout  = (\video|CRCT_640X480|h_count [3] & (!\video|CRCT_640X480|h_count[2]~15 )) # (!\video|CRCT_640X480|h_count [3] & ((\video|CRCT_640X480|h_count[2]~15 ) # (GND)))
// \video|CRCT_640X480|h_count[3]~17  = CARRY((!\video|CRCT_640X480|h_count[2]~15 ) # (!\video|CRCT_640X480|h_count [3]))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|h_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|h_count[2]~15 ),
	.combout(\video|CRCT_640X480|h_count[3]~16_combout ),
	.cout(\video|CRCT_640X480|h_count[3]~17 ));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[3]~16 .lut_mask = 16'h3C3F;
defparam \video|CRCT_640X480|h_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y19_N17
dffeas \video|CRCT_640X480|h_count[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|h_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|h_count[6]~20_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|h_count[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[3] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N18
fiftyfivenm_lcell_comb \video|CRCT_640X480|h_count[4]~18 (
// Equation(s):
// \video|CRCT_640X480|h_count[4]~18_combout  = (\video|CRCT_640X480|h_count [4] & (\video|CRCT_640X480|h_count[3]~17  $ (GND))) # (!\video|CRCT_640X480|h_count [4] & (!\video|CRCT_640X480|h_count[3]~17  & VCC))
// \video|CRCT_640X480|h_count[4]~19  = CARRY((\video|CRCT_640X480|h_count [4] & !\video|CRCT_640X480|h_count[3]~17 ))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|h_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|h_count[3]~17 ),
	.combout(\video|CRCT_640X480|h_count[4]~18_combout ),
	.cout(\video|CRCT_640X480|h_count[4]~19 ));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[4]~18 .lut_mask = 16'hC30C;
defparam \video|CRCT_640X480|h_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y19_N19
dffeas \video|CRCT_640X480|h_count[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|h_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|h_count[6]~20_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|h_count[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[4] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N20
fiftyfivenm_lcell_comb \video|CRCT_640X480|h_count[5]~22 (
// Equation(s):
// \video|CRCT_640X480|h_count[5]~22_combout  = (\video|CRCT_640X480|h_count [5] & (!\video|CRCT_640X480|h_count[4]~19 )) # (!\video|CRCT_640X480|h_count [5] & ((\video|CRCT_640X480|h_count[4]~19 ) # (GND)))
// \video|CRCT_640X480|h_count[5]~23  = CARRY((!\video|CRCT_640X480|h_count[4]~19 ) # (!\video|CRCT_640X480|h_count [5]))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|h_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|h_count[4]~19 ),
	.combout(\video|CRCT_640X480|h_count[5]~22_combout ),
	.cout(\video|CRCT_640X480|h_count[5]~23 ));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[5]~22 .lut_mask = 16'h3C3F;
defparam \video|CRCT_640X480|h_count[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y19_N21
dffeas \video|CRCT_640X480|h_count[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|h_count[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|h_count[6]~20_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|h_count[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[5] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N22
fiftyfivenm_lcell_comb \video|CRCT_640X480|h_count[6]~24 (
// Equation(s):
// \video|CRCT_640X480|h_count[6]~24_combout  = (\video|CRCT_640X480|h_count [6] & (\video|CRCT_640X480|h_count[5]~23  $ (GND))) # (!\video|CRCT_640X480|h_count [6] & (!\video|CRCT_640X480|h_count[5]~23  & VCC))
// \video|CRCT_640X480|h_count[6]~25  = CARRY((\video|CRCT_640X480|h_count [6] & !\video|CRCT_640X480|h_count[5]~23 ))

	.dataa(\video|CRCT_640X480|h_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|h_count[5]~23 ),
	.combout(\video|CRCT_640X480|h_count[6]~24_combout ),
	.cout(\video|CRCT_640X480|h_count[6]~25 ));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[6]~24 .lut_mask = 16'hA50A;
defparam \video|CRCT_640X480|h_count[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y19_N23
dffeas \video|CRCT_640X480|h_count[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|h_count[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|h_count[6]~20_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|h_count[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[6] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y19_N25
dffeas \video|CRCT_640X480|h_count[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|h_count[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|h_count[6]~20_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|h_count[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|h_count[7] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N8
fiftyfivenm_lcell_comb \video|CRCT_640X480|Equal3~0 (
// Equation(s):
// \video|CRCT_640X480|Equal3~0_combout  = (!\video|CRCT_640X480|h_count [7] & (!\video|CRCT_640X480|h_count [8] & !\video|CRCT_640X480|h_count [9]))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|h_count [7]),
	.datac(\video|CRCT_640X480|h_count [8]),
	.datad(\video|CRCT_640X480|h_count [9]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Equal3~0 .lut_mask = 16'h0003;
defparam \video|CRCT_640X480|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N24
fiftyfivenm_lcell_comb \video|CRCT_640X480|o_hs~0 (
// Equation(s):
// \video|CRCT_640X480|o_hs~0_combout  = ((\video|CRCT_640X480|h_count [5] & (\video|CRCT_640X480|h_count [4] & \video|CRCT_640X480|h_count [6])) # (!\video|CRCT_640X480|h_count [5] & (!\video|CRCT_640X480|h_count [4] & !\video|CRCT_640X480|h_count [6]))) # 
// (!\video|CRCT_640X480|Equal3~0_combout )

	.dataa(\video|CRCT_640X480|Equal3~0_combout ),
	.datab(\video|CRCT_640X480|h_count [5]),
	.datac(\video|CRCT_640X480|h_count [4]),
	.datad(\video|CRCT_640X480|h_count [6]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|o_hs~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|o_hs~0 .lut_mask = 16'hD557;
defparam \video|CRCT_640X480|o_hs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N6
fiftyfivenm_lcell_comb \video|CRCT_640X480|v_count[0]~10 (
// Equation(s):
// \video|CRCT_640X480|v_count[0]~10_combout  = \video|CRCT_640X480|v_count [0] $ (VCC)
// \video|CRCT_640X480|v_count[0]~11  = CARRY(\video|CRCT_640X480|v_count [0])

	.dataa(\video|CRCT_640X480|v_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\video|CRCT_640X480|v_count[0]~10_combout ),
	.cout(\video|CRCT_640X480|v_count[0]~11 ));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[0]~10 .lut_mask = 16'h55AA;
defparam \video|CRCT_640X480|v_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N30
fiftyfivenm_lcell_comb \video|CRCT_640X480|Equal4~0 (
// Equation(s):
// \video|CRCT_640X480|Equal4~0_combout  = (\video|CRCT_640X480|v_count [5]) # (((\video|CRCT_640X480|v_count [1]) # (!\video|CRCT_640X480|v_count [2])) # (!\video|CRCT_640X480|v_count [0]))

	.dataa(\video|CRCT_640X480|v_count [5]),
	.datab(\video|CRCT_640X480|v_count [0]),
	.datac(\video|CRCT_640X480|v_count [1]),
	.datad(\video|CRCT_640X480|v_count [2]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Equal4~0 .lut_mask = 16'hFBFF;
defparam \video|CRCT_640X480|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N16
fiftyfivenm_lcell_comb \video|CRCT_640X480|v_count[5]~22 (
// Equation(s):
// \video|CRCT_640X480|v_count[5]~22_combout  = (\video|CRCT_640X480|v_count [5] & (!\video|CRCT_640X480|v_count[4]~21 )) # (!\video|CRCT_640X480|v_count [5] & ((\video|CRCT_640X480|v_count[4]~21 ) # (GND)))
// \video|CRCT_640X480|v_count[5]~23  = CARRY((!\video|CRCT_640X480|v_count[4]~21 ) # (!\video|CRCT_640X480|v_count [5]))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|v_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|v_count[4]~21 ),
	.combout(\video|CRCT_640X480|v_count[5]~22_combout ),
	.cout(\video|CRCT_640X480|v_count[5]~23 ));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[5]~22 .lut_mask = 16'h3C3F;
defparam \video|CRCT_640X480|v_count[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N18
fiftyfivenm_lcell_comb \video|CRCT_640X480|v_count[6]~24 (
// Equation(s):
// \video|CRCT_640X480|v_count[6]~24_combout  = (\video|CRCT_640X480|v_count [6] & (\video|CRCT_640X480|v_count[5]~23  $ (GND))) # (!\video|CRCT_640X480|v_count [6] & (!\video|CRCT_640X480|v_count[5]~23  & VCC))
// \video|CRCT_640X480|v_count[6]~25  = CARRY((\video|CRCT_640X480|v_count [6] & !\video|CRCT_640X480|v_count[5]~23 ))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|v_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|v_count[5]~23 ),
	.combout(\video|CRCT_640X480|v_count[6]~24_combout ),
	.cout(\video|CRCT_640X480|v_count[6]~25 ));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[6]~24 .lut_mask = 16'hC30C;
defparam \video|CRCT_640X480|v_count[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N6
fiftyfivenm_lcell_comb \video|CRCT_640X480|v_count[0]~17 (
// Equation(s):
// \video|CRCT_640X480|v_count[0]~17_combout  = ((\video|CRCT_640X480|pix_stb_cnt [15] & ((!\video|CRCT_640X480|Equal1~1_combout ) # (!\video|CRCT_640X480|Equal4~2_combout )))) # (!\i_resetL~input_o )

	.dataa(\i_resetL~input_o ),
	.datab(\video|CRCT_640X480|pix_stb_cnt [15]),
	.datac(\video|CRCT_640X480|Equal4~2_combout ),
	.datad(\video|CRCT_640X480|Equal1~1_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|v_count[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[0]~17 .lut_mask = 16'h5DDD;
defparam \video|CRCT_640X480|v_count[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y19_N19
dffeas \video|CRCT_640X480|v_count[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|v_count[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|v_count[0]~16_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|v_count[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[6] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N20
fiftyfivenm_lcell_comb \video|CRCT_640X480|v_count[7]~26 (
// Equation(s):
// \video|CRCT_640X480|v_count[7]~26_combout  = (\video|CRCT_640X480|v_count [7] & (!\video|CRCT_640X480|v_count[6]~25 )) # (!\video|CRCT_640X480|v_count [7] & ((\video|CRCT_640X480|v_count[6]~25 ) # (GND)))
// \video|CRCT_640X480|v_count[7]~27  = CARRY((!\video|CRCT_640X480|v_count[6]~25 ) # (!\video|CRCT_640X480|v_count [7]))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|v_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|v_count[6]~25 ),
	.combout(\video|CRCT_640X480|v_count[7]~26_combout ),
	.cout(\video|CRCT_640X480|v_count[7]~27 ));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[7]~26 .lut_mask = 16'h3C3F;
defparam \video|CRCT_640X480|v_count[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y19_N21
dffeas \video|CRCT_640X480|v_count[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|v_count[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|v_count[0]~16_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|v_count[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[7] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N22
fiftyfivenm_lcell_comb \video|CRCT_640X480|v_count[8]~28 (
// Equation(s):
// \video|CRCT_640X480|v_count[8]~28_combout  = (\video|CRCT_640X480|v_count [8] & (\video|CRCT_640X480|v_count[7]~27  $ (GND))) # (!\video|CRCT_640X480|v_count [8] & (!\video|CRCT_640X480|v_count[7]~27  & VCC))
// \video|CRCT_640X480|v_count[8]~29  = CARRY((\video|CRCT_640X480|v_count [8] & !\video|CRCT_640X480|v_count[7]~27 ))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|v_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|v_count[7]~27 ),
	.combout(\video|CRCT_640X480|v_count[8]~28_combout ),
	.cout(\video|CRCT_640X480|v_count[8]~29 ));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[8]~28 .lut_mask = 16'hC30C;
defparam \video|CRCT_640X480|v_count[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y19_N23
dffeas \video|CRCT_640X480|v_count[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|v_count[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|v_count[0]~16_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|v_count[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[8] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N24
fiftyfivenm_lcell_comb \video|CRCT_640X480|v_count[9]~30 (
// Equation(s):
// \video|CRCT_640X480|v_count[9]~30_combout  = \video|CRCT_640X480|v_count[8]~29  $ (\video|CRCT_640X480|v_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CRCT_640X480|v_count [9]),
	.cin(\video|CRCT_640X480|v_count[8]~29 ),
	.combout(\video|CRCT_640X480|v_count[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[9]~30 .lut_mask = 16'h0FF0;
defparam \video|CRCT_640X480|v_count[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y19_N25
dffeas \video|CRCT_640X480|v_count[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|v_count[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|v_count[0]~16_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|v_count[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[9] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N26
fiftyfivenm_lcell_comb \video|CRCT_640X480|Equal4~1 (
// Equation(s):
// \video|CRCT_640X480|Equal4~1_combout  = ((\video|CRCT_640X480|v_count [6]) # ((\video|CRCT_640X480|v_count [4]) # (\video|CRCT_640X480|v_count [7]))) # (!\video|CRCT_640X480|v_count [3])

	.dataa(\video|CRCT_640X480|v_count [3]),
	.datab(\video|CRCT_640X480|v_count [6]),
	.datac(\video|CRCT_640X480|v_count [4]),
	.datad(\video|CRCT_640X480|v_count [7]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Equal4~1 .lut_mask = 16'hFFFD;
defparam \video|CRCT_640X480|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N4
fiftyfivenm_lcell_comb \video|CRCT_640X480|Equal4~2 (
// Equation(s):
// \video|CRCT_640X480|Equal4~2_combout  = (\video|CRCT_640X480|Equal4~0_combout ) # (((\video|CRCT_640X480|v_count [8]) # (\video|CRCT_640X480|Equal4~1_combout )) # (!\video|CRCT_640X480|v_count [9]))

	.dataa(\video|CRCT_640X480|Equal4~0_combout ),
	.datab(\video|CRCT_640X480|v_count [9]),
	.datac(\video|CRCT_640X480|v_count [8]),
	.datad(\video|CRCT_640X480|Equal4~1_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Equal4~2 .lut_mask = 16'hFFFB;
defparam \video|CRCT_640X480|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N24
fiftyfivenm_lcell_comb \video|CRCT_640X480|v_count[0]~16 (
// Equation(s):
// \video|CRCT_640X480|v_count[0]~16_combout  = (!\i_resetL~input_o ) # (!\video|CRCT_640X480|Equal4~2_combout )

	.dataa(gnd),
	.datab(\video|CRCT_640X480|Equal4~2_combout ),
	.datac(\i_resetL~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|CRCT_640X480|v_count[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[0]~16 .lut_mask = 16'h3F3F;
defparam \video|CRCT_640X480|v_count[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y19_N7
dffeas \video|CRCT_640X480|v_count[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|v_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|v_count[0]~16_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|v_count[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[0] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N8
fiftyfivenm_lcell_comb \video|CRCT_640X480|v_count[1]~12 (
// Equation(s):
// \video|CRCT_640X480|v_count[1]~12_combout  = (\video|CRCT_640X480|v_count [1] & (!\video|CRCT_640X480|v_count[0]~11 )) # (!\video|CRCT_640X480|v_count [1] & ((\video|CRCT_640X480|v_count[0]~11 ) # (GND)))
// \video|CRCT_640X480|v_count[1]~13  = CARRY((!\video|CRCT_640X480|v_count[0]~11 ) # (!\video|CRCT_640X480|v_count [1]))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|v_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|v_count[0]~11 ),
	.combout(\video|CRCT_640X480|v_count[1]~12_combout ),
	.cout(\video|CRCT_640X480|v_count[1]~13 ));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[1]~12 .lut_mask = 16'h3C3F;
defparam \video|CRCT_640X480|v_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y19_N9
dffeas \video|CRCT_640X480|v_count[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|v_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|v_count[0]~16_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|v_count[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[1] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N10
fiftyfivenm_lcell_comb \video|CRCT_640X480|v_count[2]~14 (
// Equation(s):
// \video|CRCT_640X480|v_count[2]~14_combout  = (\video|CRCT_640X480|v_count [2] & (\video|CRCT_640X480|v_count[1]~13  $ (GND))) # (!\video|CRCT_640X480|v_count [2] & (!\video|CRCT_640X480|v_count[1]~13  & VCC))
// \video|CRCT_640X480|v_count[2]~15  = CARRY((\video|CRCT_640X480|v_count [2] & !\video|CRCT_640X480|v_count[1]~13 ))

	.dataa(\video|CRCT_640X480|v_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|v_count[1]~13 ),
	.combout(\video|CRCT_640X480|v_count[2]~14_combout ),
	.cout(\video|CRCT_640X480|v_count[2]~15 ));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[2]~14 .lut_mask = 16'hA50A;
defparam \video|CRCT_640X480|v_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y19_N11
dffeas \video|CRCT_640X480|v_count[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|v_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|v_count[0]~16_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|v_count[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[2] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N12
fiftyfivenm_lcell_comb \video|CRCT_640X480|v_count[3]~18 (
// Equation(s):
// \video|CRCT_640X480|v_count[3]~18_combout  = (\video|CRCT_640X480|v_count [3] & (!\video|CRCT_640X480|v_count[2]~15 )) # (!\video|CRCT_640X480|v_count [3] & ((\video|CRCT_640X480|v_count[2]~15 ) # (GND)))
// \video|CRCT_640X480|v_count[3]~19  = CARRY((!\video|CRCT_640X480|v_count[2]~15 ) # (!\video|CRCT_640X480|v_count [3]))

	.dataa(\video|CRCT_640X480|v_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|v_count[2]~15 ),
	.combout(\video|CRCT_640X480|v_count[3]~18_combout ),
	.cout(\video|CRCT_640X480|v_count[3]~19 ));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[3]~18 .lut_mask = 16'h5A5F;
defparam \video|CRCT_640X480|v_count[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y19_N13
dffeas \video|CRCT_640X480|v_count[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|v_count[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|v_count[0]~16_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|v_count[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[3] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N14
fiftyfivenm_lcell_comb \video|CRCT_640X480|v_count[4]~20 (
// Equation(s):
// \video|CRCT_640X480|v_count[4]~20_combout  = (\video|CRCT_640X480|v_count [4] & (\video|CRCT_640X480|v_count[3]~19  $ (GND))) # (!\video|CRCT_640X480|v_count [4] & (!\video|CRCT_640X480|v_count[3]~19  & VCC))
// \video|CRCT_640X480|v_count[4]~21  = CARRY((\video|CRCT_640X480|v_count [4] & !\video|CRCT_640X480|v_count[3]~19 ))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|v_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|v_count[3]~19 ),
	.combout(\video|CRCT_640X480|v_count[4]~20_combout ),
	.cout(\video|CRCT_640X480|v_count[4]~21 ));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[4]~20 .lut_mask = 16'hC30C;
defparam \video|CRCT_640X480|v_count[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y19_N15
dffeas \video|CRCT_640X480|v_count[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|v_count[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|v_count[0]~16_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|v_count[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[4] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y19_N17
dffeas \video|CRCT_640X480|v_count[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|v_count[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CRCT_640X480|v_count[0]~16_combout ),
	.sload(gnd),
	.ena(\video|CRCT_640X480|v_count[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|v_count[5] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N28
fiftyfivenm_lcell_comb \video|CRCT_640X480|LessThan4~0 (
// Equation(s):
// \video|CRCT_640X480|LessThan4~0_combout  = (\video|CRCT_640X480|v_count [6] & (\video|CRCT_640X480|v_count [8] & \video|CRCT_640X480|v_count [7]))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|v_count [6]),
	.datac(\video|CRCT_640X480|v_count [8]),
	.datad(\video|CRCT_640X480|v_count [7]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|LessThan4~0 .lut_mask = 16'hC000;
defparam \video|CRCT_640X480|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N2
fiftyfivenm_lcell_comb \video|CRCT_640X480|always0~0 (
// Equation(s):
// \video|CRCT_640X480|always0~0_combout  = (\video|CRCT_640X480|v_count [3] & (!\video|CRCT_640X480|v_count [9] & (\video|CRCT_640X480|v_count [1] & \video|CRCT_640X480|LessThan4~0_combout )))

	.dataa(\video|CRCT_640X480|v_count [3]),
	.datab(\video|CRCT_640X480|v_count [9]),
	.datac(\video|CRCT_640X480|v_count [1]),
	.datad(\video|CRCT_640X480|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|always0~0 .lut_mask = 16'h2000;
defparam \video|CRCT_640X480|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N4
fiftyfivenm_lcell_comb \video|CRCT_640X480|o_vs~0 (
// Equation(s):
// \video|CRCT_640X480|o_vs~0_combout  = ((\video|CRCT_640X480|v_count [4]) # ((\video|CRCT_640X480|v_count [2]) # (!\video|CRCT_640X480|always0~0_combout ))) # (!\video|CRCT_640X480|v_count [5])

	.dataa(\video|CRCT_640X480|v_count [5]),
	.datab(\video|CRCT_640X480|v_count [4]),
	.datac(\video|CRCT_640X480|v_count [2]),
	.datad(\video|CRCT_640X480|always0~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|o_vs~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|o_vs~0 .lut_mask = 16'hFDFF;
defparam \video|CRCT_640X480|o_vs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \i_nextL~input (
	.i(i_nextL),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_nextL~input_o ));
// synopsys translate_off
defparam \i_nextL~input .bus_hold = "false";
defparam \i_nextL~input .listen_to_nsleep_signal = "false";
defparam \i_nextL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N18
fiftyfivenm_lcell_comb \i_has_reset~0 (
// Equation(s):
// \i_has_reset~0_combout  = !\i_nextL~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_nextL~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_has_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_has_reset~0 .lut_mask = 16'h0F0F;
defparam \i_has_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y21_N19
dffeas i_has_reset(
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\i_has_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_resetL~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_has_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam i_has_reset.is_wysiwyg = "true";
defparam i_has_reset.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N16
fiftyfivenm_lcell_comb \addr[0]~18 (
// Equation(s):
// \addr[0]~18_combout  = addr[0] $ (VCC)
// \addr[0]~19  = CARRY(addr[0])

	.dataa(gnd),
	.datab(addr[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\addr[0]~18_combout ),
	.cout(\addr[0]~19 ));
// synopsys translate_off
defparam \addr[0]~18 .lut_mask = 16'h33CC;
defparam \addr[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N24
fiftyfivenm_lcell_comb \addr[11]~17 (
// Equation(s):
// \addr[11]~17_combout  = ((!\i_nextL~input_o  & !\i_has_reset~q )) # (!\i_resetL~input_o )

	.dataa(gnd),
	.datab(\i_resetL~input_o ),
	.datac(\i_nextL~input_o ),
	.datad(\i_has_reset~q ),
	.cin(gnd),
	.combout(\addr[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \addr[11]~17 .lut_mask = 16'h333F;
defparam \addr[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N22
fiftyfivenm_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ((!addr[12] & ((!addr[11]) # (!addr[10])))) # (!addr[13])

	.dataa(addr[13]),
	.datab(addr[12]),
	.datac(addr[10]),
	.datad(addr[11]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h5777;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N14
fiftyfivenm_lcell_comb \addr[15]~49 (
// Equation(s):
// \addr[15]~49_combout  = (addr[15] & (!\addr[14]~48 )) # (!addr[15] & ((\addr[14]~48 ) # (GND)))
// \addr[15]~50  = CARRY((!\addr[14]~48 ) # (!addr[15]))

	.dataa(gnd),
	.datab(addr[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[14]~48 ),
	.combout(\addr[15]~49_combout ),
	.cout(\addr[15]~50 ));
// synopsys translate_off
defparam \addr[15]~49 .lut_mask = 16'h3C3F;
defparam \addr[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N16
fiftyfivenm_lcell_comb \addr[16]~51 (
// Equation(s):
// \addr[16]~51_combout  = \addr[15]~50  $ (!addr[16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[16]),
	.cin(\addr[15]~50 ),
	.combout(\addr[16]~51_combout ),
	.cout());
// synopsys translate_off
defparam \addr[16]~51 .lut_mask = 16'hF00F;
defparam \addr[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y21_N17
dffeas \addr[16] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\addr[16]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[11]~17_combout ),
	.sload(gnd),
	.ena(\addr[11]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[16] .is_wysiwyg = "true";
defparam \addr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N18
fiftyfivenm_lcell_comb \addr[11]~20 (
// Equation(s):
// \addr[11]~20_combout  = (\addr[11]~17_combout ) # (((\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~0_combout  & \LessThan0~0_combout )) # (!addr[16]))

	.dataa(\addr[11]~17_combout ),
	.datab(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~0_combout ),
	.datac(\LessThan0~0_combout ),
	.datad(addr[16]),
	.cin(gnd),
	.combout(\addr[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \addr[11]~20 .lut_mask = 16'hEAFF;
defparam \addr[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N17
dffeas \addr[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\addr[0]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[11]~17_combout ),
	.sload(gnd),
	.ena(\addr[11]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[0] .is_wysiwyg = "true";
defparam \addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N18
fiftyfivenm_lcell_comb \addr[1]~21 (
// Equation(s):
// \addr[1]~21_combout  = (addr[1] & (!\addr[0]~19 )) # (!addr[1] & ((\addr[0]~19 ) # (GND)))
// \addr[1]~22  = CARRY((!\addr[0]~19 ) # (!addr[1]))

	.dataa(gnd),
	.datab(addr[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[0]~19 ),
	.combout(\addr[1]~21_combout ),
	.cout(\addr[1]~22 ));
// synopsys translate_off
defparam \addr[1]~21 .lut_mask = 16'h3C3F;
defparam \addr[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y22_N19
dffeas \addr[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\addr[1]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[11]~17_combout ),
	.sload(gnd),
	.ena(\addr[11]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[1] .is_wysiwyg = "true";
defparam \addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N20
fiftyfivenm_lcell_comb \addr[2]~23 (
// Equation(s):
// \addr[2]~23_combout  = (addr[2] & (\addr[1]~22  $ (GND))) # (!addr[2] & (!\addr[1]~22  & VCC))
// \addr[2]~24  = CARRY((addr[2] & !\addr[1]~22 ))

	.dataa(gnd),
	.datab(addr[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[1]~22 ),
	.combout(\addr[2]~23_combout ),
	.cout(\addr[2]~24 ));
// synopsys translate_off
defparam \addr[2]~23 .lut_mask = 16'hC30C;
defparam \addr[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y22_N21
dffeas \addr[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\addr[2]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[11]~17_combout ),
	.sload(gnd),
	.ena(\addr[11]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[2] .is_wysiwyg = "true";
defparam \addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N22
fiftyfivenm_lcell_comb \addr[3]~25 (
// Equation(s):
// \addr[3]~25_combout  = (addr[3] & (!\addr[2]~24 )) # (!addr[3] & ((\addr[2]~24 ) # (GND)))
// \addr[3]~26  = CARRY((!\addr[2]~24 ) # (!addr[3]))

	.dataa(addr[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[2]~24 ),
	.combout(\addr[3]~25_combout ),
	.cout(\addr[3]~26 ));
// synopsys translate_off
defparam \addr[3]~25 .lut_mask = 16'h5A5F;
defparam \addr[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y22_N23
dffeas \addr[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\addr[3]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[11]~17_combout ),
	.sload(gnd),
	.ena(\addr[11]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[3] .is_wysiwyg = "true";
defparam \addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N24
fiftyfivenm_lcell_comb \addr[4]~27 (
// Equation(s):
// \addr[4]~27_combout  = (addr[4] & (\addr[3]~26  $ (GND))) # (!addr[4] & (!\addr[3]~26  & VCC))
// \addr[4]~28  = CARRY((addr[4] & !\addr[3]~26 ))

	.dataa(gnd),
	.datab(addr[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[3]~26 ),
	.combout(\addr[4]~27_combout ),
	.cout(\addr[4]~28 ));
// synopsys translate_off
defparam \addr[4]~27 .lut_mask = 16'hC30C;
defparam \addr[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y22_N25
dffeas \addr[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\addr[4]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[11]~17_combout ),
	.sload(gnd),
	.ena(\addr[11]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[4] .is_wysiwyg = "true";
defparam \addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N26
fiftyfivenm_lcell_comb \addr[5]~29 (
// Equation(s):
// \addr[5]~29_combout  = (addr[5] & (!\addr[4]~28 )) # (!addr[5] & ((\addr[4]~28 ) # (GND)))
// \addr[5]~30  = CARRY((!\addr[4]~28 ) # (!addr[5]))

	.dataa(addr[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[4]~28 ),
	.combout(\addr[5]~29_combout ),
	.cout(\addr[5]~30 ));
// synopsys translate_off
defparam \addr[5]~29 .lut_mask = 16'h5A5F;
defparam \addr[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y22_N27
dffeas \addr[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\addr[5]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[11]~17_combout ),
	.sload(gnd),
	.ena(\addr[11]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[5] .is_wysiwyg = "true";
defparam \addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N28
fiftyfivenm_lcell_comb \addr[6]~31 (
// Equation(s):
// \addr[6]~31_combout  = (addr[6] & (\addr[5]~30  $ (GND))) # (!addr[6] & (!\addr[5]~30  & VCC))
// \addr[6]~32  = CARRY((addr[6] & !\addr[5]~30 ))

	.dataa(gnd),
	.datab(addr[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[5]~30 ),
	.combout(\addr[6]~31_combout ),
	.cout(\addr[6]~32 ));
// synopsys translate_off
defparam \addr[6]~31 .lut_mask = 16'hC30C;
defparam \addr[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y22_N29
dffeas \addr[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\addr[6]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[11]~17_combout ),
	.sload(gnd),
	.ena(\addr[11]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[6] .is_wysiwyg = "true";
defparam \addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N30
fiftyfivenm_lcell_comb \addr[7]~33 (
// Equation(s):
// \addr[7]~33_combout  = (addr[7] & (!\addr[6]~32 )) # (!addr[7] & ((\addr[6]~32 ) # (GND)))
// \addr[7]~34  = CARRY((!\addr[6]~32 ) # (!addr[7]))

	.dataa(addr[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[6]~32 ),
	.combout(\addr[7]~33_combout ),
	.cout(\addr[7]~34 ));
// synopsys translate_off
defparam \addr[7]~33 .lut_mask = 16'h5A5F;
defparam \addr[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y22_N31
dffeas \addr[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\addr[7]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[11]~17_combout ),
	.sload(gnd),
	.ena(\addr[11]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[7] .is_wysiwyg = "true";
defparam \addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N0
fiftyfivenm_lcell_comb \addr[8]~35 (
// Equation(s):
// \addr[8]~35_combout  = (addr[8] & (\addr[7]~34  $ (GND))) # (!addr[8] & (!\addr[7]~34  & VCC))
// \addr[8]~36  = CARRY((addr[8] & !\addr[7]~34 ))

	.dataa(gnd),
	.datab(addr[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[7]~34 ),
	.combout(\addr[8]~35_combout ),
	.cout(\addr[8]~36 ));
// synopsys translate_off
defparam \addr[8]~35 .lut_mask = 16'hC30C;
defparam \addr[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y21_N1
dffeas \addr[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\addr[8]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[11]~17_combout ),
	.sload(gnd),
	.ena(\addr[11]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[8] .is_wysiwyg = "true";
defparam \addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N2
fiftyfivenm_lcell_comb \addr[9]~37 (
// Equation(s):
// \addr[9]~37_combout  = (addr[9] & (!\addr[8]~36 )) # (!addr[9] & ((\addr[8]~36 ) # (GND)))
// \addr[9]~38  = CARRY((!\addr[8]~36 ) # (!addr[9]))

	.dataa(gnd),
	.datab(addr[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[8]~36 ),
	.combout(\addr[9]~37_combout ),
	.cout(\addr[9]~38 ));
// synopsys translate_off
defparam \addr[9]~37 .lut_mask = 16'h3C3F;
defparam \addr[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y21_N3
dffeas \addr[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\addr[9]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[11]~17_combout ),
	.sload(gnd),
	.ena(\addr[11]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[9] .is_wysiwyg = "true";
defparam \addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N4
fiftyfivenm_lcell_comb \addr[10]~39 (
// Equation(s):
// \addr[10]~39_combout  = (addr[10] & (\addr[9]~38  $ (GND))) # (!addr[10] & (!\addr[9]~38  & VCC))
// \addr[10]~40  = CARRY((addr[10] & !\addr[9]~38 ))

	.dataa(gnd),
	.datab(addr[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[9]~38 ),
	.combout(\addr[10]~39_combout ),
	.cout(\addr[10]~40 ));
// synopsys translate_off
defparam \addr[10]~39 .lut_mask = 16'hC30C;
defparam \addr[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y21_N5
dffeas \addr[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\addr[10]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[11]~17_combout ),
	.sload(gnd),
	.ena(\addr[11]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[10] .is_wysiwyg = "true";
defparam \addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N6
fiftyfivenm_lcell_comb \addr[11]~41 (
// Equation(s):
// \addr[11]~41_combout  = (addr[11] & (!\addr[10]~40 )) # (!addr[11] & ((\addr[10]~40 ) # (GND)))
// \addr[11]~42  = CARRY((!\addr[10]~40 ) # (!addr[11]))

	.dataa(addr[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[10]~40 ),
	.combout(\addr[11]~41_combout ),
	.cout(\addr[11]~42 ));
// synopsys translate_off
defparam \addr[11]~41 .lut_mask = 16'h5A5F;
defparam \addr[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y21_N7
dffeas \addr[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\addr[11]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[11]~17_combout ),
	.sload(gnd),
	.ena(\addr[11]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[11] .is_wysiwyg = "true";
defparam \addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N8
fiftyfivenm_lcell_comb \addr[12]~43 (
// Equation(s):
// \addr[12]~43_combout  = (addr[12] & (\addr[11]~42  $ (GND))) # (!addr[12] & (!\addr[11]~42  & VCC))
// \addr[12]~44  = CARRY((addr[12] & !\addr[11]~42 ))

	.dataa(gnd),
	.datab(addr[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[11]~42 ),
	.combout(\addr[12]~43_combout ),
	.cout(\addr[12]~44 ));
// synopsys translate_off
defparam \addr[12]~43 .lut_mask = 16'hC30C;
defparam \addr[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y21_N9
dffeas \addr[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\addr[12]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[11]~17_combout ),
	.sload(gnd),
	.ena(\addr[11]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[12] .is_wysiwyg = "true";
defparam \addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N10
fiftyfivenm_lcell_comb \addr[13]~45 (
// Equation(s):
// \addr[13]~45_combout  = (addr[13] & (!\addr[12]~44 )) # (!addr[13] & ((\addr[12]~44 ) # (GND)))
// \addr[13]~46  = CARRY((!\addr[12]~44 ) # (!addr[13]))

	.dataa(addr[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[12]~44 ),
	.combout(\addr[13]~45_combout ),
	.cout(\addr[13]~46 ));
// synopsys translate_off
defparam \addr[13]~45 .lut_mask = 16'h5A5F;
defparam \addr[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y21_N11
dffeas \addr[13] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\addr[13]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[11]~17_combout ),
	.sload(gnd),
	.ena(\addr[11]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[13] .is_wysiwyg = "true";
defparam \addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N12
fiftyfivenm_lcell_comb \addr[14]~47 (
// Equation(s):
// \addr[14]~47_combout  = (addr[14] & (\addr[13]~46  $ (GND))) # (!addr[14] & (!\addr[13]~46  & VCC))
// \addr[14]~48  = CARRY((addr[14] & !\addr[13]~46 ))

	.dataa(addr[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[13]~46 ),
	.combout(\addr[14]~47_combout ),
	.cout(\addr[14]~48 ));
// synopsys translate_off
defparam \addr[14]~47 .lut_mask = 16'hA50A;
defparam \addr[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y21_N13
dffeas \addr[14] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\addr[14]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[11]~17_combout ),
	.sload(gnd),
	.ena(\addr[11]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[14] .is_wysiwyg = "true";
defparam \addr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y21_N15
dffeas \addr[15] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\addr[15]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr[11]~17_combout ),
	.sload(gnd),
	.ena(\addr[11]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[15] .is_wysiwyg = "true";
defparam \addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N20
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~0 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~0_combout  = (!addr[15] & !addr[14])

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[15]),
	.datad(addr[14]),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~0 .lut_mask = 16'h000F;
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N18
fiftyfivenm_lcell_comb \flush~0 (
// Equation(s):
// \flush~0_combout  = (\flush~q ) # ((addr[16] & ((!\LessThan0~0_combout ) # (!\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~0_combout ))))

	.dataa(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~0_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(addr[16]),
	.datad(\flush~q ),
	.cin(gnd),
	.combout(\flush~0_combout ),
	.cout());
// synopsys translate_off
defparam \flush~0 .lut_mask = 16'hFF70;
defparam \flush~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N26
fiftyfivenm_lcell_comb \flush~1 (
// Equation(s):
// \flush~1_combout  = (\flush~0_combout  & ((\i_has_reset~q ) # (\i_nextL~input_o )))

	.dataa(gnd),
	.datab(\i_has_reset~q ),
	.datac(\i_nextL~input_o ),
	.datad(\flush~0_combout ),
	.cin(gnd),
	.combout(\flush~1_combout ),
	.cout());
// synopsys translate_off
defparam \flush~1 .lut_mask = 16'hFC00;
defparam \flush~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y21_N27
dffeas flush(
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\flush~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_resetL~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flush~q ),
	.prn(vcc));
// synopsys translate_off
defparam flush.is_wysiwyg = "true";
defparam flush.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N28
fiftyfivenm_lcell_comb \video|i_flush_triggered~feeder (
// Equation(s):
// \video|i_flush_triggered~feeder_combout  = \flush~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\flush~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|i_flush_triggered~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|i_flush_triggered~feeder .lut_mask = 16'hF0F0;
defparam \video|i_flush_triggered~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y21_N29
dffeas \video|i_flush_triggered (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|i_flush_triggered~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_resetL~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|i_flush_triggered~q ),
	.prn(vcc));
// synopsys translate_off
defparam \video|i_flush_triggered .is_wysiwyg = "true";
defparam \video|i_flush_triggered .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N0
fiftyfivenm_lcell_comb \video|displayedFrameID~0 (
// Equation(s):
// \video|displayedFrameID~0_combout  = \video|displayedFrameID~q  $ (((\flush~q  & !\video|i_flush_triggered~q )))

	.dataa(\flush~q ),
	.datab(\video|i_flush_triggered~q ),
	.datac(\video|displayedFrameID~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|displayedFrameID~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|displayedFrameID~0 .lut_mask = 16'hD2D2;
defparam \video|displayedFrameID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y21_N1
dffeas \video|displayedFrameID (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|displayedFrameID~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_resetL~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|displayedFrameID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \video|displayedFrameID .is_wysiwyg = "true";
defparam \video|displayedFrameID .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N18
fiftyfivenm_lcell_comb \video|CRCT_640X480|LessThan5~1 (
// Equation(s):
// \video|CRCT_640X480|LessThan5~1_combout  = ((!\video|CRCT_640X480|h_count [6] & !\video|CRCT_640X480|h_count [5])) # (!\video|CRCT_640X480|h_count [7])

	.dataa(gnd),
	.datab(\video|CRCT_640X480|h_count [6]),
	.datac(\video|CRCT_640X480|h_count [7]),
	.datad(\video|CRCT_640X480|h_count [5]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|LessThan5~1 .lut_mask = 16'h0F3F;
defparam \video|CRCT_640X480|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N8
fiftyfivenm_lcell_comb \video|CRCT_640X480|o_x[0]~0 (
// Equation(s):
// \video|CRCT_640X480|o_x[0]~0_combout  = (\video|CRCT_640X480|h_count [0] & ((\video|CRCT_640X480|h_count [9]) # ((\video|CRCT_640X480|h_count [8]) # (!\video|CRCT_640X480|LessThan5~1_combout ))))

	.dataa(\video|CRCT_640X480|h_count [0]),
	.datab(\video|CRCT_640X480|h_count [9]),
	.datac(\video|CRCT_640X480|h_count [8]),
	.datad(\video|CRCT_640X480|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|o_x[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|o_x[0]~0 .lut_mask = 16'hA8AA;
defparam \video|CRCT_640X480|o_x[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N28
fiftyfivenm_lcell_comb \video|CRCT_640X480|o_y[0]~0 (
// Equation(s):
// \video|CRCT_640X480|o_y[0]~0_combout  = (\video|CRCT_640X480|v_count [9]) # ((\video|CRCT_640X480|v_count [0]) # ((\video|CRCT_640X480|v_count [5] & \video|CRCT_640X480|LessThan4~0_combout )))

	.dataa(\video|CRCT_640X480|v_count [5]),
	.datab(\video|CRCT_640X480|v_count [9]),
	.datac(\video|CRCT_640X480|v_count [0]),
	.datad(\video|CRCT_640X480|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|o_y[0]~0 .lut_mask = 16'hFEFC;
defparam \video|CRCT_640X480|o_y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N22
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~1 (
// Equation(s):
// \video|CRCT_640X480|Add2~1_combout  = (!\video|CRCT_640X480|o_x[0]~0_combout  & !\video|CRCT_640X480|o_y[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~1 .lut_mask = 16'h000F;
defparam \video|CRCT_640X480|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N30
fiftyfivenm_lcell_comb \video|CRCT_640X480|LessThan4~1 (
// Equation(s):
// \video|CRCT_640X480|LessThan4~1_combout  = (!\video|CRCT_640X480|v_count [9] & ((!\video|CRCT_640X480|LessThan4~0_combout ) # (!\video|CRCT_640X480|v_count [5])))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|v_count [5]),
	.datac(\video|CRCT_640X480|v_count [9]),
	.datad(\video|CRCT_640X480|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|LessThan4~1 .lut_mask = 16'h030F;
defparam \video|CRCT_640X480|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N6
fiftyfivenm_lcell_comb \video|CRCT_640X480|Equal3~3 (
// Equation(s):
// \video|CRCT_640X480|Equal3~3_combout  = (!\video|CRCT_640X480|h_count [6] & !\video|CRCT_640X480|h_count [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|CRCT_640X480|h_count [6]),
	.datad(\video|CRCT_640X480|h_count [5]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Equal3~3 .lut_mask = 16'h000F;
defparam \video|CRCT_640X480|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N14
fiftyfivenm_lcell_comb \video|CRCT_640X480|Equal3~4 (
// Equation(s):
// \video|CRCT_640X480|Equal3~4_combout  = (\video|CRCT_640X480|Equal3~1_combout  & (\video|CRCT_640X480|Equal3~3_combout  & (!\video|CRCT_640X480|h_count [3] & \video|CRCT_640X480|Equal3~0_combout )))

	.dataa(\video|CRCT_640X480|Equal3~1_combout ),
	.datab(\video|CRCT_640X480|Equal3~3_combout ),
	.datac(\video|CRCT_640X480|h_count [3]),
	.datad(\video|CRCT_640X480|Equal3~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Equal3~4 .lut_mask = 16'h0800;
defparam \video|CRCT_640X480|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N0
fiftyfivenm_lcell_comb \video|CRCT_640X480|o_xy~0 (
// Equation(s):
// \video|CRCT_640X480|o_xy~0_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  $ (!\video|CRCT_640X480|Equal3~4_combout )) # (!\video|CRCT_640X480|LessThan4~1_combout )

	.dataa(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datab(gnd),
	.datac(\video|CRCT_640X480|LessThan4~1_combout ),
	.datad(\video|CRCT_640X480|Equal3~4_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|o_xy~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy~0 .lut_mask = 16'hAF5F;
defparam \video|CRCT_640X480|o_xy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N26
fiftyfivenm_lcell_comb \video|CRCT_640X480|always0~1 (
// Equation(s):
// \video|CRCT_640X480|always0~1_combout  = ((\video|CRCT_640X480|v_count [5]) # ((!\video|CRCT_640X480|v_count [2]) # (!\video|CRCT_640X480|v_count [4]))) # (!\video|CRCT_640X480|v_count [0])

	.dataa(\video|CRCT_640X480|v_count [0]),
	.datab(\video|CRCT_640X480|v_count [5]),
	.datac(\video|CRCT_640X480|v_count [4]),
	.datad(\video|CRCT_640X480|v_count [2]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|always0~1 .lut_mask = 16'hDFFF;
defparam \video|CRCT_640X480|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N4
fiftyfivenm_lcell_comb \video|CRCT_640X480|always0~2 (
// Equation(s):
// \video|CRCT_640X480|always0~2_combout  = ((\video|CRCT_640X480|always0~1_combout ) # (\video|CRCT_640X480|Equal1~1_combout )) # (!\video|CRCT_640X480|always0~0_combout )

	.dataa(gnd),
	.datab(\video|CRCT_640X480|always0~0_combout ),
	.datac(\video|CRCT_640X480|always0~1_combout ),
	.datad(\video|CRCT_640X480|Equal1~1_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|always0~2 .lut_mask = 16'hFFF3;
defparam \video|CRCT_640X480|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N30
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~2 (
// Equation(s):
// \video|CRCT_640X480|Add2~2_combout  = ((\video|CRCT_640X480|o_xy~0_combout  & ((\video|CRCT_640X480|always0~2_combout ))) # (!\video|CRCT_640X480|o_xy~0_combout  & ((\video|CRCT_640X480|Add2~1_combout ) # (!\video|CRCT_640X480|always0~2_combout )))) # 
// (!\video|CRCT_640X480|pix_stb_cnt [15])

	.dataa(\video|CRCT_640X480|pix_stb_cnt [15]),
	.datab(\video|CRCT_640X480|Add2~1_combout ),
	.datac(\video|CRCT_640X480|o_xy~0_combout ),
	.datad(\video|CRCT_640X480|always0~2_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~2 .lut_mask = 16'hFD5F;
defparam \video|CRCT_640X480|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N7
dffeas \video|CRCT_640X480|o_xy[14] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|o_xy [14]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy[14] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|o_xy[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N24
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~75 (
// Equation(s):
// \video|CRCT_640X480|Add2~75_combout  = (\video|CRCT_640X480|Add2~2_combout  & \video|CRCT_640X480|o_xy [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|CRCT_640X480|Add2~2_combout ),
	.datad(\video|CRCT_640X480|o_xy [14]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~75_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~75 .lut_mask = 16'hF000;
defparam \video|CRCT_640X480|Add2~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N4
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~65 (
// Equation(s):
// \video|CRCT_640X480|Add2~65_combout  = (\video|CRCT_640X480|pix_stb_cnt [15] & (!\video|CRCT_640X480|o_xy~0_combout  & \video|CRCT_640X480|always0~2_combout ))

	.dataa(\video|CRCT_640X480|pix_stb_cnt [15]),
	.datab(gnd),
	.datac(\video|CRCT_640X480|o_xy~0_combout ),
	.datad(\video|CRCT_640X480|always0~2_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~65_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~65 .lut_mask = 16'h0A00;
defparam \video|CRCT_640X480|Add2~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N10
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf[16]~2 (
// Equation(s):
// \video|CRCT_640X480|xy_buf[16]~2_combout  = (\i_resetL~input_o  & (((\video|CRCT_640X480|always0~1_combout ) # (\video|CRCT_640X480|Equal1~1_combout )) # (!\video|CRCT_640X480|always0~0_combout )))

	.dataa(\video|CRCT_640X480|always0~0_combout ),
	.datab(\video|CRCT_640X480|always0~1_combout ),
	.datac(\i_resetL~input_o ),
	.datad(\video|CRCT_640X480|Equal1~1_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[16]~2 .lut_mask = 16'hF0D0;
defparam \video|CRCT_640X480|xy_buf[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N12
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~20 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~20_combout  = (\video|CRCT_640X480|xy_buf[16]~2_combout  & ((\video|CRCT_640X480|o_y[0]~0_combout  & ((\video|CRCT_640X480|xy_buf [14]))) # (!\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|o_xy [14]))))

	.dataa(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.datab(\video|CRCT_640X480|o_xy [14]),
	.datac(\video|CRCT_640X480|xy_buf [14]),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~20_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~20 .lut_mask = 16'hA088;
defparam \video|CRCT_640X480|xy_buf~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N6
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~21 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~21_combout  = (!\video|CRCT_640X480|v_count [9] & (\video|CRCT_640X480|Equal3~4_combout  & ((!\video|CRCT_640X480|LessThan4~0_combout ) # (!\video|CRCT_640X480|v_count [5]))))

	.dataa(\video|CRCT_640X480|v_count [5]),
	.datab(\video|CRCT_640X480|v_count [9]),
	.datac(\video|CRCT_640X480|Equal3~4_combout ),
	.datad(\video|CRCT_640X480|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~21_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~21 .lut_mask = 16'h1030;
defparam \video|CRCT_640X480|xy_buf~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N28
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf[16]~4 (
// Equation(s):
// \video|CRCT_640X480|xy_buf[16]~4_combout  = ((\video|CRCT_640X480|pix_stb_cnt [15] & (\video|CRCT_640X480|xy_buf~21_combout  $ (!\video|CRCT_640X480|always0~2_combout )))) # (!\i_resetL~input_o )

	.dataa(\i_resetL~input_o ),
	.datab(\video|CRCT_640X480|xy_buf~21_combout ),
	.datac(\video|CRCT_640X480|pix_stb_cnt [15]),
	.datad(\video|CRCT_640X480|always0~2_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[16]~4 .lut_mask = 16'hD575;
defparam \video|CRCT_640X480|xy_buf[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y19_N13
dffeas \video|CRCT_640X480|xy_buf[14] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|xy_buf~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|xy_buf [14]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[14] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|xy_buf[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N6
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~67 (
// Equation(s):
// \video|CRCT_640X480|Add2~67_combout  = (\video|CRCT_640X480|Add2~2_combout  & \video|CRCT_640X480|o_xy [13])

	.dataa(\video|CRCT_640X480|Add2~2_combout ),
	.datab(\video|CRCT_640X480|o_xy [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~67_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~67 .lut_mask = 16'h8888;
defparam \video|CRCT_640X480|Add2~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N2
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~17 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~17_combout  = (\video|CRCT_640X480|xy_buf[16]~2_combout  & ((\video|CRCT_640X480|o_y[0]~0_combout  & ((\video|CRCT_640X480|xy_buf [13]))) # (!\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|o_xy [13]))))

	.dataa(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.datab(\video|CRCT_640X480|o_xy [13]),
	.datac(\video|CRCT_640X480|xy_buf [13]),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~17_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~17 .lut_mask = 16'hA088;
defparam \video|CRCT_640X480|xy_buf~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N3
dffeas \video|CRCT_640X480|xy_buf[13] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|xy_buf~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|xy_buf [13]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[13] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|xy_buf[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N30
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~18 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~18_combout  = (\video|CRCT_640X480|xy_buf[16]~2_combout  & ((\video|CRCT_640X480|o_y[0]~0_combout  & ((\video|CRCT_640X480|xy_buf [12]))) # (!\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|o_xy [12]))))

	.dataa(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datab(\video|CRCT_640X480|o_xy [12]),
	.datac(\video|CRCT_640X480|xy_buf [12]),
	.datad(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~18_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~18 .lut_mask = 16'hE400;
defparam \video|CRCT_640X480|xy_buf~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y17_N31
dffeas \video|CRCT_640X480|xy_buf[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|xy_buf~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|xy_buf [12]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[12] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|xy_buf[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N20
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~3 (
// Equation(s):
// \video|CRCT_640X480|Add2~3_combout  = (\i_resetL~input_o  & \video|CRCT_640X480|Add2~2_combout )

	.dataa(gnd),
	.datab(\i_resetL~input_o ),
	.datac(\video|CRCT_640X480|Add2~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~3_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~3 .lut_mask = 16'hC0C0;
defparam \video|CRCT_640X480|Add2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N30
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~0 (
// Equation(s):
// \video|CRCT_640X480|Add2~0_combout  = (\video|CRCT_640X480|always0~2_combout  & (\video|CRCT_640X480|pix_stb_cnt [15] & (\i_resetL~input_o  & !\video|CRCT_640X480|o_xy~0_combout )))

	.dataa(\video|CRCT_640X480|always0~2_combout ),
	.datab(\video|CRCT_640X480|pix_stb_cnt [15]),
	.datac(\i_resetL~input_o ),
	.datad(\video|CRCT_640X480|o_xy~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~0 .lut_mask = 16'h0080;
defparam \video|CRCT_640X480|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N10
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~15 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~15_combout  = (\video|CRCT_640X480|xy_buf[16]~2_combout  & ((\video|CRCT_640X480|o_y[0]~0_combout  & ((\video|CRCT_640X480|xy_buf [11]))) # (!\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|o_xy [11]))))

	.dataa(\video|CRCT_640X480|o_xy [11]),
	.datab(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.datac(\video|CRCT_640X480|xy_buf [11]),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~15_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~15 .lut_mask = 16'hC088;
defparam \video|CRCT_640X480|xy_buf~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y17_N11
dffeas \video|CRCT_640X480|xy_buf[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|xy_buf~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|xy_buf [11]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[11] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|xy_buf[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N16
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~16 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~16_combout  = (\video|CRCT_640X480|xy_buf[16]~2_combout  & ((\video|CRCT_640X480|o_y[0]~0_combout  & ((\video|CRCT_640X480|xy_buf [10]))) # (!\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|o_xy [10]))))

	.dataa(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datab(\video|CRCT_640X480|o_xy [10]),
	.datac(\video|CRCT_640X480|xy_buf [10]),
	.datad(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~16_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~16 .lut_mask = 16'hE400;
defparam \video|CRCT_640X480|xy_buf~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y17_N17
dffeas \video|CRCT_640X480|xy_buf[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|xy_buf~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|xy_buf [10]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[10] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|xy_buf[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N24
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~13 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~13_combout  = (\video|CRCT_640X480|xy_buf[16]~2_combout  & ((\video|CRCT_640X480|o_y[0]~0_combout  & ((\video|CRCT_640X480|xy_buf [9]))) # (!\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|o_xy [9]))))

	.dataa(\video|CRCT_640X480|o_xy [9]),
	.datab(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.datac(\video|CRCT_640X480|xy_buf [9]),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~13_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~13 .lut_mask = 16'hC088;
defparam \video|CRCT_640X480|xy_buf~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y17_N25
dffeas \video|CRCT_640X480|xy_buf[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|xy_buf~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|xy_buf [9]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[9] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|xy_buf[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N18
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~14 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~14_combout  = (\video|CRCT_640X480|xy_buf[16]~2_combout  & ((\video|CRCT_640X480|o_y[0]~0_combout  & ((\video|CRCT_640X480|xy_buf [8]))) # (!\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|o_xy [8]))))

	.dataa(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datab(\video|CRCT_640X480|o_xy [8]),
	.datac(\video|CRCT_640X480|xy_buf [8]),
	.datad(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~14_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~14 .lut_mask = 16'hE400;
defparam \video|CRCT_640X480|xy_buf~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y17_N19
dffeas \video|CRCT_640X480|xy_buf[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|xy_buf~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|xy_buf [8]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[8] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|xy_buf[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N20
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~10 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~10_combout  = (\video|CRCT_640X480|xy_buf[16]~2_combout  & ((\video|CRCT_640X480|o_y[0]~0_combout  & ((\video|CRCT_640X480|xy_buf [7]))) # (!\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|o_xy [7]))))

	.dataa(\video|CRCT_640X480|o_xy [7]),
	.datab(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.datac(\video|CRCT_640X480|xy_buf [7]),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~10_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~10 .lut_mask = 16'hC088;
defparam \video|CRCT_640X480|xy_buf~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N21
dffeas \video|CRCT_640X480|xy_buf[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|xy_buf~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|xy_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[7] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|xy_buf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N24
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~11 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~11_combout  = (\video|CRCT_640X480|xy_buf[16]~2_combout  & ((\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|xy_buf [6])) # (!\video|CRCT_640X480|o_y[0]~0_combout  & ((\video|CRCT_640X480|o_xy [6])))))

	.dataa(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datab(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.datac(\video|CRCT_640X480|xy_buf [6]),
	.datad(\video|CRCT_640X480|o_xy [6]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~11_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~11 .lut_mask = 16'hC480;
defparam \video|CRCT_640X480|xy_buf~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N25
dffeas \video|CRCT_640X480|xy_buf[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|xy_buf~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|xy_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[6] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|xy_buf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N12
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~8 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~8_combout  = (\video|CRCT_640X480|xy_buf[16]~2_combout  & ((\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|xy_buf [5])) # (!\video|CRCT_640X480|o_y[0]~0_combout  & ((\video|CRCT_640X480|o_xy [5])))))

	.dataa(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datab(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.datac(\video|CRCT_640X480|xy_buf [5]),
	.datad(\video|CRCT_640X480|o_xy [5]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~8_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~8 .lut_mask = 16'hC480;
defparam \video|CRCT_640X480|xy_buf~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N13
dffeas \video|CRCT_640X480|xy_buf[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|xy_buf~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|xy_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[5] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|xy_buf[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N4
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~9 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~9_combout  = (\video|CRCT_640X480|xy_buf[16]~2_combout  & ((\video|CRCT_640X480|o_y[0]~0_combout  & ((\video|CRCT_640X480|xy_buf [4]))) # (!\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|o_xy [4]))))

	.dataa(\video|CRCT_640X480|o_xy [4]),
	.datab(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.datac(\video|CRCT_640X480|xy_buf [4]),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~9_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~9 .lut_mask = 16'hC088;
defparam \video|CRCT_640X480|xy_buf~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N5
dffeas \video|CRCT_640X480|xy_buf[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|xy_buf~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|xy_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[4] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|xy_buf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N16
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~6 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~6_combout  = (\video|CRCT_640X480|xy_buf[16]~2_combout  & ((\video|CRCT_640X480|o_y[0]~0_combout  & ((\video|CRCT_640X480|xy_buf [3]))) # (!\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|o_xy [3]))))

	.dataa(\video|CRCT_640X480|o_xy [3]),
	.datab(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.datac(\video|CRCT_640X480|xy_buf [3]),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~6_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~6 .lut_mask = 16'hC088;
defparam \video|CRCT_640X480|xy_buf~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N17
dffeas \video|CRCT_640X480|xy_buf[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|xy_buf~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|xy_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[3] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|xy_buf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N0
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~7 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~7_combout  = (\video|CRCT_640X480|xy_buf[16]~2_combout  & ((\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|xy_buf [2])) # (!\video|CRCT_640X480|o_y[0]~0_combout  & ((\video|CRCT_640X480|o_xy [2])))))

	.dataa(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datab(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.datac(\video|CRCT_640X480|xy_buf [2]),
	.datad(\video|CRCT_640X480|o_xy [2]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~7_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~7 .lut_mask = 16'hC480;
defparam \video|CRCT_640X480|xy_buf~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N1
dffeas \video|CRCT_640X480|xy_buf[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|xy_buf~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|xy_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[2] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|xy_buf[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N8
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~3 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~3_combout  = (\video|CRCT_640X480|xy_buf[16]~2_combout  & ((\video|CRCT_640X480|o_y[0]~0_combout  & ((\video|CRCT_640X480|xy_buf [1]))) # (!\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|o_xy [1]))))

	.dataa(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datab(\video|CRCT_640X480|o_xy [1]),
	.datac(\video|CRCT_640X480|xy_buf [1]),
	.datad(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~3_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~3 .lut_mask = 16'hE400;
defparam \video|CRCT_640X480|xy_buf~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N9
dffeas \video|CRCT_640X480|xy_buf[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|xy_buf~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|xy_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[1] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|xy_buf[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N28
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~5 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~5_combout  = (\video|CRCT_640X480|xy_buf[16]~2_combout  & ((\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|xy_buf [0])) # (!\video|CRCT_640X480|o_y[0]~0_combout  & ((\video|CRCT_640X480|o_xy [0])))))

	.dataa(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datab(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.datac(\video|CRCT_640X480|xy_buf [0]),
	.datad(\video|CRCT_640X480|o_xy [0]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~5_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~5 .lut_mask = 16'hC480;
defparam \video|CRCT_640X480|xy_buf~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N29
dffeas \video|CRCT_640X480|xy_buf[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|xy_buf~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|xy_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[0] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|xy_buf[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N16
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~4 (
// Equation(s):
// \video|CRCT_640X480|Add2~4_combout  = \video|CRCT_640X480|o_xy [0] $ (VCC)
// \video|CRCT_640X480|Add2~5  = CARRY(\video|CRCT_640X480|o_xy [0])

	.dataa(\video|CRCT_640X480|o_xy [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~4_combout ),
	.cout(\video|CRCT_640X480|Add2~5 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~4 .lut_mask = 16'h55AA;
defparam \video|CRCT_640X480|Add2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N2
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~10 (
// Equation(s):
// \video|CRCT_640X480|Add2~10_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~4_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|xy_buf [0] & ((\video|CRCT_640X480|o_y[0]~0_combout ))))

	.dataa(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datab(\video|CRCT_640X480|xy_buf [0]),
	.datac(\video|CRCT_640X480|Add2~4_combout ),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~10_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~10 .lut_mask = 16'hE4A0;
defparam \video|CRCT_640X480|Add2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N10
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~11 (
// Equation(s):
// \video|CRCT_640X480|Add2~11_combout  = (\video|CRCT_640X480|Add2~0_combout  & ((\video|CRCT_640X480|Add2~10_combout ) # ((\video|CRCT_640X480|Add2~3_combout  & \video|CRCT_640X480|o_xy [0])))) # (!\video|CRCT_640X480|Add2~0_combout  & 
// (\video|CRCT_640X480|Add2~3_combout  & (\video|CRCT_640X480|o_xy [0])))

	.dataa(\video|CRCT_640X480|Add2~0_combout ),
	.datab(\video|CRCT_640X480|Add2~3_combout ),
	.datac(\video|CRCT_640X480|o_xy [0]),
	.datad(\video|CRCT_640X480|Add2~10_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~11_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~11 .lut_mask = 16'hEAC0;
defparam \video|CRCT_640X480|Add2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y18_N11
dffeas \video|CRCT_640X480|o_xy[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|Add2~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|o_xy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy[0] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|o_xy[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N18
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~6 (
// Equation(s):
// \video|CRCT_640X480|Add2~6_combout  = (\video|CRCT_640X480|o_xy [1] & (!\video|CRCT_640X480|Add2~5 )) # (!\video|CRCT_640X480|o_xy [1] & ((\video|CRCT_640X480|Add2~5 ) # (GND)))
// \video|CRCT_640X480|Add2~7  = CARRY((!\video|CRCT_640X480|Add2~5 ) # (!\video|CRCT_640X480|o_xy [1]))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|o_xy [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add2~5 ),
	.combout(\video|CRCT_640X480|Add2~6_combout ),
	.cout(\video|CRCT_640X480|Add2~7 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~6 .lut_mask = 16'h3C3F;
defparam \video|CRCT_640X480|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N18
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~8 (
// Equation(s):
// \video|CRCT_640X480|Add2~8_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~6_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|xy_buf [1])))

	.dataa(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datab(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datac(\video|CRCT_640X480|xy_buf [1]),
	.datad(\video|CRCT_640X480|Add2~6_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~8 .lut_mask = 16'hEA40;
defparam \video|CRCT_640X480|Add2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N0
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~9 (
// Equation(s):
// \video|CRCT_640X480|Add2~9_combout  = (\video|CRCT_640X480|Add2~0_combout  & ((\video|CRCT_640X480|Add2~8_combout ) # ((\video|CRCT_640X480|Add2~3_combout  & \video|CRCT_640X480|o_xy [1])))) # (!\video|CRCT_640X480|Add2~0_combout  & 
// (\video|CRCT_640X480|Add2~3_combout  & (\video|CRCT_640X480|o_xy [1])))

	.dataa(\video|CRCT_640X480|Add2~0_combout ),
	.datab(\video|CRCT_640X480|Add2~3_combout ),
	.datac(\video|CRCT_640X480|o_xy [1]),
	.datad(\video|CRCT_640X480|Add2~8_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~9_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~9 .lut_mask = 16'hEAC0;
defparam \video|CRCT_640X480|Add2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y18_N1
dffeas \video|CRCT_640X480|o_xy[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|Add2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|o_xy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy[1] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|o_xy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N20
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~12 (
// Equation(s):
// \video|CRCT_640X480|Add2~12_combout  = (\video|CRCT_640X480|o_xy [2] & (\video|CRCT_640X480|Add2~7  $ (GND))) # (!\video|CRCT_640X480|o_xy [2] & (!\video|CRCT_640X480|Add2~7  & VCC))
// \video|CRCT_640X480|Add2~13  = CARRY((\video|CRCT_640X480|o_xy [2] & !\video|CRCT_640X480|Add2~7 ))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|o_xy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add2~7 ),
	.combout(\video|CRCT_640X480|Add2~12_combout ),
	.cout(\video|CRCT_640X480|Add2~13 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~12 .lut_mask = 16'hC30C;
defparam \video|CRCT_640X480|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N30
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~18 (
// Equation(s):
// \video|CRCT_640X480|Add2~18_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~12_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|xy_buf [2] & ((\video|CRCT_640X480|o_y[0]~0_combout ))))

	.dataa(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datab(\video|CRCT_640X480|xy_buf [2]),
	.datac(\video|CRCT_640X480|Add2~12_combout ),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~18 .lut_mask = 16'hE4A0;
defparam \video|CRCT_640X480|Add2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N14
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~19 (
// Equation(s):
// \video|CRCT_640X480|Add2~19_combout  = (\video|CRCT_640X480|Add2~18_combout  & ((\video|CRCT_640X480|Add2~0_combout ) # ((\video|CRCT_640X480|Add2~3_combout  & \video|CRCT_640X480|o_xy [2])))) # (!\video|CRCT_640X480|Add2~18_combout  & 
// (\video|CRCT_640X480|Add2~3_combout  & (\video|CRCT_640X480|o_xy [2])))

	.dataa(\video|CRCT_640X480|Add2~18_combout ),
	.datab(\video|CRCT_640X480|Add2~3_combout ),
	.datac(\video|CRCT_640X480|o_xy [2]),
	.datad(\video|CRCT_640X480|Add2~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~19_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~19 .lut_mask = 16'hEAC0;
defparam \video|CRCT_640X480|Add2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y18_N15
dffeas \video|CRCT_640X480|o_xy[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|Add2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|o_xy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy[2] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|o_xy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N22
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~14 (
// Equation(s):
// \video|CRCT_640X480|Add2~14_combout  = (\video|CRCT_640X480|o_xy [3] & (!\video|CRCT_640X480|Add2~13 )) # (!\video|CRCT_640X480|o_xy [3] & ((\video|CRCT_640X480|Add2~13 ) # (GND)))
// \video|CRCT_640X480|Add2~15  = CARRY((!\video|CRCT_640X480|Add2~13 ) # (!\video|CRCT_640X480|o_xy [3]))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|o_xy [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add2~13 ),
	.combout(\video|CRCT_640X480|Add2~14_combout ),
	.cout(\video|CRCT_640X480|Add2~15 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~14 .lut_mask = 16'h3C3F;
defparam \video|CRCT_640X480|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N6
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~16 (
// Equation(s):
// \video|CRCT_640X480|Add2~16_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~14_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|xy_buf [3] & ((\video|CRCT_640X480|o_y[0]~0_combout ))))

	.dataa(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datab(\video|CRCT_640X480|xy_buf [3]),
	.datac(\video|CRCT_640X480|Add2~14_combout ),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~16 .lut_mask = 16'hE4A0;
defparam \video|CRCT_640X480|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N8
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~17 (
// Equation(s):
// \video|CRCT_640X480|Add2~17_combout  = (\video|CRCT_640X480|Add2~0_combout  & ((\video|CRCT_640X480|Add2~16_combout ) # ((\video|CRCT_640X480|Add2~3_combout  & \video|CRCT_640X480|o_xy [3])))) # (!\video|CRCT_640X480|Add2~0_combout  & 
// (\video|CRCT_640X480|Add2~3_combout  & (\video|CRCT_640X480|o_xy [3])))

	.dataa(\video|CRCT_640X480|Add2~0_combout ),
	.datab(\video|CRCT_640X480|Add2~3_combout ),
	.datac(\video|CRCT_640X480|o_xy [3]),
	.datad(\video|CRCT_640X480|Add2~16_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~17 .lut_mask = 16'hEAC0;
defparam \video|CRCT_640X480|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y18_N9
dffeas \video|CRCT_640X480|o_xy[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|Add2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|o_xy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy[3] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|o_xy[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N24
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~20 (
// Equation(s):
// \video|CRCT_640X480|Add2~20_combout  = (\video|CRCT_640X480|o_xy [4] & (\video|CRCT_640X480|Add2~15  $ (GND))) # (!\video|CRCT_640X480|o_xy [4] & (!\video|CRCT_640X480|Add2~15  & VCC))
// \video|CRCT_640X480|Add2~21  = CARRY((\video|CRCT_640X480|o_xy [4] & !\video|CRCT_640X480|Add2~15 ))

	.dataa(\video|CRCT_640X480|o_xy [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add2~15 ),
	.combout(\video|CRCT_640X480|Add2~20_combout ),
	.cout(\video|CRCT_640X480|Add2~21 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~20 .lut_mask = 16'hA50A;
defparam \video|CRCT_640X480|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N10
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~26 (
// Equation(s):
// \video|CRCT_640X480|Add2~26_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~20_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|xy_buf [4])))

	.dataa(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datab(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datac(\video|CRCT_640X480|xy_buf [4]),
	.datad(\video|CRCT_640X480|Add2~20_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~26_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~26 .lut_mask = 16'hEA40;
defparam \video|CRCT_640X480|Add2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N6
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~27 (
// Equation(s):
// \video|CRCT_640X480|Add2~27_combout  = (\video|CRCT_640X480|Add2~0_combout  & ((\video|CRCT_640X480|Add2~26_combout ) # ((\video|CRCT_640X480|Add2~3_combout  & \video|CRCT_640X480|o_xy [4])))) # (!\video|CRCT_640X480|Add2~0_combout  & 
// (\video|CRCT_640X480|Add2~3_combout  & (\video|CRCT_640X480|o_xy [4])))

	.dataa(\video|CRCT_640X480|Add2~0_combout ),
	.datab(\video|CRCT_640X480|Add2~3_combout ),
	.datac(\video|CRCT_640X480|o_xy [4]),
	.datad(\video|CRCT_640X480|Add2~26_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~27_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~27 .lut_mask = 16'hEAC0;
defparam \video|CRCT_640X480|Add2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y18_N7
dffeas \video|CRCT_640X480|o_xy[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|Add2~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|o_xy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy[4] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|o_xy[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N26
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~22 (
// Equation(s):
// \video|CRCT_640X480|Add2~22_combout  = (\video|CRCT_640X480|o_xy [5] & (!\video|CRCT_640X480|Add2~21 )) # (!\video|CRCT_640X480|o_xy [5] & ((\video|CRCT_640X480|Add2~21 ) # (GND)))
// \video|CRCT_640X480|Add2~23  = CARRY((!\video|CRCT_640X480|Add2~21 ) # (!\video|CRCT_640X480|o_xy [5]))

	.dataa(\video|CRCT_640X480|o_xy [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add2~21 ),
	.combout(\video|CRCT_640X480|Add2~22_combout ),
	.cout(\video|CRCT_640X480|Add2~23 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~22 .lut_mask = 16'h5A5F;
defparam \video|CRCT_640X480|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N22
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~24 (
// Equation(s):
// \video|CRCT_640X480|Add2~24_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~22_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|xy_buf [5] & (\video|CRCT_640X480|o_y[0]~0_combout )))

	.dataa(\video|CRCT_640X480|xy_buf [5]),
	.datab(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datac(\video|CRCT_640X480|Add2~22_combout ),
	.datad(\video|CRCT_640X480|o_x[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~24_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~24 .lut_mask = 16'hF088;
defparam \video|CRCT_640X480|Add2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N12
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~25 (
// Equation(s):
// \video|CRCT_640X480|Add2~25_combout  = (\video|CRCT_640X480|Add2~0_combout  & ((\video|CRCT_640X480|Add2~24_combout ) # ((\video|CRCT_640X480|Add2~3_combout  & \video|CRCT_640X480|o_xy [5])))) # (!\video|CRCT_640X480|Add2~0_combout  & 
// (\video|CRCT_640X480|Add2~3_combout  & (\video|CRCT_640X480|o_xy [5])))

	.dataa(\video|CRCT_640X480|Add2~0_combout ),
	.datab(\video|CRCT_640X480|Add2~3_combout ),
	.datac(\video|CRCT_640X480|o_xy [5]),
	.datad(\video|CRCT_640X480|Add2~24_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~25_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~25 .lut_mask = 16'hEAC0;
defparam \video|CRCT_640X480|Add2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y18_N13
dffeas \video|CRCT_640X480|o_xy[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|Add2~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|o_xy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy[5] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|o_xy[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N28
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~28 (
// Equation(s):
// \video|CRCT_640X480|Add2~28_combout  = (\video|CRCT_640X480|o_xy [6] & (\video|CRCT_640X480|Add2~23  $ (GND))) # (!\video|CRCT_640X480|o_xy [6] & (!\video|CRCT_640X480|Add2~23  & VCC))
// \video|CRCT_640X480|Add2~29  = CARRY((\video|CRCT_640X480|o_xy [6] & !\video|CRCT_640X480|Add2~23 ))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|o_xy [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add2~23 ),
	.combout(\video|CRCT_640X480|Add2~28_combout ),
	.cout(\video|CRCT_640X480|Add2~29 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~28 .lut_mask = 16'hC30C;
defparam \video|CRCT_640X480|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N26
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~34 (
// Equation(s):
// \video|CRCT_640X480|Add2~34_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~28_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|xy_buf [6] & ((\video|CRCT_640X480|o_y[0]~0_combout ))))

	.dataa(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datab(\video|CRCT_640X480|xy_buf [6]),
	.datac(\video|CRCT_640X480|Add2~28_combout ),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~34_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~34 .lut_mask = 16'hE4A0;
defparam \video|CRCT_640X480|Add2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N2
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~35 (
// Equation(s):
// \video|CRCT_640X480|Add2~35_combout  = (\video|CRCT_640X480|Add2~0_combout  & ((\video|CRCT_640X480|Add2~34_combout ) # ((\video|CRCT_640X480|Add2~3_combout  & \video|CRCT_640X480|o_xy [6])))) # (!\video|CRCT_640X480|Add2~0_combout  & 
// (\video|CRCT_640X480|Add2~3_combout  & (\video|CRCT_640X480|o_xy [6])))

	.dataa(\video|CRCT_640X480|Add2~0_combout ),
	.datab(\video|CRCT_640X480|Add2~3_combout ),
	.datac(\video|CRCT_640X480|o_xy [6]),
	.datad(\video|CRCT_640X480|Add2~34_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~35_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~35 .lut_mask = 16'hEAC0;
defparam \video|CRCT_640X480|Add2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y18_N3
dffeas \video|CRCT_640X480|o_xy[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|Add2~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|o_xy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy[6] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|o_xy[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N30
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~30 (
// Equation(s):
// \video|CRCT_640X480|Add2~30_combout  = (\video|CRCT_640X480|o_xy [7] & (!\video|CRCT_640X480|Add2~29 )) # (!\video|CRCT_640X480|o_xy [7] & ((\video|CRCT_640X480|Add2~29 ) # (GND)))
// \video|CRCT_640X480|Add2~31  = CARRY((!\video|CRCT_640X480|Add2~29 ) # (!\video|CRCT_640X480|o_xy [7]))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|o_xy [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add2~29 ),
	.combout(\video|CRCT_640X480|Add2~30_combout ),
	.cout(\video|CRCT_640X480|Add2~31 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~30 .lut_mask = 16'h3C3F;
defparam \video|CRCT_640X480|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N14
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~32 (
// Equation(s):
// \video|CRCT_640X480|Add2~32_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~30_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|xy_buf [7] & (\video|CRCT_640X480|o_y[0]~0_combout )))

	.dataa(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datab(\video|CRCT_640X480|xy_buf [7]),
	.datac(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datad(\video|CRCT_640X480|Add2~30_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~32_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~32 .lut_mask = 16'hEA40;
defparam \video|CRCT_640X480|Add2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N4
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~33 (
// Equation(s):
// \video|CRCT_640X480|Add2~33_combout  = (\video|CRCT_640X480|Add2~0_combout  & ((\video|CRCT_640X480|Add2~32_combout ) # ((\video|CRCT_640X480|Add2~3_combout  & \video|CRCT_640X480|o_xy [7])))) # (!\video|CRCT_640X480|Add2~0_combout  & 
// (\video|CRCT_640X480|Add2~3_combout  & (\video|CRCT_640X480|o_xy [7])))

	.dataa(\video|CRCT_640X480|Add2~0_combout ),
	.datab(\video|CRCT_640X480|Add2~3_combout ),
	.datac(\video|CRCT_640X480|o_xy [7]),
	.datad(\video|CRCT_640X480|Add2~32_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~33_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~33 .lut_mask = 16'hEAC0;
defparam \video|CRCT_640X480|Add2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y18_N5
dffeas \video|CRCT_640X480|o_xy[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|Add2~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|o_xy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy[7] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|o_xy[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N0
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~36 (
// Equation(s):
// \video|CRCT_640X480|Add2~36_combout  = (\video|CRCT_640X480|o_xy [8] & (\video|CRCT_640X480|Add2~31  $ (GND))) # (!\video|CRCT_640X480|o_xy [8] & (!\video|CRCT_640X480|Add2~31  & VCC))
// \video|CRCT_640X480|Add2~37  = CARRY((\video|CRCT_640X480|o_xy [8] & !\video|CRCT_640X480|Add2~31 ))

	.dataa(\video|CRCT_640X480|o_xy [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add2~31 ),
	.combout(\video|CRCT_640X480|Add2~36_combout ),
	.cout(\video|CRCT_640X480|Add2~37 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~36 .lut_mask = 16'hA50A;
defparam \video|CRCT_640X480|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N4
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~59 (
// Equation(s):
// \video|CRCT_640X480|Add2~59_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~36_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|xy_buf [8])))

	.dataa(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datab(\video|CRCT_640X480|xy_buf [8]),
	.datac(\video|CRCT_640X480|Add2~36_combout ),
	.datad(\video|CRCT_640X480|o_x[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~59_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~59 .lut_mask = 16'hF088;
defparam \video|CRCT_640X480|Add2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N22
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~60 (
// Equation(s):
// \video|CRCT_640X480|Add2~60_combout  = (\video|CRCT_640X480|Add2~59_combout  & ((\video|CRCT_640X480|Add2~0_combout ) # ((\video|CRCT_640X480|o_xy [8] & \video|CRCT_640X480|Add2~3_combout )))) # (!\video|CRCT_640X480|Add2~59_combout  & 
// (((\video|CRCT_640X480|o_xy [8] & \video|CRCT_640X480|Add2~3_combout ))))

	.dataa(\video|CRCT_640X480|Add2~59_combout ),
	.datab(\video|CRCT_640X480|Add2~0_combout ),
	.datac(\video|CRCT_640X480|o_xy [8]),
	.datad(\video|CRCT_640X480|Add2~3_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~60_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~60 .lut_mask = 16'hF888;
defparam \video|CRCT_640X480|Add2~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y17_N23
dffeas \video|CRCT_640X480|o_xy[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|Add2~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|o_xy [8]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy[8] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|o_xy[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N2
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~38 (
// Equation(s):
// \video|CRCT_640X480|Add2~38_combout  = (\video|CRCT_640X480|o_xy [9] & (!\video|CRCT_640X480|Add2~37 )) # (!\video|CRCT_640X480|o_xy [9] & ((\video|CRCT_640X480|Add2~37 ) # (GND)))
// \video|CRCT_640X480|Add2~39  = CARRY((!\video|CRCT_640X480|Add2~37 ) # (!\video|CRCT_640X480|o_xy [9]))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|o_xy [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add2~37 ),
	.combout(\video|CRCT_640X480|Add2~38_combout ),
	.cout(\video|CRCT_640X480|Add2~39 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~38 .lut_mask = 16'h3C3F;
defparam \video|CRCT_640X480|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N26
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~57 (
// Equation(s):
// \video|CRCT_640X480|Add2~57_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~38_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|xy_buf [9] & (\video|CRCT_640X480|o_y[0]~0_combout )))

	.dataa(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datab(\video|CRCT_640X480|xy_buf [9]),
	.datac(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datad(\video|CRCT_640X480|Add2~38_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~57_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~57 .lut_mask = 16'hEA40;
defparam \video|CRCT_640X480|Add2~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N28
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~58 (
// Equation(s):
// \video|CRCT_640X480|Add2~58_combout  = (\video|CRCT_640X480|o_xy [9] & ((\video|CRCT_640X480|Add2~3_combout ) # ((\video|CRCT_640X480|Add2~0_combout  & \video|CRCT_640X480|Add2~57_combout )))) # (!\video|CRCT_640X480|o_xy [9] & 
// (\video|CRCT_640X480|Add2~0_combout  & (\video|CRCT_640X480|Add2~57_combout )))

	.dataa(\video|CRCT_640X480|o_xy [9]),
	.datab(\video|CRCT_640X480|Add2~0_combout ),
	.datac(\video|CRCT_640X480|Add2~57_combout ),
	.datad(\video|CRCT_640X480|Add2~3_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~58_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~58 .lut_mask = 16'hEAC0;
defparam \video|CRCT_640X480|Add2~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y17_N5
dffeas \video|CRCT_640X480|o_xy[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|o_xy [9]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy[9] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|o_xy[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N4
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~40 (
// Equation(s):
// \video|CRCT_640X480|Add2~40_combout  = (\video|CRCT_640X480|o_xy [10] & (\video|CRCT_640X480|Add2~39  $ (GND))) # (!\video|CRCT_640X480|o_xy [10] & (!\video|CRCT_640X480|Add2~39  & VCC))
// \video|CRCT_640X480|Add2~41  = CARRY((\video|CRCT_640X480|o_xy [10] & !\video|CRCT_640X480|Add2~39 ))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|o_xy [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add2~39 ),
	.combout(\video|CRCT_640X480|Add2~40_combout ),
	.cout(\video|CRCT_640X480|Add2~41 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~40 .lut_mask = 16'hC30C;
defparam \video|CRCT_640X480|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N6
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~63 (
// Equation(s):
// \video|CRCT_640X480|Add2~63_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~40_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|xy_buf [10])))

	.dataa(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datab(\video|CRCT_640X480|xy_buf [10]),
	.datac(\video|CRCT_640X480|Add2~40_combout ),
	.datad(\video|CRCT_640X480|o_x[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~63_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~63 .lut_mask = 16'hF088;
defparam \video|CRCT_640X480|Add2~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N8
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~64 (
// Equation(s):
// \video|CRCT_640X480|Add2~64_combout  = (\video|CRCT_640X480|Add2~63_combout  & ((\video|CRCT_640X480|Add2~0_combout ) # ((\video|CRCT_640X480|o_xy [10] & \video|CRCT_640X480|Add2~3_combout )))) # (!\video|CRCT_640X480|Add2~63_combout  & 
// (\video|CRCT_640X480|o_xy [10] & ((\video|CRCT_640X480|Add2~3_combout ))))

	.dataa(\video|CRCT_640X480|Add2~63_combout ),
	.datab(\video|CRCT_640X480|o_xy [10]),
	.datac(\video|CRCT_640X480|Add2~0_combout ),
	.datad(\video|CRCT_640X480|Add2~3_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~64_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~64 .lut_mask = 16'hECA0;
defparam \video|CRCT_640X480|Add2~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y17_N3
dffeas \video|CRCT_640X480|o_xy[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|o_xy [10]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy[10] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|o_xy[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N6
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~42 (
// Equation(s):
// \video|CRCT_640X480|Add2~42_combout  = (\video|CRCT_640X480|o_xy [11] & (!\video|CRCT_640X480|Add2~41 )) # (!\video|CRCT_640X480|o_xy [11] & ((\video|CRCT_640X480|Add2~41 ) # (GND)))
// \video|CRCT_640X480|Add2~43  = CARRY((!\video|CRCT_640X480|Add2~41 ) # (!\video|CRCT_640X480|o_xy [11]))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|o_xy [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add2~41 ),
	.combout(\video|CRCT_640X480|Add2~42_combout ),
	.cout(\video|CRCT_640X480|Add2~43 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~42 .lut_mask = 16'h3C3F;
defparam \video|CRCT_640X480|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N12
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~61 (
// Equation(s):
// \video|CRCT_640X480|Add2~61_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~42_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|xy_buf [11] & ((\video|CRCT_640X480|o_y[0]~0_combout ))))

	.dataa(\video|CRCT_640X480|xy_buf [11]),
	.datab(\video|CRCT_640X480|Add2~42_combout ),
	.datac(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datad(\video|CRCT_640X480|o_x[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~61_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~61 .lut_mask = 16'hCCA0;
defparam \video|CRCT_640X480|Add2~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N14
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~62 (
// Equation(s):
// \video|CRCT_640X480|Add2~62_combout  = (\video|CRCT_640X480|o_xy [11] & ((\video|CRCT_640X480|Add2~3_combout ) # ((\video|CRCT_640X480|Add2~0_combout  & \video|CRCT_640X480|Add2~61_combout )))) # (!\video|CRCT_640X480|o_xy [11] & 
// (((\video|CRCT_640X480|Add2~0_combout  & \video|CRCT_640X480|Add2~61_combout ))))

	.dataa(\video|CRCT_640X480|o_xy [11]),
	.datab(\video|CRCT_640X480|Add2~3_combout ),
	.datac(\video|CRCT_640X480|Add2~0_combout ),
	.datad(\video|CRCT_640X480|Add2~61_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~62 .lut_mask = 16'hF888;
defparam \video|CRCT_640X480|Add2~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y17_N1
dffeas \video|CRCT_640X480|o_xy[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|o_xy [11]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy[11] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|o_xy[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N8
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~44 (
// Equation(s):
// \video|CRCT_640X480|Add2~44_combout  = (\video|CRCT_640X480|o_xy [12] & (\video|CRCT_640X480|Add2~43  $ (GND))) # (!\video|CRCT_640X480|o_xy [12] & (!\video|CRCT_640X480|Add2~43  & VCC))
// \video|CRCT_640X480|Add2~45  = CARRY((\video|CRCT_640X480|o_xy [12] & !\video|CRCT_640X480|Add2~43 ))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|o_xy [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add2~43 ),
	.combout(\video|CRCT_640X480|Add2~44_combout ),
	.cout(\video|CRCT_640X480|Add2~45 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~44 .lut_mask = 16'hC30C;
defparam \video|CRCT_640X480|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N20
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~69 (
// Equation(s):
// \video|CRCT_640X480|Add2~69_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~44_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|xy_buf [12])))

	.dataa(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datab(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datac(\video|CRCT_640X480|xy_buf [12]),
	.datad(\video|CRCT_640X480|Add2~44_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~69_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~69 .lut_mask = 16'hEC20;
defparam \video|CRCT_640X480|Add2~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N24
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~70 (
// Equation(s):
// \video|CRCT_640X480|Add2~70_combout  = (\video|CRCT_640X480|Add2~69_combout  & ((\video|CRCT_640X480|Add2~0_combout ) # ((\video|CRCT_640X480|o_xy [12] & \video|CRCT_640X480|Add2~3_combout )))) # (!\video|CRCT_640X480|Add2~69_combout  & 
// (((\video|CRCT_640X480|o_xy [12] & \video|CRCT_640X480|Add2~3_combout ))))

	.dataa(\video|CRCT_640X480|Add2~69_combout ),
	.datab(\video|CRCT_640X480|Add2~0_combout ),
	.datac(\video|CRCT_640X480|o_xy [12]),
	.datad(\video|CRCT_640X480|Add2~3_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~70_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~70 .lut_mask = 16'hF888;
defparam \video|CRCT_640X480|Add2~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y17_N25
dffeas \video|CRCT_640X480|o_xy[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|Add2~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|o_xy [12]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy[12] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|o_xy[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N10
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~46 (
// Equation(s):
// \video|CRCT_640X480|Add2~46_combout  = (\video|CRCT_640X480|o_xy [13] & (!\video|CRCT_640X480|Add2~45 )) # (!\video|CRCT_640X480|o_xy [13] & ((\video|CRCT_640X480|Add2~45 ) # (GND)))
// \video|CRCT_640X480|Add2~47  = CARRY((!\video|CRCT_640X480|Add2~45 ) # (!\video|CRCT_640X480|o_xy [13]))

	.dataa(\video|CRCT_640X480|o_xy [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add2~45 ),
	.combout(\video|CRCT_640X480|Add2~46_combout ),
	.cout(\video|CRCT_640X480|Add2~47 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~46 .lut_mask = 16'h5A5F;
defparam \video|CRCT_640X480|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N18
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~66 (
// Equation(s):
// \video|CRCT_640X480|Add2~66_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~46_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|xy_buf [13])))

	.dataa(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datab(\video|CRCT_640X480|xy_buf [13]),
	.datac(\video|CRCT_640X480|Add2~46_combout ),
	.datad(\video|CRCT_640X480|o_x[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~66_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~66 .lut_mask = 16'hF088;
defparam \video|CRCT_640X480|Add2~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N12
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~68 (
// Equation(s):
// \video|CRCT_640X480|Add2~68_combout  = (\i_resetL~input_o  & ((\video|CRCT_640X480|Add2~67_combout ) # ((\video|CRCT_640X480|Add2~65_combout  & \video|CRCT_640X480|Add2~66_combout ))))

	.dataa(\video|CRCT_640X480|Add2~65_combout ),
	.datab(\i_resetL~input_o ),
	.datac(\video|CRCT_640X480|Add2~67_combout ),
	.datad(\video|CRCT_640X480|Add2~66_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~68_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~68 .lut_mask = 16'hC8C0;
defparam \video|CRCT_640X480|Add2~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N5
dffeas \video|CRCT_640X480|o_xy[13] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|o_xy [13]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy[13] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|o_xy[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N12
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~48 (
// Equation(s):
// \video|CRCT_640X480|Add2~48_combout  = (\video|CRCT_640X480|o_xy [14] & (\video|CRCT_640X480|Add2~47  $ (GND))) # (!\video|CRCT_640X480|o_xy [14] & (!\video|CRCT_640X480|Add2~47  & VCC))
// \video|CRCT_640X480|Add2~49  = CARRY((\video|CRCT_640X480|o_xy [14] & !\video|CRCT_640X480|Add2~47 ))

	.dataa(\video|CRCT_640X480|o_xy [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add2~47 ),
	.combout(\video|CRCT_640X480|Add2~48_combout ),
	.cout(\video|CRCT_640X480|Add2~49 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~48 .lut_mask = 16'hA50A;
defparam \video|CRCT_640X480|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N2
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~74 (
// Equation(s):
// \video|CRCT_640X480|Add2~74_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~48_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|xy_buf [14] & ((\video|CRCT_640X480|o_y[0]~0_combout ))))

	.dataa(\video|CRCT_640X480|xy_buf [14]),
	.datab(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datac(\video|CRCT_640X480|Add2~48_combout ),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~74_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~74 .lut_mask = 16'hE2C0;
defparam \video|CRCT_640X480|Add2~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N14
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~76 (
// Equation(s):
// \video|CRCT_640X480|Add2~76_combout  = (\i_resetL~input_o  & ((\video|CRCT_640X480|Add2~75_combout ) # ((\video|CRCT_640X480|Add2~65_combout  & \video|CRCT_640X480|Add2~74_combout ))))

	.dataa(\i_resetL~input_o ),
	.datab(\video|CRCT_640X480|Add2~75_combout ),
	.datac(\video|CRCT_640X480|Add2~65_combout ),
	.datad(\video|CRCT_640X480|Add2~74_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~76_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~76 .lut_mask = 16'hA888;
defparam \video|CRCT_640X480|Add2~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N2
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[1]~feeder_combout  = \video|CRCT_640X480|Add2~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|CRCT_640X480|Add2~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[1]~feeder .lut_mask = 16'hF0F0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N3
dffeas \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y19_N15
dffeas \video|CRCT_640X480|o_xy[16] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|o_xy [16]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy[16] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|o_xy[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N30
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~12 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~12_combout  = (\video|CRCT_640X480|xy_buf[16]~2_combout  & ((\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|xy_buf [16])) # (!\video|CRCT_640X480|o_y[0]~0_combout  & ((\video|CRCT_640X480|o_xy [16])))))

	.dataa(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.datab(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datac(\video|CRCT_640X480|xy_buf [16]),
	.datad(\video|CRCT_640X480|o_xy [16]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~12_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~12 .lut_mask = 16'hA280;
defparam \video|CRCT_640X480|xy_buf~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y17_N31
dffeas \video|CRCT_640X480|xy_buf[16] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|xy_buf~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|xy_buf [16]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[16] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|xy_buf[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N18
fiftyfivenm_lcell_comb \video|CRCT_640X480|xy_buf~19 (
// Equation(s):
// \video|CRCT_640X480|xy_buf~19_combout  = (\video|CRCT_640X480|xy_buf[16]~2_combout  & ((\video|CRCT_640X480|o_y[0]~0_combout  & ((\video|CRCT_640X480|xy_buf [15]))) # (!\video|CRCT_640X480|o_y[0]~0_combout  & (\video|CRCT_640X480|o_xy [15]))))

	.dataa(\video|CRCT_640X480|xy_buf[16]~2_combout ),
	.datab(\video|CRCT_640X480|o_xy [15]),
	.datac(\video|CRCT_640X480|xy_buf [15]),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|xy_buf~19_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf~19 .lut_mask = 16'hA088;
defparam \video|CRCT_640X480|xy_buf~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y17_N19
dffeas \video|CRCT_640X480|xy_buf[15] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|CRCT_640X480|xy_buf~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\video|CRCT_640X480|xy_buf[16]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|xy_buf [15]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|xy_buf[15] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|xy_buf[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N14
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~50 (
// Equation(s):
// \video|CRCT_640X480|Add2~50_combout  = (\video|CRCT_640X480|o_xy [15] & (!\video|CRCT_640X480|Add2~49 )) # (!\video|CRCT_640X480|o_xy [15] & ((\video|CRCT_640X480|Add2~49 ) # (GND)))
// \video|CRCT_640X480|Add2~51  = CARRY((!\video|CRCT_640X480|Add2~49 ) # (!\video|CRCT_640X480|o_xy [15]))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|o_xy [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add2~49 ),
	.combout(\video|CRCT_640X480|Add2~50_combout ),
	.cout(\video|CRCT_640X480|Add2~51 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~50 .lut_mask = 16'h3C3F;
defparam \video|CRCT_640X480|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N28
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~71 (
// Equation(s):
// \video|CRCT_640X480|Add2~71_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~50_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|xy_buf [15] & ((\video|CRCT_640X480|o_y[0]~0_combout ))))

	.dataa(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datab(\video|CRCT_640X480|xy_buf [15]),
	.datac(\video|CRCT_640X480|Add2~50_combout ),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~71_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~71 .lut_mask = 16'hE4A0;
defparam \video|CRCT_640X480|Add2~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N16
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~72 (
// Equation(s):
// \video|CRCT_640X480|Add2~72_combout  = (\video|CRCT_640X480|o_xy [15] & \video|CRCT_640X480|Add2~2_combout )

	.dataa(gnd),
	.datab(\video|CRCT_640X480|o_xy [15]),
	.datac(\video|CRCT_640X480|Add2~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~72_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~72 .lut_mask = 16'hC0C0;
defparam \video|CRCT_640X480|Add2~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N26
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~73 (
// Equation(s):
// \video|CRCT_640X480|Add2~73_combout  = (\i_resetL~input_o  & ((\video|CRCT_640X480|Add2~72_combout ) # ((\video|CRCT_640X480|Add2~71_combout  & \video|CRCT_640X480|Add2~65_combout ))))

	.dataa(\video|CRCT_640X480|Add2~71_combout ),
	.datab(\i_resetL~input_o ),
	.datac(\video|CRCT_640X480|Add2~65_combout ),
	.datad(\video|CRCT_640X480|Add2~72_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~73_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~73 .lut_mask = 16'hCC80;
defparam \video|CRCT_640X480|Add2~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N1
dffeas \video|CRCT_640X480|o_xy[15] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CRCT_640X480|o_xy [15]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CRCT_640X480|o_xy[15] .is_wysiwyg = "true";
defparam \video|CRCT_640X480|o_xy[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N16
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~52 (
// Equation(s):
// \video|CRCT_640X480|Add2~52_combout  = \video|CRCT_640X480|Add2~51  $ (!\video|CRCT_640X480|o_xy [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CRCT_640X480|o_xy [16]),
	.cin(\video|CRCT_640X480|Add2~51 ),
	.combout(\video|CRCT_640X480|Add2~52_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~52 .lut_mask = 16'hF00F;
defparam \video|CRCT_640X480|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N20
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~54 (
// Equation(s):
// \video|CRCT_640X480|Add2~54_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~52_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|xy_buf [16] & (\video|CRCT_640X480|o_y[0]~0_combout )))

	.dataa(\video|CRCT_640X480|xy_buf [16]),
	.datab(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datac(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datad(\video|CRCT_640X480|Add2~52_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~54_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~54 .lut_mask = 16'hEC20;
defparam \video|CRCT_640X480|Add2~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N20
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~55 (
// Equation(s):
// \video|CRCT_640X480|Add2~55_combout  = (\video|CRCT_640X480|always0~2_combout  & (\video|CRCT_640X480|pix_stb_cnt [15] & (!\video|CRCT_640X480|o_xy~0_combout  & \video|CRCT_640X480|Add2~54_combout )))

	.dataa(\video|CRCT_640X480|always0~2_combout ),
	.datab(\video|CRCT_640X480|pix_stb_cnt [15]),
	.datac(\video|CRCT_640X480|o_xy~0_combout ),
	.datad(\video|CRCT_640X480|Add2~54_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~55_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~55 .lut_mask = 16'h0800;
defparam \video|CRCT_640X480|Add2~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N22
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~56 (
// Equation(s):
// \video|CRCT_640X480|Add2~56_combout  = (\i_resetL~input_o  & ((\video|CRCT_640X480|Add2~55_combout ) # ((\video|CRCT_640X480|o_xy [16] & \video|CRCT_640X480|Add2~2_combout ))))

	.dataa(\i_resetL~input_o ),
	.datab(\video|CRCT_640X480|o_xy [16]),
	.datac(\video|CRCT_640X480|Add2~2_combout ),
	.datad(\video|CRCT_640X480|Add2~55_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~56_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~56 .lut_mask = 16'hAA80;
defparam \video|CRCT_640X480|Add2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N11
dffeas \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y20_N25
dffeas \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N28
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[2]~feeder_combout  = \video|CRCT_640X480|Add2~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CRCT_640X480|Add2~73_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N29
dffeas \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N8
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout  = (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [3] & (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0] & 
// !\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [2]))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3 .lut_mask = 16'h0011;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N24
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout  = (!addr[14] & (!addr[16] & (!addr[15] & !addr[13])))

	.dataa(addr[14]),
	.datab(addr[16]),
	.datac(addr[15]),
	.datad(addr[13]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0 .lut_mask = 16'h0001;
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N0
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout  = (!\video|displayedFrameID~q  & \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|displayedFrameID~q ),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0 .lut_mask = 16'h0F00;
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N26
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~83 (
// Equation(s):
// \video|CRCT_640X480|Add2~83_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~50_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|xy_buf [15] & ((\video|CRCT_640X480|o_y[0]~0_combout ))))

	.dataa(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datab(\video|CRCT_640X480|xy_buf [15]),
	.datac(\video|CRCT_640X480|Add2~50_combout ),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~83_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~83 .lut_mask = 16'hE4A0;
defparam \video|CRCT_640X480|Add2~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N8
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~84 (
// Equation(s):
// \video|CRCT_640X480|Add2~84_combout  = (\video|CRCT_640X480|o_xy [15] & ((\video|CRCT_640X480|Add2~2_combout ) # ((\video|CRCT_640X480|Add2~83_combout  & \video|CRCT_640X480|Add2~65_combout )))) # (!\video|CRCT_640X480|o_xy [15] & 
// (((\video|CRCT_640X480|Add2~83_combout  & \video|CRCT_640X480|Add2~65_combout ))))

	.dataa(\video|CRCT_640X480|o_xy [15]),
	.datab(\video|CRCT_640X480|Add2~2_combout ),
	.datac(\video|CRCT_640X480|Add2~83_combout ),
	.datad(\video|CRCT_640X480|Add2~65_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~84_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~84 .lut_mask = 16'hF888;
defparam \video|CRCT_640X480|Add2~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N10
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~81 (
// Equation(s):
// \video|CRCT_640X480|Add2~81_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~46_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|xy_buf [13] & ((\video|CRCT_640X480|o_y[0]~0_combout ))))

	.dataa(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datab(\video|CRCT_640X480|xy_buf [13]),
	.datac(\video|CRCT_640X480|Add2~46_combout ),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~81_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~81 .lut_mask = 16'hE4A0;
defparam \video|CRCT_640X480|Add2~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N8
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~82 (
// Equation(s):
// \video|CRCT_640X480|Add2~82_combout  = (\video|CRCT_640X480|Add2~2_combout  & ((\video|CRCT_640X480|o_xy [13]) # ((\video|CRCT_640X480|Add2~65_combout  & \video|CRCT_640X480|Add2~81_combout )))) # (!\video|CRCT_640X480|Add2~2_combout  & 
// (((\video|CRCT_640X480|Add2~65_combout  & \video|CRCT_640X480|Add2~81_combout ))))

	.dataa(\video|CRCT_640X480|Add2~2_combout ),
	.datab(\video|CRCT_640X480|o_xy [13]),
	.datac(\video|CRCT_640X480|Add2~65_combout ),
	.datad(\video|CRCT_640X480|Add2~81_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~82_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~82 .lut_mask = 16'hF888;
defparam \video|CRCT_640X480|Add2~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N16
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~77 (
// Equation(s):
// \video|CRCT_640X480|Add2~77_combout  = (\video|CRCT_640X480|o_x[0]~0_combout  & (((\video|CRCT_640X480|Add2~48_combout )))) # (!\video|CRCT_640X480|o_x[0]~0_combout  & (\video|CRCT_640X480|xy_buf [14] & ((\video|CRCT_640X480|o_y[0]~0_combout ))))

	.dataa(\video|CRCT_640X480|xy_buf [14]),
	.datab(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datac(\video|CRCT_640X480|Add2~48_combout ),
	.datad(\video|CRCT_640X480|o_y[0]~0_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~77_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~77 .lut_mask = 16'hE2C0;
defparam \video|CRCT_640X480|Add2~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N12
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~78 (
// Equation(s):
// \video|CRCT_640X480|Add2~78_combout  = (\video|CRCT_640X480|o_xy [14] & ((\video|CRCT_640X480|Add2~2_combout ) # ((\video|CRCT_640X480|Add2~65_combout  & \video|CRCT_640X480|Add2~77_combout )))) # (!\video|CRCT_640X480|o_xy [14] & 
// (\video|CRCT_640X480|Add2~65_combout  & ((\video|CRCT_640X480|Add2~77_combout ))))

	.dataa(\video|CRCT_640X480|o_xy [14]),
	.datab(\video|CRCT_640X480|Add2~65_combout ),
	.datac(\video|CRCT_640X480|Add2~2_combout ),
	.datad(\video|CRCT_640X480|Add2~77_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~78_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~78 .lut_mask = 16'hECA0;
defparam \video|CRCT_640X480|Add2~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N28
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~0_combout  = (!\video|CRCT_640X480|Add2~82_combout  & !\video|CRCT_640X480|Add2~78_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|CRCT_640X480|Add2~82_combout ),
	.datad(\video|CRCT_640X480|Add2~78_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~0 .lut_mask = 16'h000F;
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N12
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~79 (
// Equation(s):
// \video|CRCT_640X480|Add2~79_combout  = (\video|CRCT_640X480|o_xy~0_combout  & (((!\video|CRCT_640X480|always0~2_combout )))) # (!\video|CRCT_640X480|o_xy~0_combout  & (\video|CRCT_640X480|always0~2_combout  & ((\video|CRCT_640X480|o_x[0]~0_combout ) # 
// (\video|CRCT_640X480|o_y[0]~0_combout ))))

	.dataa(\video|CRCT_640X480|o_x[0]~0_combout ),
	.datab(\video|CRCT_640X480|o_xy~0_combout ),
	.datac(\video|CRCT_640X480|o_y[0]~0_combout ),
	.datad(\video|CRCT_640X480|always0~2_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~79_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~79 .lut_mask = 16'h32CC;
defparam \video|CRCT_640X480|Add2~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N2
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add2~80 (
// Equation(s):
// \video|CRCT_640X480|Add2~80_combout  = (\video|CRCT_640X480|Add2~55_combout ) # ((\video|CRCT_640X480|o_xy [16] & ((!\video|CRCT_640X480|pix_stb_cnt [15]) # (!\video|CRCT_640X480|Add2~79_combout ))))

	.dataa(\video|CRCT_640X480|Add2~79_combout ),
	.datab(\video|CRCT_640X480|pix_stb_cnt [15]),
	.datac(\video|CRCT_640X480|o_xy [16]),
	.datad(\video|CRCT_640X480|Add2~55_combout ),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add2~80_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add2~80 .lut_mask = 16'hFF70;
defparam \video|CRCT_640X480|Add2~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N16
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode150w[3]~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode150w[3]~0_combout  = ((!\video|CRCT_640X480|Add2~84_combout  & (\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~0_combout  & 
// !\video|CRCT_640X480|Add2~80_combout ))) # (!\i_resetL~input_o )

	.dataa(\i_resetL~input_o ),
	.datab(\video|CRCT_640X480|Add2~84_combout ),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~0_combout ),
	.datad(\video|CRCT_640X480|Add2~80_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode150w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode150w[3]~0 .lut_mask = 16'h5575;
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode150w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N0
fiftyfivenm_lcell_comb \data_id~1 (
// Equation(s):
// \data_id~1_combout  = (\i_resetL~input_o  & (!data_id[0] & !data_id[1]))

	.dataa(\i_resetL~input_o ),
	.datab(gnd),
	.datac(data_id[0]),
	.datad(data_id[1]),
	.cin(gnd),
	.combout(\data_id~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_id~1 .lut_mask = 16'h000A;
defparam \data_id~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N1
dffeas \data_id[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\data_id~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_id[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_id[0] .is_wysiwyg = "true";
defparam \data_id[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N14
fiftyfivenm_lcell_comb \data_id~2 (
// Equation(s):
// \data_id~2_combout  = (\i_resetL~input_o  & (!data_id[1] & data_id[0]))

	.dataa(\i_resetL~input_o ),
	.datab(gnd),
	.datac(data_id[1]),
	.datad(data_id[0]),
	.cin(gnd),
	.combout(\data_id~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_id~2 .lut_mask = 16'h0A00;
defparam \data_id~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N15
dffeas \data_id[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\data_id~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_id[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_id[1] .is_wysiwyg = "true";
defparam \data_id[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y22_N7
dffeas \picture3|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(addr[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \picture3|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y21_N27
dffeas \picture3|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(addr[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \picture3|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y22_N19
dffeas \picture3|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(addr[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \picture3|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N12
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|rden_decode|w_anode248w[3]~0 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|rden_decode|w_anode248w[3]~0_combout  = (!addr[15] & (addr[13] & (addr[16] & !addr[14])))

	.dataa(addr[15]),
	.datab(addr[13]),
	.datac(addr[16]),
	.datad(addr[14]),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode248w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode248w[3]~0 .lut_mask = 16'h0040;
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode248w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y7_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode248w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h55555555555555555555555555555555555555555557FFFFF5557FFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFAAABFFFFFFAAFFD57FFFFF55FFFFFFFFFFFFFFFFFFFFFFD7FFD555555555555555557FFFF555555555555555555555555555555555555555555555FFFF5557FFD57FFF55FFFFFFFFFFFFFFFFFFFFFEAFFFFFFFAAAFFFFE857FFFD555FFFFFFFFFFFFFFFFFFFFFFD7FFFD5555555555555557FFFFF55555555555555555555555555555555555555557FFFFFFFFFFFD55557FFF5FFFFFFFFFFFFFFFFFFFFEAFEAAAAAAAAAAAAAAA943FFFD555FFFFFFFFFFFFFFFFFFFFFFD7FFFD555555555555557FFFFFF55555555555555555555555555555555;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h555555557FFFFFFFFFFFD55557FFF5FFFFFFFFFFFFFFFFFFEBFAAAAAAAAAAAAAAAAAA807BFFD555FFFFFFFFFFFFFFFFFFFFFFD7FFFD555555555555557FFFFFF5555555555555555555555555555555555555557FFFFFFFFFFFFD55557FFF5FFFFFFFFFFFFFFFFFB4AAAAAAAAAAAAAAAAAAAA802BEFD555FFFFFFFFFFFFFFFFFFFFFFD7FFFD555555555555557FFFFFF5555555555555555555555557FFD555555555557D57FFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFBE0AAAAAAAAAAAAAAAAAAAA802ABFBF55FFFFFFFFFFFFFFFFFFFFFFD7FFFD55555555555557FFFFFFF5555555555555555555555557FFFFF5555557FD55557FFFFFFFFFFFFFFFFF5FF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hFFFFFFFFFFFFFBE00AAAAAAAAAAAAAAAAAAAA802AAAD055FFFFFFFFFFFFFFFFFFFFFFFFFFFD5555555555557FFFFFFFF55555555555555555555555557FFFF55555FFFD5555555555F557FFFFFFD55FFFFFFFFFFFFFFAEA00AAAAAAAAAAABEAAAAAAA802AAA8145FFFFFFFFFFFFFFFFFFFFFFFFFFFD55F555555557FFFFFFFFF55555555555555555555555555555555555FD555555555555555557FFFFD5FFFFFFFFFFFFFFBEAA00AAAAAAAAAABFFABEFEAA802AAAAA14FFFFFFFFFFFFFFFFFFFFFFFFFFFD55FF5555557FFFFFFFFFF55555555555555555555555555555555555FD555555555555555557FFFFD5FFFFFFFFFFFFFEEAAA00AAAAAAAAAAFFFFF;
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N18
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1_combout  = (!addr[15] & (!addr[14] & (addr[16] & !addr[13])))

	.dataa(addr[15]),
	.datab(addr[14]),
	.datac(addr[16]),
	.datad(addr[13]),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1 .lut_mask = 16'h0010;
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y2_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hFFE1FFC3FFFFFFFFFFFFF83C001FFFFF0000000000000000000000000001FE3FFFFFFFFC3FFFFFFFFFE1FFF3FFFFFFFFFFFFFE3C007FFFFC0000000000000000000000000001FE3FFFFFFFFFFFFFFFFFFFE1FFF0FFFFFFFFFFFFFE0003FFFFFC0000000000000000000000000001FE3FFFFFFE3FFFFFFFFFFFE1F9F0FFFFFFFFFFFFFE000FFFFFCF0000000000000000000000000007F9FFFFFFFFFFFFFFFFFFFFE1F9FCFFFFFFFFFFFFFFC03FFFFE0C0000000000000000000000000007F9FFFFFFF83FFFFFFFFFFFE1F9FC3FFFFFFFFFFFFFC0FFFFF8300000000000000000000000000007F9FFFFFFF83FFFFFFFFFFFE1F9FC3FFFFFFFFFFFFFC0FFFFF830;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h0000000000000000000000003C7FF9FFFFFFE03FFFFFFFFFFFE1F9FFFFFFFFFFFFFFFFC3FFFFE1C0000000000000000000000003FFFFF9FFFFFFE033FFFFFFFFFFE7E1FF3FFFFFFFFFFFFFCFFFFF860000000000000000000000180FFFFFF9FFFFFF8000FFF9FFFFFFE7E03F0FFFFFFFFFFFFFFFFFFE1800000000000000000000001FFFFFFFFFFFFFFF80003FF9FFFFFFFFE03FFFFFFFFFFFFFFFFFFFF860030000000000000000000001FFFFFFE7FFFFFE01C00FF9FFFFFFFFE03F03FFFFFFFFFFFFFFFFE1800C0000000000000000000001FFFFFFE7FFFFFE01C00FF9FFFFFFFFE03F03FFFFFFFFFFFFFFFFE1800C00000000000000000000003F001FE7FF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'hFFFE01C00FF9FFFFFFFFE03F03FFFFFFFFFFFFFFFFE60030000000000000000000000000000067FFFFFE01C00FF9FFFFFFFFE03F007FFFFFFFFFFFFFFC1801C00000000000000000000000000001FFFFFFF807C00FF9FFFFFFFF803F001FFFFFFFFFFFFFFC0000000000000000000000000000000001FFFFFFF807C00FFFFFFFFFFF80000007FFFFFFFFFFFFC380000F0000000000000000000000000001FFFFFFF807C00FFFFFFFFFFE00003387FFFFFFFFFFFF0000180C0000000000000000000000000001FFFFFFF807C00FFFFFFFFFFE00003387FFFFFFFFFFFF0000180C0000000000000000000000000001FFFFFFE01FC00FFFFFFFFFFE00003FE7FFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hFFFFFFFF3001800C0000000000000000000000000381FFFFFF801FC03FFFFFFFFFFE00000FFFFFFFFFFFFFFCC00600030000000000000000000000000FE1FFFFFF801FC0FFFFFFFFFFFE00000FFFFFFFFFFFFFC0001800000000000000000000000000003F81FFFFFF867FC0FFFFFFFFFFFE00000FFFFFFFFFFFF80000600000000000000000000000000000FF81FFFFFC07FFFFFFFFFFFFFFFE00000FFFFFFFFFFFF83003800000000000000000000000000000FF81FFFFFC07FFFFFFFFFFFFFFFE00000FFFFFFFFFFFF83003800000000000000000000000000000FC07FFFFFC1FFFFFFFFFFFFFFFFE000003FFFFFFFFFFE0000C0000300000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N28
fiftyfivenm_lcell_comb \Mux2~5 (
// Equation(s):
// \Mux2~5_combout  = (!\picture3|altsyncram_component|auto_generated|address_reg_a [2] & ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture3|altsyncram_component|auto_generated|ram_block1a27 )) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture3|altsyncram_component|auto_generated|ram_block1a24~portadataout )))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture3|altsyncram_component|auto_generated|ram_block1a27 ),
	.datad(\picture3|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~5 .lut_mask = 16'h5140;
defparam \Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N30
fiftyfivenm_lcell_comb \Mux2~6 (
// Equation(s):
// \Mux2~6_combout  = (data_id[1] & (!data_id[0] & ((\Mux2~5_combout ) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(data_id[1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(data_id[0]),
	.datad(\Mux2~5_combout ),
	.cin(gnd),
	.combout(\Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~6 .lut_mask = 16'h0A02;
defparam \Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N17
dffeas \picture3|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(addr[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \picture3|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N4
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0_combout  = (!addr[15] & (addr[14] & (!addr[16] & addr[13])))

	.dataa(addr[15]),
	.datab(addr[14]),
	.datac(addr[16]),
	.datad(addr[13]),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0 .lut_mask = 16'h0400;
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y39_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFE03FFF8001C3CF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFF8001F30F819FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003F3F819FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFC07E60F3F819FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFC07E60FFFE19FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFF99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC7FFFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFC0C781FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFC3F9FFF03C780000CF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F3FFFFFFFFF9FFC03007E03FCF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F3FFFFFFFFF9FFC03007E03FCC7FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFF800C0007FC0CFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFF803C0001800C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFCFFFFF9FFFFFFF83F0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFE7FFF3000007FF33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFF867FC000001FFF33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFF867FC000001FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFC00780C00001FFF0F9FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000030000007FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hC0000030000007FF3F9F87FFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFC07F81C00007FFFF3F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000600007FFFFF3F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000600007FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001E00007FFFFF3F9E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3C00600003FFFE003F9E01F3FFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F000180000067F800CF9E1E0FFFFF81FF;
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N30
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0_combout  = (addr[14] & (!addr[16] & (!addr[15] & !addr[13])))

	.dataa(addr[14]),
	.datab(addr[16]),
	.datac(addr[15]),
	.datad(addr[13]),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0 .lut_mask = 16'h0002;
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y43_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0078000007FFFFFFF9E1FFCFFFF803FFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFE000003FFFFFFC007FE000001FFFFCFF9E1FFCFFFF803FFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFE000003FFFFFFC007FE000001FFFFCFF878600FFFF800C3FF81FFC0FFFFFFFFFFFFFFFFFFFFFFFFF8000000FFFFFFC0381E000000000003F87800CFFE180000FE000000FFFFFFFFFFFFFFFFFF9FFFFFF8000000C1FFFFC0C000000000000000F81E03FFFF800000FF800000FFFFFFFFFFFFFFFFFF87FFFFFE007C00C007FFFFC000000000000000C061FFFFFF807F003FE000F0FFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFF87FFC0C007FFFFC00060000000000038787FFFFFF9FF0007F803F3FFFFFFFFFFFFFFFFFFFFFC3F0079FFF03E7FFFFFC00000000000000038787FFFFFF9FF0007F803F3FFFFFFFFFFFFFFFFFFFFFC3F0079FFF03E7FFFFFC000000000000000061E00FFFFF87F0007F81FFFFFFFFFFFFFFFFFFFFFE0000C00061FFFFFFFFFFFC00000000000000C07E0003FFFFE03C007F81FFFFFFFFFFFFFFFFFFFFF800000007863FFFFFFFFF0C0001F000000000FFF80000FFFFF83F007FFFFFFFFFFFF0FFFFFFFFFFF800003001FE3FFFFFFFFF038001F000000000FFFE060FFFFFF83C3C7FFFFFFFFFFFC3FFFFFFFFFFFE0000F001FFF3FFFFFFFC0380000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hF067E0003FFFF83FFC7FFFFFFFFFFE03FFFFFFFFFFFF8000001FFFFC3F9FFFFC0060000000000000F067E0003FFFF83FFC7FFFFFFFFFFE03FFFFFFFFFFFF8000001FFFFC3F9FFFFC0060000000000000C001F8003FFFFE0FFC1FFFFFFFFFF80FFFFFFFFFFFFF8003C01FFFFFCC7FFFF00060000000000000C001F9F00F9FFFF3FF87FFFFF3FFF83FFFFFFFFFCF800003FFFFFFFFCC1FFFF00018000000000000C3FFE03F007FE7C3FF807FFFF07FF8303FFFFFFFF0000003FFFFFFFFCC001FF000180000000000000FFFF830007F8003FF807FFFFFFFF9F03FE1FFFFC0000003FFFFFFFFCC001FF000180000000000000FFFFE00007E0003FF81FFFF0FFFFFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFE1FFF000000003FFFFFFFFF3801FC000000000000000000FFFFE00007E0003FF81FFFF0FFFFFFFFFE1FFF000000003FFFFFFFFF3801FC000000000000000000FFFFFF00FF800000001F9FF3FFFFFFFFFE1FFC000000000FFFFFFFFF38007C00000000000000000FFF8783033E007C0000061FFFFFFFFFFFFE01E0000000000FFFFFFFFF3E07E000000000000000000FFFE180FFFF807FF000079FF3FFFFFFFFF80180000000000F07FFFF3FC7E780F00000000000000003FFE1800FF9E01C000001FFFFFFFFFFFFF81F80000000000FC7FFFF03C1E7E3FC0000000000000000FFF9E000078000000001FCFFFFFFFFFFFFFFE0000000000FFFFFFFC0C7E1E0F;
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N26
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~2 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture3|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture3|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\picture3|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\picture3|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~2 .lut_mask = 16'hF7B3;
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y47_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h001E000000000003FFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000300FF8000000000000000000030FFFFFFFFFFFFFFFFFE00000000000000000000000000000000000300000000000000000000000003FFFFFFFFFFE7FFFFC0000000000000000000000000000000000000CC00000000000000000000003FFFFFFF3FFFE7FFFF000000000000000000000000000000000000003CFE000000000000000000003FFFF8003C3FF803FC000000000000000000000000000000000000003CFE000000000000000000003FFFF8003C3FF803FC000000000000000000000000000000000000000001FE000000001FFFFF9E00003F8000C3C181FF0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000018000000181FFFF01FE000000000000001FE000000000000000000000000000000000000000000001FFFFC33FFE03FFFF80003F000000C001E00000000000000000000000001FC0000000000000000000780030C787E00000007C03FE0000003E00000000000000000000000000003000000000C0000000F80000000060000000001FFFF980003FC000000000000000000000000000003000000000C0000000F80000000060000000001FFFF980003FC00000000000000000000000000000000000000000000003F8000000000000000000000007FE7F00000000000000000000000000000000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h000000003FE0000003E0000000000000000018000000000000000000000000003C00000000000000000000003F8000000000000000000000000000000000000000000000000000003C0000000000000000000000000000003000000000000000000000000000000000000000000000003C0000000000000000000000000000003000000000000000000000000000000000000000000000003C000000000000000000000000000000300000000000000000000000000000000000000000000000CC001E00000000000000000000000000000000000000000000000000000000000000000000000000C0601FC00000000000000000000000000000000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000FC601FFC000000000000000000000000000000000000000000000000F000000000000000000000003FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000003C1E07FC0000000000000000000000000000000000000000000000000000000000000000000000003C1E07FC00000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000C0000000000000000000000000000000000000000000000000078000000000000000000000000000FC0000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N28
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~1 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~1_combout  = (addr[13] & (!addr[16] & (!addr[15] & !addr[14])))

	.dataa(addr[13]),
	.datab(addr[16]),
	.datac(addr[15]),
	.datad(addr[14]),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~1 .lut_mask = 16'h0002;
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hF0000000000000000FFF9E000078000000001FCFFFFFFFFFFFFFFE0000000000FFFFFFFC0C7E1E0FF0000000000000003FFF8600001E0003F00787FFCFFFFFFFFFFFFFF000000000FFFFFFFC00781E0FF060000000000000FFFE000000001E3FF01FF9FFFFFFFFF0FFFFFFFF00000003FFFFFE00C0181E3FF078000000000000C3F800000000003FC01FFFFC3FFFF800FFFFFFF000007803FFFE7FFFC018060FFC78000000000000000000000000063F007FFFFCFFFFE000FFFFFFFC00007803FFF8000FC007F80FFFF800000000000000001E00000001CFC3E1FFFFFFF80000FFFFFFFC00006003FC00000F0007F80FFFF800000000000000001E00000001CF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hC3E1FFFFFFF80000FFFFFFFC00006003FC00000F0007F80FFFF80000000000000001F80000000000C3E079FFFFE001FFFFFFFFF000000003FC00003C001FFE03FF800000000000000007F80C00000000F00079FFFC0007FFCFFFFFF000000003C0000000001FFFC0FFE0000000000000007FFFFFC0000000C0007FFFFFF99FFFFFFFFFFC00000003F00000000007FFF0FC00000000000000007FFFFFFC000000C079FFFF0FFFFFFFFFFFFFFF0FE00003FC7E07C00007FFFC3F8000000000000003F9FFFFFF8000030079FFC003FFFFFFFFFFFFFFFFFFE003FFFE19F00007FFFC000000000000000003F9FFFFFF8000030079FFC003FFFFFFFFFFFFFFFFFFE003;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFE19F00007FFFC000000000000000003FFFFFFFFFFE003C01FFE0003FFFFFFFFFFFFFFFFFFE000C3FE1FF00007FFFF0C0000000000000000781FFFFFF80003C0007E000007FFFFFFFFFFFFFFFFE00003FF80000007FFFFFF8000000000000000001FFFFFE000003C00000000007FFFFFFFFFFFFFFFF803001FFE00001FFFFFFFE0000000000003000007FFFFE0000003980000001FE7FFFFFFFFFFFFFFFFFF0007FE03FFFFFFFFFFF800000000000C0000003F0FF80000007E0000001FFFF3FFFFFFFFFFFFFFFF0001E003FFFFFFFFFFF800000000000C0000003F0FF80000007E0000001FFFF3FFFFFFFFFFFFFFFF0001E003FFFFFFFFFFF800000000000C;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h000000000FF80000001FFFF000007FFFFFFFFFFFFFFFFFFC001E0003FFFFFFFFFFF80000000000000FE001C003E000000001FE3000007FFC03FF9FFFFFFFFFFFFFFF9FFFFFFFFFFFFFF80000000000000FE00000000000000007F9C00C07FFF00FFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000061C03FF9FFC00FFFF80FFFF87FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000001FC00FE0000003FFF80000000003FFFFFFFF3FFFFFFFFFF8000000000000000000000000000000001FC00FE0000003FFF80000000003FFFFFFFF3FFFFFFFFFF800000000000000000000000000000000003FFFF80000;
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N20
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\picture3|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture3|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture3|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\picture3|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1 .lut_mask = 16'hFEBA;
defparam \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N26
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout  = (addr[15] & (addr[13] & (!addr[16] & addr[14])))

	.dataa(addr[15]),
	.datab(addr[13]),
	.datac(addr[16]),
	.datad(addr[14]),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0 .lut_mask = 16'h0800;
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y32_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h000007C3F007FFFFFFFFFFFFFFFE1FFFFFFE000003FFFFFFFFFF9800300001F00000000000000000000001FFC007FFFF3FFFFFFFFFFE1FFFFFFE000003FFFFFFFFFE0000F00001FC0000000000000000000001FFC007FFFFFFFFFFFFFFFE07FFFFFE003C03FFFFFFFFE00003300001FF00000000F0000000000001FF0007FFCCFFFFFFFFFFF807FFFFF8000F0387FFFFFF860030F000003F00000000F0000000000001FF0007FFCCFFFFFFFFFFF807FFFFF8000F0387FFFFFF860030F000003F00000003FC000000000007FC0007FE00FFFFFFFFFFF807FFFFFE000FC07FFFFFFC000003F000000F00000003FFE00000000007F00007FE00FFFFFFFFFFF807FF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'hFFFF81FFF3FFFFFFC380003000000000000000000FE0000000001FF00007E003FFFFF9FFFFF807FFFFFFE1FFFFFFFFFF00001E3000000000007F800003E0000000007FC000000003FFFFFE3FFFF807FFFFFFF803FFFFFFF0F0007E3000000000007FE00003F87FC00001FE0000000003FFE7FE3FFFFE07FFFFFFF80FFFFFFFC30007E63000000000007FE00003F87FC00001FE0000000003FFE7FE3FFFFE07FFFFFFF80FFFFFFFC30007E63000000000007FFE00007FFFC00001FE0000000003FFE7FFCFFFFE07FFFFFFFE3FFFFFF800007FE7F000000000001FFE000FFFFFC00007F8000000000FFF807FCFFFFF87FFFFE1FFFFFFFF81C003FFE7FC00000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'hC007FFC00001FFC00007E0000000000FC0181FFFFFFF87FFFFE07FFFFFFF9E003C1FE03F0F800000FC007FC00001FE00001FE00000000003FFF81FFFFFFFE7FFFFE7FFFFFFF86000C007E1FF3FE001C0FF8007F000007E00FC7F80000000000FFFFE07CF3FFFE7FFFFFFFFFFFFE600030F81F9CF3FF807FCFF8007F000007E00FC7F80000000000FFFFE07CF3FFFE7FFFFFFFFFFFFE600030F81F9CF3FF807FCFFF8003000001803007E00000000003FF3FE0003CFFFFFFFFFFFFFFFFC18003FFFF87FFF3FFE07FFFFFF80000000000F007E00000000003F001F9E000FFFF9FFFFFFFFFF000007FFFFFE1FFF3FFF9FFFFFFFF8000000000F03F80000000001FC;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h000679C003FFF9FFFFFFFFFC0C007FFFFFFE07FF3FFFFFFFFFFFFFC00000000C03F80000000001FC00079FC0007FFFFFFFFFFFC00001E1FFFFFE07FF0FFE7FFFFFFFFFFC000000000FE006000FE001F000061FC00007FFFFFFFFF800001FE1FFFFFFE7FF0F8787FFFFFFFFFC000000000FE006000FE001F000061FC00007FFFFFFFFF800001FE1FFFFFFE7FF0F8787FF3FFFFFFFF00000000F801E00C3E181C00007FFC0007FFFFFFFFE000003FF81FFFFFFFFFF0FE7803FC3FFFFFFFFE000000F801800CF8018000001FFC03FFFFFFFFFF800003FFFE1FFFFFFFFFF0FFFE03F0C1FFFFFFFFF800000000000FF801E000001E7F3FFFFFFFFFF800003FFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N14
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0_combout  = (!addr[16] & (!addr[13] & (addr[14] & addr[15])))

	.dataa(addr[16]),
	.datab(addr[13]),
	.datac(addr[14]),
	.datad(addr[15]),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0 .lut_mask = 16'h1000;
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y30_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'hFFFFFFFF03FFF80F0007FFFFFFFFFE0000000000FF80000000007FFFFFFFFFFFF000003CFFFFFFFFFFFFFFF3007FFE0F00181FFFFFFFFFFFFC000000CFE0000000607FFFFFFFFFFF00001E003FFFFFFFFFFFFFF3001FFFC300181FFFFFFFFFFFFC000000CFE0000000607FFFFFFFFFFF00001E003FFFFFFFFFFFFFF3001FFFC3000187FFFFFFFFFFFFFFE003FFFE01FFFFFFFFFFFFFFFFF00001E0000FFFFFFFFFFFFFFFC007E1FF0001F80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001E00003FFFFFFFFFFFFFFFC01FE1FF000007F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003FF80003FFFFFFFFFFFFFFFFC01FF9FF0000000FCFFFFFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hFFFFFFFFFC1FFFFFFFE1E7FFFFE001C3FFFE000FFFFFFFFFFFFFFFFCC007E00000000000F01FFFFFFFFFFFFFFC019FFFFF81803FC00001FFFFFF800FFFFFFFFFFFFFFFFFC0001E0000000000F01FFFFFFFFFFFFFFC019FFFFF81803FC00001FFFFFF800FFFFFFFFFFFFFFFFFC0001E00000000003FE07FFFFFFFFFFFFF81FFFFFF87E03F001FFFFFFFFFE03FFFFFFFFFFFFFFFFFC0001E00000000000FFFE03FFFFFFFFFFFE1FFFFFFE1E00FFFFFF9FFFFFFE03FFFFFFFFFFFFFFFFFC01FFFFF0000000003F807FFFFFFFFFFFFE1FFFFFFE1E003001E07FFFFFFE03FFFFFFFFFFFFFFFFF03FFFFFF00000000000007C0FFFFFFFFFFFFFFFFFFF9E003CFFE07FF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'hFFFFE03FFFFFFFFFFFFFFFFF3F87FFFF00000000000007FC00000003FFFFF80000061803FF81FFFFFFFFE00FFFFFFFFFFFE7FFFFCC07FFF000000000000007FC00000003FFFFF80000061803FF81FFFFFFFFE00FFFFFFFFFFFE7FFFFCC07FFF000000000000007F00C000000FF9FF80000060000FF81FFFFFFFFE03FFFFFFFFFFFE7FFFFCC1F9FFF0000000000001FF00FFFE000FF9F803F00060000FC07FFFFFFFFE03FFFFFFFFFFFFFFFFFCC7E1FFF0000000000001FC03FFFF800FF81800C000180003C1FFFFFFFFFE03FFFFFFFFFFFFFFFFFC3F81FCF001E000000001FC00FFFF800FF81E1FFFFFE78000C7FFFFFFFFF800FFFFFFFFFFFFFFFFFF3801FFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h001F800000001E000FFFF9FFFFFFFFFFFFFFFE0003FFFFFFFFFF800FFFFFFFFFFFFFFFFFF3801FFC001F800000001E000FFFF9FFFFFFFFFFFFFFFE0003FFFFFFFFFF800FFFFFFFFFFFFFFFFFF3801FFC007F8000000078000FFFFFFFFFFFFFFFFFFFFFC3CFFFFFFFFFFF800FFFFFFFFFFFFFFFFFF0001FFC007FE0000078600003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFC607FFC007FF80003E0000003FFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFF803FFFFFFFFFFFFFFFFFFC607FFF007FFE0003E0000003FFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFC61FFFF001FFE003F80000003FFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N14
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture3|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture3|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\picture3|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\picture3|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 .lut_mask = 16'hF7B3;
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N26
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|rden_decode|w_anode207w[3]~0 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|rden_decode|w_anode207w[3]~0_combout  = (addr[13] & (!addr[16] & (addr[15] & !addr[14])))

	.dataa(addr[13]),
	.datab(addr[16]),
	.datac(addr[15]),
	.datad(addr[14]),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode207w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode207w[3]~0 .lut_mask = 16'h0020;
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode207w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y38_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode207w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFFFC3FFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFF9E0F001FFE003F80000003FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFF9E0F001FF800C000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFE0003001FF800FC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFF3FFE0000301FFE03FC007FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFF3FFE01C0FF9FF80FF001FFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFF8003FFFE7F80FF001FFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFFFFFFFFFF8003FFFE7F80FF001FFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFF8003FFFE7F83C0001FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFF0FFF8003C3F87E0000C01FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFF0FFF801FF0001E0000C07FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003FFFFFFFFC7FFFFFFFF801FF000078000007FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800003FFFFFFFF01FFFFFFFF801FF0001FE000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800003FFFFFFFF39FFFFFFFF801FF0001FE000007FFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800003FFFFFFFF39FFFFFFFF801FFC007FFC0001FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003FFFFFFFF007FFFFFFE001FFF01FFFC0001FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFC67FFFFFFF801FFFC1FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFE1FFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFF9FFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFF9FFFF3FF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFF8000000FFFFFFFFFF9FFFF3FF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFFE7FFFFFF801FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFF0FF98000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1E0000007FFFFFFFFFFE3CFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1E0000007FFFFFFFFFFE3CFF800000;
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N6
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0_combout  = (addr[15] & (!addr[13] & (!addr[16] & !addr[14])))

	.dataa(addr[15]),
	.datab(addr[13]),
	.datac(addr[16]),
	.datad(addr[14]),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0 .lut_mask = 16'h0002;
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y36_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hC39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F8000007FFFFFFFFFFFFFFF980003C39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFF980003CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000039FFFFFFFFFFFFFF01E183F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003E7FFFFFFFFFFFFFC061FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003E7FFFFFFFFFFFFFC061FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003E7FFFFFFFFFFFFFC061FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFC03F9FFFFFFFFFFFFF00787FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFC001E7FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFC001FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFF30061FE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFF30061F800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFF30061F800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFFFFF0399FFC0F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFE7FC0019E7FC33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0C0787FF3F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFCFFFFFFFC0C0001FF0F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFE3F0F8007FF0F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFE3F0F8007FF0F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFF81FC3F807FFF0F87FFFFFFFFFFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003F9FFFFFFFFFFFFFFFFFFFFF3F81E7FF0387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003F87FFFFFFFFFFFFFFFFFFFFF381800F0F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFE7FFFFFFFFFFFFFFFFFFC3F381800C0F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFF8060300F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFF806030CF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F3FFFFFFFFFFFFFFFFFFFF9E3FFF801FFFCF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF;
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N12
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\picture3|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture3|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\picture3|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\picture3|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0 .lut_mask = 16'hFDEC;
defparam \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N24
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~1 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [3]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout  & \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0_combout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ),
	.datad(\picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0_combout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~1 .lut_mask = 16'hECCC;
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N28
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~3 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout  = (\picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ) # ((\picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout  & 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [2] & \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1_combout )))

	.dataa(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout ),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1_combout ),
	.datad(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~3 .lut_mask = 16'hFF20;
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y3_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode248w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55FFD555555FFFF5FFFFFFFFFFFFAAABFFFFFFAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFF55555555FFFFD5FFFFFFFEAFFFFFFFEABFFFFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7D55555555555555557FD5FFFEAFEAAAAAAAAAAAAAAABEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFDFD55555555555555555555FF4BFAAAAAAAAAAAAAAAAAAAAFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F555555575555555555555551F8AAAAAAAAAAAAAAAAAAAAAABEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7F5555555FFFFFFD55555555514028AAAAAAAABFFBFFFAAAAAAABFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FD55555557FF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'hFFFFFD555555514000A0AAAAAAAFFFFFFFFAAAAAAAAFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F55555557FFFFFFFFFFD555550EA0005F4AAAAAFFFFFFFFFFEAAAAAAABEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5D55555555FFFFFFFFFFFF7FFFBEAA80155F7FFEFFFFFFFFFFFFEAAAAAAABEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F55555D7FFFFFFFFFFFFFFFFFEFAAAA05555F7FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X33_Y2_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hFFE63006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F7FFFFFFFFFFF8001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFF00006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1FFFFFFFFFFFFFF00001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43FFFFFFFFFFFFFFB80006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFE0001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1FFFFFFFFFFFFFFFFC00006FFFFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFF800001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41FFFFFFFFFFFFFFFF8020006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC1FFFFFFFFFFFFFFFFBC60001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD03FFFFFFFFFFFFFFFFBFE00006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFF0000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA07FFFFFFFFFFFFFFFFFF000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'hFF607FFFFFFFFFFFFFFFFFC0000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFF800000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFFFBFFFFFFF00000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD01FFFFFFFC00007FFFFF000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA01FFFFFFF0000000FFFFE00000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF401FFFFE000000001FFFFC080000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0BFFFFC000000001FFFF8100000001;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80BFFFFC000000001FFFFC600000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD013FFFF8000000001FFFFCF000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE06BFFFF8000000001FFFFFF8000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA03FFFFFC000000001FFFFFFC00000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF407FFFFF8100000001FFFFFFE000010006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE807FFFFFFFE2B1FFC0FFFFFFE1C000F0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N26
fiftyfivenm_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (!\picture3|altsyncram_component|auto_generated|address_reg_a [2] & ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture1|altsyncram_component|auto_generated|ram_block1a27~portadataout )) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture1|altsyncram_component|auto_generated|ram_block1a24~portadataout )))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture1|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\picture1|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'h5140;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N12
fiftyfivenm_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (!data_id[1] & !data_id[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(data_id[1]),
	.datad(data_id[0]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'h000F;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y6_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFFF7FFFFDFFFFFFFFFFFFFFF87FFFFFFFFFFFDFFFFFFFFFFFFFFF803FFEFFFFFFFFFFFFFFFFFFFFFFFF7FFFFBFFFFFFFFFFFFFFF8DFFFFFFBDFFFDFFFFFFFFFFFFFFFC0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC8FFFFFFEBD7FFEFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFB76FFFFFFDBFFFEFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFB7CFFFFFFFCFFFF7FFFFFFFFFFFFFFEE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFB7EFFFFFFBCFFFFBFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFB7E;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFDBCFFFFDFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF0FFFFFF87B7D000002BCFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF8BFFFFECDF7C000000BCFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFADFFFFFD4EF780000007CFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFB76FFFFBB5F7FFFFFFFFCFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF7F7FFF97BF7FFFFFFFFCFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFB7AFFFF7F7ABFFFFFFFF6FFFFFDFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFAFCFFFFBFED1EFFFFDFD27FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFCBDBFFEDF9EBEBFFFD7F9FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFDFFFFDEC0035797FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFEDFDFFABDBF9EDFFF7F7FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9EDC3F7AFFDEDFFF6FEFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFAEAF8EFB7FDEDFFFBF9FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFF6F879FFF7F9EDFFFDE9FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7F07FFFB7F9EDFFEDFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF57E9EDFFFFDFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFBFFFFFDEFE9EDFFDFCBFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFB7F86FFBFE9EDFFDBCFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFF7DE2FD7FE9EDFFDBAFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFBAF3FEFFE9FFFFCFB7FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X5_Y26_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFDBF9DE9FFE9FDFFEFB7FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFD3DABDFFFE9EFFFA7F7FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFF7D77ABFFE9EDFFB7F7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFE5F2FF7FFE9EDFFB7DFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFEDF5F2FFFE9EDFFB7CFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFEFEBEDFFFE9EDFFF7CFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFCFFFFFFFFFFFFFFFFF7D7FFFE9EDFFF7CFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF6FFBBFFFE9EDFFFFEFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFF6FF57FFFE9EDFFF7EFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFAFFFFE9EBFFD7CFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF7D5FFFFE9E8003FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFB7EBFFFFE9FFFFFFF7FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFBF57FFFFE9F;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFF7FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFCCAFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFBDFFFFFFAE00000EFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFF77FFFFFF7FFFFFF7FFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3FFFFF7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF817FFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFF03FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N14
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\picture1|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture1|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\picture1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1 .lut_mask = 16'hEFEA;
defparam \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y42_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFE00FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFE00FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC700000000000000000000FFFFFFFFFFFFFFFE00FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF4000000000000000000000FFFFFFFFFFFFFFFE00FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF0000022000000000000000FFFFFFFFFFFFFFFE00FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF810001F00000000003F8F0FFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF7C003FE00000;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h0000FFFE0FFFFFFFFFFFFFFFFF8FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFE00FFF000000001FFFC03FFFFFFFFFFFFFFFF9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFE1FFF8000000007FF003FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFC00000000000003FFFFFFFFFFFFFFFF7FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFC00000000000007FFFFFFE7FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFE00000000000037FFFFFFE3FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFE000000004003FFFFFFFE1FFFFFFFFFFFFFE;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFC00080007E03FFFFFFFF0F7FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF07FE0003F83FFFFFFF01CFFFFFF9FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF8FFF0003FFFFFFFFF3988FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFE1FF199CFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFF93FF01D0FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFF9BFF1BE0FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFF8FFFFFFF81FFFFFF8BFFBFFC7FFFFFFFEFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFE07FFFFFFC0FFFFFFA3FFFFFC7FFFFFFFEFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFC03FFFFFFF0FFFFFFBFFFFFFE7FFFFFFFEFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE03FFFFFFE0FFFFFFFFFFFFFF7FFFFF3FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF01FFFBFFE0FFFFFFFFFFFFFFFFFFFF3FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFF9FFF1FFFFFFFFFFFFFFFFFFFF3FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF007FF8FFF9FFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X73_Y38_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h007FFFFFFFFFFFFFFFFFFFFFFF00037FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFC7FFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFF00037FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF07FFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFE8003FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8003BFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8003BFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78003DFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE38003DF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFE1FE80000000001FFFFE007FFFFFFFFFFFFFFC3820FDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF800C00000000000000001C001FFFFFFFFFFFFFFC3871FEFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF0030000000000C0000001FECFFFFFFFFFFFFFFFC3DF9FEFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF01FFFFFFF03F0000007FFFFFFFFFFFFFFFFFFC39FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFC01F0001FFFFFFFFFFFFFFFFFFFFFC39FBFF7FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF0001E0000FFFFFFFFFFFFFFFFFFFFFDFDFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFFC0000F0000FFFFFFFFFFFFFFFFFFFFFDF1FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF80000700007FFFFFFFFFFFFFFFFFFFFDA1FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF80000600007FFFFFFFFFFFFFFFFFFFFDC1FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF000006000001FFFFFFFFFFFFFFFFFFFC83FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFE0000020000007FFFFFFFFFFFFFFFFFFC03FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFC07FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF80000000000001FFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFC07FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF8700000010000000FFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF06000000780000007FFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFE00000000F00000001FFFFFFFFFFFFFFFFFC07F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF800000000E000000007FFFFFFFFFFFFFFFFC07EFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFC014FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFE011FFFEFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N4
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~2 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture1|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture1|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\picture1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~2 .lut_mask = 16'hFD75;
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y4_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFC0007FFFFEFFFFFC17FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFC0003FFFF03FFFF803FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFC0003FFFE03FFFF807FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFC0003FFFC03FFFF807FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFC0001FFFC01F9FF03FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFE0000FFF000A03F00FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFC3FE00003FE0000000003FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDC1FF0000FFF0000000001FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD01FF8000FFE00000000000003FC1FFFFFFFEFFFFF7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF7C3FFC0007F800000000000000001FFFFFFFE7FFFE7FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF830001FFC000FF000000000000000003FFFFFFFE03FFE7FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFE0000001FFE001FC000000000000000007FFFFFFFE03FC07FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFC00000007FE001FC4000000000000000;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h0FEFFFFFFE03F80FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFC00000001FFF801FFE0000000000000000FBFFFFFFE03F81FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFF800000001FFFC01FBE00000000000000073FFFFFFFC03F0FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF800000001FFFE01F88000000000000000EFFFFFFFFE03F7FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFE00000000FFFFF1F8000000000000000723FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFE000000007FFFFFFE00000000000001F6D3FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF00000000FFFFFFFE00000000000007FFEDFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFEFFFFFFFFF40000000FFFFFFFE00000000000037FFF3FF830051FF8FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFA0000000FFFFFFFE00000000000037FFD7FF000000070DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF700000001FFFFFFE0000003FC00035EFFFFF6FFE07FE0DFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFC0000001FFFFFFC0001FFFFE000361FFFFFFFFFFFF006FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFE0007F801E00003E003FFFFFF83C01A2FFFFFFFFFF0002FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF3FFFFFE1FE003FE003FFFFFFFFEC3D8FFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF83FFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X53_Y35_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode207w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFF7FFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFFFFFFFFF3FFFFFFFFFFFFFC000017FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFE3FFFCFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFE3FFFEFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE0000007;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF00005FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF80003FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF80007FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFC0007FFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFF7;
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N16
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\picture1|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture1|altsyncram_component|auto_generated|ram_block1a12~portadataout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\picture1|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\picture1|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0 .lut_mask = 16'hFEF4;
defparam \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y22_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'hFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFC01F3E5FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFE00FFF1FFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF8FFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF03E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFC03E07FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF03FE0001FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF3FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF;
// synopsys translate_on

// Location: M9K_X33_Y6_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'hFFFFFFFFFFFFFFFD80FFFFFFFFFFFFFFFD3FFFFFE1C01BFE00DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD01FFFFFFFFFFFFFFFFFFFFFFE1803FFFC06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2FFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFE013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF802FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFE04001F;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFF00BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFE8200003FFFFFFFFFFFFFFFFFFF0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFC7000801FFFFFFFFFFFFFFFFFFF82FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF1FC1FFBC7FFFFFFFFFFFFFFFFFFC17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF801FFE1FC7FFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N0
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture1|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture1|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture1|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\picture1|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 .lut_mask = 16'hFD75;
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N6
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~1 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [3]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0_combout  & \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0_combout ),
	.datac(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~1 .lut_mask = 16'hF8F0;
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N12
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~3 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout  = (\picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ) # ((!\picture3|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1_combout  & \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1_combout ),
	.datac(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout ),
	.datad(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~3 .lut_mask = 16'hFF40;
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N8
fiftyfivenm_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\Mux2~0_combout  & (\picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout  & ((\Mux2~1_combout ) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\Mux2~1_combout ),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\Mux2~0_combout ),
	.datad(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout ),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'hB000;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y3_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000FFFFFFFFFFFFF01BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20003FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0003FFFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30000FFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0001FFFFFFFFFFFFFFFF0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF600001FFFFFFFFFFFFFFFFC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFDC00000FFFFFFFFFFFFFFFFC37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF70002C0FFFFFFFFFFFFFFFFE1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0003F9FFFFFFFFFFFFFFFFE0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00001FFFFFFFFFFFFFFFFFFE05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4000007FFFFFFFFFFFFFFFFFF02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8000003FFFFFFFFFFFFFFFFFF837FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000007FFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'hFFFFFFFFFFFF817FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC00000007FFFFFFFFFFFFFFFFF80BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9000000007FFFFFD03BFFFFFFFF80DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000007FFFFE00000FFFFFFFE06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800000200FFFFE80000019FFFFFF037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB000000000BFFFC800000007FFFFF817FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60000000007FFFC000000010FFFFFC0BFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80000000107FFFC000000004FFFFFC05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB000000007FFFFFC000000000FFFFFE05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC00080001FFFFFFC000000000FFFFFF02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD800080001FFFFFFC000000001FFFFFF037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000890000FFFFFF800B8001A7FFFFFF81BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE400F800183FFFFFFCBFFFFFFFFFFFFFF00BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80;
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N28
fiftyfivenm_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = (!\picture3|altsyncram_component|auto_generated|address_reg_a [2] & ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture2|altsyncram_component|auto_generated|ram_block1a27 )) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture2|altsyncram_component|auto_generated|ram_block1a24~portadataout )))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture2|altsyncram_component|auto_generated|ram_block1a27 ),
	.datad(\picture2|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~3 .lut_mask = 16'h5140;
defparam \Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N22
fiftyfivenm_lcell_comb \data_id~0 (
// Equation(s):
// \data_id~0_combout  = (!data_id[1] & data_id[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(data_id[1]),
	.datad(data_id[0]),
	.cin(gnd),
	.combout(\data_id~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_id~0 .lut_mask = 16'h0F00;
defparam \data_id~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y35_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF800FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFC7FFFE1FFF3FFFFFF79FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFC7FFFFFBFFFFFE7F9EFFFFFEFEFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFF9F7DFFFFF70FFF0FBF7FBFFFFDD77FFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFF7FFFFEFFFFFDDFE1BFFFFDBB7FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7DD77FFFFEFFFFFEEEFDDFFFFDBB7FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFDBBFFFFF700001F6EFDDFFFFFBB7FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FDBBFFFFF7FFFFFF7EFDDFFFFDFB7FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FDBBFFFFFDF806F7F7FEDFFFFFFB7FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FDBBFFFFFFFFFFB7B7FEDFFFFBFB7F;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFDBBFFFFFFFFFFB7B7FEDFFFFBFF7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFDBBFFFFFFFFFFBFB7EEDFFFFB7F7FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFDBBFFFFFFFFFFBFB7EEDFFFFB77FFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFDBDBFFFFFFFFFBFB7EEDFFFFB76FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFDBFBFFFFFFFFFBFB7EEDFFF8776FFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFDBFBFFFFFFFFFBFB7EEDFE3FB76FFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X53_Y46_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFF9FFFFDBDBFFFFFFFF837B7EEE3FFF1F6FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFDBDBFFFFF03FFF7B7EEBFFC3FF6FFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFDBDBFFFFBFFFFCFB76F783FFFF6FFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFDBFFFF7F01FFFB7FFFFFFF9F6FFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFDBFFFEEFFFFFFB7FFFFFC1F76FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFDDBFFFEDFFFFFF77FFFF0FFD76FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFDDBFFFEEFF03;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hEF7EFE3FFF8776FFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFEDDBFFFF7FFFFFF6EDEFFC1FB76FFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFEDDFFFFFBFFFC7F6EDDE1FFFB76FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFEDFDFFFFE01FFBF6EDDFFFFFB76FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFEDFDFFFFFFFFFBF6EDDBFFFFB76FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFEDFDFFFFFFFFFFF6EDDFFFFFB76FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFEDEDFFFFFFFFF7F6EDDFFFFFB76FFFFFFFFFFFFFFFE3F;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFF8004DEDFFFFFFFFF7F6EDDBFFFFB76FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFE7FFF1EBFE3FFFFFF7F6EDDBFFFFF76FFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFDFFFFDEFFFEF01FFE7F6EDDBFFFFF76FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFD9FFFFFFE0F6FFFFFFF6EDDBFFFFF76FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF3FFFFFFFDBFFFFFFFFB3CFFFFCF6EDDBFFFFF76FFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFF8FFFFFFFFDDFFFFFFFFBB7E803FF7DDDBFFFFF76FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFC7FFFFFFFFE;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFF000007337FFFFFF7DDBFFFFFF7EFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFF1FFFFFFFFFF7FFFFFFFFFF9FFFFC0EEE77FFFFB8FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFF8FFFFFFFFFFFE00FFFFFFDDF0000FFDEFEFFFFFBFDFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFEFE7FFFFFFBFBDFFFFFEF3FFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFE3FFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0E80E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N22
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\picture2|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture2|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture2|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\picture2|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1 .lut_mask = 16'hFBEA;
defparam \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y19_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h5FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF60007FFFFFFFFFFFFFFFFFFFFFFF85FFFFFFFFFFFFFFF17FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFEC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFEC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFE800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFDE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFDF86007FFFFFFFFFFFFFFF88FFFFFFFE5E0FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hF9FCFC07FFFFFFFFFFFFFFE003E000000000000000000DFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFBFE7807FFFFFFFFFFFFFFC003C00000000000000001C007FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFC03FFFFFFFFFFFFFFFFFFE0000003E07FEC000000FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFE01FFFFFFFFFFFFFFFFFFFC70000FE07FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFE01FFFFFFFFFFFFFFFFFFFFFC0007C001FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFC00FFFFFFFFFFFFFFFFFFFFF8000380007FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFE00FFFFFFFFFFFFFFFFFFFFF800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h0380000FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFE00FFFFFFFFFFFFFFFFFFFFF0000380000FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF04FFFFFFFFFFFFFFFFFFFFE0000780000FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFE07FFFFFFFFFFFFFFFFFFF8000007000007FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF07FFFFFFFFFFFFFFFFFFF0000002000003FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF87FFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF85FFFFFFFFFFFFFFFFFFC0000000000000FBFFFFFFFFFFFFBFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFDFFFFFAFFFFFFFFFFFFFFFFFFF8000000E00000038FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFE00000007800000007FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFF800000007C00000001FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFE0FFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFE07FFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFE07FFFFFFFFFFFFFFFF8000000000000000000FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFE07FFFFFFFF;
// synopsys translate_on

// Location: M9K_X5_Y18_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFA0000000000000000000FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFC07FFFFFFFFFFFFFFF00000000000000000000FB7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFC07FFFFFFFFFFFFFFF0000000000000000000040BFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFF807FFFFFFFFFFFFFFF4000000000000000000000BFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFF8FFFFFFFFFFFFFFFFFC000000000000001E00020FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFDFFFFFFFFFFFFFFFFF83FFF80000000037E1B360FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFF01FFF0000000007FF053FDFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFF00FFF8000000007FFC43FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFC003FA000000000FFFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFF3FFFFFFF00000000000001FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFE3FFFFFFFC0000000000003FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFD7FFFFFFFC00000008000FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hBFFFFFFFFFFFFBCFFFFFFFFE03D0001FE07FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80EFFFFFFFFBFE0001FF87FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF80C7FFFFFFFFFF000FFFCFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF81C7FFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFF85C7FFC1FFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF9FFFFFE17FFFFF81FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFF3FFFFFF81FFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFF87FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF7FFFFFF81FFFFFFF83FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF7FFFFFFF7FFFFF81FFFFFFF03FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF7FFFFF81FFF7FFE01FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFEFFFFFFFFFFFFFFFFFFFFC3FFF7FFC07FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFF00FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF01FFFFFFFFFFFFFFFEFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N4
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~2 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture2|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture2|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture2|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\picture2|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~2 .lut_mask = 16'hF7D5;
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y6_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h3FD801C3FFFFFFDFFFFFFFFFFFFFFF805FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF300FFFF01E3FFFFFFFFFFFFFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC07FFFFFDE7FFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE81FFFFFFFFFFFFFFFFFFFD0043D7FFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'hFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90FFFFFFFFFFFFFFFFFFFC0120070FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60FFFFFFFFFFFFFFFFFFEFFFFE3FAFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43FFFFFFFFFFFFFFFFFFFFFFFF7FCFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'hFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF9FFFFFE007FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFF9FC3FFC00FFFFFFFFFFFE7FFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X5_Y23_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC3F7801FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'hFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7E03FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF81801FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFCFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N30
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture2|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture2|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture2|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\picture2|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 .lut_mask = 16'hF7D5;
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y40_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hE7FFFFFFFFFFFFFFFFFFF800FFFFE07FFFE0001FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC01FFFFE07FFFE0001FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF01FFFFE03FFFE0001FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF01FFFFD03FFFC0003FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFC07FFFC017FFC0001FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFC0000FC003FFC0003FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF80000000001;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFF80007FE9FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF00000000005FF00007FE0BFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFE00FE00000000000007FF8000FFE1FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF3FFF33FFFFFFFC00000000000000000FF8001FFE3FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF9DFF03FFFFFFFC000000000000000007F8001FFC000100FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF807E03FFFFFFFF800000000000000001FC003FF80000003FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF80FE01FFFFFFFBE0000000000000001DFC007FF800000009FFFFFFFFBFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFE0FE01FFFFFFFFF0000000000000007FF800FFFC00000000FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFC7E01FFFFFFFFF8000000000000001DF803FFFE00000001FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF7F07FFFFFFFFF84000000000000000FC07FFFC00000001FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFC000000000000001FFFFFFF800000003FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF9FFC00000000000003FFFFFFF800000007FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF1FFEC0000000000003FFFFFFF80000000FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFE8FF0000207FF5;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFEC0000000000003FFFFFFF80000000FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFD87C0000607FFFFFE40001F00000003FFFFFFF80000000FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFD83FFFFFFFFFFFFF680003FFE000003FFFFFFC00000007FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFCE00007FFFFF8003F003FFC00400007FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFA000FFFFFFFFFFFFF53F1FFFFFFE003F00007C1DFF80417FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFF2000FFFFFFFFFFFFFFFFFFFFFFFF003FF00FFEFFFFFFE1FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF60007FFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF2;
// synopsys translate_on

// Location: M9K_X5_Y24_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode207w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE000FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFD00001FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFBFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFA00001FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFE3FFFFFFFFFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFE3FFFFFFFFFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF9FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF3FFFF7FFFFFFFFFFFFFFFF3FFFFFFFFFFE00007FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFE0000FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF8EFFFFFFFFFFE0001FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFB8E7FFFFFFFFFE8001FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N18
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\picture2|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture2|altsyncram_component|auto_generated|ram_block1a12~portadataout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture2|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\picture2|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0 .lut_mask = 16'hFEAE;
defparam \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N24
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~1 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [3]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout  & \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0_combout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ),
	.datad(\picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[1]~0_combout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~1 .lut_mask = 16'hEAAA;
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N2
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~3 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout  = (\picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ) # ((\picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1_combout  & 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [2] & \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout )))

	.dataa(\picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs354w[0]~1_combout ),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout ),
	.datad(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~3 .lut_mask = 16'hFF20;
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N10
fiftyfivenm_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = (\data_id~0_combout  & (\picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout  & ((\Mux2~3_combout ) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\Mux2~3_combout ),
	.datac(\data_id~0_combout ),
	.datad(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout ),
	.cin(gnd),
	.combout(\Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~4 .lut_mask = 16'hD000;
defparam \Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N20
fiftyfivenm_lcell_comb \Mux2~7 (
// Equation(s):
// \Mux2~7_combout  = (\Mux2~2_combout ) # ((\Mux2~4_combout ) # ((\Mux2~6_combout  & \picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout )))

	.dataa(\Mux2~6_combout ),
	.datab(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout ),
	.datac(\Mux2~2_combout ),
	.datad(\Mux2~4_combout ),
	.cin(gnd),
	.combout(\Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~7 .lut_mask = 16'hFFF8;
defparam \Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode150w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y16_N4
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout  = (\picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0_combout  & !\video|displayedFrameID~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0_combout ),
	.datad(\video|displayedFrameID~q ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0 .lut_mask = 16'h00F0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N18
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~0_combout  = (\video|CRCT_640X480|Add2~78_combout  & (\i_resetL~input_o  & (!\video|CRCT_640X480|Add2~82_combout  & !\video|CRCT_640X480|Add2~80_combout )))

	.dataa(\video|CRCT_640X480|Add2~78_combout ),
	.datab(\i_resetL~input_o ),
	.datac(\video|CRCT_640X480|Add2~82_combout ),
	.datad(\video|CRCT_640X480|Add2~80_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~0 .lut_mask = 16'h0008;
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N22
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode177w[3] (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode177w [3] = (!\video|CRCT_640X480|Add2~73_combout  & \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|CRCT_640X480|Add2~73_combout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~0_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode177w [3]),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode177w[3] .lut_mask = 16'h0F00;
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode177w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y26_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode177w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N10
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~5 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~5_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout  & ((\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout ),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~5_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~5 .lut_mask = 16'hC840;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N4
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~0 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~0_combout  = (addr[13] & !addr[16])

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[13]),
	.datad(addr[16]),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~0 .lut_mask = 16'h00F0;
defparam \picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N6
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout  = (!addr[14] & (\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~0_combout  & (addr[15] & !\video|displayedFrameID~q )))

	.dataa(addr[14]),
	.datab(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~0_combout ),
	.datac(addr[15]),
	.datad(\video|displayedFrameID~q ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0 .lut_mask = 16'h0040;
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N16
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode207w[3]~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode207w[3]~0_combout  = (\video|CRCT_640X480|Add2~68_combout  & (\video|CRCT_640X480|Add2~73_combout  & (!\video|CRCT_640X480|Add2~76_combout  & !\video|CRCT_640X480|Add2~80_combout )))

	.dataa(\video|CRCT_640X480|Add2~68_combout ),
	.datab(\video|CRCT_640X480|Add2~73_combout ),
	.datac(\video|CRCT_640X480|Add2~76_combout ),
	.datad(\video|CRCT_640X480|Add2~80_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode207w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode207w[3]~0 .lut_mask = 16'h0008;
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode207w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode207w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y16_N14
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout  = (\picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout  & !\video|displayedFrameID~q )

	.dataa(gnd),
	.datab(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.datac(gnd),
	.datad(\video|displayedFrameID~q ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0 .lut_mask = 16'h00CC;
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N30
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode227w[3]~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode227w[3]~0_combout  = (\video|CRCT_640X480|Add2~68_combout  & (\video|CRCT_640X480|Add2~73_combout  & (\video|CRCT_640X480|Add2~76_combout  & !\video|CRCT_640X480|Add2~80_combout )))

	.dataa(\video|CRCT_640X480|Add2~68_combout ),
	.datab(\video|CRCT_640X480|Add2~73_combout ),
	.datac(\video|CRCT_640X480|Add2~76_combout ),
	.datad(\video|CRCT_640X480|Add2~80_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode227w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode227w[3]~0 .lut_mask = 16'h0080;
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode227w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y14_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode227w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N6
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0] & (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [3] & 
// \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [2]))

	.dataa(gnd),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2 .lut_mask = 16'h0C00;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N20
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~4 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~4_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout  & ((\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15~portbdataout ))))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~4_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~4 .lut_mask = 16'hE400;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N18
fiftyfivenm_lcell_comb \video|comb~0 (
// Equation(s):
// \video|comb~0_combout  = (!\video|displayedFrameID~q  & (((\LessThan0~0_combout  & \picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~0_combout )) # (!addr[16])))

	.dataa(\LessThan0~0_combout ),
	.datab(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~0_combout ),
	.datac(addr[16]),
	.datad(\video|displayedFrameID~q ),
	.cin(gnd),
	.combout(\video|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|comb~0 .lut_mask = 16'h008F;
defparam \video|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N0
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0_combout  = (\video|comb~0_combout  & \picture1|altsyncram_component|auto_generated|rden_decode|w_anode248w[3]~0_combout )

	.dataa(\video|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode248w[3]~0_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0 .lut_mask = 16'hAA00;
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N2
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode248w[3] (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode248w [3] = (\video|CRCT_640X480|Add2~82_combout  & (!\video|CRCT_640X480|Add2~73_combout  & (!\video|CRCT_640X480|Add2~76_combout  & \video|CRCT_640X480|Add2~56_combout )))

	.dataa(\video|CRCT_640X480|Add2~82_combout ),
	.datab(\video|CRCT_640X480|Add2~73_combout ),
	.datac(\video|CRCT_640X480|Add2~76_combout ),
	.datad(\video|CRCT_640X480|Add2~56_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode248w [3]),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode248w[3] .lut_mask = 16'h0200;
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode248w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y45_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h001E000000000003FFFFFFFFFFF8000000600000000000000000000000000000000000300FF8000000000000000000030FFFFFFFFFFFF80000000000000000000000000000000000000000300000000000000000000000003FFFFFFFFFFE7E00F00000000000000000000000000000000000000CC00000000000000000000003FFFFFFF3FFFE7FFFC000000000000000000000000000000000000000CFE000000000000000000003FFFF8003C3FF80300000000000000000000000000000000000000000CFE000000000000000000003FFFF8003C3FF80300000000000000000000000000000000000007E00001FE000000001FFFFF9E00003F8000C3C181FC0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h0000000000000000000000000000000000007E000018000000181FFFF01FE000000000000001800000000000000000000000003C0000000000007E00000781CC33FFE03FC0780003F000000C001E00000000000000000000000007FF000000000C001E00000780000C787800000007C03FE00000038000000000000000000000000007FFC00000003FE0000000000000000000000000003FFF9800033C0000000000000000000000000007FFC00000003FE0000000000000000000000000003FFF9800033C0000000000000000000000000007FFC0000000FFF800000F8000000000000000000000007E67F000000000000000000000000000001FFFC0000003;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFE00000F8000000380000000000000000000000000000000000000000000003C001FFF00000003FFFF800000000000000000000000000000000000000000000000000000000000FC001FFC00000003FFFF800000000000300000000000000000000000000000000000000000000000FC007FC000000003FFFF800000000000300000000000000000000000000000000000000000000000FC007FC000000003FFFF800000000000300000000000000000000000000000000000000000000000CF807FC000000000FFFF800000000000000000000000000000000000000000000000000000000000C0607FF000000000FFFF8000000000000000000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000FC67FFFF00000000F0000000000000000000000000000000000000000000000000000000000000003FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000001F81FC000000000000000000000000F00000000000000000000000000000000000000000000000001F803C000000000000000000000000FC0000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y36_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hF0000000000000000FFF86000018000000001FCFFFE00003FFFFFE0000000000FFFFFFFC0C781E0FF0000000000000003FFF8000001E0003F00787FFCFE001FFFFFFFFF000000000FFFFFFFC0060060FF060000000000000FFFF80000000063FF01FF9FFFFE01FF0FFFFFFFF00000003FFFFFE00C018063FF078000000000000FFFE00000000003FC01FFFFC3C001800FFFFFFF000007803FFFE7FFFC018060FFC78000000000000C3E006000000003F007FFFFCF001E000FFFFFFFC00007803FFF8000FC006180FFFF800000000000003E1FFC0000001CFC3E1FFFFF0180000FFFFFFFC00006003FC00000F0006180FFFE000000000000003E1FFC0000001CF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hC3E1FFFFF0180000FFFFFFFC00006003FC00000F0006180FFFE000000000000003FFFFFC00000000C3E079FFFFE001FFFFFFFFF000000003FC00003C00180603FF80000000000000007FFFFF00000000300079FFFC0007FFCFFFFFF000000003C0000000001801C0FFE000000000000003FFFFFFF0000000C0007FFFFFF99FFFFFFFFFFC00000003F000000000000030FC000000000000000FFFFFFFFF800000C079FFFF0FFFFFFFFFFFFFFF0FE00003FC7E07C00000000C3F800000000000000FF9FFFFFFF800030079FFC003FFFFF3FFFFFFFFFFFFE003FFFE19F00006000C00000000000000000FF9FFFFFFF800030079FFC003FFFFF3FFFFFFFFFFFFE003;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFE19F00006000C00000000000000000FFFFFFFFFFFE000C01FFE0003FFF800FFFFFFFFFFFFE000C3FE1FF0000600030C0000000000000003FFFFFFFFFFE000C0007E000007F8000FFFFFFFFFFFE00003FF800000060000000000000000000000007FFFFFF800000C00000000007FFFFFFFFFFFFFFFF803001FFE00001E000000000000000000033FFFFFFFFFF8000003980000001FE7FFFFFFFFFFFFFFFFFF0007FE03FFF80000000000000000000CFFFFFFFFFFF80000007E0000001FFFF3FFFFFFFFFFFFFFFF0001E003FFE00000000000000000000CFFFFFFFFFFF80000007E0000001FFFF3FFFFFFFFFFFFFFFF0001E003FFE00000000000000000000C;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFF87FFFFFF80000001FFFF000007FFFFFFFFFFFFFFFFFFC001E0003FF8000000000000000000000FFF87FF00FF800000001FE3000007FFC03FF9FFFFFFFFFFFFFF99FFFFFE000000000000000000000CFF80600000000000007F9C00C07FFF00FFFE1FFFFFFFFFFFFFFFFFFFFE0000000000000000000000060000000000000000061C03FF9FFC00FFFF80FFFF87FFFFFFFFFFFFFF800000000000000000000000000000000000000001FC00FE0000003FFF80000000003FFFFFFFF3FF800000060000000000000000000000000000000001FC00FE0000003FFF80000000003FFFFFFFF3FF80000006000000000000000000000000000000000000FFFF80000;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N2
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\picture3|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture3|altsyncram_component|auto_generated|ram_block1a1~portadataout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture3|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\picture3|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1 .lut_mask = 16'hFEBA;
defparam \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y28_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000603FFC0001C3CF818000000000000000000000000000000000000000000000000000000000000007F83FFFE001F30F81800000000000000000000000000000000000000000000000000000000000C01F87C3FFF801FF3F81800000000000000000000000000000000000000000000000000000000003001E1FC0FFFFFFFF3F81800000000000000000000000000000000000000000000000000000000003001E1FC0FFFFFFFFFFE1E60000000000000000000000000000000000000000000000000000000003C001FE00FFFFFFFFFFF9E00000000000000000000000000000000000000000000000000000000000F3E1F800CFFFFFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFF80000000000000000000000000000000000000000000000000000000000FFE6600C0C781FFFCFFFF80000000000000000000000000000000000000000000000000000000000C3F9803030780000CF9E780000000000000000000000000000000000000000000000000000600000FC1981C0301FE03FCF9E780000000000000000000000000000000000000000000000000000600000FC1981C0301FE03FCC7E67C000000000000000000000000000000000000000000000000000000000001F8000C007FFF0CFFE67F000000000000000000000000000000000000000000000000000001FC30000180300007800C3E01FF0000000000000000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h000000000000000000000000000079C3C018183F0000000003E01E000000000000000000000000000000000000000000000000003F807FC000607E30000007FF33E01E000C00000000000000000000000000000000001800000000003FE01E000F8661C000001FFF33E01E000C00000000000000000000000000000000001800000000003FE01E000F8661C000001FFF3FE01E000F80600000000000000000000000000000000000000000000FF800000C00780C00001FFF0F9818000399F800000000000000000000000000000000000000003F03F800003000003000001FFFCF9FF800007E7800000000000000000000000000000000000000000FC07F8000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h0000000000001FFF3F9F86000019F8000000000000000000000000000000000000000003FC78000CC07F81C0001FFFFF3C1FFE00001FF800000000000000000000000000000000003C0000003C06000F00000600007FFFFF3C1FFE00001FF800000000000000000000000000000000003C0000003C06000F00000600007FFFFFFC0798000000780000000000000000000000000000780000F00000003C00000F0000180003FFFFFF3F9E7FFC00007FF00000000000600000000000000000000000000000FC001FCC3C00600003FFFE003F9E01F0000067F000000003FC0000000000000000000000000000003C00063F000180000067F800CF9E1E0C000181F0;
// synopsys translate_on

// Location: M9K_X73_Y44_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h001F8003FF86000000000000000000000C0000000000003FC0060000007FFFFFFF9E19FC007F803F007FFE0303E6003000000000000000003C0000000000000C00600000001FFFFFFF9E19FC007F803F007FFE0303E6003000000000000000003C0000000000000C00600000001FFFFF3F878600C01F800C3C781FFC0FF8000000000000001E01C030000000001E000C038000000001F8003F87800CC00180000FE000000FF8000000000000001981C0F000000000007E0C0C000000000000000F81E03F001800000FF800000FF8000000000000001801C3FF800000000007FFF0000000000000000C061FC3000007F003FE000F0F80000000000000001FE7FF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFE0000000001FFFFC00060000000000038787F300019FF0007F803F3000000000000000001FFFC3F00600000007FE3FFC00000000000000038787F300019FF0007F803F3000000000000000001FFFC3F00600000007FE3FFC000000000000000061E00FC00007F0007F81FFC0000000C0000000001E0000C0006000039FFE3FFC00000000000000FFFE0003C000603C007981FF0000000FC000000000180000000786000FFFF83F0C0001F000000000FFF800000060783F00607FFF00600030C0000000001800003001FE303FFE003F0380000000000000FFFE060FC078783C3C607FFC007801C3C0000000007E0000F001FFF3FFE0183C0380000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFE0000060183FFC607FFC03F80603000000000FFF8000001FFFFC3C00003C0060000000000000FFFFE0000060183FFC607FFC03F80603000000000FFF8000001FFFFC3C00003C0060000000000000F061F80030601E0FFC181FFC0FF8180FC3FE00003FFF8003C01FFFFFCC1F80300060000000000000F3E1F9F00F801FF3FF87FE0C03E0183FFFFF8000CF800003FFFFFFFFCC0078300000000000000000FFFFE03F006067C3FF807E00307818303FFF800FF0000003FFFFFFFFCC0001F00018000000000000FFFFF83000000003FF806600FFF819F03FE1E03FC0000003FFFFFFFFCC0001F00018000000000000FFFFFE0000060003FF81FFC30FE007FF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hF061FFF000000003FFFFFFFFF00019C00000000000000000FFFFFE0000060003FF81FFC30FE007FFF061FFF000000003FFFFFFFFF00019C00000000000000000FFFFFFF00FF800000001F9FF3C0001FFC061FFC000000000FFFFFFFFF38001C00000000000000000FFFFFE3033E007C0000061FFFC0001FF00601E0000000000FFFFFFFFF38066000000000000000000FFFE7E0FFFF807FF000079FF300000000380180000000000F07FFFF3FC78780F00000000000000003FFE1800C00601C000001FFFF0000000FF81F80000000000FC7FFFF03C181E3FC0000000000000000FFF86000018000000001FCFFFE00003FFFFFE0000000000FFFFFFFC0C781E0F;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N8
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~2 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture3|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture3|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture3|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\picture3|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~2 .lut_mask = 16'hF7D5;
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y38_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode207w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000001E0003FFFFFFFF3FFE0030C7FFE3FCFFFFFC03F800000000000000000000000000000000000000001E0003FFFFFFFF3FFE0030C7FFE3FFFFFFFC0F0000000000000000000000000000000000000000007E0003FFFFFFFFFE1F803C07F800FFFFFFE03FC000000000000000000000000000000000000000007E000FFFFFFFFFF807803307E01FFFFFFFE03FC0000000000000000000000000000000000000000078000FFFFFFFFCF800033307E07FFFFFFFE0FF000060000000000000000000000000000000000001F8000FFFFFFFFFF801E3FFC7E01FFFFFFFE0FF000000000000000000000000000000000000000007E0000FFFFFFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hFF80183FF07801FFFFFFFE0FF000000000000000000000000000000000000000007E0000FFFFFFFFFF80183FF07801FFFFFFFE3C0000000000000000000000000000000000000000007E00003FFFFFFFCF800000F07807FFFFFFF8000000000000000000000000000000000000000000006000003FFFFFFFCF800000F07807FF3FFFF80000000000000000000000000000000000000000000C1800003FFFFFFFFC60000FF0781FFFCFFFF8000000000000000000000000000000000000000000001800000FFFFFCFF000000FC0787FFFC001FE000000000000000000000000000000000000000000000000000FFFFFF3F39801FFF0787FFFC001FE0000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000FFFFFF3F39801FFF0787FFFFC07FE000000000000000000000000000000000000000000000000000FFFFFF0300001FC0FE07FFFFC07E6000000000000000000000000000000000000000000000000000FFFFFF03C66180C0FF81FFFFFFF80000000000000000000000000000000000000000000000000000FFFFFFCF061F8000FF81FFFFFFE00000000000000000000000000000000000000000000000000000FE7FFFCC0199E03FFF807FFFFFE000000000000000000000000000000000000000000000000000003E7FFFC0001860F3FF807FFFFFE00000000000000000000000000000000000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h0000000003E7FFFC0001860F3FF807FFFFFE000000000000000000000000000000000000000000000000000003F9FFFC0000060FFFF801FFFFF80000000000000000000000000000000000000000000000000000007FFFFF0001E7CF0FF80000FFFE0000000000000000000000000000000000000000000000000000007E7FFF000001FFCF800000FFFE0000000000000000000000000000000000000000000000000000007E1FC3C00007F0CF980000FF860000000000000000000000000000000000000000000000000000001E1FC0C0001E3CFF800000FF860000000000000000000000000000000000000000000000000000001E1FC0C0001E3CFF800000;
// synopsys translate_on

// Location: M9K_X33_Y9_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFF878000000000000000000000000000000000000000000000000000001F9FC000007FC3FF9F8003FFFF8000000000000000000000000000000000000C0000000000000000067E0000001E03FF9FF80FFFFF800000000000000000000000000000000000000000000000000000067E0000001E0F301FFFFFFFFE00000000000000000000000000000000000000000000000000000001FFC00001983F3C07FFFFFFFE000000000000000000000000000000000000000000000000000000001FC00000003CFC07FFFFFFFE000000000000000000000000000000000000000000000000000000001FC00000003CFC07FFFFFFFE0000000000000000000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h000000000000000000000000000007C0000001FCF007FFFF3FFE0000000000000000000000000000000000000000000000000000000001C0000001FFC001FFFF3FFE00000000000000000000000000000000000000000000000000000001E1C0000007F3C001FFFF3FFE00000000000000000000000000000000000000000000000000000007F800000007F30061FFFFFFFE00000000000000000000000000000000000000000000000000000FFFF80F00001FF30061FFC0FFFE00000000000000000000000000000000000000000000000000000FFFF80F00001FF30061FFC0FFFE00000000000000000000000000000000000000000000000000000FF9FFCF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00001FCF03F9FFF0FFFE0000000000000000000000000000000000000000000000000000007FFFCC000067CC0019FFFFFFFE00000000000000000000000000000000000000006000000000000007FE0FC0007E3C0C1F9FFFFF9E00000000000000000000000000000000000000000000000000000007E00C0000783C0C0007FFCF8600000000000000000000000000000000000000000000000000000001E0030000003F0F801FFFCF8600000000000000000000000000000000000000000000000000000001E0030000003F0F801FFFCF860000000000000000000000000000000000000000000000000000000060030006003C3F807FFFCF86000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h000000000000000000000000000000000000000000007FC00000003F3F81E7FFCF86000000000000000000000000000000000000000000000000000000007E0000187FFFF381800FCF87800000000000000000000000000000000000000000000000000000001E0000007FC3F381800FCF8780000000000000000000000000000000000000000000000000000000060000007FFFFC00603FCF8780000000000000000000000000000000000000000000000000000000060000007FFFFC00603FCF8780000000000000000000000000000000000000000000000000000000060000001E3FFC001FFFCF8780000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N4
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\picture3|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture3|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture3|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\picture3|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0 .lut_mask = 16'hFBEA;
defparam \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y40_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'hFFFFFFF30FFFFFFF0387FFFFFFFFFFFFC0000000FF80000000007FFFFFFFFFFFF00000303FFFF83FFFFFFFF303FFFFFF00181FFFFFFFFFFFFF800000CF8000003FF87FFFFFFFFFFF00001E000FFFFE3FFFFFFFF3C01FFFFF00181FFFFFFFFFFFFF800000CF8000003FF87FFFFFFFFFFF00001E000FFFFE3FFFFFFFF3C01FFFFF000187FFFFFFFFFFFFFFFFF3FFFE07FFFFFFFFFFFFFFFFF00001E00003FFFE3FFFFFFFFFC01FFFFF0001F80FFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFF800001E0000007FFFFFFFFFFFFFC01FFFFF0001FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003FFE00000FFFFE3FFFFFFFFFC01FFFFF000007FFCFFFFFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'hFFFFFFFFFC1FFFFFFFE1E7FFFFE001C3FFFE00000FFFFE0FFFFFFFFCC01FFFF0000001C0F01FFFFFFFFFFFFFFC01FFFFFF81803FC00001FC0FFF80003FFFFE0FFFFFFFFFC007FFC0000001C0F01FFFFFFFFFFFFFFC01FFFFFF81803FC00001FC0FFF80003FFFFE0FFFFFFFFFC007FFC0000001C03FE07FFFFFFFFFFFFF81FFFFFF87E03F001FFFC00FFFE000FFFFF80FFFFFFFFFC01FFFF0000000003FFFE03FFFFFFFFFFFE1FFFFFFE1E00FFFFFF9C00007E000FFFFF803FFFFFFFFC07FFFFF000000000FFFFFFFFFFFFFFFFFE1FFFFFFE1E003001E06000007E003FFFFF803FFFFFFFF33FFFFFF000000000FFFFFC0FFFFFFFFFFFFFFFFFFF9E003CFFE0600;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h0007E003FFFFF803FFFFFFF33F87FFFF000001FF03FFFFF000000003FFFFF80000061803FF81F8000007E003FFFFFE03FFE7FFF30C07FFFF000001FF03FFFFF000000003FFFFF80000061803FF81F8000007E003FFFFFE03FFE7FFF30C07FFFF000001FFF07F87F000000000FF9FE00000060000FF81E00000078003FFFFFFF0FFE7E1FF0C1F9FFF000001FFFC001FC000000000FF87800000060000FC07800000018003F3FFFFF0FFFFF83F0C7E1FFF001E003FFC001FC00000000000000000000180003C1E000000000000FFFFFFFCFFFFE1FF03F81FFF007F803FFC001E000000000000000000000018000C78000000000000CFFFFFFC3FFF81FFC3801FFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h007FE003FF801E0000000000000000000000060003E0000000078000CFFFFFFF3FFE01FFC3801FFC007FE003FF801E0000000000000000000000060003E0000000078000CFFFFFFF3FFE01FFC3801FFC03FFE000FFE078000000000000000000000001C3CF80000000018000CFFFFFFF0FFE01F000001FFC03FFF80003F8600000000000000000000000003FC0000000000180000FFFFFFFCFFE0000F0607FFF03FFFE0003E0600000000000000000000000000000000000000000000FFFFFFFCFFF800030607FFF03FFFFC00FE18000000000000000000000000000000000000001E0000FFFFFFFF3FFE0000C61FFFFCFFFFFC03F8000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y34_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h000006000007F8003FFFFFFFFFF8000003860000007FFFFFFFFF98003FE001FC0000000000000000000000000007E0003FFFFFFFFFF8000003800000001FFFFFFFFE0000FFE007FF00000000F0000000000000000007E0003FFFFFFFFFF80000038000000007FFFFFFE00003FC0007FF00000003FC000000000000000001E0003FFFFFFFFFF80000038000000007FFFFFF86003FFC0007FF00000003FC000000000000000001E0003FFFFFFFFFF80000038000000007FFFFFF86003FFC0007FF00000003FF8000000000000000000000FFFFFFFFFFF80000039E0000007FFFFFFC000033FC0007FF0000000FFFE000000000000000000000FFFFF9FFFFF80000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h0F9F8000C3FFFFFFC3800030F00001FF0018003FFFF800000000000000000000FFFFF83FFFF800000F9FE000FFFFFFFF00001E30000001FF007FE03FFFF800000000000000000003FFFFF83FFFF800000FFFF803FFFFFFF0F0007E300000003F007FFE3FFFFFFFC00000000000000003FFE67E0FFFF800030FF9F80FFFFFFFC30007E630000001F0007FFE3FFFFFFFC00000000000000003FFE67E0FFFF800030FF9F80FFFFFFFC30007E630000001F003FFFFFFFFFFFFC0000000000000000FFFE07E0FFFFE00030FE1FFFFFFFFF800007FE7F000000000C07FFFFFFFFFFFC0000000000000000FFFE01FC3FFFE00030FE07FFFFFFF81C003FFE7FC00000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'hF01FFFFFFFFFFFC03C0000000000000FFF9801C33FFE00030FE1FFFFFFFF9E003C01E03F0F800000FF87FFFFFFFFFFC0FF8000000000000FFFF800000FFF80033FE7FFFFFFF86000F001E1FF3FE001F0FFF87FFFFFFFFE03FF8000000000003FFFF800000FFF800F3FFFFFFFFFE600030C0079CC3FFE07FFFFF87FFFFFFFFE03FF8000000000003FFFF800000FFF800F3FFFFFFFFFE600030C0079CC3FFE07FFFFFF9FFFFFFFFE0FFC0000000000003FFFFE00000FFFE00F3FFFFFFFFC18003FFFE01FFF3FFE1FFFFFFFFFFFFFFFF83FFC000000000001FF001F9E0003FFE00FFFFFFFFF000007FFFFF81FFF3FFFFFFFFFFFFFCFFFFFE03FF0000000000001FF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h000679C003FFF83FFFFFFFFC0C007FFFFFF807FF3FFFFFFFFFFFFFFCFC07803FF0000000000001FC00079FC003FFFFFFFFFFFFC00001E1FFFFF807FF0FFFFFFFFFFFFFFFF000003FC00000000FE001F000061FC0007FFFFFFFFFF800001F81FFFFF807FF0F87FFFFFFFFFFFFF000003FC00000000FE001F000061FC0007FFFFFFFFFF800001F81FFFFF807FF0F87FFFF3FFFFFFFFFE0003FC000000003E181F00007FFC003FFFFFFFFFE000003FE01FFFFFE61FF0FE7FFFFC3FFFFFFFFFE000FC0000000CF8000300001FFC03FFFFFFFFFF800003FFF81FFFFFE61FF0FFFF9FF0C1FFFFFFFFFFE03C0000000FF800000000067F3FFFFFFFFFF800003FFFFF83F;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N18
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture3|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture3|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture3|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(\picture3|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 .lut_mask = 16'hFD75;
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N12
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~1 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [3]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0_combout  & \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0_combout ),
	.datad(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~1 .lut_mask = 16'hEAAA;
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N26
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~3 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout  = (\picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ) # ((!\picture3|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1_combout  & \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1_combout ),
	.datac(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout ),
	.datad(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~3 .lut_mask = 16'hFF40;
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y39_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h1FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF40000FFFFFFFFFFC9FFFFFFFFFFF007FFFE0FFFFFFFFF01FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFEC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFF03FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFEC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFCFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFE800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFD800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFD800001FFFFFFFFFFFFFFF88FFFFFFFE5E0FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hF9F00000FFFFFFFFFFFFFFE003E000000000000000000DFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFBF83000FFFFFFFFFFFFFFC003C00000000000000001C007FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFBFC3800FFFFFFFFFFFFFFFFFFE0000003E07FEC000000FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF7FE38007FFFFFFFFFFFFFFFFFFC70000FE07FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF7FF38007FFFFFFFFFFFFFFFFFFFFC0007C001FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFF7FF18007FFFFFFFFFFFFFFFFFFFF8000380007FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFF08007FFFFFFFFFFFFFFFFFFFF800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h0380000FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC0003FFFFFFFFFFFFFFFFFFFF0000380000FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC0003FFFFFFFFFFFFFFFFFFFE0000780000FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFCFFFC0007FFFFFFFFFFFFFFFFFF8000007000007FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF8007FFFFFFFFFFFFFFFFFF0000002000003FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFC007FFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFD00FFFFFFFFFFFFFFFFFFC0000000000000FBFFFFFFFFFFFFBFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFDFFFFF81FFFFFFFFFFFFFFFFFF8000000E00000038FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFE00000007800000007FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC00FFFFFFFFFFFFFFFFF800000007C00000001FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFBFFFC000FFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFC000FFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFC001FFFFFFFFFFFFFFFF8000000000000000000FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFE003FFFFFFFF;
// synopsys translate_on

// Location: M9K_X33_Y33_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFA0000000000000000000FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFF003FFFFFFFFFFFFFFF00000000000000000000FB7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFF003FFFFFFFFFFFFFFF0000000000000000000040BFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFF003FFFFFFFFFFFFFFF4000000000000000000000BFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFF00BFFFFFFFFFFFFFFFC000000000000001E00020FFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFF07FFFFFFFFFFFFFFFF83FFF80000000037E1B360FFFFFFFFCDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFF87FFFFFFFFFFFFFFFF01FFF0000000007FF053FDFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFCDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFC7FFFFFFFFBFFFFFFF00FFF8000000007FFC43FFFFFFFFFFADFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFE7FFFFFBFF1FFFFFFC003FA000000000FFFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF9FE1FFFFFFE00000000000000FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF8FC0FFFFFFF00000000000001FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFEFFFFFCFC07FFFFFFC0000000000003FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFC7FFFFC7807FFFFFFC00000008000FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hBFFFFF87FFFFF0007BFE1FFE03D0001FE07FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFF80003FC0FFFBFE0001FF87FFFFFFFFFFFFCFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF87FFFFF80003FC07FFFFF000FFFCFFFFFFFFFFFFFCFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFC7FFFFF00803FC07FFFFF801FFFFFFFFFFFFFFFFFE7FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFC7FFFFF01803FC07FFFFFC03FFFFFFFFFFFFFFFFFF3FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFC7FFFFF01C03FC03FFFFF81FFFFFFF07FFFFFFFFFF3FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF9FC7FFFFF03CC7FE03FFFFF81FFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFE01FFFFFFFFFF1FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFDFC7FFFFF1FDC7FE03FFFFF81FFE3FFE00FFDFFFFFFF1FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFDFC3FFFFE7FFE7FF03FFFFF81FFE3FFC00FF9FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFC3FFFFE7FFF7FF07FFFFF81FFC3FF800FF9FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFC3FFFFE7FFFFFFF7FFFFFC3FF87FF801FFDFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFC3FFFFCFFFFFFFFFFFFFFC7FF87FE003FFDFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFE7FFFFFFFFFFFFFFFFFFFEFFF8FFE007FFFFFFFFFFFFFFEFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N8
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~2 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture2|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture2|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture2|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\picture2|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~2 .lut_mask = 16'hF7D5;
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y41_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFFFFFFFFFFFF9FFFFDBDBFFFFFFFF837B7EEE3FFF1F6FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFDBDBFFFFF03FFF7B7EEBFFC3FF6FFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFDBDBFFFFBFFFFCFB76F783FFFF6FFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFDBFFFF7F01FFFB7FFFFFFF9F6FFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFDBFFFEEFFFFFFB7FFFFFC1F76FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFDDBFFFEDFFFFFF77FFFF0FBD76FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFDDBFFFEEFF03;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hEF7EFE3FFF8776FFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFEDDBFFFF7FFFFDF6EDEFFC1FB76FFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFEDDFFFFFBFFFC7F6EDDE1FFFB76FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFEDFDFFFFE01FFBF6EDDFFFFFB76FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFEDFDFFFFFFFFFBF6EDDBFFFFB76FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFEDFDFFFFFFFFFFF6EDDFFFFFB76FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFEDEDFFFFFFFFF7F6EDDFFFFFB76FFFFFFFFFFFFFFFE3F;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFF8004DEDFFFFFFFFF7F6EDDBFFFFB76FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFE7FFF1EBFE3FFFFFF7F6EDDBFFFFF76FFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFDFFFFDEFFFEF01FFE5F6EDDBFFFFF76FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFD9FFFFFFE0F6FFFFFFF6EDDBFFFFF76FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF3FFFFFFFDBFFFFFFFFB3CFE7FCF6EDDBFFFFF76FFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFF8FFFFFFFFDDFFFFFFFFBB7E803FF7DDDBFFFFF76FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFC7FFFFFFFFE;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFF000007337FFFFFF7DDBFFFFFF7EFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFF1FFFFFFFFFF7FFFFFFFFFF9FFFFC0EEE77FFFFB8FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFF8FFFFFFFFFFFE00FFFFFFDDF0000FFDEFEFFFFFBFDFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFEFE7FFFFFFBFBDFFFFFEF3FFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFE3FFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0E80E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X5_Y27_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFC007FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFC00FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF801FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF831FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF800FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFC7FFFE1FFF3FFFFFF79FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFC7FFFFFBFFFFFE7F9EFFFFFEFEFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFF9F7DFFFFF70FFF0FBF7FBFFFFDD77FFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFF7FFFFEFFFFFDDFE1BFFFFDBB7FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7DD77FFFFEFFFFFEEEFDDFFFFDBB7FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFDBBFFFFF700001F6EFDDFFFFFBB7FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FDBBFFFFF7FFFFFF7EFDDFFFFDFB7FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FDBBFFFFFDF806F7F7FEDFFFFFFB7FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FDBBFFFFFFFFFFB7B7FEDFFFFBFB7F;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFDBBFFFFFFFFFFB7B7FEDFFFFBFF7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFDBBFFFFFFFFFFBFB7EEDFFFFB7F7FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFDBBFFFFFFFFFFBFB7EEDFFFFB77FFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFDBDBFFFFFFFFFBFB7EEDFFFFB76FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFDBFBFFFFFFFFFBFB7EEDFFF8776FFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFDBFBFFFFFFFFFBFB7EEDFE3F376FFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N30
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\picture2|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture2|altsyncram_component|auto_generated|ram_block1a1~portadataout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture2|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\picture2|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1 .lut_mask = 16'hFEBA;
defparam \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hE7FFFFFFFFFFFFFFFF80000000000001FFE0001FFF36000FFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF80000000000000FFE0001FFC070003FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF7C000000000000FFE0001FF8078003FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF7FFFFBFFFFFFFFFFFFF0000000000007FC0003FE00F8001FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF7FFFFBFFFFFFFFFFFFC0000000000007FC0001FC005C00BFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF7FFFFBFFFFFFFFFFFC00000000000003FC0003F8001E01BFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF7FFFFBFFFFFF0000000000000000000;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h1F80007F8001E01FFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF7FFFE3FFFFFF00040000000000000003F00007F8000C00FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF3FFF63FFFFFE00000000000000000001F8000FF8000000FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF3FFF01FFFFFE00000000000000000000F8001FFC0000007FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF9DFE01FFFFFE00000000000000000000F8001FFC0000001F83FFFFFFBFFFFFFFFFFFFFFFFFFFFFFF807C00FFFFFE000000000000000000007C003FF00000000003FFFFFFBFFFFFFFFFFFFFFFFFFFFFFF80FC01FFFFFE000000000000000000007C007FD00000000001FFFFFFBFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFE0FC00FFFFFFE000000000000000003C7800FFF80000000001FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFC7E00FFFFFFE000000000000000001C3803FFFC0000000001FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF7E01FFFFFFE00000000000000000003C07FFFC0000000003FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFA00000000000000000007FFFFFF00000000007FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFF00000000000000000001FFFFFFF000000001FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFF10000000000000000003FFFFFFF800000001FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFE8FF0000207FC0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000003FFFFE3F800000001DFFF3FFFBFFFFFFFFFFFFFFFFFFFFFFFFD83C0000607FE000000000000000001FFFFC1F000000001FFFFBFFF7FFFFFFFFFFFFFFFFFFFFFFFFD01FFFFFFFFFF000000001FF8000000FFFFFF80000000007FFF87FF7FFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFC00000007FFFFF8001F003FF80000000007FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFA0001FFFFFFFFC00000E0FFFFFFE001F00007800FE000007FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFF20001FFFFFFFFF80001FFFFFFFFE003FF00FF07FFFFFC00FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF60003FFFFFFFFFF0001FFFFFFFFF003FFFF80FFFFFFFF0;
// synopsys translate_on

// Location: M9K_X33_Y30_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode207w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h0FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFA1FFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFE00FFFFFFFFFFFFFFEE000FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF8FFFFFFFFFFC103FFFF9FFFFFFFFE00003FFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF8FFFFFFFFFF860FFFFF07FFFFFFFC00001FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF0FFFFFFFFFF01FFFFFF80FFFFFFFD00001FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE0FFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hF03FFFFFFC01FFFFFFA00001FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE0FFFFFFFFFF00FFFFFFF00FFFFFE000003FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFC0FFFFFFFFFF04B7FFFFF803FFFFC000001FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFC1FFFFFFFFFF06B3FFFFF801FFFF8000001FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF81FFFFFFFFFFFFE1FFFFFC00FFFF8000000FFFFFF9FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF9FFF81FFFFFFFEFFFFFFFFFFFE007FFF0000001FFFFFF19FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFBFFFC7FFFFFFFFFFFFFF000FFE003FFF8000003FFFFFE01;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFBFFFE7FFFFFFFFFFFFFC000FFE000FFFE000003FFFFFC01FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFE7FFFFFFFFFFFFF00007FF0007FFF800003FFFFFFC3FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF3FFFE7FFFFFFFFFFFFF00001FF0003FFFE00007FFFF9FCBFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFE7FFFFFFFFFFFFC000001F0001FFFE0000FFFFF021FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFF7FFFFFFFFFFFF000000058000FFFE0001FFFFF001FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF80000000000003FFE8001FFFFF001FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N4
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\picture2|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture2|altsyncram_component|auto_generated|ram_block1a13~portadataout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture2|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\picture2|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0 .lut_mask = 16'hFEBA;
defparam \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y29_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFDF0C3F70003FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF807E3E0007FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF801498000FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF81FFE003FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFBFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF8000007FFC0FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF000001FFFF8FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF80;
// synopsys translate_on

// Location: M9K_X33_Y28_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h000000003FFFE00000000007807F80005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF300000000003FFFC0061FFFFFFFF7FFE8006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC00000000003FFF801DFFFFFFFFFFFFFC002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0001C0000003FFF803FFFFFFFFFFFFFFC0037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0003C0000003FFF809FFFFFFFFFFFFFF8001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40007FF800003FFF853FFFFFF3FFFFFFFC000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000FFFC00003FFF9DFFFD0043D7FFFFFE1F;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h8DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9003FFFFFF000BFFF43FFC0120070FFFFFF1FF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF601FFFFFFFC01FFFA07FEFFFFE3FAFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF407FFFFFFFFFFFFF80FFFFFFFF7FCFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE807FFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE81FFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'hFFFFFFFFFFB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF63FFFFFFFFFFFFFFFFFFFFE7FFFFE3FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFE1FFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FFFFFFFFFFFFFE03FFFFFFFFFFFF0FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFC00007FFFFFFFFFCFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFE000000F;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hFFFFFFFC3FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFF000000FFFFFFFD00FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFC000FFFFFFC0000FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFE001FFFFFFE00000FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFD01FFFFFFC0001FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFC19DFFFFC0007FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFF199C3FF80007FFFFFFFFFE7FFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N10
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture2|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture2|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture2|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(\picture2|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 .lut_mask = 16'hFD75;
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N12
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~1 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [3]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0_combout  & \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0_combout ),
	.datad(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~1 .lut_mask = 16'hEAAA;
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N6
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~3 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout  = (\picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ) # ((!\picture3|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout  & \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1_combout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout ),
	.datac(\picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1_combout ),
	.datad(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~3 .lut_mask = 16'hFF40;
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y5_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode248w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h5555555555555555555555555557FFFFFFF55555557FFFFFFFFFFFFFFFFAAF5EAAAAAAFFFFAFFFFFFF5557FFFFFFFFFFFFFFFD57FFFD555555557FD5557FFFFF55F5557FFFFFFFFFFF5555555557FFFF5555555555555555555555555557FFFFFFF55557FFFFFFFFFFFFFFFFD7AFF55AAAAAAAAAFFFEAFFFFF5557FFFFFFFFFFFFFFFD57FFFD555555557FD55557FFFF55FFD57FFFFFFFFFFF555555557FFFFF5555555555555555555555555557FFFFFFF5557FFFFFFFFFFFFFFFFD43EAA0AAAAAAAAAAAAABFEAFFF55557FFFFFFFFFFFFFFD57FFFD555555557FD55557FFFF55FFD557FFFFFFFFF555555557FFFFFF5555555555555555555555555557FFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'hFFF5557FFFFFFFFFFFFFFFFC56AAA0AAAAAAAAAAAAAAAAFFAF55557FFFFFFFFFFFFFFD57FFFD555555557FD55557FFFF55FFD557FFFFFFFFF555555557FFFFFF555555555555555555555557FFFFFFFFFFF5557FFFFFFFFFFFFFFF9502AAA0AAAAAAAAAAAAAAAAAA5EFFFD7FFFFFFFFFFFFFFD57FFFD5555555557FD55555FFFF5FFFD57FFFFF555555555557FFFFFFF555555555555555555555557FFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFAAAAAA0AAAAAAAAAAAAAAAAAA0BEFFD7FFFFFFFFFFFFFFD57FFFD55555555557FD5555FFFF55FFD57FFFFF55555555557FFFFFFFF555555555555555555555557FFFFFFFFFFFFFFFFD57FFFFFFFFAFEAAAAAAA0AA;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hAAAAAAAAAAAAAAA00ABAFD7FFFFFFFFFFFFFFD57FFFD555555555557D5555FFFF55FFD57FFFFFF555555557FFFFFFFFF5555555555555555555555557FFFFFF5FFFFFFFD5555555FFFAFAAAAAAA800AAAAAFEAAAAAAAAAA00AAFAD57FFFFFFFFFFFFFD57FFD5555555555557D55555FFFF557FD7FFFFFFF55555557FFFFFFFFF555555555555555555555555557FF55555FFFFFD55555555504002AAAAA80EAFBAFFFAAAAAAAAAA00AAAB957FFFFFFFFFFFFFD57D7D5555555555557FD5555FFFF557FD7FFFFFFF5555557FFFFFFFFFF555555555555555555555555557FF55555FFFFFD55555555040002AAAAA80FFFFFFFFEAAAAAAAAA00AAAAD17FFFFFFFF;
// synopsys translate_on

// Location: M9K_X73_Y1_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000007FFFF00200001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200000FFFFFF87FF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC800001FFFFFFFFFFF00037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2000001FFFFFFFFFFFE001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC000007FFFFFFFFFFFFFC0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000FFFFFFFFFFFFFFE02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFD8000001FFFFFFFFFFFFFFF837FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60000001FFFFFFFFFFFFFFF81BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0003001FFFFFFFFFFFFFFF80DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000001FFFFFFFFFFFFFFF805FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE400000000F1FFFFFFFFFFFFFC02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80000000073FFFFFFFFFFFFFE037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000073E7;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'hFFFFFFFFFFFC017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0000000002007E033FFFFFFFC00BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000000000FFFFFF800DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60000000000000000000387FFF8006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800000000000000000000007FF80037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB000000000000000000000003FFC0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000000000000000FFE000BFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD800000000000000000000000041E0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000000000200000000000000060005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000007FC0000000000001E0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD800000000000FFC0000000000003F00017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000000021FF80000000000007F0001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000003FFFF00000000000007F8000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N28
fiftyfivenm_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (!\picture3|altsyncram_component|auto_generated|address_reg_a [2] & ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture2|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture2|altsyncram_component|auto_generated|ram_block1a25~portadataout )))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture2|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\picture2|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'h5140;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N14
fiftyfivenm_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (\data_id~0_combout  & (\picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout  & ((\Mux1~2_combout ) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\data_id~0_combout ),
	.datac(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout ),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = 16'hC040;
defparam \Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y2_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'hFE000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000007FFFE000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80000780FFFFFFC00006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0003FFFFFFFFFFC00001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4180FFFFFFFFFFFC000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFE000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD03FFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFC000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF407FFFFFFFFFFFFFFC0000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE807FFFFFFFFFFFFFFC0060001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00FFFFFFFFFFFFFDFC00000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFE78000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA01FFFFFFFFFFFFFE1800000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'hFF601FFFFFFFFFFFFFE38000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFF80700000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE801FFFFFFC0000200002000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD001FFFFFE00000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA001FFFA0000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4003FFE000000000000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800FFFC000000000000000000000001;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8007058000000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00018000000000000000000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000380000000000000778000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0003C00000000000007F800000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40007F00000000000007F8060000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80007F00000000000003FEFE00000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N10
fiftyfivenm_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (!\picture3|altsyncram_component|auto_generated|address_reg_a [2] & ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture1|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture1|altsyncram_component|auto_generated|ram_block1a25~portadataout )))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\picture1|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\picture1|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h0D08;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y43_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFE00DFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFE00FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC700000000000000000000FFFFFFFFFFFFFFFC00FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF4000000000000000000000FFFFFFFFFFFFFFFE00FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF0000022000000000000000FFFFFFFFFFFFFFFE007FFFEFFFFFFFFFFFFFFFFFFFFFFFFFDAFFFFFFFF810001F00000000003F8F0FFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFF7C003FE00000;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h0000FFFE0FFFFFFFFFFFFFFFFF8FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFE00FFF000000001FFFC03FFFFFFFFFFFFFFFE8FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFE1FFF8000000007FF003FFFFFFC7FEFFFFFFBFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFE7FFFC00000000000003FFFFFFC3FCFFFFFF7FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFC00000000000007FFFFFF83F8FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFE00000000000037FFFFFF81F8FFFFF5FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFE000000004003FFFFFFF00F1FFFFF3FFFFFE;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFC00080007E03FFF3FE30067FFFFF2FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFF07FE0003F83FF81FE30047FFFFF0FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF1FFFFFFFFFFFFF8FFF0003FFFFF01FE00007FFFFF0FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF3FFFFFFFFFFFFFFFFFC007FFFFF81FE00807FFFFF9FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFE00FFFFFF01FF0080FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFE3FFFFFFFFFF07FFFFFF81FFFFFF01FE01C07FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFC;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h3FFFFFFFFFE07FFFFFF81FFFFFF01FE9BC07FFFFFFFCFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFE3FFFFFFEFFC03FFE7FFC0FFFFFE01FF1FFC3FFFFF7FCFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF3FFFFFFCFFC01FFE3FFF0FFFFFE23FFFFFE3FFFFF3FEFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFCFFC00FFE1FFE0FFFFFE0FFFBFFE3FFFFF3FCFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFBFCFFC00FFF1FFE0FFFFFE7FFFFFFF3FFFFF3FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFE007FF0FFF1FFFFFE7FFFFFFFBFFFFF3FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF003FF07FF9FFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X53_Y34_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h003FFFFFFFF80000FFFFFFFFFE00017FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF803FFFFFFF803FFFE007FFFFFFFFC4007FFFFFFFFFC00037FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFC07FFFFFFFFE3FFFF81FFFFFFFFF8C07FFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF07FFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFF80001BFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001BFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000DFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000015F;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFE1FE80000000001FFFFE007FFFFFFFFFFFFFF800007DFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF800C00000000000000001C001FFFFFFFFFFFFFF80070FEFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF0030000000000C0000001FECFFFFFFFFFFFFFFF000F1FEFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF01FFFFFFF03F0000007FFFFFFFFFFFFFFFFFF000F3FF7FFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFC01F0001FFFFFFFFFFFFFFFFFFFFF000F3FF7FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF0001E0000FFFFFFFFFFFFFFFFFFFFF001E7FF7FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFC0000F0000FFFFFFFFFFFFFFFFFFFFE000F7FFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF80000700007FFFFFFFFFFFFFFFFFFFE001F7FFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF80000600007FFFFFFFFFFFFFFFFFFFD801FEFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF000006000001FFFFFFFFFFFFFFFFFFF801FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFE0000020000007FFFFFFFFFFFFFFFFFF803FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFF003FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF80000000000001FFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFF803FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF8700000010000000FFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF06000000780000007FFFFFFFFFFFFFFFFFC07F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFE00000000F00000001FFFFFFFFFFFFFFFFFC03C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF800000000E000000007FFFFFFFFFFFFFFFFC01C7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFC000FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFE010FFFEFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N6
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~2 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture1|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture1|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\picture1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~2 .lut_mask = 16'hFD75;
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y9_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFF9FFFFF1FFFFDFFFFFFFFFFFFFFF87FFFFFFFFFFFDFFFFFFFFFFFFFEF003FF83FFFFFFFFFFFFFFFFFFFFFFF7FFFFBFFFFFFFFFFFFFFF8DFFFFFFBDFFFDFFFFFFFFFFFFFFF801FF43FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC8FFFFFFEBD7FFEFFFFFFFFFFFFFFF800FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFB76FFFFFFDAFFFEFFFFFFFFFFFFFFFD80FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFB7CFFFFFFFCFFFF7FFFFFFFFFFFFFFEE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFB7EFFFFFFBCFFFFBFFFFFFFFFFFFFFDF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFB7C;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFDBCFFFFDFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF0FFFFFF87B7D000002BCFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF8BFFFFECDF7C000000BCFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFADFFFFFD4EF780000007CFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFB76FFFFAB5F7FFFFFFFFCFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF7F7FFF979F7FFFFFFFFCFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFB7AFFFF7F7ABFFFFFFFF6FFFFFDFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFAFCFFFFBFED1EFFFE5FD27FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFCBDBFFEDF9EBEBFFFC7E9FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFDFFFFDEC0035797FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF7FFFFFFFEDFDFFABDBF9EDFFF7F5FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9EDC3F7AFF9EDFFF6FEFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFAEAF0EFB7F9EDFFFBF9FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFF6F879FFF7F9EDFFF9E9FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7F07FFFB7F9EDFFEDFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF57E9EDFFFFDFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFF9FFFFFDEFE9EDFFDFCBFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFB7F86FFBFE9EDFFDBCFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFF7DE0FD7FE9EDFFDBAFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFBAF3FEFFE9FFFFCFB7FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X73_Y42_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFDBF9DE9FFE9FDFFEFB7FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFD3DABDFFFE9EFFFA7F7FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFF7D77ABFFE9EDFFB7F7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFE5F2FF7FFE9EDFFB7DFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFEDF5F2FFFE9EDFFB7CFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFEFEBE5FFFE9EDFFF7CFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFFCFFFFFFFFFFFFFFFFF7D7FFFE9EDFFF7CFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF6FFBBFFFE9EDFFFFEFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFF4FF57FFFE9EDFFF7CFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFCFFAFFFFE9EBFFD7CFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF7D5FFFFE9E8003FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFB7EBFFFFE9FFFFFFF7FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFAF57FFFFE9F;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFF7FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFCCAFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFBDFFFFFFAE00000AFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFF77FFFFFF7FFFFFE7FFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3FFFFF7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF817FFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFF03FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\picture1|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture1|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\picture1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1 .lut_mask = 16'hFBEA;
defparam \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y32_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF800702FFC0007FFE00000000000007FFFFFFFFFFEFFFFF3FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFE0006007FC0003FFC00000000000007FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFC000F803FC0003FF800000000000003FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFC000F803FC0003FF000000000001FFFFFFFFFFFFFEFFFFF7FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFC001F803FC0001FE00000000000FFFFFFFFFFFFFFEFFFFF7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF803C000FE0000FE000000000000047FFFFFFFFFFE7FFFF7FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFE0BE000FE00003C000000000000001FC60FFFFFFE7FFFF7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFC03C0007F0000FC00000000000000008003FFFFFE7FFFF7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF8000000FF8000FC00000000000000000003FFFFFE7FFFF7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF7E0000001FFC0007C00000000000000000003FFFFFE07FFE7FFFFFFFFFFFFFFFFFFFFFFEFFFFFFF77C0000001FFC000F800000000000000000003FFFFFC03FFE7FFFFFFFFFFFFFFFFFFFFFFEFFFFFFE00000000007FE001F800000000000000000003FFFFFC01FC07FFFFFFFFFFFFFFFFFFFFFFEFFFFFFC00000000001FE001F00000000000000000;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h0003FFFFFC01F80FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFE00000000000FF801F1E000000000000000000FFFFFFC01F81FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFE0000000001FFFC01F1C000000000000000003FFFFFF801F0FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF0000000001FFFE01F00000000000000000007FFFFFFC03F7FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF000000000DFFFF1F000000000000000000017FFFFFF87F7FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF8000000001FFFFFFC00000000000000000003FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFE00000000FFFFFFFE00000000000000000003FFFFFFFFDBFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFFFFFEFFFF7FFFE00000000FE3FFFFE000000000000000200AF830051FF8FFFFFFFFFFFFFFFFFFFFFFFFFF7FFE3FBF800000000FC1FFFFE000000000000000001FF0000000705FFFFFFFFFFFFFFFFFFFFFFFFFFFF83FBF0000000000E0FFFF80000001FC000000007FF6FFE07FE05FFFFFFFFFFFFFFFFFFFFFFFFFBFF7FFFF0400000000FFFFFFC00001FFFE00000010FFFFFFFFFF006FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF000003F000E00003C001FFFFFF81000001FFFFFFFFE0002FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF801C1FFFC0FE003FC003FFFFFFFFC00083FFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF883FFFFFF001FFFFE;
// synopsys translate_on

// Location: M9K_X33_Y31_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode207w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'hFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFD71FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFE00BFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFE00007FFFFFFFFC3FFF4000FFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFE00001FFFFFFFF07FFFF0041FFFFFFFFF8FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE000007FFFFFFC0FFFFFE9FFFFFFFFFFF87FFF7FFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hFFFFFFFFFF3FFFFFFFFFFFFFC000017FFFFFE01FFFFFFE3FFFFFFFFFF83FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFC000007FFFFFC07FFFFFFD3FFFFFFFFFF83FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFC000001FFFFF00FFFFFFFDCFFFFFFFFFF83FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFC000000FFFFE01FFFFFEBF8FFFFFFFFFF81FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFC0000007FFF800FFFFFFFC3FEFFFFFFFFC0FFFCFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFEEBFFFFFC0000003FFF801FFFFE3FFFF83FFFFFFFC0FFFEFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFC03FFFFFE0000007;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFE003FFC80FFFFFC1FFFFFFFE1FFFEFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFC03EFFFFF000000FFFC003FFC003FFFFF1FFFFFFFE9FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFEFFFFF00000FFFF8003FF80007FFFFFFFFFFFFE3FFFE7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFCFFFFF00005FFFF0007FC00007FFFFFFFFFFFFE3FFFE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFE07FFFF80003FFFE0007F800003FFFFFFFFFFFFE3FFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFC007FFFF80007FFF8000100000007FFFFFFFFFFFEFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFC007FFFFC0007FFF0000000000001FFFFFFFFFFFEFFFFF7;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N30
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\picture1|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture1|altsyncram_component|auto_generated|ram_block1a13~portadataout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture1|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\picture1|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0 .lut_mask = 16'hFEBA;
defparam \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y41_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'hFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFC000736586CFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFE0003E3101DFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF8000C08007FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFE0007E007FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'hFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE00FF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF80FFE000001FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF8FFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF;
// synopsys translate_on

// Location: M9K_X73_Y33_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'hFFFFFFFFFFFFFFFD8000FF00E00000000000FFFE0000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0001FF81FFFFFF900000FFFE00000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA001FFFFFFFFFFFFF3C00FFFE000000000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6001FFFFFFFFFFFFFFE00FFFE000000080005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC001FFFFFFFFFFFFFFE01FFFE0000003E0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC001FFFFFFFFFFFFFFFC0FFFE0000063F00017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8181FFFFFFE04001F;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'hFFC4FFFE00001FFF0000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9FC3FFFFFE8200003FFE0FFFE00041FFFF0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE3FFFFFC7000801FFF01FFF8007FFFFFC002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF1FC1FFBC7FF80FFFF01FFFFFFFE017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFF01BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFF7FF87FFFFFFFFFFFFFC0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF05FFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF3FFFFF3FFFFFFC7FFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFC3FFFFFBFFFFFF83FFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFC7FFFFFFFFFFFF01FFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF0FFFFFFFFFF80001FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hFFFFFFFF1FFFFFFBFF000001FFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFC0FFFFFFFF8000003FFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFA0003FFFFFF8001FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFA00003FFFFFFC003FFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF80003FFFFFFC00FFFFFFFFFFFFFFFFFF9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF0001FFFFCFC0FFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF8000FFE1CC41FFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N20
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture1|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture1|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture1|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(\picture1|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 .lut_mask = 16'hFD75;
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N10
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~1 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [3]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0_combout  & \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[1]~0_combout ),
	.datad(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~1 .lut_mask = 16'hEAAA;
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~3 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout  = (\picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ) # ((\picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout  & 
// (\picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1_combout  & !\picture3|altsyncram_component|auto_generated|address_reg_a [2])))

	.dataa(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout ),
	.datab(\picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs454w[0]~1_combout ),
	.datac(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~3 .lut_mask = 16'hFF08;
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N22
fiftyfivenm_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mux2~0_combout  & (\picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout  & ((\Mux1~0_combout ) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\Mux2~0_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hC400;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y5_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'hFFE198000001E00FF079FFFC001FFFFF00000000000000000FFF80000007FE3FFFFFFFFC3FE1FFFFFFE1980000018003F079FFFFF07FFFFC000000000000000003FF80000001FE3F3FFFFE3FFFE1FFFFFFE1980000000003F019FFFFFFFFFFFC000000000000000003FF80000007FE3FFFFFFE3FFFE1FFFFFFE1F80000000003FC1FFFFFFFFFFFCF00000000000000000FFFE000001FF9FFFFFFFFFFFFE1FFFFFFE0180000000003FC1FFFFFFFFFFE0C00000000000000000FFFE000007FF9FCFFFFF83FFFE1FFFFFFE0000000000000FC07FFFFFFFFF83000000000000000000FFFE000007FF9FCFFFFF83FFFE1FFFFFFE0000000000000FC07FFFFFFFFF830;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000FFFE000FFFFF9FCFFFFE03FFFE1FFFFFFE00000000000003F87FFFFFFFFE1C00000000000000000039FF80FFFFFF9FFFFFFE033FFE1FFFFFFE60000000000003F87FFFFFFFF860000000000000000000001FE3FFFFFF9FFFFFF8000FFE1E1FFFFE60000000000003FE7FFFFFFFE1800000000000000000000007FFFFFFFFFFFFFFF80003FF9E03FFFFE0000000000003F87FFFFFFF86003000000000000000000007FFFFFFFE7F3FFFE01C00FF9E00FFFFE0000000000003F9FFFFFFFE1800C000000000000000000007FFFFFFFE7F3FFFE01C00FF9E00FFFFE0000000000003F9FFFFFFFE1800C00000000000000000000003FFFFE67F3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'hFFFE01C00FF9E003FFFE0000000000000FFFFFFFFFE6003000000000000000000000000F000067F3FFFE01C00FF86003FFFE0000000000000FFFFFFFFC1801C000000000000000000000000000007FFFFFF807C00FF86000FFFE0000000600000FFFFFFFFC0001C000000000000000000000000000007FF3FF9807C00FF86000F3FE0000000780000FFFFFFFC38007FF00000000000000000000000000007FC3FFF807C00FFE0000F3F800000001E0000FFFFFFF00001FFC00000000000000000000000000007FC3FFF807C00FFE0000F3F800000001E0000FFFFFFF00001FFC0000000000000000000000000001FFC3FFE01FC00FFE0000F3F800000001F800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h0FFFFFFF3001FFFC0000000000000000000000000001FFC033801FC03FFE0000F3F800000001F8003FFFFFFCC00607FF0000000000000000000000000001FE0003801FC0FFFE0000F3F800000061F800FFFFFFC0001807FF0000000000000000000000000001FE000F867FC0FFFE000033F800000FF9FE03FFFFF800007800000000000000000000000000000001FE000C07FFFFFFFE000033F800000FFFFFCFFFFFF83003E000000000000000000000000000000001FE000C07FFFFFFFE000033F800000FFFFFCFFFFFF83003E000000000000000000000000000000001FE000C1FFFFFFFFE000003F8000003FFFFFFFFFFE0000F8001F00000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N24
fiftyfivenm_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = (!\picture3|altsyncram_component|auto_generated|address_reg_a [2] & ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture3|altsyncram_component|auto_generated|ram_block1a28 ))) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture3|altsyncram_component|auto_generated|ram_block1a25~portadataout ))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture3|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\picture3|altsyncram_component|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~4 .lut_mask = 16'h5410;
defparam \Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N2
fiftyfivenm_lcell_comb \Mux1~5 (
// Equation(s):
// \Mux1~5_combout  = (!data_id[0] & (data_id[1] & ((\Mux1~4_combout ) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(data_id[0]),
	.datac(data_id[1]),
	.datad(\Mux1~4_combout ),
	.cin(gnd),
	.combout(\Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~5 .lut_mask = 16'h3010;
defparam \Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N24
fiftyfivenm_lcell_comb \Mux1~6 (
// Equation(s):
// \Mux1~6_combout  = (\Mux1~3_combout ) # ((\Mux1~1_combout ) # ((\picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout  & \Mux1~5_combout )))

	.dataa(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux1~5_combout ),
	.cin(gnd),
	.combout(\Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~6 .lut_mask = 16'hFEFC;
defparam \Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y22_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode248w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout ,\Mux2~7_combout }),
	.portaaddr({addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,\video|CRCT_640X480|Add2~25_combout ,
\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y16_N18
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout  = (\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1_combout  & !\video|displayedFrameID~q )

	.dataa(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|displayedFrameID~q ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0 .lut_mask = 16'h00AA;
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N20
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode237w[3] (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode237w [3] = (!\video|CRCT_640X480|Add2~82_combout  & (!\video|CRCT_640X480|Add2~73_combout  & (!\video|CRCT_640X480|Add2~76_combout  & \video|CRCT_640X480|Add2~56_combout )))

	.dataa(\video|CRCT_640X480|Add2~82_combout ),
	.datab(\video|CRCT_640X480|Add2~73_combout ),
	.datac(\video|CRCT_640X480|Add2~76_combout ),
	.datad(\video|CRCT_640X480|Add2~56_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode237w [3]),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode237w[3] .lut_mask = 16'h0100;
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode237w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y24_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode237w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N30
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~1 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0] & (\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27~portbdataout )) # 
// (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0] & ((\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24~portbdataout )))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(gnd),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~1 .lut_mask = 16'hAACC;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N2
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout  = (!\video|displayedFrameID~q  & \picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0_combout )

	.dataa(gnd),
	.datab(\video|displayedFrameID~q ),
	.datac(gnd),
	.datad(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0 .lut_mask = 16'h3300;
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N16
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~1 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~1_combout  = (\video|CRCT_640X480|Add2~73_combout  & \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~0_combout )

	.dataa(\video|CRCT_640X480|Add2~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~0_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~1 .lut_mask = 16'hAA00;
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y19_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N0
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout  = (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [3] & (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0] & 
// \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [2]))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0 .lut_mask = 16'h1100;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y16_N20
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout  = (\picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0_combout  & !\video|displayedFrameID~q )

	.dataa(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|displayedFrameID~q ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0 .lut_mask = 16'h00AA;
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N18
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~1 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~1_combout  = (\i_resetL~input_o  & (\video|CRCT_640X480|Add2~84_combout  & (\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~0_combout  & 
// !\video|CRCT_640X480|Add2~80_combout )))

	.dataa(\i_resetL~input_o ),
	.datab(\video|CRCT_640X480|Add2~84_combout ),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~0_combout ),
	.datad(\video|CRCT_640X480|Add2~80_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~1 .lut_mask = 16'h0080;
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y10_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N18
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout  & ((\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// (\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & ((\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~0 .lut_mask = 16'hD080;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N28
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~2 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~2_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout ) # ((\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout  & 
// (\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [3] & !\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout ),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout ),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~2 .lut_mask = 16'hCCEC;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N2
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0] & (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [3] & 
// !\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [2]))

	.dataa(gnd),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1 .lut_mask = 16'h000C;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N10
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout  = (!addr[14] & (\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~0_combout  & (!addr[15] & !\video|displayedFrameID~q )))

	.dataa(addr[14]),
	.datab(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~0_combout ),
	.datac(addr[15]),
	.datad(\video|displayedFrameID~q ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4 .lut_mask = 16'h0004;
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N8
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode167w[3] (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode167w [3] = (\video|CRCT_640X480|Add2~68_combout  & (!\video|CRCT_640X480|Add2~73_combout  & (!\video|CRCT_640X480|Add2~76_combout  & !\video|CRCT_640X480|Add2~80_combout )))

	.dataa(\video|CRCT_640X480|Add2~68_combout ),
	.datab(\video|CRCT_640X480|Add2~73_combout ),
	.datac(\video|CRCT_640X480|Add2~76_combout ),
	.datad(\video|CRCT_640X480|Add2~80_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode167w [3]),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode167w[3] .lut_mask = 16'h0002;
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode167w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y26_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode167w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y16_N8
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout  = (\picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0_combout  & !\video|displayedFrameID~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0_combout ),
	.datad(\video|displayedFrameID~q ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0 .lut_mask = 16'h00F0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N22
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode187w[3]~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode187w[3]~0_combout  = (\video|CRCT_640X480|Add2~68_combout  & (!\video|CRCT_640X480|Add2~73_combout  & (\video|CRCT_640X480|Add2~76_combout  & !\video|CRCT_640X480|Add2~80_combout )))

	.dataa(\video|CRCT_640X480|Add2~68_combout ),
	.datab(\video|CRCT_640X480|Add2~73_combout ),
	.datac(\video|CRCT_640X480|Add2~76_combout ),
	.datad(\video|CRCT_640X480|Add2~80_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode187w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode187w[3]~0 .lut_mask = 16'h0020;
defparam \video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode187w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y22_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode187w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N12
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~3 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~3_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout  & ((\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9~portbdataout ))) # (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout ),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~3_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~3 .lut_mask = 16'hC840;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N0
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~6 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~6_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~5_combout ) # ((\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~4_combout ) # 
// ((\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~2_combout ) # (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~3_combout )))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~5_combout ),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~4_combout ),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~2_combout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~3_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~6_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~6 .lut_mask = 16'hFFFE;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N6
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[2]~feeder_combout  = \video|CRCT_640X480|Add2~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|CRCT_640X480|Add2~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[2]~feeder .lut_mask = 16'hF0F0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N7
dffeas \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y18_N5
dffeas \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N6
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[0]~feeder_combout  = \video|CRCT_640X480|Add2~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CRCT_640X480|Add2~68_combout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N7
dffeas \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N12
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [2] & (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [3] & 
// \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0]))

	.dataa(gnd),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2 .lut_mask = 16'h0C00;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N12
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout  = (!addr[14] & (\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~0_combout  & (addr[15] & \video|displayedFrameID~q )))

	.dataa(addr[14]),
	.datab(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~0_combout ),
	.datac(addr[15]),
	.datad(\video|displayedFrameID~q ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0 .lut_mask = 16'h4000;
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode207w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X52_Y18_N17
dffeas \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y16_N28
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout  = (\picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout  & \video|displayedFrameID~q )

	.dataa(gnd),
	.datab(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.datac(gnd),
	.datad(\video|displayedFrameID~q ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0 .lut_mask = 16'hCC00;
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y11_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode227w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N30
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~4 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~4_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout  & ((\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15~portbdataout ))))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout ),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~4_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~4 .lut_mask = 16'hA808;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N0
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout  = (!addr[14] & (\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~0_combout  & (!addr[15] & \video|displayedFrameID~q )))

	.dataa(addr[14]),
	.datab(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~0_combout ),
	.datac(addr[15]),
	.datad(\video|displayedFrameID~q ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4 .lut_mask = 16'h0400;
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode167w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N14
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout  = (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [2] & (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [3] & 
// \video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0]))

	.dataa(gnd),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1 .lut_mask = 16'h0300;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y16_N6
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout  = (\picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0_combout  & \video|displayedFrameID~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0_combout ),
	.datad(\video|displayedFrameID~q ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0 .lut_mask = 16'hF000;
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y14_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode187w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N24
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~3 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~3_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout  & ((\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9~portbdataout ))) # (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~3_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~3 .lut_mask = 16'hC088;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N20
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout  = (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [2] & (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [3] & 
// !\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0]))

	.dataa(gnd),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3 .lut_mask = 16'h0003;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N30
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~1 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~1_combout  = (\video|displayedFrameID~q  & \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|displayedFrameID~q ),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~1 .lut_mask = 16'hF000;
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~1_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode150w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y16_N30
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout  = (\picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0_combout  & \video|displayedFrameID~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0_combout ),
	.datad(\video|displayedFrameID~q ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0 .lut_mask = 16'hF000;
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y15_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode177w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N22
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~5 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~5_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout  & ((\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~5_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~5 .lut_mask = 16'hC840;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y16_N10
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout  = (\picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0_combout  & \video|displayedFrameID~q )

	.dataa(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|displayedFrameID~q ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0 .lut_mask = 16'hAA00;
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y11_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N20
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout  = (\video|displayedFrameID~q  & \picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0_combout )

	.dataa(gnd),
	.datab(\video|displayedFrameID~q ),
	.datac(gnd),
	.datad(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0_combout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0 .lut_mask = 16'hCC00;
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y16_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N10
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [2] & (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [3] & 
// !\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0]))

	.dataa(gnd),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0 .lut_mask = 16'h000C;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N26
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~0 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout  & ((\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12~portbdataout ))))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~0 .lut_mask = 16'hE400;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N2
fiftyfivenm_lcell_comb \video|comb~1 (
// Equation(s):
// \video|comb~1_combout  = (\video|displayedFrameID~q  & (((\LessThan0~0_combout  & \picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~0_combout )) # (!addr[16])))

	.dataa(\LessThan0~0_combout ),
	.datab(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~0_combout ),
	.datac(addr[16]),
	.datad(\video|displayedFrameID~q ),
	.cin(gnd),
	.combout(\video|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|comb~1 .lut_mask = 16'h8F00;
defparam \video|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N16
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0_combout  = (\video|comb~1_combout  & \picture1|altsyncram_component|auto_generated|rden_decode|w_anode248w[3]~0_combout )

	.dataa(\video|comb~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode248w[3]~0_combout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0 .lut_mask = 16'hAA00;
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y25_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode248w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout ,\Mux2~7_combout }),
	.portaaddr({addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,\video|CRCT_640X480|Add2~25_combout ,
\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y16_N12
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout  = (\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1_combout  & \video|displayedFrameID~q )

	.dataa(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|displayedFrameID~q ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0 .lut_mask = 16'hAA00;
defparam \video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y9_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode237w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux2~7_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N16
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~1 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0] & (\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27~portbdataout )) # 
// (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0] & ((\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24~portbdataout )))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(gnd),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~1 .lut_mask = 16'hAACC;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N24
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~2 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~2_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout ) # ((\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout  & 
// (\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [3] & !\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout ),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~2 .lut_mask = 16'hAAEA;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N28
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~6 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~6_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~4_combout ) # ((\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~3_combout ) # 
// ((\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~5_combout ) # (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~2_combout )))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~4_combout ),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~3_combout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~5_combout ),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~2_combout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~6_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~6 .lut_mask = 16'hFFFE;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y21_N17
dffeas \video|firstFrame|memory_rtl_0_bypass[33] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(addr[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N31
dffeas \video|firstFrame|memory_rtl_0_bypass[34] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N3
dffeas \video|firstFrame|memory_rtl_0_bypass[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|comb~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N30
fiftyfivenm_lcell_comb \video|f_rdata[2]~17 (
// Equation(s):
// \video|f_rdata[2]~17_combout  = (!\video|displayedFrameID~q  & (\video|firstFrame|memory_rtl_0_bypass [0] & (\video|firstFrame|memory_rtl_0_bypass [33] $ (!\video|firstFrame|memory_rtl_0_bypass [34]))))

	.dataa(\video|displayedFrameID~q ),
	.datab(\video|firstFrame|memory_rtl_0_bypass [33]),
	.datac(\video|firstFrame|memory_rtl_0_bypass [34]),
	.datad(\video|firstFrame|memory_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~17 .lut_mask = 16'h4100;
defparam \video|f_rdata[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y21_N1
dffeas \video|secondFrame|memory_rtl_0_bypass[33] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(addr[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N23
dffeas \video|secondFrame|memory_rtl_0_bypass[34] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N19
dffeas \video|secondFrame|memory_rtl_0_bypass[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N22
fiftyfivenm_lcell_comb \video|f_rdata[2]~5 (
// Equation(s):
// \video|f_rdata[2]~5_combout  = (\video|displayedFrameID~q  & (\video|secondFrame|memory_rtl_0_bypass [0] & (\video|secondFrame|memory_rtl_0_bypass [33] $ (!\video|secondFrame|memory_rtl_0_bypass [34]))))

	.dataa(\video|displayedFrameID~q ),
	.datab(\video|secondFrame|memory_rtl_0_bypass [33]),
	.datac(\video|secondFrame|memory_rtl_0_bypass [34]),
	.datad(\video|secondFrame|memory_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~5 .lut_mask = 16'h8200;
defparam \video|f_rdata[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N26
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[15]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[15]~feeder_combout  = addr[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[15]~feeder .lut_mask = 16'hF0F0;
defparam \video|secondFrame|memory_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N27
dffeas \video|secondFrame|memory_rtl_0_bypass[15] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N4
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[13]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[13]~feeder_combout  = addr[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[6]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \video|secondFrame|memory_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N5
dffeas \video|secondFrame|memory_rtl_0_bypass[13] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y21_N11
dffeas \video|secondFrame|memory_rtl_0_bypass[14] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N12
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[16]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[16]~feeder_combout  = \video|CRCT_640X480|Add2~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CRCT_640X480|Add2~33_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \video|secondFrame|memory_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N13
dffeas \video|secondFrame|memory_rtl_0_bypass[16] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N10
fiftyfivenm_lcell_comb \video|f_rdata[2]~3 (
// Equation(s):
// \video|f_rdata[2]~3_combout  = (\video|secondFrame|memory_rtl_0_bypass [15] & (\video|secondFrame|memory_rtl_0_bypass [16] & (\video|secondFrame|memory_rtl_0_bypass [13] $ (!\video|secondFrame|memory_rtl_0_bypass [14])))) # 
// (!\video|secondFrame|memory_rtl_0_bypass [15] & (!\video|secondFrame|memory_rtl_0_bypass [16] & (\video|secondFrame|memory_rtl_0_bypass [13] $ (!\video|secondFrame|memory_rtl_0_bypass [14]))))

	.dataa(\video|secondFrame|memory_rtl_0_bypass [15]),
	.datab(\video|secondFrame|memory_rtl_0_bypass [13]),
	.datac(\video|secondFrame|memory_rtl_0_bypass [14]),
	.datad(\video|secondFrame|memory_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~3 .lut_mask = 16'h8241;
defparam \video|f_rdata[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N22
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[7]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[7]~feeder_combout  = addr[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[3]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \video|secondFrame|memory_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N23
dffeas \video|secondFrame|memory_rtl_0_bypass[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N16
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[8]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[8]~feeder_combout  = \video|CRCT_640X480|Add2~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|CRCT_640X480|Add2~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[8]~feeder .lut_mask = 16'hF0F0;
defparam \video|secondFrame|memory_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N17
dffeas \video|secondFrame|memory_rtl_0_bypass[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y21_N15
dffeas \video|secondFrame|memory_rtl_0_bypass[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N0
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[5]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[5]~feeder_combout  = addr[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[5]~feeder .lut_mask = 16'hF0F0;
defparam \video|secondFrame|memory_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N1
dffeas \video|secondFrame|memory_rtl_0_bypass[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N14
fiftyfivenm_lcell_comb \video|f_rdata[2]~1 (
// Equation(s):
// \video|f_rdata[2]~1_combout  = (\video|secondFrame|memory_rtl_0_bypass [7] & (\video|secondFrame|memory_rtl_0_bypass [8] & (\video|secondFrame|memory_rtl_0_bypass [6] $ (!\video|secondFrame|memory_rtl_0_bypass [5])))) # 
// (!\video|secondFrame|memory_rtl_0_bypass [7] & (!\video|secondFrame|memory_rtl_0_bypass [8] & (\video|secondFrame|memory_rtl_0_bypass [6] $ (!\video|secondFrame|memory_rtl_0_bypass [5]))))

	.dataa(\video|secondFrame|memory_rtl_0_bypass [7]),
	.datab(\video|secondFrame|memory_rtl_0_bypass [8]),
	.datac(\video|secondFrame|memory_rtl_0_bypass [6]),
	.datad(\video|secondFrame|memory_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~1 .lut_mask = 16'h9009;
defparam \video|f_rdata[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N12
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[12]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[12]~feeder_combout  = \video|CRCT_640X480|Add2~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CRCT_640X480|Add2~25_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \video|secondFrame|memory_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y17_N13
dffeas \video|secondFrame|memory_rtl_0_bypass[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N16
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[9]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[9]~feeder_combout  = addr[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[9]~feeder .lut_mask = 16'hF0F0;
defparam \video|secondFrame|memory_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y17_N17
dffeas \video|secondFrame|memory_rtl_0_bypass[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y17_N3
dffeas \video|secondFrame|memory_rtl_0_bypass[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N18
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[11]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[11]~feeder_combout  = addr[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[5]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \video|secondFrame|memory_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y17_N19
dffeas \video|secondFrame|memory_rtl_0_bypass[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N2
fiftyfivenm_lcell_comb \video|f_rdata[2]~2 (
// Equation(s):
// \video|f_rdata[2]~2_combout  = (\video|secondFrame|memory_rtl_0_bypass [12] & (\video|secondFrame|memory_rtl_0_bypass [11] & (\video|secondFrame|memory_rtl_0_bypass [9] $ (!\video|secondFrame|memory_rtl_0_bypass [10])))) # 
// (!\video|secondFrame|memory_rtl_0_bypass [12] & (!\video|secondFrame|memory_rtl_0_bypass [11] & (\video|secondFrame|memory_rtl_0_bypass [9] $ (!\video|secondFrame|memory_rtl_0_bypass [10]))))

	.dataa(\video|secondFrame|memory_rtl_0_bypass [12]),
	.datab(\video|secondFrame|memory_rtl_0_bypass [9]),
	.datac(\video|secondFrame|memory_rtl_0_bypass [10]),
	.datad(\video|secondFrame|memory_rtl_0_bypass [11]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~2 .lut_mask = 16'h8241;
defparam \video|f_rdata[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N30
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[3]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[3]~feeder_combout  = addr[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[1]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \video|secondFrame|memory_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N31
dffeas \video|secondFrame|memory_rtl_0_bypass[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N24
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[4]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[4]~feeder_combout  = \video|CRCT_640X480|Add2~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CRCT_640X480|Add2~9_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[4]~feeder .lut_mask = 16'hFF00;
defparam \video|secondFrame|memory_rtl_0_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N25
dffeas \video|secondFrame|memory_rtl_0_bypass[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y21_N19
dffeas \video|secondFrame|memory_rtl_0_bypass[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N28
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[1]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[1]~feeder_combout  = addr[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[1]~feeder .lut_mask = 16'hF0F0;
defparam \video|secondFrame|memory_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N29
dffeas \video|secondFrame|memory_rtl_0_bypass[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N18
fiftyfivenm_lcell_comb \video|f_rdata[2]~0 (
// Equation(s):
// \video|f_rdata[2]~0_combout  = (\video|secondFrame|memory_rtl_0_bypass [3] & (\video|secondFrame|memory_rtl_0_bypass [4] & (\video|secondFrame|memory_rtl_0_bypass [2] $ (!\video|secondFrame|memory_rtl_0_bypass [1])))) # 
// (!\video|secondFrame|memory_rtl_0_bypass [3] & (!\video|secondFrame|memory_rtl_0_bypass [4] & (\video|secondFrame|memory_rtl_0_bypass [2] $ (!\video|secondFrame|memory_rtl_0_bypass [1]))))

	.dataa(\video|secondFrame|memory_rtl_0_bypass [3]),
	.datab(\video|secondFrame|memory_rtl_0_bypass [4]),
	.datac(\video|secondFrame|memory_rtl_0_bypass [2]),
	.datad(\video|secondFrame|memory_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~0 .lut_mask = 16'h9009;
defparam \video|f_rdata[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N20
fiftyfivenm_lcell_comb \video|f_rdata[2]~4 (
// Equation(s):
// \video|f_rdata[2]~4_combout  = (\video|f_rdata[2]~3_combout  & (\video|f_rdata[2]~1_combout  & (\video|f_rdata[2]~2_combout  & \video|f_rdata[2]~0_combout )))

	.dataa(\video|f_rdata[2]~3_combout ),
	.datab(\video|f_rdata[2]~1_combout ),
	.datac(\video|f_rdata[2]~2_combout ),
	.datad(\video|f_rdata[2]~0_combout ),
	.cin(gnd),
	.combout(\video|f_rdata[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~4 .lut_mask = 16'h8000;
defparam \video|f_rdata[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y20_N9
dffeas \video|secondFrame|memory_rtl_0_bypass[28] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N4
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[25]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[25]~feeder_combout  = addr[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[12]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[25]~feeder .lut_mask = 16'hFF00;
defparam \video|secondFrame|memory_rtl_0_bypass[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N5
dffeas \video|secondFrame|memory_rtl_0_bypass[25] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y20_N23
dffeas \video|secondFrame|memory_rtl_0_bypass[26] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N24
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[27]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[27]~feeder_combout  = addr[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[13]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[27]~feeder .lut_mask = 16'hFF00;
defparam \video|secondFrame|memory_rtl_0_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N25
dffeas \video|secondFrame|memory_rtl_0_bypass[27] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N22
fiftyfivenm_lcell_comb \video|f_rdata[2]~8 (
// Equation(s):
// \video|f_rdata[2]~8_combout  = (\video|secondFrame|memory_rtl_0_bypass [28] & (\video|secondFrame|memory_rtl_0_bypass [27] & (\video|secondFrame|memory_rtl_0_bypass [25] $ (!\video|secondFrame|memory_rtl_0_bypass [26])))) # 
// (!\video|secondFrame|memory_rtl_0_bypass [28] & (!\video|secondFrame|memory_rtl_0_bypass [27] & (\video|secondFrame|memory_rtl_0_bypass [25] $ (!\video|secondFrame|memory_rtl_0_bypass [26]))))

	.dataa(\video|secondFrame|memory_rtl_0_bypass [28]),
	.datab(\video|secondFrame|memory_rtl_0_bypass [25]),
	.datac(\video|secondFrame|memory_rtl_0_bypass [26]),
	.datad(\video|secondFrame|memory_rtl_0_bypass [27]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~8 .lut_mask = 16'h8241;
defparam \video|f_rdata[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N26
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[19]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[19]~feeder_combout  = addr[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[19]~feeder .lut_mask = 16'hF0F0;
defparam \video|secondFrame|memory_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N27
dffeas \video|secondFrame|memory_rtl_0_bypass[19] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N0
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[20]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[20]~feeder_combout  = \video|CRCT_640X480|Add2~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CRCT_640X480|Add2~58_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[20]~feeder .lut_mask = 16'hFF00;
defparam \video|secondFrame|memory_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N1
dffeas \video|secondFrame|memory_rtl_0_bypass[20] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y20_N19
dffeas \video|secondFrame|memory_rtl_0_bypass[18] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N28
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[17]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[17]~feeder_combout  = addr[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[17]~feeder .lut_mask = 16'hF0F0;
defparam \video|secondFrame|memory_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N29
dffeas \video|secondFrame|memory_rtl_0_bypass[17] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N18
fiftyfivenm_lcell_comb \video|f_rdata[2]~6 (
// Equation(s):
// \video|f_rdata[2]~6_combout  = (\video|secondFrame|memory_rtl_0_bypass [19] & (\video|secondFrame|memory_rtl_0_bypass [20] & (\video|secondFrame|memory_rtl_0_bypass [18] $ (!\video|secondFrame|memory_rtl_0_bypass [17])))) # 
// (!\video|secondFrame|memory_rtl_0_bypass [19] & (!\video|secondFrame|memory_rtl_0_bypass [20] & (\video|secondFrame|memory_rtl_0_bypass [18] $ (!\video|secondFrame|memory_rtl_0_bypass [17]))))

	.dataa(\video|secondFrame|memory_rtl_0_bypass [19]),
	.datab(\video|secondFrame|memory_rtl_0_bypass [20]),
	.datac(\video|secondFrame|memory_rtl_0_bypass [18]),
	.datad(\video|secondFrame|memory_rtl_0_bypass [17]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~6 .lut_mask = 16'h9009;
defparam \video|f_rdata[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N15
dffeas \video|secondFrame|memory_rtl_0_bypass[29] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(addr[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N2
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[32]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[32]~feeder_combout  = \video|CRCT_640X480|Add2~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|CRCT_640X480|Add2~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[32]~feeder .lut_mask = 16'hF0F0;
defparam \video|secondFrame|memory_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N3
dffeas \video|secondFrame|memory_rtl_0_bypass[32] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y20_N9
dffeas \video|secondFrame|memory_rtl_0_bypass[30] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N24
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[31]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[31]~feeder_combout  = addr[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[15]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[31]~feeder .lut_mask = 16'hFF00;
defparam \video|secondFrame|memory_rtl_0_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N25
dffeas \video|secondFrame|memory_rtl_0_bypass[31] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N8
fiftyfivenm_lcell_comb \video|f_rdata[2]~9 (
// Equation(s):
// \video|f_rdata[2]~9_combout  = (\video|secondFrame|memory_rtl_0_bypass [29] & (\video|secondFrame|memory_rtl_0_bypass [30] & (\video|secondFrame|memory_rtl_0_bypass [32] $ (!\video|secondFrame|memory_rtl_0_bypass [31])))) # 
// (!\video|secondFrame|memory_rtl_0_bypass [29] & (!\video|secondFrame|memory_rtl_0_bypass [30] & (\video|secondFrame|memory_rtl_0_bypass [32] $ (!\video|secondFrame|memory_rtl_0_bypass [31]))))

	.dataa(\video|secondFrame|memory_rtl_0_bypass [29]),
	.datab(\video|secondFrame|memory_rtl_0_bypass [32]),
	.datac(\video|secondFrame|memory_rtl_0_bypass [30]),
	.datad(\video|secondFrame|memory_rtl_0_bypass [31]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~9 .lut_mask = 16'h8421;
defparam \video|f_rdata[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N30
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[23]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[23]~feeder_combout  = addr[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[11]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[23]~feeder .lut_mask = 16'hFF00;
defparam \video|secondFrame|memory_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N31
dffeas \video|secondFrame|memory_rtl_0_bypass[23] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N20
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0_bypass[24]~feeder (
// Equation(s):
// \video|secondFrame|memory_rtl_0_bypass[24]~feeder_combout  = \video|CRCT_640X480|Add2~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|CRCT_640X480|Add2~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[24]~feeder .lut_mask = 16'hF0F0;
defparam \video|secondFrame|memory_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N21
dffeas \video|secondFrame|memory_rtl_0_bypass[24] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|secondFrame|memory_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y20_N11
dffeas \video|secondFrame|memory_rtl_0_bypass[22] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y20_N17
dffeas \video|secondFrame|memory_rtl_0_bypass[21] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(addr[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N10
fiftyfivenm_lcell_comb \video|f_rdata[2]~7 (
// Equation(s):
// \video|f_rdata[2]~7_combout  = (\video|secondFrame|memory_rtl_0_bypass [23] & (\video|secondFrame|memory_rtl_0_bypass [24] & (\video|secondFrame|memory_rtl_0_bypass [22] $ (!\video|secondFrame|memory_rtl_0_bypass [21])))) # 
// (!\video|secondFrame|memory_rtl_0_bypass [23] & (!\video|secondFrame|memory_rtl_0_bypass [24] & (\video|secondFrame|memory_rtl_0_bypass [22] $ (!\video|secondFrame|memory_rtl_0_bypass [21]))))

	.dataa(\video|secondFrame|memory_rtl_0_bypass [23]),
	.datab(\video|secondFrame|memory_rtl_0_bypass [24]),
	.datac(\video|secondFrame|memory_rtl_0_bypass [22]),
	.datad(\video|secondFrame|memory_rtl_0_bypass [21]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~7 .lut_mask = 16'h9009;
defparam \video|f_rdata[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N14
fiftyfivenm_lcell_comb \video|f_rdata[2]~10 (
// Equation(s):
// \video|f_rdata[2]~10_combout  = (\video|f_rdata[2]~8_combout  & (\video|f_rdata[2]~6_combout  & (\video|f_rdata[2]~9_combout  & \video|f_rdata[2]~7_combout )))

	.dataa(\video|f_rdata[2]~8_combout ),
	.datab(\video|f_rdata[2]~6_combout ),
	.datac(\video|f_rdata[2]~9_combout ),
	.datad(\video|f_rdata[2]~7_combout ),
	.cin(gnd),
	.combout(\video|f_rdata[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~10 .lut_mask = 16'h8000;
defparam \video|f_rdata[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N20
fiftyfivenm_lcell_comb \video|f_rdata[2]~11 (
// Equation(s):
// \video|f_rdata[2]~11_combout  = (\video|f_rdata[2]~5_combout  & (\video|f_rdata[2]~4_combout  & \video|f_rdata[2]~10_combout ))

	.dataa(\video|f_rdata[2]~5_combout ),
	.datab(\video|f_rdata[2]~4_combout ),
	.datac(gnd),
	.datad(\video|f_rdata[2]~10_combout ),
	.cin(gnd),
	.combout(\video|f_rdata[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~11 .lut_mask = 16'h8800;
defparam \video|f_rdata[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N30
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[7]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[7]~feeder_combout  = addr[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[3]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \video|firstFrame|memory_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y17_N31
dffeas \video|firstFrame|memory_rtl_0_bypass[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N20
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[8]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[8]~feeder_combout  = \video|CRCT_640X480|Add2~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CRCT_640X480|Add2~17_combout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \video|firstFrame|memory_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y17_N21
dffeas \video|firstFrame|memory_rtl_0_bypass[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y17_N23
dffeas \video|firstFrame|memory_rtl_0_bypass[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N0
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[5]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[5]~feeder_combout  = addr[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[5]~feeder .lut_mask = 16'hF0F0;
defparam \video|firstFrame|memory_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y17_N1
dffeas \video|firstFrame|memory_rtl_0_bypass[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N22
fiftyfivenm_lcell_comb \video|f_rdata[2]~13 (
// Equation(s):
// \video|f_rdata[2]~13_combout  = (\video|firstFrame|memory_rtl_0_bypass [7] & (\video|firstFrame|memory_rtl_0_bypass [8] & (\video|firstFrame|memory_rtl_0_bypass [6] $ (!\video|firstFrame|memory_rtl_0_bypass [5])))) # 
// (!\video|firstFrame|memory_rtl_0_bypass [7] & (!\video|firstFrame|memory_rtl_0_bypass [8] & (\video|firstFrame|memory_rtl_0_bypass [6] $ (!\video|firstFrame|memory_rtl_0_bypass [5]))))

	.dataa(\video|firstFrame|memory_rtl_0_bypass [7]),
	.datab(\video|firstFrame|memory_rtl_0_bypass [8]),
	.datac(\video|firstFrame|memory_rtl_0_bypass [6]),
	.datad(\video|firstFrame|memory_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~13 .lut_mask = 16'h9009;
defparam \video|f_rdata[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N6
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[3]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[3]~feeder_combout  = addr[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[3]~feeder .lut_mask = 16'hF0F0;
defparam \video|firstFrame|memory_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y17_N7
dffeas \video|firstFrame|memory_rtl_0_bypass[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N16
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[4]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[4]~feeder_combout  = \video|CRCT_640X480|Add2~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CRCT_640X480|Add2~9_combout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[4]~feeder .lut_mask = 16'hFF00;
defparam \video|firstFrame|memory_rtl_0_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y17_N17
dffeas \video|firstFrame|memory_rtl_0_bypass[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y17_N19
dffeas \video|firstFrame|memory_rtl_0_bypass[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N28
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[1]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[1]~feeder_combout  = addr[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[0]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \video|firstFrame|memory_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y17_N29
dffeas \video|firstFrame|memory_rtl_0_bypass[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N18
fiftyfivenm_lcell_comb \video|f_rdata[2]~12 (
// Equation(s):
// \video|f_rdata[2]~12_combout  = (\video|firstFrame|memory_rtl_0_bypass [3] & (\video|firstFrame|memory_rtl_0_bypass [4] & (\video|firstFrame|memory_rtl_0_bypass [2] $ (!\video|firstFrame|memory_rtl_0_bypass [1])))) # 
// (!\video|firstFrame|memory_rtl_0_bypass [3] & (!\video|firstFrame|memory_rtl_0_bypass [4] & (\video|firstFrame|memory_rtl_0_bypass [2] $ (!\video|firstFrame|memory_rtl_0_bypass [1]))))

	.dataa(\video|firstFrame|memory_rtl_0_bypass [3]),
	.datab(\video|firstFrame|memory_rtl_0_bypass [4]),
	.datac(\video|firstFrame|memory_rtl_0_bypass [2]),
	.datad(\video|firstFrame|memory_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~12 .lut_mask = 16'h9009;
defparam \video|f_rdata[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N12
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[16]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[16]~feeder_combout  = \video|CRCT_640X480|Add2~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CRCT_640X480|Add2~33_combout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \video|firstFrame|memory_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y17_N13
dffeas \video|firstFrame|memory_rtl_0_bypass[16] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N24
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[13]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[13]~feeder_combout  = addr[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[13]~feeder .lut_mask = 16'hF0F0;
defparam \video|firstFrame|memory_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y17_N25
dffeas \video|firstFrame|memory_rtl_0_bypass[13] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y17_N3
dffeas \video|firstFrame|memory_rtl_0_bypass[14] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N10
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[15]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[15]~feeder_combout  = addr[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[7]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \video|firstFrame|memory_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y17_N11
dffeas \video|firstFrame|memory_rtl_0_bypass[15] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N2
fiftyfivenm_lcell_comb \video|f_rdata[2]~15 (
// Equation(s):
// \video|f_rdata[2]~15_combout  = (\video|firstFrame|memory_rtl_0_bypass [16] & (\video|firstFrame|memory_rtl_0_bypass [15] & (\video|firstFrame|memory_rtl_0_bypass [13] $ (!\video|firstFrame|memory_rtl_0_bypass [14])))) # 
// (!\video|firstFrame|memory_rtl_0_bypass [16] & (!\video|firstFrame|memory_rtl_0_bypass [15] & (\video|firstFrame|memory_rtl_0_bypass [13] $ (!\video|firstFrame|memory_rtl_0_bypass [14]))))

	.dataa(\video|firstFrame|memory_rtl_0_bypass [16]),
	.datab(\video|firstFrame|memory_rtl_0_bypass [13]),
	.datac(\video|firstFrame|memory_rtl_0_bypass [14]),
	.datad(\video|firstFrame|memory_rtl_0_bypass [15]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~15 .lut_mask = 16'h8241;
defparam \video|f_rdata[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N10
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[11]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[11]~feeder_combout  = addr[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[5]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \video|firstFrame|memory_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y17_N11
dffeas \video|firstFrame|memory_rtl_0_bypass[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N4
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[12]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[12]~feeder_combout  = \video|CRCT_640X480|Add2~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CRCT_640X480|Add2~25_combout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \video|firstFrame|memory_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y17_N5
dffeas \video|firstFrame|memory_rtl_0_bypass[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y17_N23
dffeas \video|firstFrame|memory_rtl_0_bypass[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N28
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[9]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[9]~feeder_combout  = addr[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[9]~feeder .lut_mask = 16'hF0F0;
defparam \video|firstFrame|memory_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y17_N29
dffeas \video|firstFrame|memory_rtl_0_bypass[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N22
fiftyfivenm_lcell_comb \video|f_rdata[2]~14 (
// Equation(s):
// \video|f_rdata[2]~14_combout  = (\video|firstFrame|memory_rtl_0_bypass [11] & (\video|firstFrame|memory_rtl_0_bypass [12] & (\video|firstFrame|memory_rtl_0_bypass [10] $ (!\video|firstFrame|memory_rtl_0_bypass [9])))) # 
// (!\video|firstFrame|memory_rtl_0_bypass [11] & (!\video|firstFrame|memory_rtl_0_bypass [12] & (\video|firstFrame|memory_rtl_0_bypass [10] $ (!\video|firstFrame|memory_rtl_0_bypass [9]))))

	.dataa(\video|firstFrame|memory_rtl_0_bypass [11]),
	.datab(\video|firstFrame|memory_rtl_0_bypass [12]),
	.datac(\video|firstFrame|memory_rtl_0_bypass [10]),
	.datad(\video|firstFrame|memory_rtl_0_bypass [9]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~14 .lut_mask = 16'h9009;
defparam \video|f_rdata[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N8
fiftyfivenm_lcell_comb \video|f_rdata[2]~16 (
// Equation(s):
// \video|f_rdata[2]~16_combout  = (\video|f_rdata[2]~13_combout  & (\video|f_rdata[2]~12_combout  & (\video|f_rdata[2]~15_combout  & \video|f_rdata[2]~14_combout )))

	.dataa(\video|f_rdata[2]~13_combout ),
	.datab(\video|f_rdata[2]~12_combout ),
	.datac(\video|f_rdata[2]~15_combout ),
	.datad(\video|f_rdata[2]~14_combout ),
	.cin(gnd),
	.combout(\video|f_rdata[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~16 .lut_mask = 16'h8000;
defparam \video|f_rdata[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y20_N31
dffeas \video|firstFrame|memory_rtl_0_bypass[28] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N18
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[25]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[25]~feeder_combout  = addr[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[25]~feeder .lut_mask = 16'hF0F0;
defparam \video|firstFrame|memory_rtl_0_bypass[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N19
dffeas \video|firstFrame|memory_rtl_0_bypass[25] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y20_N23
dffeas \video|firstFrame|memory_rtl_0_bypass[26] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N24
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[27]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[27]~feeder_combout  = addr[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[13]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[27]~feeder .lut_mask = 16'hFF00;
defparam \video|firstFrame|memory_rtl_0_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N25
dffeas \video|firstFrame|memory_rtl_0_bypass[27] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N22
fiftyfivenm_lcell_comb \video|f_rdata[2]~20 (
// Equation(s):
// \video|f_rdata[2]~20_combout  = (\video|firstFrame|memory_rtl_0_bypass [28] & (\video|firstFrame|memory_rtl_0_bypass [27] & (\video|firstFrame|memory_rtl_0_bypass [25] $ (!\video|firstFrame|memory_rtl_0_bypass [26])))) # 
// (!\video|firstFrame|memory_rtl_0_bypass [28] & (!\video|firstFrame|memory_rtl_0_bypass [27] & (\video|firstFrame|memory_rtl_0_bypass [25] $ (!\video|firstFrame|memory_rtl_0_bypass [26]))))

	.dataa(\video|firstFrame|memory_rtl_0_bypass [28]),
	.datab(\video|firstFrame|memory_rtl_0_bypass [25]),
	.datac(\video|firstFrame|memory_rtl_0_bypass [26]),
	.datad(\video|firstFrame|memory_rtl_0_bypass [27]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~20 .lut_mask = 16'h8241;
defparam \video|f_rdata[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N10
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[24]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[24]~feeder_combout  = \video|CRCT_640X480|Add2~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CRCT_640X480|Add2~62_combout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[24]~feeder .lut_mask = 16'hFF00;
defparam \video|firstFrame|memory_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N11
dffeas \video|firstFrame|memory_rtl_0_bypass[24] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N28
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[21]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[21]~feeder_combout  = addr[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[10]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[21]~feeder .lut_mask = 16'hFF00;
defparam \video|firstFrame|memory_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N29
dffeas \video|firstFrame|memory_rtl_0_bypass[21] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y20_N21
dffeas \video|firstFrame|memory_rtl_0_bypass[22] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N12
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[23]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[23]~feeder_combout  = addr[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[11]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[23]~feeder .lut_mask = 16'hFF00;
defparam \video|firstFrame|memory_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N13
dffeas \video|firstFrame|memory_rtl_0_bypass[23] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N20
fiftyfivenm_lcell_comb \video|f_rdata[2]~19 (
// Equation(s):
// \video|f_rdata[2]~19_combout  = (\video|firstFrame|memory_rtl_0_bypass [24] & (\video|firstFrame|memory_rtl_0_bypass [23] & (\video|firstFrame|memory_rtl_0_bypass [21] $ (!\video|firstFrame|memory_rtl_0_bypass [22])))) # 
// (!\video|firstFrame|memory_rtl_0_bypass [24] & (!\video|firstFrame|memory_rtl_0_bypass [23] & (\video|firstFrame|memory_rtl_0_bypass [21] $ (!\video|firstFrame|memory_rtl_0_bypass [22]))))

	.dataa(\video|firstFrame|memory_rtl_0_bypass [24]),
	.datab(\video|firstFrame|memory_rtl_0_bypass [21]),
	.datac(\video|firstFrame|memory_rtl_0_bypass [22]),
	.datad(\video|firstFrame|memory_rtl_0_bypass [23]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~19 .lut_mask = 16'h8241;
defparam \video|f_rdata[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N30
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[31]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[31]~feeder_combout  = addr[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[15]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[31]~feeder .lut_mask = 16'hFF00;
defparam \video|firstFrame|memory_rtl_0_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N31
dffeas \video|firstFrame|memory_rtl_0_bypass[31] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N12
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[32]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[32]~feeder_combout  = \video|CRCT_640X480|Add2~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|CRCT_640X480|Add2~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[32]~feeder .lut_mask = 16'hF0F0;
defparam \video|firstFrame|memory_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N13
dffeas \video|firstFrame|memory_rtl_0_bypass[32] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y20_N1
dffeas \video|firstFrame|memory_rtl_0_bypass[30] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N28
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[29]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[29]~feeder_combout  = addr[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[29]~feeder .lut_mask = 16'hF0F0;
defparam \video|firstFrame|memory_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N29
dffeas \video|firstFrame|memory_rtl_0_bypass[29] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N0
fiftyfivenm_lcell_comb \video|f_rdata[2]~21 (
// Equation(s):
// \video|f_rdata[2]~21_combout  = (\video|firstFrame|memory_rtl_0_bypass [31] & (\video|firstFrame|memory_rtl_0_bypass [32] & (\video|firstFrame|memory_rtl_0_bypass [30] $ (!\video|firstFrame|memory_rtl_0_bypass [29])))) # 
// (!\video|firstFrame|memory_rtl_0_bypass [31] & (!\video|firstFrame|memory_rtl_0_bypass [32] & (\video|firstFrame|memory_rtl_0_bypass [30] $ (!\video|firstFrame|memory_rtl_0_bypass [29]))))

	.dataa(\video|firstFrame|memory_rtl_0_bypass [31]),
	.datab(\video|firstFrame|memory_rtl_0_bypass [32]),
	.datac(\video|firstFrame|memory_rtl_0_bypass [30]),
	.datad(\video|firstFrame|memory_rtl_0_bypass [29]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~21 .lut_mask = 16'h9009;
defparam \video|f_rdata[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N30
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[19]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[19]~feeder_combout  = addr[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[9]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[19]~feeder .lut_mask = 16'hFF00;
defparam \video|firstFrame|memory_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N31
dffeas \video|firstFrame|memory_rtl_0_bypass[19] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N8
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[20]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[20]~feeder_combout  = \video|CRCT_640X480|Add2~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CRCT_640X480|Add2~58_combout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[20]~feeder .lut_mask = 16'hFF00;
defparam \video|firstFrame|memory_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N9
dffeas \video|firstFrame|memory_rtl_0_bypass[20] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y20_N3
dffeas \video|firstFrame|memory_rtl_0_bypass[18] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\video|CRCT_640X480|Add2~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N16
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0_bypass[17]~feeder (
// Equation(s):
// \video|firstFrame|memory_rtl_0_bypass[17]~feeder_combout  = addr[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[17]~feeder .lut_mask = 16'hF0F0;
defparam \video|firstFrame|memory_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N17
dffeas \video|firstFrame|memory_rtl_0_bypass[17] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\video|firstFrame|memory_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N2
fiftyfivenm_lcell_comb \video|f_rdata[2]~18 (
// Equation(s):
// \video|f_rdata[2]~18_combout  = (\video|firstFrame|memory_rtl_0_bypass [19] & (\video|firstFrame|memory_rtl_0_bypass [20] & (\video|firstFrame|memory_rtl_0_bypass [18] $ (!\video|firstFrame|memory_rtl_0_bypass [17])))) # 
// (!\video|firstFrame|memory_rtl_0_bypass [19] & (!\video|firstFrame|memory_rtl_0_bypass [20] & (\video|firstFrame|memory_rtl_0_bypass [18] $ (!\video|firstFrame|memory_rtl_0_bypass [17]))))

	.dataa(\video|firstFrame|memory_rtl_0_bypass [19]),
	.datab(\video|firstFrame|memory_rtl_0_bypass [20]),
	.datac(\video|firstFrame|memory_rtl_0_bypass [18]),
	.datad(\video|firstFrame|memory_rtl_0_bypass [17]),
	.cin(gnd),
	.combout(\video|f_rdata[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~18 .lut_mask = 16'h9009;
defparam \video|f_rdata[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N26
fiftyfivenm_lcell_comb \video|f_rdata[2]~22 (
// Equation(s):
// \video|f_rdata[2]~22_combout  = (\video|f_rdata[2]~20_combout  & (\video|f_rdata[2]~19_combout  & (\video|f_rdata[2]~21_combout  & \video|f_rdata[2]~18_combout )))

	.dataa(\video|f_rdata[2]~20_combout ),
	.datab(\video|f_rdata[2]~19_combout ),
	.datac(\video|f_rdata[2]~21_combout ),
	.datad(\video|f_rdata[2]~18_combout ),
	.cin(gnd),
	.combout(\video|f_rdata[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~22 .lut_mask = 16'h8000;
defparam \video|f_rdata[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N12
fiftyfivenm_lcell_comb \video|f_rdata[2]~23 (
// Equation(s):
// \video|f_rdata[2]~23_combout  = (\video|f_rdata[2]~11_combout ) # ((\video|f_rdata[2]~17_combout  & (\video|f_rdata[2]~16_combout  & \video|f_rdata[2]~22_combout )))

	.dataa(\video|f_rdata[2]~17_combout ),
	.datab(\video|f_rdata[2]~11_combout ),
	.datac(\video|f_rdata[2]~16_combout ),
	.datad(\video|f_rdata[2]~22_combout ),
	.cin(gnd),
	.combout(\video|f_rdata[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~23 .lut_mask = 16'hECCC;
defparam \video|f_rdata[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N10
fiftyfivenm_lcell_comb \video|f_rdata[0]~24 (
// Equation(s):
// \video|f_rdata[0]~24_combout  = (\video|displayedFrameID~q  & ((\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~6_combout ) # ((\video|f_rdata[2]~23_combout )))) # (!\video|displayedFrameID~q  & 
// (((\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~6_combout  & !\video|f_rdata[2]~23_combout ))))

	.dataa(\video|displayedFrameID~q ),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~6_combout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result0w~6_combout ),
	.datad(\video|f_rdata[2]~23_combout ),
	.cin(gnd),
	.combout(\video|f_rdata[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[0]~24 .lut_mask = 16'hAAD8;
defparam \video|f_rdata[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N21
dffeas \video|secondFrame|memory_rtl_0_bypass[35] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\Mux2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N5
dffeas \video|firstFrame|memory_rtl_0_bypass[35] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N4
fiftyfivenm_lcell_comb \video|f_rdata[0]~25 (
// Equation(s):
// \video|f_rdata[0]~25_combout  = (\video|f_rdata[0]~24_combout  & ((\video|secondFrame|memory_rtl_0_bypass [35]) # ((!\video|f_rdata[2]~23_combout )))) # (!\video|f_rdata[0]~24_combout  & (((\video|firstFrame|memory_rtl_0_bypass [35] & 
// \video|f_rdata[2]~23_combout ))))

	.dataa(\video|f_rdata[0]~24_combout ),
	.datab(\video|secondFrame|memory_rtl_0_bypass [35]),
	.datac(\video|firstFrame|memory_rtl_0_bypass [35]),
	.datad(\video|f_rdata[2]~23_combout ),
	.cin(gnd),
	.combout(\video|f_rdata[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[0]~25 .lut_mask = 16'hD8AA;
defparam \video|f_rdata[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N0
fiftyfivenm_lcell_comb \video|CRCT_640X480|LessThan5~0 (
// Equation(s):
// \video|CRCT_640X480|LessThan5~0_combout  = (!\video|CRCT_640X480|h_count [8] & (!\video|CRCT_640X480|h_count [9] & ((\video|CRCT_640X480|Equal3~3_combout ) # (!\video|CRCT_640X480|h_count [7]))))

	.dataa(\video|CRCT_640X480|Equal3~3_combout ),
	.datab(\video|CRCT_640X480|h_count [7]),
	.datac(\video|CRCT_640X480|h_count [8]),
	.datad(\video|CRCT_640X480|h_count [9]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|LessThan5~0 .lut_mask = 16'h000B;
defparam \video|CRCT_640X480|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N6
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add0~0 (
// Equation(s):
// \video|CRCT_640X480|Add0~0_combout  = \video|CRCT_640X480|h_count [5] $ (VCC)
// \video|CRCT_640X480|Add0~1  = CARRY(\video|CRCT_640X480|h_count [5])

	.dataa(\video|CRCT_640X480|h_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Add0~0_combout ),
	.cout(\video|CRCT_640X480|Add0~1 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add0~0 .lut_mask = 16'h55AA;
defparam \video|CRCT_640X480|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N8
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add0~2 (
// Equation(s):
// \video|CRCT_640X480|Add0~2_combout  = (\video|CRCT_640X480|h_count [6] & (\video|CRCT_640X480|Add0~1  & VCC)) # (!\video|CRCT_640X480|h_count [6] & (!\video|CRCT_640X480|Add0~1 ))
// \video|CRCT_640X480|Add0~3  = CARRY((!\video|CRCT_640X480|h_count [6] & !\video|CRCT_640X480|Add0~1 ))

	.dataa(\video|CRCT_640X480|h_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add0~1 ),
	.combout(\video|CRCT_640X480|Add0~2_combout ),
	.cout(\video|CRCT_640X480|Add0~3 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add0~2 .lut_mask = 16'hA505;
defparam \video|CRCT_640X480|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N10
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add0~4 (
// Equation(s):
// \video|CRCT_640X480|Add0~4_combout  = (\video|CRCT_640X480|h_count [7] & (\video|CRCT_640X480|Add0~3  $ (GND))) # (!\video|CRCT_640X480|h_count [7] & (!\video|CRCT_640X480|Add0~3  & VCC))
// \video|CRCT_640X480|Add0~5  = CARRY((\video|CRCT_640X480|h_count [7] & !\video|CRCT_640X480|Add0~3 ))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|h_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add0~3 ),
	.combout(\video|CRCT_640X480|Add0~4_combout ),
	.cout(\video|CRCT_640X480|Add0~5 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add0~4 .lut_mask = 16'hC30C;
defparam \video|CRCT_640X480|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N12
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add0~6 (
// Equation(s):
// \video|CRCT_640X480|Add0~6_combout  = (\video|CRCT_640X480|h_count [8] & (\video|CRCT_640X480|Add0~5  & VCC)) # (!\video|CRCT_640X480|h_count [8] & (!\video|CRCT_640X480|Add0~5 ))
// \video|CRCT_640X480|Add0~7  = CARRY((!\video|CRCT_640X480|h_count [8] & !\video|CRCT_640X480|Add0~5 ))

	.dataa(gnd),
	.datab(\video|CRCT_640X480|h_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CRCT_640X480|Add0~5 ),
	.combout(\video|CRCT_640X480|Add0~6_combout ),
	.cout(\video|CRCT_640X480|Add0~7 ));
// synopsys translate_off
defparam \video|CRCT_640X480|Add0~6 .lut_mask = 16'hC303;
defparam \video|CRCT_640X480|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N24
fiftyfivenm_lcell_comb \video|LessThan0~0 (
// Equation(s):
// \video|LessThan0~0_combout  = (\video|CRCT_640X480|Add0~4_combout ) # ((\video|CRCT_640X480|Add0~0_combout ) # ((\video|CRCT_640X480|Add0~2_combout ) # (\video|CRCT_640X480|Add0~6_combout )))

	.dataa(\video|CRCT_640X480|Add0~4_combout ),
	.datab(\video|CRCT_640X480|Add0~0_combout ),
	.datac(\video|CRCT_640X480|Add0~2_combout ),
	.datad(\video|CRCT_640X480|Add0~6_combout ),
	.cin(gnd),
	.combout(\video|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \video|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N14
fiftyfivenm_lcell_comb \video|CRCT_640X480|Add0~8 (
// Equation(s):
// \video|CRCT_640X480|Add0~8_combout  = \video|CRCT_640X480|Add0~7  $ (\video|CRCT_640X480|h_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CRCT_640X480|h_count [9]),
	.cin(\video|CRCT_640X480|Add0~7 ),
	.combout(\video|CRCT_640X480|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Add0~8 .lut_mask = 16'h0FF0;
defparam \video|CRCT_640X480|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N4
fiftyfivenm_lcell_comb \video|CRCT_640X480|Equal3~2 (
// Equation(s):
// \video|CRCT_640X480|Equal3~2_combout  = (\video|CRCT_640X480|Equal3~1_combout  & !\video|CRCT_640X480|h_count [3])

	.dataa(gnd),
	.datab(\video|CRCT_640X480|Equal3~1_combout ),
	.datac(gnd),
	.datad(\video|CRCT_640X480|h_count [3]),
	.cin(gnd),
	.combout(\video|CRCT_640X480|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|CRCT_640X480|Equal3~2 .lut_mask = 16'h00CC;
defparam \video|CRCT_640X480|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N16
fiftyfivenm_lcell_comb \video|VGA_R[3]~0 (
// Equation(s):
// \video|VGA_R[3]~0_combout  = (!\video|CRCT_640X480|LessThan5~0_combout  & ((\video|LessThan0~0_combout ) # ((\video|CRCT_640X480|Add0~8_combout ) # (!\video|CRCT_640X480|Equal3~2_combout ))))

	.dataa(\video|CRCT_640X480|LessThan5~0_combout ),
	.datab(\video|LessThan0~0_combout ),
	.datac(\video|CRCT_640X480|Add0~8_combout ),
	.datad(\video|CRCT_640X480|Equal3~2_combout ),
	.cin(gnd),
	.combout(\video|VGA_R[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_R[3]~0 .lut_mask = 16'h5455;
defparam \video|VGA_R[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N28
fiftyfivenm_lcell_comb \video|VGA_R[3]~1 (
// Equation(s):
// \video|VGA_R[3]~1_combout  = (\video|f_rdata[0]~25_combout  & \video|VGA_R[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|f_rdata[0]~25_combout ),
	.datad(\video|VGA_R[3]~0_combout ),
	.cin(gnd),
	.combout(\video|VGA_R[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_R[3]~1 .lut_mask = 16'hF000;
defparam \video|VGA_R[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y23_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y17_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N14
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~0 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout  & ((\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// (\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & ((\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13~portbdataout )))))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~0 .lut_mask = 16'hA0C0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y25_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode237w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N24
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~1 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0] & (\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a28 )) # 
// (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0] & ((\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25~portbdataout )))

	.dataa(gnd),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~1 .lut_mask = 16'hCCF0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N10
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~2 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~2_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout ) # ((\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout  & 
// (\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [3] & !\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout ),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout ),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~2 .lut_mask = 16'hAAEA;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode167w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y23_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode187w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N16
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~3 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~3_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout  & ((\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10~portbdataout ))) # (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~3_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~3 .lut_mask = 16'hE020;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode207w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y28_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode227w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N22
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~4 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~4_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout  & ((\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16~portbdataout ))))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~4_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~4 .lut_mask = 16'hE200;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y27_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode177w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode150w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N8
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~5 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~5_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout  & ((\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// (\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & ((\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~5_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~5 .lut_mask = 16'hB800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N10
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~6 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~6_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~2_combout ) # ((\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~3_combout ) # 
// ((\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~4_combout ) # (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~5_combout )))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~2_combout ),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~3_combout ),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~4_combout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~5_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~6_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~6 .lut_mask = 16'hFFFE;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode227w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode207w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N12
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~4 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~4_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout  & ((\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// (\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & ((\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16~portbdataout )))))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout ),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~4_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~4 .lut_mask = 16'hB080;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~1_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode150w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode177w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N0
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~5 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~5_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout  & ((\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7~portbdataout ))) # (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~5_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~5 .lut_mask = 16'hCA00;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode167w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y12_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode187w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N22
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~3 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~3_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout  & ((\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10~portbdataout ))) # (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~3_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~3 .lut_mask = 16'hC088;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y12_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode237w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N8
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~1 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0] & ((\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a28 ))) # 
// (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0] & (\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25~portbdataout ))

	.dataa(gnd),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~1 .lut_mask = 16'hF0CC;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y19_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y27_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux1~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N2
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~0 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout  & ((\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19~portbdataout ))) # (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~0 .lut_mask = 16'hE400;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N6
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~2 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~2_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout ) # ((\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout  & 
// (\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [3] & !\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout ),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~2 .lut_mask = 16'hCCEC;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N30
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~6 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~6_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~4_combout ) # ((\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~5_combout ) # 
// ((\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~3_combout ) # (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~2_combout )))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~4_combout ),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~5_combout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~3_combout ),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~2_combout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~6_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~6 .lut_mask = 16'hFFFE;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N24
fiftyfivenm_lcell_comb \video|f_rdata[1]~26 (
// Equation(s):
// \video|f_rdata[1]~26_combout  = (\video|displayedFrameID~q  & ((\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~6_combout ) # ((\video|f_rdata[2]~23_combout )))) # (!\video|displayedFrameID~q  & 
// (((\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~6_combout  & !\video|f_rdata[2]~23_combout ))))

	.dataa(\video|displayedFrameID~q ),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~6_combout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result1w~6_combout ),
	.datad(\video|f_rdata[2]~23_combout ),
	.cin(gnd),
	.combout(\video|f_rdata[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[1]~26 .lut_mask = 16'hAAD8;
defparam \video|f_rdata[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y21_N15
dffeas \video|firstFrame|memory_rtl_0_bypass[36] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N25
dffeas \video|secondFrame|memory_rtl_0_bypass[36] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\Mux1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N14
fiftyfivenm_lcell_comb \video|f_rdata[1]~27 (
// Equation(s):
// \video|f_rdata[1]~27_combout  = (\video|f_rdata[2]~23_combout  & ((\video|f_rdata[1]~26_combout  & ((\video|secondFrame|memory_rtl_0_bypass [36]))) # (!\video|f_rdata[1]~26_combout  & (\video|firstFrame|memory_rtl_0_bypass [36])))) # 
// (!\video|f_rdata[2]~23_combout  & (\video|f_rdata[1]~26_combout ))

	.dataa(\video|f_rdata[2]~23_combout ),
	.datab(\video|f_rdata[1]~26_combout ),
	.datac(\video|firstFrame|memory_rtl_0_bypass [36]),
	.datad(\video|secondFrame|memory_rtl_0_bypass [36]),
	.cin(gnd),
	.combout(\video|f_rdata[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[1]~27 .lut_mask = 16'hEC64;
defparam \video|f_rdata[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N6
fiftyfivenm_lcell_comb \video|VGA_G[3]~0 (
// Equation(s):
// \video|VGA_G[3]~0_combout  = (\video|f_rdata[1]~27_combout  & \video|VGA_R[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|f_rdata[1]~27_combout ),
	.datad(\video|VGA_R[3]~0_combout ),
	.cin(gnd),
	.combout(\video|VGA_G[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_G[3]~0 .lut_mask = 16'hF000;
defparam \video|VGA_G[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y3_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode248w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 2;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000015555055555555555555555550000155555505555555401555400000000014000000050000000155400000000000000000155550000000000000000000000000000000000000000000000000000000001555005555555555555555555000015555550555555540155540000000001400000005500000001540000000000000000155555000000000000000000000000000000000000000000000000000000000155505555555555555555555555555555555055555554015554000000000140000000550005400154000000000000000155555500000000000000000000000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000001555055555555555555555555555555555550555555540155540000000001400000005500054001540000000000000001555555000000000000000000000000000000000000000000000050000000000155505555555555555555550555555555555055555554015554000000000154000000050005400154000000000000001555555500000000000000000000000000000000000000000000055500000000015550555555555555555555055555555555505555555401555400000000015400000005000000015400000000000001555555550000000000000000000000001555500000000000000000550000000001555055;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h55555555555555500555555555540055555554015554000000000140000000005000000154000000000000155555555500000000000000000000000001555500000000000000000000000000015400555555555555555550055555555554000055501401554000000000014000000000500000015540000000000015555555550000000000000000000000000000000000000000000000000000000001540555555555555555555005555555555400005550140155400000000000000000000050000001554000000000015555555555000000000000000000000000000000000000000000000000000000000154055555555555555555500555555555540000;
// synopsys translate_on

// Location: M9K_X33_Y1_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'hFC61F80000000000C001F800001FFFFF00000000000000000000000000001E3FFFFFFFFC3FF9FE03FC61F800000000000019F800007FFFFC00000000000000000000000000007E3F3FFFFFFFFFF9FE03FC61F80000000000301878000FFFFFFC00000000000000000000000000007E3FFFFFFFFFFFF9FE03FC61F8000000000000007E000FFFFFCF000000000000000000000000000019FCFFFFFFFFFFF9F803FC61F8000000600000007E003FFFFE0C000000000000000000000000000019FCFFFFF83FFFF9E0003C61F8000000600000007E00FFFFF830000000000000000000000000000019FCFFFFF83FFFF9E0003C61F8000000600000007E00FFFFF830;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h000000000000000000000000000019FCFFFFE03FFFF9E000FC61E0000000000000067FC3FFFFE1C0000000000000000000000000000019FCFFFFE033FFF9E000FC67E000000000000007FFCFFFFF8600000000000000000000000000000019FFFFFF8000FFF980003C67E0000000000000007FFFFFFE18000000000000000000000000000007FFF3FFFF80003FF98000307F80000000000000007FFFFFF8600300000000000000000000003C001F87F3FFFE01C00FF98000007E0000000000000001FFFFFFE1800C00000000000000000000003C001F87F3FFFE01C00FF98000007E0000000000000001FFFFFFE1800C00000000000000000000003C000607FF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'hFFFE01C00FF80000007F8000000000000001FFFFFFE60030000000000000000000000000000067CFFFFE01C00FF80000007F8000000000000007FFFFFC1801C000000000000000000000000000007FCF3FF807C00FFE0000007F800000000000007FFFFFFC00000000000000000000000000000000007FC33FF807C00FFF8000007F80000000000003FFFFFFC380000300000000000000000000000000007FC03FF807C00FFE0000007800000000000003FFFFFF0000000C00000000000000000000000000007FC03FF807C00FFE0000007800000000000003FFFFFF0000000C00000000000000000000000000007FC03FE01FC00FFE00000078000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h03FFFFFF300180000000000000000000000000000001FFC03F801FC03FFE000000780000000000000FFFFFFCC00600030000000000000000000000000001F8000F801FC0FFFE000000780000000000003FFFFFC0001800000000000000000000000000000001E0003F867FC0FFFE0000007E000000000000FFFFF800006000000000000000000000000000000001E0003C07FFFFFFFE0000007E00000000000FFFFFF830038000000000000000000000000000000001E0003C07FFFFFFFE0000007E00000000000FFFFFF830038000000000000000000000000000000001E0003C1FFFFFFFF80000001E00000000003FFFFFE0000C0000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N10
fiftyfivenm_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (!\picture3|altsyncram_component|auto_generated|address_reg_a [2] & ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture3|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture3|altsyncram_component|auto_generated|ram_block1a26~portadataout )))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture3|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\picture3|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'h5140;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N20
fiftyfivenm_lcell_comb \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = (!data_id[0] & (data_id[1] & ((\Mux0~4_combout ) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(data_id[0]),
	.datac(data_id[1]),
	.datad(\Mux0~4_combout ),
	.cin(gnd),
	.combout(\Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~5 .lut_mask = 16'h3010;
defparam \Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000603CF00001C3CF81E000000000000000000000000000000000000000000000000000000000000007F830F0000033CF81E00000000000000000000000000000000000000000000000000000000000C01F87C0C000000FFF81E00000000000000000000000000000000000000000000000000000000003001E1FC0C0000000FF81E00000000000000000000000000000000000000000000000000000000003001E1FC0C0000000FFE1E00000000000000000000000000000000000000000000000000000000003C001FE00C0078000FFF9E00000000000000000000000000000000000000000000000000000000000F3E1F800CC1FF800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFF80000000000000000000000000000000000000000000000000000000000FFE6600C00781FFFCFFFF80000000000000000000000000000000000000000000000000000000000C3F9803030180000CF987800000000000000000000000000000000000000000000000000000000003C1981C00007E03FCF987800000000000000000000000000000000000000000000000000000000003C1981C00007E03F0C78600000000000000000000000000000000000000000000000000000000000001F8000C0007FC00FE007C000000000000000000000000000000000000000000000000000000600000018030000000003E01FF0000000000000000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h000000000000000000000000000079C0C018183F0000000003E01E000000000000000000000000000000000000000000000000003F807FC0006078300000000033E01E000C00000000000000000000000000000000000000000000003FE01E000F86600000001FFC33E01E000C00000000000000000000000000000000000000000000003FE01E000F86600000001FFC0FE000000F80600000000000000000000000000000000000000000000FF800000C007800000007C00F9800000399F800000000000000000000000000000000000000003F03F800003000003000000000C39FE000007E7800000000000000000000000000000000000000000FC07E0000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h0000000000000000001F86000019F8000000000000000000000000000000000000000003F078000CC07F81C00007F8003019FE00001FF800000000000000000000000000000000003C0000003C06000F00000600001FF8003019FE00001FF800000000000000000000000000000000003C0000003C06000F00000600001FF800000798000000780000000000000000000000000000780000300000003C00000F00001800007FFFFF001E7FFC00007FF00000000000600000000000000000000000000000FC001FCC3C006000007FFE003C1E01F0000067F000000003F00000000000000000000000000000000C00063F000000000067F800001E1E0C000001F0;
// synopsys translate_on

// Location: M9K_X5_Y16_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h001F8003FC06000000000000000000000C0000000000003FC0060000001FFFFF339819FC007F8000007FFE0303E0000000000000000000003C0000000000000C006000000001FFF0339819FC007F8000007FFE0303E0000000000000000000003C0000000000000C006000000001FFF03F818600C01F80003C781FFC0FE0000000000000001E01C0300000000000000C03800000000000000C06000CC00180000FE000000FE0000000000000001981C0F00000000001FE0C00000000000000000381E00F001800000FF800000FE0000000000000001801C3FF80000000001FF0000000000000000000061FC3000007F003FE000F0F80000000000000001FE7FF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFF8000000007FC03000000000000000000787F300019FF0007F803F3000000000000000001FFFC3F00600000007FE0FFC00000000000000000787F300019FF0007F803F3000000000000000001FFFC3F00600000007FE0FFC000000000000000001E00FC00007F0007F81FFC0000000C0000000001E0000C00060000FFFFE3FFC00000000000000001E0003C000603C007981FF0000000FC000000000180000000786003FFFFE3F0C0001F000000000000000000060783F00607FFF00600030C0000000001800003001FE3CFFFE003F03800000000000000006060FC078783C3C607FFC007801C3C0000000007E0000F001FFF3FFF8003C0380000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h0001E0000060183FFC607FFC03F80003000000000FFF8000001FFFFC3F80003C00600000000000000001E0000060183FFC607FFC03F80003000000000FFF8000001FFFFC3F80003C00600000000000000001F80030601E0FFC1807FC0FF8000F038000003FFF8003C01FFFFFCC1800300060000000000000000061F00F801FF3FF87FE0C03E0000FFFE00000CF800003FFFFFFFFCC00183000000000000000000000003F006067C3FF807E00007818003FFE000300000003FFFFFFFFCC0001F000180000000000000000003000000003FF80660033F818003FE0003000000003FFFFFFFFCC0001F000180000000000000000060000060003FF81FFC300000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hF06001C000000003FFFFFFFFF38019C000000000000000000000060000060003FF81FFC300000000F06001C000000003FFFFFFFFF38019C0000000000000000000000030039800000001F9FF00000000C0601E0000000000FFFFFFFFF38001C000000000000000000000000003E007C0000061FC000000000060000000000000FFFFFFFFF3807E000000000000000000FFE000000C1807FF000079FC000000000380000000000000F07FFFF3FC78780F00000000000000003FFE0000000601C00000180F000000000000000000000000FC7FFFF03C187E3FC0000000000000000FFE00000018000000001E00006000000000000000000000FFFFFFFC0C781E0F;
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N28
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~2 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture3|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture3|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\picture3|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\picture3|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~2 .lut_mask = 16'hF7B3;
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y17_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hF0000000000000000FFE00000018000000001E00006000000000000000000000FFFFFFFC0C781E0FF0000000000000003FFF800000060003F007800003E000000000000000000000FFFFFFFC0060060FF060000000000000FFFE00000000003FF001F80C038000000000000000000003FFFFFE00C018063FF078000000000000038000000000003FC000000C000018000000000000000003FFFE7FFFC018060FFC78000000000000000000000000003F0000000C000060000000000000000003FFF8000FC006180FFFF800000000000000000000000001CCC0000000000000000000000000000003FC00000F0006180FFFE000000000000000000000000001CC;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hC0000000000000000000000000000003FC00000F0006180FFFE0000000000000000000000000000000000000000000000000000000000003FC00003C00180603FF800000000000000001F8000000000030000000000000000000000000000003C0000000001801C0FFE00000000000000007F8000000000000000000000000000000000000000003F000000000000030FC00000000000000001FFFC000000000C0000000000000000000000003800003FC7E07C00006000C3F800000000000000079FFF00000000000000000000000000000000000006003FFFE19F00006000C00000000000000000079FFF00000000000000000000000000000000000006003;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFE19F00006000C0000000000000000007FFFFC0F800000C0000000038000000000000000000000C3FE1FF0000600030C0000000000000000781FFF0FE000000000000000000000000000000000000003FF8000000600000000000000000000000007FF0F8000000C000000000000000000000000000003001FFE00001E000000000000000000030000003C00000000001800000000000000000000000001FF0007FE03FFF80000000000000000000C0000000000000000007E000000000000000000000000000F0001E0030FE00000000000000000000C0000000000000000007E000000000000000000000000000F0001E0030FE00000000000000000000C;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h0000000003E00000001FFFF0000000000000000000000000001E00030F80000000000000000000000FE00000000000000001FE3000000000000000000000000000019FFF00000000000000000000000003E00000000000000001F9C00000000000000000000000000001F800C060000000000000000000000000000000000000000061C0000000000000000000000000000180000078000000000000000000000000000000000000000007C0000000000000000000000000000000000FF8000000600000000000000000000000000000000007C0000000000000000000000000000000000FF800000060000000000000000000000000000000000003C0000000;
// synopsys translate_on

// Location: M9K_X73_Y37_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h000000000000000000000000038000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000F000000000000000000000000000000000000000C0000000000000000000000000000000000001FF0000000000000000000000000000000000000000CFE00000000000000000000000000000000000300000000000000000000000000000000000000000CFE00000000000000000000000000000000000300000000000000000000000000000000000000000001FE000000001FFFFF9E0000000000000001FC0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000018000000181FFFF01FE000000000000001800000000000000000000000000000000000000000000007800C33FFE03FC0180003F000000C001800000000000000000000000000000000000000000000000780000C786000000001C03FE000000380000000000000000000000000000000000000000000000000000000000000000000003F9800030000000000000000000000000000000000000000000000000000000000000000000000003F9800030000000000000000000000000000000000000000000000000F8000000000000000000000007867C00000000000000000000000000000000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h000000000FE000000000000000000000000000000000000000000000000000003C00000000000000000000000F8000000000000000000000000000000000000000000000000000003C0000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000CF800000000000000000000000000000000000000000000000000000000000000000000000000000C06000000000000000000000000000000000000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000FC6000000000000000000000000000000000000000000000000000000000000000000000000000003F8000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N14
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\picture3|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture3|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\picture3|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\picture3|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1 .lut_mask = 16'hFBF8;
defparam \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y34_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h000000000001E0003FFFFFFFFFF80000001E0000000001FFFFFF9800300001F00000000000000000000000000001E0003FFFFFFFFFF80000001E0000000007FFFFFE0000F00001F0000000000000000000000000000180003FFFFFFFFFF80000001800000001FFFFFFE00003F00001FC00000000F00000000000000000000000FFFFFFFFFFF80000039800000007FFFFFF86003FF000000C00000000F00000000000000000000000FFFFFFFFFFF80000039800000007FFFFFF86003FF000000C00000000F00000000000000000000000FFFFE1FFFFF80000039E0000007FFFFFFC000033F000000000000000000000000000000000000000FFFFE1FFFFF80000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h001F800003FFFFFFC38000300000000000000000000000000000000000000003FFFFE03FFFF800000C7FE0003FFFFFFF00001E300000000000000000000000000000000000000003FFFFE03FFFF800000C7FE000FFFFFFF0F0007E30000000000000000000001E000000000000000003FFE6180FFFFE00000C7FF80FFFFFFFC30007E630000000000000000000001E000000000000000003FFE6180FFFFE00000C7FF80FFFFFFFC30007E630000000000000000000007FC0000000000000000FFFE0000FFFFE00000C79FFFFFFFFF800007FE7F0000000000000000000000600000000000000000FFFE00003FFFE00000FE07FFFFFFF81C0039FE7FC00000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'hF000000000000000000000000000000FFF980003FFFF80000FE07FFFFFFF9E003C01E03F00000000FF80000000000000000000000000000FFFF80000FFFF80003FE7FFFFFFF86000F00061FF0F800000FFE0000000000000000000000000003FFFF800003FFFE0003FFFFFFFFFE60003000019CC0F8001F0FFE0000000000000000000000000003FFFF800003FFFE0003FFFFFFFFFE60003000019CC0F8001F0FFFE000000000000000000000000003FFFFE00000FFFE00C3FFFFFFFFC18003F00001FFF3C0001FCFFFFE0000000000000000000000001FF001F9E000FFFF80FFFFFFFFF000007F3FC0007FF00000000FFFFFE000000000000000000000001FF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h000679C003FFF83FFFFFFFFC0C0079F0300007FF00000000FFFFFFF00000000000000000000001FC00079FC003FFFFFFFFFFFFC0000181F03C0007FF03E00000FFFFFFFF00000000000000000FE001F000061FC003FFFFFFFFFFF800001E01F03C1807FF03800000FFFFFFFF00000000000000000FE001F000061FC003FFFFFFFFFFF800001E01F03C1807FF038000003FFFFFFFFC0000000000000003E001F00007FFC003FFFFFFFFFE000003E000303C1801FF00660000C3FFFFFFFFF8000000000000CFE000000001FFF03FFFFFFFFFF800003C0000303F9E61FF007800000C1FFFFFFFFFE00000000000FF8000000001E7FFFFFFFFFFFF800003F0000030;
// synopsys translate_on

// Location: M9K_X33_Y8_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h3F9E79FF006000000387FFFFFFFFFFCC00000000FF80000000007FFFFFFFFFFFF00000300000003C3F9FF9FFC000000000181FFFFFFFFFFFF0000000CFE0000003F87FFFFFFFFFFF00001E000000000C3FFFFFFFC000000000181FFFFFFFFFFFF0000000CFE0000003F87FFFFFFFFFFF00001E000000000C3FFFFFFFC0000000000187FFFFFFFFFFFFFFFFC3FFFE01FFFFFFFFFFFFFFFFF00001E0000000000CFFFFFFFFC00000000000780FFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFF800001E000000000000CFFFFFFFC000003F00001FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003FF80000000000000FFFFFFFC000003C00000003CFFFFFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'hFFFFFFFFFC1FFFFFFFE1E7FFFFE001C3C0060000000000030FFFFFFCC000000000000000F01FFFFFFFFFFFFFFC01FFFFFF81803FC00001FC0001800000000003FFFFFFFFC000000000000000F01FFFFFFFFFFFFFFC01FFFFFF81803FC00001FC0001800000000003FFFFFFFFC0000000000000003FE07FFFFFFFFFFFFF81FFFFFF87E03F001FFFF00001E00000000000FFFFFFFFC0000000000000000FFFE03FFFFFFFFFFFE1FFFFFFE1E00FFFFFF9C00000000000000000FFFFFFFFC000000000000000000007FFFFFFFFFFFFE1FFFFFFE1E003001E07C000000000000000003FFFFFFF001E000300000000000001C03FFFFFFFFFFFFFFFFFF9E003CFFE0600;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000003FFFFFF30F86000000000000000007F000000003FFFFF80000061803FF81F80000000000000000003FE7E0030C07E00000000000000007F000000003FFFFF80000061803FF81F80000000000000000003FE7E0030C07E00000000000000007F000000000FF9FF80000060000FF81E00000000000001E1E003FE780030C1F980000000000000007C000000000FF87800000060000FC0780000000000000781FC03FFF8000007E18030000000000001FC00000000000000000000180003C1E000000000000007E7FF00FFF800003F818030000000000001E000000000000000000000018000C7800000000000003FFFFF00FFE000FC380180C;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h0006000000001E0000000000000000000000060003E000000000000003FFFFF00FFE0003C38018000006000000001E0000000000000000000000060003E000000000000003FFFFF00FFE0003C380180000060000000078000000000000000000000001C3CF8000000000000003FFFFFC03E001C000001800000600000060000000000000000000000000003FF000000000000000039FFFFC03E00000006061C00006000003E00000000000000000000000000000000000000000000003FFFFFC00000000006061C00006000003E00000000000000000000000000000000000000000600003FFFFFC000000000061E00000060000038000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N22
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture3|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture3|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\picture3|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\picture3|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 .lut_mask = 16'hF7B3;
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y4_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h03FF80000000000000000000000000000000000000000000000000000000000000007FC3FF98000003FF80000000000000000000000000000000000000000000000000000000000000001E03FF98000003FF8000000000000000000000000000000000000000000000000000000000000000180FF01E00000FFF8000000000000000000000000000000000000000000000000000000001C00000003FFC0600000FFE0000000000000000000000000000000000000000000000000000000000000000003CFC0600000FFE0000000000000000000000000000000000000000000000000000000000000000003CFC0600003FFE0000000000000000000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000001FFF00780003FFF8000000000000000000000000000000000000000000000000000000000000000003FC00180033FFF80000000000000000000000000000000000000000000000000000000000000000003C001E0033FFF800000000000000000000000000000000000000000000000000000000000000007C30061E000FFFF80000000000000000000000000000000000000000000000000000000000F00001FFF0061E000FFFF80000000000000000000000000000000000000000000000000000000000F00001FFF0061E000FFFF80000000000000000000000000000000000000000000000000000000000F;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00001FFF03F9E000FFFF80000000000000000000000000000000000000000000000000000000000C000067FC03998000FFFF80000000000000000000000000000000000000000000000000000000000FC0007FFC0C000000FF9F80000000000000000000000000000000000000000000000000000000000C00007E3C0C000000CF878000000000000000000000000000000000000000000000000000000000030000003F0F8007C0CF878000000000000000000000000000000000000000000000000000000000030000003F0F8007C0CF878000000000000000000000000000000000000000000000000000000000030000003C3F807FF0CF87800000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000003F3F8067FCCF87800000000000000000000000000000000000000000000000000000000000000019FFF381800FCF8780000000000000000000000000000000000000000000000000000000000000001FC3F001800CCF87E0000000000000000000000000000000000000000000000000000000060000007FFFFC006030CF87E0000000000000000000000000000000000000000000000000000000060000007FFFFC006030CF87E0000000000000000000000000000000000000000000000000000000000000001E3C3C0007FCCF87E0000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y21_N0
fiftyfivenm_ram_block \picture3|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode207w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .init_file = "3.mif";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000001E00003FFFFFF00006000007F80000006000003800000000000000000000000000000000000000001E00003FFFFFF00006000007F80000000000000000000000000000000000000000000000000000001E00003FFFFFF00006000C07E00000000000000000000000000000000000000000000000000000001E00003FFFFFF00001800307E000030000000000000000000000000000000000000000000000000078000007FFFFF03800033307E0000FC00000F000000000000000000000000000000000000000000078000007FFFFF0F801E3FFC7E0000FF80000C000000000000000000000000000000000000000000000000007FFFFF;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h0000183FF07E0000FF80000C000000000000000000000000000000000000000000000000007FFFFF0000183FF07E0000FC01E030000000000000000000000000000000000000000000000000001FFFFF00000000F3FE003C00000000000000000000000000000000000000000000000000000000001FFFCF03800000F3FE01FC00000000000000000000000000000000000000000000000000000000001FFE0F0C60000FC3FE01FF000000000000000000000000000000000000000000000000000000000007FFC03000000FC3FE01FF000000000000000000000000000000000000000000000000000000000007FFC0339801FF03FE01FF0000000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000007FFC0339801FF03FE01FF000000000000000000000000000000000000000000000000000000000007FFF0000001F00FE601FC000006000000000000000000000000000000000000000000000000000001FFF00C6618000FFE0030C000000000000000000000000000000000000000000000000000000000019FF0006000000FFE0030F0000000000000000000000000000000000000000000000000000000000007F000180603FFFE0030F0000000000000000000000000000000000000000000000000000000000007F00000060F3FFE0030F00000000000000000000000000000000000000000000000;
defparam \picture3|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000007F00000060F3FFE0030C0000000000000000000000000000000000000000000000000000000000001F000000603FFFE000000180000000000000000000000000000000000000000000000000000000001FC000187C03FFE0000001E0000000000000000000000000000000000000000000000000000000001FF000001FFCF860000001E000000000000000000000000000000000000000000000000000000000003C00001F0FF980000039E000000000000000000000000000000000000000000000000000000000000C0001E3CFF800000039E000000000000000000000000000000000000000000000000000000000000C0001E3CFF800000;
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N0
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\picture3|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture3|altsyncram_component|auto_generated|ram_block1a14~portadataout )))

	.dataa(\picture3|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\picture3|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0 .lut_mask = 16'hFEF2;
defparam \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N12
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~1 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [3]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout  & \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0_combout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ),
	.datad(\picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0_combout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~1 .lut_mask = 16'hECCC;
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N2
fiftyfivenm_lcell_comb \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~3 (
// Equation(s):
// \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout  = (\picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ) # ((!\picture3|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout  & \picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1_combout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout ),
	.datac(\picture3|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1_combout ),
	.datad(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ),
	.cin(gnd),
	.combout(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout ),
	.cout());
// synopsys translate_off
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~3 .lut_mask = 16'hFF40;
defparam \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y1_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'hFE003006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000007FFFC078001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD800000007FFFC3E00006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1803EFFFFFFFFFE00001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43E0FFFFFFFFFFFC000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FCFFFFFFFFFFFF000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD03FC7FFFFFFFFFFF8800006FFFFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFF3FE000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40FFFFFFFFFFFFF1FC0020006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFFFFFF1FC0060001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00FFFFFFFFFFFFF0FE00E00006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF078000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA03FFFFFFFFFFFF803800000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'hFF603FFFFFFFFFFFC0C38000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFBFE00700000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE803FFFFFFE0000600006000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD003FFFFFF00000000006000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA003FFFA0000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4007FFF000000000000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC03FFFC000000000000000000000001;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800F078000000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000FC000000000000002000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FC0000000000000038000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA030FE000000000000000801000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4010FF00000000000000F80F0000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8018FF0000000000000080FF00000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X73_Y7_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode248w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 2;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55FFD555555FFFF5FFFFFFFFFFFFAAABFFFFFFAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFF555555557FFFD5FFFFFFFEAFFFFFFFEABFFFFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7D55555555555555557FD5FFFEAFEAAAAAAAAAAAAAAABEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFDFD55555555555555555555FF4BFAAAAAAAAAAAAAAAAAAAAFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F555555555555555555555551F8AAAAAAAAAAAAAAAAAAAAAABEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7F5555555555555555555555514028AAAAAAAAAAAAAAAAAAAAAABFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FD5555555555;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h555555555555514000A0AAAAAAAAAAAAAAAAAAAAAAAFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F5555555555555557D55555550400000A0AAAAAAABEAAAAAAAAAAAAAABEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5D5555D55555D55555FF555555140000000A2AAAAABFFAAAFFAAAAAAAAAABEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F55555D55555FFFFFFFFD555545000000000A2AAAAFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N8
fiftyfivenm_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (!\picture3|altsyncram_component|auto_generated|address_reg_a [2] & ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture1|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture1|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture1|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\picture1|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'h5410;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y35_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFDBF9DE9FFE9FDFFEFB7FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFD3DABDFFFE9EFFFA7F7FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFF7D77ABFFE9EDFFB7F7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFE5F2FF7FFE9EDFFB7DFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFEDF5F2FFFE9EDFFB7CFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFEFEBEDFFFE9EDFFF7CFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFCFFFFFFFFFFFFFFFFF7D7FFFE9EDFFF7CFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF6FFBBFFFE9EDFFFFEFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFF6FF57FFFE9EDFFF7EFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFAFFFFE9EBFFD7CFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF7D5FFFFE9E8003FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFB7EBFFFFE9FFFFFFF7FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFAF57FFFFE9F;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFF7FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFCCEFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFBDFFFFFFAE00000EFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFF77FFFFFF7FFFFFE7FFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3FFFFF7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF817FFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFF03FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X73_Y4_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF87FFFFFFFFFFFDFFFFFFFFFFFFFFFE13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF8DFFFFFFBDFFFDFFFFFFFFFFFFFFFFF1FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC8FFFFFFEBD7FFEFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFB76FFFFFFDBFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFB7CFFFFFFFCFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFB7EFFFFFFBCFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFB7E;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFDBCFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF0FFFFFF87B7D000002BCFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF8BFFFFECDF7C000000BCFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFADFFFFFD4EF780000007CFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFB76FFFFAB5F7FFFFFFFFCFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF7F7FFF979F7FFFFFFFFCFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFB7AFFFF7F7ABFFFFFFFF6FFFFFDFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFAFCFFFFBFED5EFFFEDFD27FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFCBDBFFEDF9EBEBFFFD7F9FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFDFFFFDEC0035797FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFEDFDFFABDBF9EDFFF7F7FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9EDC3F7AFFDEDFFF6FEFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFAEAF8EFB7FDEDFFFBF9FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFF6F879FFF7F9EDFFFDE9FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7F07FFFB7F9EDFFEDFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF57E9EDFFFFDFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFBFFFFFDEFE9EDFFDFCBFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFB7F86FFBFE9EDFFDBCFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFF7DE2FD7FE9EDFFDBAFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFBAF3FEFFE9FFFFCFB7FFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N20
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\picture1|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture1|altsyncram_component|auto_generated|ram_block1a2~portadataout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\picture1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\picture1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1 .lut_mask = 16'hFEDC;
defparam \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y7_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'hFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFC000736586CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF0003E3101DFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF8000808007FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFE0007E003FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'hFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFC00FF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF00FF8000001FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF07FFF8000003FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF;
// synopsys translate_on

// Location: M9K_X33_Y5_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'hFFFFFFFFFFFFFFFD8008FF00000000000000367F0000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD001FFF81FFFFFFD000007E0F00000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA007FFFFFFFFFFFFF78003F0E000000000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF609DFFBFFFFFFFFFFFC0039EE00000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC1E1FFFFFFFFFFFFFFE00FD7E0000003C0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC7A1FFFFFFFFFFFFFFE00FFFE0000003F00017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8FC3FFFFFFE04001F;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'hFFC07FFC00000F3F0000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9FE3FFFFFE8200003FFE037FC00000FFFF0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE7FFFFFC7000801FFF00FFE0007BFFFF0602FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF1FC1FFBC7FF80FFFEA1EFFFFFFF017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFF9FF9FFFFFF81BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFF7FF87FFFFFFFFFFFFFC0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFCFFF83FFFFFFFFFF85FFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFF3E7FFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF3FFFFFFE3EFFFFFFFFFFFC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF3FFFFF3FFFFFFC3FFFFFFFFFFFFC37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFC3FFFFF3FFFFFF807FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFC7FFFFFBFFFFFE00FFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF0FFFFFFBFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'hFFFFFFFF1FFFFFF9FF000000FFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFC0FFFFFFFF8000003FFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF80003FFFFE78000DFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFA00003FFFFEFC003FFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF80001FFFFEFC007FFFFFFFFFFFFFFFFF9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF0001FFFFCFC0FFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF8000FFE1CC41FFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N18
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture1|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture1|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture1|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\picture1|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 .lut_mask = 16'hEF2F;
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y37_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode207w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'hFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE00FFFFFFFFFFFFF86001FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF8007FFFFFFFFFFFEB40001FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFE00007FFFFFFFF8370B00007FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFE00001FFFFFFFE0277180001FFFFFFFFFCFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF9FFFFFFE000007FFFFFF8007FE70800FFFFFFFFFC7FFF7FFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'hFFFFFFFFFF3FFFFFFFEBFFFFC000017FFFFFC00FF7FF5201FFFFFFFFFC7FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFE3FFFFC000007FFFFF803F83F508005FFFFFFFFC3FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFEDFFFFC000001FFFFC00779AA000007FFFFFFFFC3FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFB07FFFC000000FFFFC00F7EC7820003FFFFFFFF81FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFB9FFFFFC0000007FFF800F3F3AC280007FFFFFFFC0FFFCFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFCA0BFFFFC0000003FFF801FFC0401FC003FFFFFFFC1FFFEFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFC000FFFFE0000007;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'hFFE001FF80001FFA81FFFFFFFF9FFFEFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF8000FFFFF000000FFFC001FF40013FFE41FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFF00000FFFF0003FF8000FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF0001BFFFF00005FFFE0007FC00007FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFC0207FFFF80003FFFC0007F800006FFFFE7FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF0007FFFF80007FFF8000180000003FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFF8007FEFFC0007FFF0001800000000FFFFFFFFFFFFFFFFF7;
// synopsys translate_on

// Location: M9K_X53_Y48_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF0007327FC0007FFE0000A000000003FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFE000E003FC0003FFC00008000000001FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFC000F883FC0003FF800000000000003FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFA000FBFBFC0003FF000001FE8003FCAFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFF8001FF03FC0001FE000021FE001FFFFFFFC7FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF807DF01FE0000FE0000001E00073FFFFFF7FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFF0FF800FE00003C00000000000007FFEE8FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFE07F0017F0000FC000000000000001FC007FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF8017001FF8000FC200000000000000D0001FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFEA010201FFC0007800000000000000000003FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFE0020001FFC000F800000000000000000003FFFFFEF3FFE7FFFFFFFFFFFFFFFFFFFFFFEFFFFFFF0740000000FFE001F000000000000000000003FFFFFE01FC07FFFFFFFFFFFFFFFFFFFFFFEFFFFFFD00000000000FE001F00000000000000000;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h0003FFFFFE01F80FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFF0000000001DFF801F1E000000000000000000FFFFFFC01F81FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFF8000000001FFFC01F1E00000000000000003FFFFFFF801F0FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFC000000001FFFE01F000000000000000000FFFFFFFFC03F7FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF000000000FFFFF1E0000000000000000000BFFFFFFF87F7FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFC000000007FFFFFFE000000000000008200A3FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF00000000FFFFFFFE00000000000035FE00E7FFFFFFFFDBFFFFFFFFFFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFEFFFFFFFFF00000000FE3FFFFE0000000000007FFE43EF830051FF8FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF00000000FC1FFFFE0000000000006FFFC7FF000000070DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000000F0FFFFF0000003FE00037FFFFFF6FFE07FE0DFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF80000000FFFFFFE0007FFFFF000353FFFFFFFFFFFFC06FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFE0007FC00E00003F003FFFFFF83809F6FFFFFFFFFF0002FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF3FFFFFF0FE003FE003FFFFFFFFEAFE8FFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFC3FFFFFFE81FFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N16
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\picture1|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture1|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\picture1|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\picture1|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0 .lut_mask = 16'hFBF8;
defparam \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N26
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~1 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [3]) # ((\picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout  & 
// (\picture3|altsyncram_component|auto_generated|address_reg_a [2] & \picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0_combout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ),
	.datac(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0_combout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~1 .lut_mask = 16'hEAAA;
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y37_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h807FFFFFFFFFFFFFFFFFFFFFFF00037FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFC7FFFFFFF803FFFF80FFFFFFFFFFFFFFFFFFFFFFFF00037FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF87FFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFDFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003BFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003BFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003DFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00707DF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFE1FE80000000001FFFFE007FFFFFFFFFFFFFFC00FDFDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF800C00000000000000001C001FFFFFFFFFFFFFF803FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF0030000000000C0000001FECFFFFFFFFFFFFFFF807FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF01FFFFFFF03F0000007FFFFFFFFFFFFFFFFFF807FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFC01F0001FFFFFFFFFFFFFFFFFFFFFC07FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF0001E0000FFFFFFFFFFFFFFFFFFFFFC07FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFC0000F0000FFFFFFFFFFFFFFFFFFFFFC07FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF80000700007FFFFFFFFFFFFFFFFFFFEC07FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF80000600007FFFFFFFFFFFFFFFFFFFFC67FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF000006000001FFFFFFFFFFFFFFFFFFFCCFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFE0000020000007FFFFFFFFFFFFFFFFFFF8FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFDFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF80000000000001FFFFFFFFFF;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFDFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF8700000010000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF06000000780000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFE00000000F00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF800000000E000000007FFFFFFFFFFFFFFFFFEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFE7FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFE7FFFFEFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X73_Y8_N0
fiftyfivenm_ram_block \picture1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "1.mif";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFF9FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFF9FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC700000000000000000000FFFFFFFFFFFFFFFF87FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF4000000000000000000000FFFFFFFFFFFFFFFFFDFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF0000022000000000000000FFFFFFFFFFFFFFFFFDFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF810001F00000000003F8F0FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF7C003FE00000;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h0000FFFE0FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFE00FFF000000001FFFC03FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFE1FFF8000000007FF003FFFFFFC7FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFC00000000000003FFFFFFC3FCFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFC00000000000007FFFFFFC3FCFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFE00000000000037FFFFFF81F8FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFE000000004003FFFFFFF01F1FFFFFFFFFFFE;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFC00080007E03FFE3FE780F7FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFF07FE0003F83FF81FE788EFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF1FFFFFFFFFFFFF8FFF0003FFFFF01FF79C0FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF3FFFFFFFFFFFFFFFFFC007FFFFF81FFF9C0FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFEFFFFFFE00FFFFFFC1FFFFEDFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFE3FFFFFFFFFF07FFFFFF81FFFFFFC3FFFFFCFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFE;
defparam \picture1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h3FFFFFFFFFF07FFFFFF81FFFFFFF1FFFFFEFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFE3FFFFFFEFFE03FFC3FFC0FFFFFFF3FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF3FFFFFFFFFC03FFC3FFF0FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFEFFE01FFE1FFE0FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFCFFF00FFF1FFE0FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFF0FFF1FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF817FFCFFF9FFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N4
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~2 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture1|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture1|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\picture1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\picture1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~2 .lut_mask = 16'hF7D5;
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N6
fiftyfivenm_lcell_comb \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~3 (
// Equation(s):
// \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout  = (\picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ) # ((!\picture3|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1_combout  & \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture1|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1_combout ),
	.datac(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ),
	.datad(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout ),
	.cin(gnd),
	.combout(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout ),
	.cout());
// synopsys translate_off
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~3 .lut_mask = 16'hF4F0;
defparam \picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N30
fiftyfivenm_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux2~0_combout  & (\picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout  & ((\Mux0~0_combout ) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\Mux2~0_combout ),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\Mux0~0_combout ),
	.datad(\picture1|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hA200;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y20_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode237w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8003137FFFF00000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200001FFFFFF80F0C00C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC800001FFFFFFFFFFFB0C37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3000003FFFFFFFFFFF7EC1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC000007FFFFFFFFFFF3FE0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000001FFFFFFFFFFFFC7F82FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFDC000001FEFFFFFFFFFFFFF837FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF70003003FEFFFFFFFFFFFFF81BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0003803FCFFFFFFFFFFFFF80DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00001001FDFFFFFFFFFFFFF805FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE400000001E03FFFFFFFFFFFFE02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD800000000D1C7FFFFFFFFFFFE037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000071E3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'hFFFFFFFFFFFE017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0000000003000603FFFFFFFFC00BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000000001FFFFFFE00DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF600000000100000000007F2FFFE006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800000000000000000000003FFE0037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB000000000000000000000000FFF0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000000000000001073800BFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80000000000000000000000006130005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000000000000000000000000070005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000005040000000000001E0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8000000007003B80000000000003F00017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000000003E0DC80000000000007F8001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4000000000300E400000000000007F8000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80;
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N4
fiftyfivenm_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (!\picture3|altsyncram_component|auto_generated|address_reg_a [2] & ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture2|altsyncram_component|auto_generated|ram_block1a29 )) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture2|altsyncram_component|auto_generated|ram_block1a26~portadataout )))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture2|altsyncram_component|auto_generated|ram_block1a29 ),
	.datac(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\picture2|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'h4540;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y44_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode177w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFA0000000000000000000FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFC6FFFFFFFFFFFFFFFF00000000000000000000FB7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF8FFFFFFFFFFFFFFFF0000000000000000000040BFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFC0FFFFFFFFFFFFFFFF4000000000000000000000BFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFDFFFFFFFFFFFFFFFFFC000000000000001E00020FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFDFFFFFFFFFFFFFFFFF83FFF80000000037E1B360FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFF01FFF0000000007FF053FDFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFF3FFFFFFF00FFF8000000007FFC43FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF9FF1FFFFFFC003FA000000000FFFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF9FF1FFFFFFE00000000000000FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFE1FFFFFFF00000000000001FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFC0FFFFFFFC0000000000003FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFC0FFFFFFFC00000008000FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hBFFFFFFFFFFFFBC0FBFE1FFE03D0001FE07FFFFFFFFFFFFDFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBCEFBFE0FFFBFE0001FF87FFFFFFFFFFFFCFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF86EFFFC07FFFFF000FFFCFFFFFFFFFFFFFEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFC1CFFFC0FFFFFF801FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFC7E6FFFDFFFFFFC03FFFFFF8FFFFFFFFFFF7FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFDFFEFFF1FFFFFF81FFFFFFF87FFFFFFFFFF3FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFF7FFFFFF81FFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFF01FFFFFFFFFF3FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF81FFE3FFF01FFFFFFFFFF7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFF81FFE3FFE01FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF7FFFFF81FFC3FFC0BFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFC3FFC7FFE07FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFC7FF8FFF80FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFEFFF9FFF01FFFFFFFFFFFFFFFEFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X5_Y25_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode187w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF70013FFFFFFFFFFFFFFFFFFFFFFFC7FFFFE0FFFFFFFFF3FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFEF00F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFBFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFEE0177FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFEE02F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFDE053E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFDF87DE3FFFFFFFFFFFFFFF88FFFFFFFE5E0FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hF9FCFDE0FFFFFFFFFFFFFFE003E000000000000000000DFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFBFEFDE0FFFFFFFFFFFFFFC003C00000000000000001C007FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFEE1FFFFFFFFFFFFFFFFFFE0000003E07FEC000000FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFEE2FFFFFFFFFFFFFFFFFFFC70000FE07FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFEFAFFFFFFFFFFFFFFFFFFFFFC0007C001FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFEFEFFFFFFFFFFFFFFFFFFFFF8000380007FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF79FFFFFFFFFFFFFFFFFFFFF800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h0380000FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF75FFFFFFFFFFFFFFFFFFFFF0000380000FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF75FFFFFFFFFFFFFFFFFFFFE0000780000FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFF37FFFFFFFFFFFFFFFFFFF8000007000007FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFB7FFFFFFFFFFFFFFFFFFF0000002000003FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFA7FFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF9FFFFFFFFFFFFFFFFFFFC0000000000000FBFFFFFFFFFFFFBFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFDFFFFFEFFFFFFFFFFFFFFFFFFF8000000E00000038FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000007800000007FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000007C00000001FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF5FFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF6FFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF6FFFFFFFFFFFFFFFFF8000000000000000000FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFEEFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N20
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~2 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture2|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture2|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\picture2|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\picture2|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~2 .lut_mask = 16'hFB73;
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y32_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFF9FFFFDBDBFFFFFFFF837B7EEE3FFF1F6FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFDBDBFFFFF03FFF7B7EEBFFC3FF6FFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFDBDBFFFFBFFFFCFB76F783FFFF6FFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFDBFFFF7F01FFFB7FFFFFFF9F6FFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFDBFFFEEFFFFFFB7FFFFFC1F76FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFDDBFFFEDFFFFFF77FFFF0FFD76FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFDDBFFFEEFF03;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hEF7EFE3FFF8776FFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFEDDBFFFF7FFFFFF6EDEFFC1FB76FFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFEDDFFFFFBFFFC7F6EDDE1FFFB76FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFEDFDFFFFE01FFBF6EDDFFFFFB76FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFEDFDFFFFFFFFFBF6EDDBFFFFB76FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFEDFDFFFFFFFFFFF6EDDFFFFFB76FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFEDEDFFFFFFFFF7F6EDDFFFFFB76FFFFFFFFFFFFFFFE3F;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFF8004DEDFFFFFFFFF7F6EDDBFFFFB76FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFE7FFF1EBFE3FFFFFF7F6EDDBFFFFF76FFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFDFFFFDEFFFEF01FFE7F6EDDBFFFFF76FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFD9FFFFFFE0F6FFFFFFF6EDDBFFFFF76FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF3FFFFFFFDBFFFFFFFFB3CFF7FCF6EDDBFFFFF76FFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFF8FFFFFFFFDDFFFFFFFFBB7E803FF7DDDBFFFFF76FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFC7FFFFFFFFE;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFF000007337FFFFFF7DDBFFFFFF7EFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFF1FFFFFFFFFF7FFFFFFFFFF9FFFFC0EEE77FFFFB8FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFF8FFFFFFFFFFFE00FFFFFFDDF0000FFDEFEFFFFFBFDFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFEFE7FFFFFFBFBDFFFFFEF3FFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFE3FFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0E80E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X33_Y36_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode167w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF63FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE1BFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF800FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFC7FFFE1FFF3FFFFFF79FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFC7FFFFFBFFFFFE7F9EFFFFFEFEFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFF9F7DFFFFF70FFF0FBF7FBFFFFDD77FFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFF7FFFFEFFFFFDDFE1BFFFFDBB7FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7DD77FFFFEFFFFFEEEFDDFFFFDBB7FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFDBBFFFFF700001F6EFDDFFFFFBB7FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FDBBFFFFF7FFFFFF7EFDDFFFFDFB7FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FDBBFFFFFDF806F7F7FEDFFFFFFB7FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FDBBFFFFFFFFFFB7B7FEDFFFFBFB7F;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFDBBFFFFFFFFFFB7B7FEDFFFFBFF7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFDBBFFFFFFFFFFBFB7EEDFFFFB7F7FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFDBBFFFFFFFFFFBFB7EEDFFFFB77FFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFDBDBFFFFFFFFFBFB7EEDFFFFB76FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFDBFBFFFFFFFFFBFB7EEDFFF8776FFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFDBFBFFFFFFFFFBFB7EEDFE3F376FFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N22
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\picture2|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture2|altsyncram_component|auto_generated|ram_block1a2~portadataout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\picture2|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\picture2|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1 .lut_mask = 16'hFEDC;
defparam \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode207w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h03FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFE0FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF000000FFFFFFFFFFFF001FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFF000000007FFFFFFFFEE000FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF9FFFFFFFFFE000000F807FFFFFFFE00003FFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF8FFFFFFFFF800000FE001FFFFFFFC00001FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF0FFFFFFFFF80005FFFE007FFFFFFD00001FFFFFBFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF0FFFFFFFFC;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00086FFFF000FFFFFFA00001FFFFE3FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE1FFFFFFFFE600007FFD0007FFFFE000003FFFFC7FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFE1FFFFFFFFEE00000D033001FFFFC000001FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFC1FFFFFFFF6E0420021BF800FFFF8000001FFFFEFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFC9FFFFFFFF1E46C01E3FF800FFFF8000000FFFF910DFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF9FFFCFFFFFFFFC7FE220601FF8003FFF0000001FFFF8C00FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFC9FDFF80007FA001FFF8000003FFFF7000;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'hFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFCE83FE00007FA0007FFE000003FFFFB0007FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF8E7FFC00003F70003FFF800003FFFF9D027FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFEFFFFC00001F00001FFFE00007FFFF83037FFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFEFFFF800000000000FFFE0000FFFFE000F7FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFE0000000480007FFE0001FFFFE000F7FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF000000001C0003FFE8001FFE00001EFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X53_Y45_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode197w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hE7FFFFFFFFFFFFFFFE000000000C0001FFE0001FF83A000DFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFC00000000000000FFE0001FF3FE8003FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF807800000000000FFE0001FFFFF8001FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFDFFFE00C000000000007FC0003FF7FFC001BFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFBFFFFFFFF00760000003FC0001FC83FE0023F1FFFFFE7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF78FFFF400007C0000003FC0003F803FF0B2FF5FFFFFE7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF403FC10020000000000;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h1F80007F000FFFA1FDDFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFE00078000000000000000F00007F80074031FC8FFFFFF7FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFE00000000000000000001F8000FFC03C000EE21FFFFFF3FFFFFFFFFFFFFFFFFFFFFFF3FFFFBFFFFFE00000000000000000000F8001FFC0000007E01FFFFFF3FFFFFFFFFFFFFFFFFFFFFFF9DFF0BFFFFFE0000000000000000000078001FFC4000001FC1FFFFFFBFFFFFFFFFFFFFFFFFFFFFFF807C01FFFFFE000000000000000000007C003FF80000000003FFFFFFBFFFFFFFFFFFFFFFFFFFFFFF80FE01FFFFFF000000000000000000107C007FF80000000003FFFFFFBFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFE0FE01FFFFFFE000000000000000003C3800FFFC0000000003FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFC7E00FFFFFFF800000000000000001C3803FFFE0000000007FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF7E01FFFFFFFC0000000000000000003C07FFFC0000000043FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF8003E000000000000003FFFFFF800000000FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF781FFE00000000000003FFFFFFF800000001FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFCDFFFE0000000000003FFFFFFF800000003FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFE8FF0000207FFB;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFE8000000000003FFFFC1F800000003FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFD87C0000607FFFFFFD8001FC0000003FFFFC1F800000003FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFD83FFFFFFFFFFFFF680003FFE000003FFFFFFC000000003FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFEA00007FFFFFC003F003FFC0078001EBFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFB0007FFFFFFFFFFFFDFFFFFFFFFE003F0000781FFFD0C7FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFF20027FFFFFFFFFFFFFFFFFFFFFFF007FF00FFFFFFFFFF3FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF60017FFFFFFFFFFFFFFFFFFFFFFF00FFFFF80FFFFFFFF3;
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N4
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [1]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\picture2|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture2|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\picture2|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\picture2|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0 .lut_mask = 16'hFDEC;
defparam \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y28_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h000000003F80C00000000007003FC0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF300000000007FFF00001FFFFFFFC63FFE006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000C0000003FFF0007FFFFFFFFFF3FFE002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD800140000003F7F801FFFFFFFFFFFFFFE0037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000100000003FFF801FFFFFFFFFFFFFFE001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40003EF000003FFB807FFFFFF3FFFFFFFE1F0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80007F5C00001FF301FFFD0043D7FFFFFE1F;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h8DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90001FFBE00001FF407FFC0120070FFFFFF1FF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60203FFFFF8003FF007FEFFFFE3FAFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4077FFFFFFE01FFF00FFFFFFFF7FCFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE807FFFFFFFFF3FFF07FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE85FFFFFFFFFF3FFF8FFFFFFFFFFFFFFFFFFBFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD87FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'hFFFFFFFFFFB1FFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3FFFFFFFFFFF000FFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFF601FFFFFFE7FFFFF3FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFE007FFFFFEFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFF0007FFFFEFFFFFF0FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF800007FFEFFFFFF8FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFC000000F;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'hEFFFFFFC3FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFE0000007BFFFFFC00FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFF8000FBFFFFC0000FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFE001FBFFFFE00002FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFD01FBFFFFC0001FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFC199FFFFC0007FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFF198C3FF8000FFFFFFFFFFE7FFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X73_Y31_N0
fiftyfivenm_ram_block \picture2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\picture1|altsyncram_component|auto_generated|rden_decode|w_anode217w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\picture2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "2.mif";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE0C3770003FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF807E3E0007FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF800498000FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF81FFE003FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'hFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF000019FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFBFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \picture2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF8000003FFC0FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE000000FFFF0FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF00;
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N6
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout  = ((\picture3|altsyncram_component|auto_generated|address_reg_a [0] & (\picture2|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # 
// (!\picture3|altsyncram_component|auto_generated|address_reg_a [0] & ((\picture2|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\picture2|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\picture2|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 .lut_mask = 16'hF7B3;
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N0
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~1 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout  = (\picture3|altsyncram_component|auto_generated|address_reg_a [3]) # ((\picture3|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0_combout  & \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[1]~0_combout ),
	.datad(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~1 .lut_mask = 16'hECCC;
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N18
fiftyfivenm_lcell_comb \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~3 (
// Equation(s):
// \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout  = (\picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ) # ((!\picture3|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout  & \picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1_combout )))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout ),
	.datac(\picture2|altsyncram_component|auto_generated|mux2|w_mux_outputs554w[0]~1_combout ),
	.datad(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ),
	.cin(gnd),
	.combout(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout ),
	.cout());
// synopsys translate_off
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~3 .lut_mask = 16'hFF40;
defparam \picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N10
fiftyfivenm_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (\data_id~0_combout  & (\picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout  & ((\Mux0~2_combout ) # (!\picture3|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\picture3|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\data_id~0_combout ),
	.datac(\Mux0~2_combout ),
	.datad(\picture2|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout ),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hC400;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N24
fiftyfivenm_lcell_comb \Mux0~6 (
// Equation(s):
// \Mux0~6_combout  = (\Mux0~1_combout ) # ((\Mux0~3_combout ) # ((\Mux0~5_combout  & \picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout )))

	.dataa(\Mux0~5_combout ),
	.datab(\picture3|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout ),
	.datac(\Mux0~1_combout ),
	.datad(\Mux0~3_combout ),
	.cin(gnd),
	.combout(\Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~6 .lut_mask = 16'hFFF8;
defparam \Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y20_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode187w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode167w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N22
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~7 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~7_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout  & ((\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// (\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11~portbdataout )) # (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & ((\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout ),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~7_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~7 .lut_mask = 16'hC480;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y16_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode237w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y21_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode248w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\Mux0~6_combout }),
	.portaaddr({addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,\video|CRCT_640X480|Add2~25_combout ,
\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 4095;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N24
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~5 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~5_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0] & ((\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29~portbdataout ))) # 
// (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0] & (\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26~portbdataout ))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~5_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~5 .lut_mask = 16'hCACA;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y15_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y20_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N16
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~4 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~4_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout  & ((\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14~portbdataout ))))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout ),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~4_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~4 .lut_mask = 16'hC840;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N26
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~6 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~6_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~4_combout ) # ((\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~5_combout  & 
// (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [2] & \video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [3])))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~5_combout ),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~4_combout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~6_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~6 .lut_mask = 16'hF2F0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode207w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y13_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode227w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N4
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~8 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~8_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout  & ((\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23~portbdataout ))) # (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17~portbdataout ))))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~8_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~8 .lut_mask = 16'hE400;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode150w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y21_N0
fiftyfivenm_ram_block \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|secondFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode177w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N20
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~9 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~9_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout  & ((\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # (!\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~9_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~9 .lut_mask = 16'hE200;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N26
fiftyfivenm_lcell_comb \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~10 (
// Equation(s):
// \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~10_combout  = (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~7_combout ) # ((\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~6_combout ) # 
// ((\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~8_combout ) # (\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~9_combout )))

	.dataa(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~7_combout ),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~6_combout ),
	.datac(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~8_combout ),
	.datad(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~9_combout ),
	.cin(gnd),
	.combout(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~10_combout ),
	.cout());
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~10 .lut_mask = 16'hFFFE;
defparam \video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode383w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode207w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y10_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode403w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode227w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N10
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~8 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~8_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout  & ((\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23~portbdataout ))) # (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17~portbdataout ))))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout ),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~8_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~8 .lut_mask = 16'hE020;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode343w[3]~4_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode167w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y13_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode363w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode187w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N28
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~7 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~7_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout  & ((\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11~portbdataout ))) # (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ))))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout ),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~7_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~7 .lut_mask = 16'hE020;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode326w[3]~1_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode150w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y18_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode353w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode177w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N4
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~9 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~9_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout  & ((\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout ),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~9_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~9 .lut_mask = 16'hA820;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y8_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode237w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y24_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode248w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\Mux0~6_combout }),
	.portaaddr({addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,\video|CRCT_640X480|Add2~25_combout ,
\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 4095;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N4
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~5 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~5_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0] & ((\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29~portbdataout ))) # 
// (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0] & (\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26~portbdataout ))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datac(gnd),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~5_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~5 .lut_mask = 16'hCCAA;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y18_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode373w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode197w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y17_N0
fiftyfivenm_ram_block \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(\i_clk~inputclkctrl_outclk ),
	.ena0(\video|firstFrame|memory_rtl_0|auto_generated|decode2|w_anode393w[3]~0_combout ),
	.ena1(\video|secondFrame|memory_rtl_0|auto_generated|rden_decode_b|w_anode217w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux0~6_combout }),
	.portaaddr({addr[12],addr[11],addr[10],addr[9],addr[8],addr[7],addr[6],addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\video|CRCT_640X480|Add2~70_combout ,\video|CRCT_640X480|Add2~62_combout ,\video|CRCT_640X480|Add2~64_combout ,\video|CRCT_640X480|Add2~58_combout ,\video|CRCT_640X480|Add2~60_combout ,\video|CRCT_640X480|Add2~33_combout ,\video|CRCT_640X480|Add2~35_combout ,
\video|CRCT_640X480|Add2~25_combout ,\video|CRCT_640X480|Add2~27_combout ,\video|CRCT_640X480|Add2~17_combout ,\video|CRCT_640X480|Add2~19_combout ,\video|CRCT_640X480|Add2~9_combout ,\video|CRCT_640X480|Add2~11_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N18
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~4 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~4_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout  & ((\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # (!\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1] & (\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14~portbdataout ))))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~4_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~4 .lut_mask = 16'hE400;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N4
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~6 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~6_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~4_combout ) # ((\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~5_combout  & 
// (\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [3] & !\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~5_combout ),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~4_combout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~6_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~6 .lut_mask = 16'hCCEC;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N18
fiftyfivenm_lcell_comb \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~10 (
// Equation(s):
// \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~10_combout  = (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~8_combout ) # ((\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~7_combout ) # 
// ((\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~9_combout ) # (\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~6_combout )))

	.dataa(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~8_combout ),
	.datab(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~7_combout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~9_combout ),
	.datad(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~6_combout ),
	.cin(gnd),
	.combout(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~10_combout ),
	.cout());
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~10 .lut_mask = 16'hFFFE;
defparam \video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N26
fiftyfivenm_lcell_comb \video|f_rdata[2]~28 (
// Equation(s):
// \video|f_rdata[2]~28_combout  = (\video|displayedFrameID~q  & ((\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~10_combout ) # ((\video|f_rdata[2]~23_combout )))) # (!\video|displayedFrameID~q  & 
// (((\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~10_combout  & !\video|f_rdata[2]~23_combout ))))

	.dataa(\video|displayedFrameID~q ),
	.datab(\video|secondFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~10_combout ),
	.datac(\video|firstFrame|memory_rtl_0|auto_generated|mux3|muxlut_result2w~10_combout ),
	.datad(\video|f_rdata[2]~23_combout ),
	.cin(gnd),
	.combout(\video|f_rdata[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~28 .lut_mask = 16'hAAD8;
defparam \video|f_rdata[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y21_N25
dffeas \video|secondFrame|memory_rtl_0_bypass[37] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\Mux0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|secondFrame|memory_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \video|secondFrame|memory_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \video|secondFrame|memory_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N9
dffeas \video|firstFrame|memory_rtl_0_bypass[37] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|firstFrame|memory_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \video|firstFrame|memory_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \video|firstFrame|memory_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N8
fiftyfivenm_lcell_comb \video|f_rdata[2]~29 (
// Equation(s):
// \video|f_rdata[2]~29_combout  = (\video|f_rdata[2]~28_combout  & ((\video|secondFrame|memory_rtl_0_bypass [37]) # ((!\video|f_rdata[2]~23_combout )))) # (!\video|f_rdata[2]~28_combout  & (((\video|firstFrame|memory_rtl_0_bypass [37] & 
// \video|f_rdata[2]~23_combout ))))

	.dataa(\video|f_rdata[2]~28_combout ),
	.datab(\video|secondFrame|memory_rtl_0_bypass [37]),
	.datac(\video|firstFrame|memory_rtl_0_bypass [37]),
	.datad(\video|f_rdata[2]~23_combout ),
	.cin(gnd),
	.combout(\video|f_rdata[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \video|f_rdata[2]~29 .lut_mask = 16'hD8AA;
defparam \video|f_rdata[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N30
fiftyfivenm_lcell_comb \video|VGA_B[3]~0 (
// Equation(s):
// \video|VGA_B[3]~0_combout  = (\video|f_rdata[2]~29_combout  & \video|VGA_R[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|f_rdata[2]~29_combout ),
	.datad(\video|VGA_R[3]~0_combout ),
	.cin(gnd),
	.combout(\video|VGA_B[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_B[3]~0 .lut_mask = 16'hF000;
defparam \video|VGA_B[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign o_vga_hs = \o_vga_hs~output_o ;

assign o_vga_vs = \o_vga_vs~output_o ;

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
