xpm_cdc.sv,systemverilog,xpm,D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../test-phase1.srcs/sources_1/bd/BRAM_gssn_0/ipshared/2985/simulation/blk_mem_gen_v8_4.v,
BRAM_gssn_0_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/BRAM_gssn_0/ip/BRAM_gssn_0_blk_mem_gen_0_0/sim/BRAM_gssn_0_blk_mem_gen_0_0.v,
BRAM_gssn_0.v,verilog,xil_defaultlib,../../../bd/BRAM_gssn_0/sim/BRAM_gssn_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
