Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov  6 03:02:22 2024
| Host         : DESKTOP-66KU93O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cordic_top_timing_summary_routed.rpt -pb cordic_top_timing_summary_routed.pb -rpx cordic_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cordic_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.063        0.000                      0                  154        0.122        0.000                      0                  154        0.745        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.450}        2.900           344.828         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.063        0.000                      0                  154        0.122        0.000                      0                  154        0.745        0.000                       0                   176  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.745ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 unrolled_instances[0].UUT/in_x_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[0].UUT/out_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 1.619ns (58.470%)  route 1.150ns (41.530%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 7.354 - 2.900 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.750     4.973    unrolled_instances[0].UUT/CLK
    SLICE_X41Y12         FDRE                                         r  unrolled_instances[0].UUT/in_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  unrolled_instances[0].UUT/in_x_reg_reg[0]/Q
                         net (fo=5, routed)           0.671     6.100    unrolled_instances[0].UUT/in_x_reg[0]
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.626 r  unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.626    unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.960 r  unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.478     7.439    unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry__0_n_6
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.303     7.742 r  unrolled_instances[0].UUT/out_y[5]_i_1/O
                         net (fo=1, routed)           0.000     7.742    unrolled_instances[0].UUT/out_y_reg__0[5]
    SLICE_X39Y12         FDRE                                         r  unrolled_instances[0].UUT/out_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    U14                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     3.812 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.783 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.571     7.354    unrolled_instances[0].UUT/CLK
    SLICE_X39Y12         FDRE                                         r  unrolled_instances[0].UUT/out_y_reg[5]/C
                         clock pessimism              0.455     7.809    
                         clock uncertainty           -0.035     7.774    
    SLICE_X39Y12         FDRE (Setup_fdre_C_D)        0.031     7.805    unrolled_instances[0].UUT/out_y_reg[5]
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 unrolled_instances[0].UUT/in_x_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[0].UUT/out_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 1.523ns (54.632%)  route 1.265ns (45.368%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 7.357 - 2.900 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.750     4.973    unrolled_instances[0].UUT/CLK
    SLICE_X41Y12         FDRE                                         r  unrolled_instances[0].UUT/in_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  unrolled_instances[0].UUT/in_x_reg_reg[0]/Q
                         net (fo=5, routed)           0.671     6.100    unrolled_instances[0].UUT/in_x_reg[0]
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.626 r  unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.626    unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.865 r  unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.593     7.459    unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry__0_n_5
    SLICE_X41Y10         LUT3 (Prop_lut3_I2_O)        0.302     7.761 r  unrolled_instances[0].UUT/out_x[6]_i_1/O
                         net (fo=1, routed)           0.000     7.761    unrolled_instances[0].UUT/out_x_reg__0[6]
    SLICE_X41Y10         FDRE                                         r  unrolled_instances[0].UUT/out_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    U14                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     3.812 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.783 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.574     7.357    unrolled_instances[0].UUT/CLK
    SLICE_X41Y10         FDRE                                         r  unrolled_instances[0].UUT/out_x_reg[6]/C
                         clock pessimism              0.493     7.850    
                         clock uncertainty           -0.035     7.815    
    SLICE_X41Y10         FDRE (Setup_fdre_C_D)        0.032     7.847    unrolled_instances[0].UUT/out_x_reg[6]
  -------------------------------------------------------------------
                         required time                          7.847    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 unrolled_instances[0].UUT/in_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[0].UUT/out_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 1.767ns (65.380%)  route 0.936ns (34.620%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 7.355 - 2.900 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.748     4.971    unrolled_instances[0].UUT/CLK
    SLICE_X39Y12         FDRE                                         r  unrolled_instances[0].UUT/in_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  unrolled_instances[0].UUT/in_y_reg_reg[1]/Q
                         net (fo=4, routed)           0.594     6.021    unrolled_instances[0].UUT/in_y_reg[1]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.145 r  unrolled_instances[0].UUT/out_x_reg0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.145    unrolled_instances[0].UUT/out_x_reg0_carry_i_3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.695 r  unrolled_instances[0].UUT/out_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.695    unrolled_instances[0].UUT/out_x_reg0_carry_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.029 r  unrolled_instances[0].UUT/out_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.342     7.371    unrolled_instances[0].UUT/out_x_reg0_carry__0_n_6
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.303     7.674 r  unrolled_instances[0].UUT/out_x[5]_i_1/O
                         net (fo=1, routed)           0.000     7.674    unrolled_instances[0].UUT/out_x_reg__0[5]
    SLICE_X43Y12         FDRE                                         r  unrolled_instances[0].UUT/out_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    U14                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     3.812 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.783 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.572     7.355    unrolled_instances[0].UUT/CLK
    SLICE_X43Y12         FDRE                                         r  unrolled_instances[0].UUT/out_x_reg[5]/C
                         clock pessimism              0.455     7.810    
                         clock uncertainty           -0.035     7.775    
    SLICE_X43Y12         FDRE (Setup_fdre_C_D)        0.031     7.806    unrolled_instances[0].UUT/out_x_reg[5]
  -------------------------------------------------------------------
                         required time                          7.806    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 unrolled_instances[0].UUT/in_x_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[0].UUT/out_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 1.377ns (50.537%)  route 1.348ns (49.463%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 7.355 - 2.900 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.750     4.973    unrolled_instances[0].UUT/CLK
    SLICE_X41Y12         FDRE                                         r  unrolled_instances[0].UUT/in_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  unrolled_instances[0].UUT/in_x_reg_reg[0]/Q
                         net (fo=5, routed)           0.671     6.100    unrolled_instances[0].UUT/in_x_reg[0]
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     6.715 r  unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.676     7.392    unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry_n_4
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.306     7.698 r  unrolled_instances[0].UUT/out_y[3]_i_1/O
                         net (fo=1, routed)           0.000     7.698    unrolled_instances[0].UUT/out_y_reg__0[3]
    SLICE_X41Y12         FDRE                                         r  unrolled_instances[0].UUT/out_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    U14                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     3.812 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.783 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.572     7.355    unrolled_instances[0].UUT/CLK
    SLICE_X41Y12         FDRE                                         r  unrolled_instances[0].UUT/out_y_reg[3]/C
                         clock pessimism              0.518     7.873    
                         clock uncertainty           -0.035     7.838    
    SLICE_X41Y12         FDRE (Setup_fdre_C_D)        0.031     7.869    unrolled_instances[0].UUT/out_y_reg[3]
  -------------------------------------------------------------------
                         required time                          7.869    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 unrolled_instances[0].UUT/in_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[0].UUT/out_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 1.651ns (62.427%)  route 0.994ns (37.573%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 7.356 - 2.900 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.748     4.971    unrolled_instances[0].UUT/CLK
    SLICE_X39Y12         FDRE                                         r  unrolled_instances[0].UUT/in_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  unrolled_instances[0].UUT/in_y_reg_reg[1]/Q
                         net (fo=4, routed)           0.594     6.021    unrolled_instances[0].UUT/in_y_reg[1]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.145 r  unrolled_instances[0].UUT/out_x_reg0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.145    unrolled_instances[0].UUT/out_x_reg0_carry_i_3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.695 r  unrolled_instances[0].UUT/out_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.695    unrolled_instances[0].UUT/out_x_reg0_carry_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.917 r  unrolled_instances[0].UUT/out_x_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.400     7.317    unrolled_instances[0].UUT/out_x_reg0_carry__0_n_7
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.299     7.616 r  unrolled_instances[0].UUT/out_x[4]_i_1/O
                         net (fo=1, routed)           0.000     7.616    unrolled_instances[0].UUT/out_x_reg__0[4]
    SLICE_X41Y11         FDRE                                         r  unrolled_instances[0].UUT/out_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    U14                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     3.812 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.783 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.573     7.356    unrolled_instances[0].UUT/CLK
    SLICE_X41Y11         FDRE                                         r  unrolled_instances[0].UUT/out_x_reg[4]/C
                         clock pessimism              0.455     7.811    
                         clock uncertainty           -0.035     7.776    
    SLICE_X41Y11         FDRE (Setup_fdre_C_D)        0.031     7.807    unrolled_instances[0].UUT/out_x_reg[4]
  -------------------------------------------------------------------
                         required time                          7.807    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 unrolled_instances[0].UUT/in_x_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[0].UUT/out_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 1.523ns (57.955%)  route 1.105ns (42.045%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 7.353 - 2.900 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.750     4.973    unrolled_instances[0].UUT/CLK
    SLICE_X41Y12         FDRE                                         r  unrolled_instances[0].UUT/in_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  unrolled_instances[0].UUT/in_x_reg_reg[0]/Q
                         net (fo=5, routed)           0.671     6.100    unrolled_instances[0].UUT/in_x_reg[0]
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.626 r  unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.626    unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.865 r  unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.433     7.299    unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry__0_n_5
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.302     7.601 r  unrolled_instances[0].UUT/out_y[6]_i_1/O
                         net (fo=1, routed)           0.000     7.601    unrolled_instances[0].UUT/out_y_reg__0[6]
    SLICE_X39Y13         FDRE                                         r  unrolled_instances[0].UUT/out_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    U14                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     3.812 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.783 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.570     7.353    unrolled_instances[0].UUT/CLK
    SLICE_X39Y13         FDRE                                         r  unrolled_instances[0].UUT/out_y_reg[6]/C
                         clock pessimism              0.455     7.808    
                         clock uncertainty           -0.035     7.773    
    SLICE_X39Y13         FDRE (Setup_fdre_C_D)        0.031     7.804    unrolled_instances[0].UUT/out_y_reg[6]
  -------------------------------------------------------------------
                         required time                          7.804    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 unrolled_instances[0].UUT/in_x_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[0].UUT/out_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 1.503ns (57.962%)  route 1.090ns (42.038%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 7.354 - 2.900 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.750     4.973    unrolled_instances[0].UUT/CLK
    SLICE_X41Y12         FDRE                                         r  unrolled_instances[0].UUT/in_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  unrolled_instances[0].UUT/in_x_reg_reg[0]/Q
                         net (fo=5, routed)           0.671     6.100    unrolled_instances[0].UUT/in_x_reg[0]
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.626 r  unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.626    unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.848 r  unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.419     7.267    unrolled_instances[0].UUT/out_x_reg0_inferred__0/i__carry__0_n_7
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.299     7.566 r  unrolled_instances[0].UUT/out_y[4]_i_1/O
                         net (fo=1, routed)           0.000     7.566    unrolled_instances[0].UUT/out_y_reg__0[4]
    SLICE_X43Y13         FDRE                                         r  unrolled_instances[0].UUT/out_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    U14                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     3.812 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.783 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.571     7.354    unrolled_instances[0].UUT/CLK
    SLICE_X43Y13         FDRE                                         r  unrolled_instances[0].UUT/out_y_reg[4]/C
                         clock pessimism              0.493     7.847    
                         clock uncertainty           -0.035     7.812    
    SLICE_X43Y13         FDRE (Setup_fdre_C_D)        0.031     7.843    unrolled_instances[0].UUT/out_y_reg[4]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 unrolled_instances[0].UUT/in_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[0].UUT/out_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 1.526ns (60.616%)  route 0.991ns (39.384%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 7.357 - 2.900 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.748     4.971    unrolled_instances[0].UUT/CLK
    SLICE_X39Y12         FDRE                                         r  unrolled_instances[0].UUT/in_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     5.427 r  unrolled_instances[0].UUT/in_y_reg_reg[1]/Q
                         net (fo=4, routed)           0.594     6.021    unrolled_instances[0].UUT/in_y_reg[1]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.145 r  unrolled_instances[0].UUT/out_x_reg0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.145    unrolled_instances[0].UUT/out_x_reg0_carry_i_3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.785 r  unrolled_instances[0].UUT/out_x_reg0_carry/O[3]
                         net (fo=1, routed)           0.398     7.182    unrolled_instances[0].UUT/out_x_reg0_carry_n_4
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.306     7.488 r  unrolled_instances[0].UUT/out_x[3]_i_1/O
                         net (fo=1, routed)           0.000     7.488    unrolled_instances[0].UUT/out_x_reg__0[3]
    SLICE_X41Y10         FDRE                                         r  unrolled_instances[0].UUT/out_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    U14                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     3.812 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.783 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.574     7.357    unrolled_instances[0].UUT/CLK
    SLICE_X41Y10         FDRE                                         r  unrolled_instances[0].UUT/out_x_reg[3]/C
                         clock pessimism              0.455     7.812    
                         clock uncertainty           -0.035     7.777    
    SLICE_X41Y10         FDRE (Setup_fdre_C_D)        0.029     7.806    unrolled_instances[0].UUT/out_x_reg[3]
  -------------------------------------------------------------------
                         required time                          7.806    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 unrolled_instances[0].UUT/in_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[0].UUT/out_z_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 1.223ns (46.960%)  route 1.381ns (53.040%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 7.358 - 2.900 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.749     4.972    unrolled_instances[0].UUT/CLK
    SLICE_X41Y13         FDRE                                         r  unrolled_instances[0].UUT/in_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     5.428 r  unrolled_instances[0].UUT/in_y_reg_reg[6]/Q
                         net (fo=26, routed)          1.381     6.809    unrolled_instances[0].UUT/in_y_reg[6]
    SLICE_X42Y8          LUT2 (Prop_lut2_I1_O)        0.124     6.933 r  unrolled_instances[0].UUT/out_z[7]_i_4/O
                         net (fo=1, routed)           0.000     6.933    unrolled_instances[0].UUT/out_z[7]_i_4_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.576 r  unrolled_instances[0].UUT/out_z_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.576    unrolled_instances[0].UUT/out_z_reg[7]_i_1_n_4
    SLICE_X42Y8          FDRE                                         r  unrolled_instances[0].UUT/out_z_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    U14                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     3.812 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.783 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.575     7.358    unrolled_instances[0].UUT/CLK
    SLICE_X42Y8          FDRE                                         r  unrolled_instances[0].UUT/out_z_reg[7]/C
                         clock pessimism              0.493     7.851    
                         clock uncertainty           -0.035     7.816    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)        0.109     7.925    unrolled_instances[0].UUT/out_z_reg[7]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 unrolled_instances[3].UUT/in_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[3].UUT/out_z_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 1.464ns (57.440%)  route 1.085ns (42.560%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 7.348 - 2.900 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.741     4.964    unrolled_instances[3].UUT/CLK
    SLICE_X43Y20         FDRE                                         r  unrolled_instances[3].UUT/in_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  unrolled_instances[3].UUT/in_y_reg_reg[6]/Q
                         net (fo=20, routed)          1.085     6.505    unrolled_instances[3].UUT/in_y_reg_reg_n_0_[6]
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.629 r  unrolled_instances[3].UUT/out_z[3]_i_4__2/O
                         net (fo=1, routed)           0.000     6.629    unrolled_instances[3].UUT/out_z[3]_i_4__2_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.179 r  unrolled_instances[3].UUT/out_z_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.179    unrolled_instances[3].UUT/out_z_reg[3]_i_1__2_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.513 r  unrolled_instances[3].UUT/out_z_reg[7]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     7.513    unrolled_instances[3].UUT/out_z_reg[7]_i_1__2_n_6
    SLICE_X40Y20         FDRE                                         r  unrolled_instances[3].UUT/out_z_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    U14                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     3.812 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.783 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.565     7.348    unrolled_instances[3].UUT/CLK
    SLICE_X40Y20         FDRE                                         r  unrolled_instances[3].UUT/out_z_reg[5]/C
                         clock pessimism              0.493     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X40Y20         FDRE (Setup_fdre_C_D)        0.062     7.868    unrolled_instances[3].UUT/out_z_reg[5]
  -------------------------------------------------------------------
                         required time                          7.868    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  0.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 unrolled_instances[1].UUT/out_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[2].UUT/in_x_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.588     1.515    unrolled_instances[1].UUT/CLK
    SLICE_X41Y15         FDRE                                         r  unrolled_instances[1].UUT/out_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  unrolled_instances[1].UUT/out_x_reg[4]/Q
                         net (fo=1, routed)           0.056     1.712    unrolled_instances[2].UUT/D[4]
    SLICE_X41Y15         FDRE                                         r  unrolled_instances[2].UUT/in_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.855     2.031    unrolled_instances[2].UUT/CLK
    SLICE_X41Y15         FDRE                                         r  unrolled_instances[2].UUT/in_x_reg_reg[4]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.075     1.590    unrolled_instances[2].UUT/in_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 unrolled_instances[2].UUT/out_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[3].UUT/in_x_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.256%)  route 0.114ns (44.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.585     1.512    unrolled_instances[2].UUT/CLK
    SLICE_X39Y16         FDRE                                         r  unrolled_instances[2].UUT/out_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  unrolled_instances[2].UUT/out_x_reg[4]/Q
                         net (fo=1, routed)           0.114     1.767    unrolled_instances[3].UUT/D[4]
    SLICE_X41Y17         FDRE                                         r  unrolled_instances[3].UUT/in_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.853     2.029    unrolled_instances[3].UUT/CLK
    SLICE_X41Y17         FDRE                                         r  unrolled_instances[3].UUT/in_x_reg_reg[4]/C
                         clock pessimism             -0.482     1.547    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.070     1.617    unrolled_instances[3].UUT/in_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 unrolled_instances[1].UUT/out_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[2].UUT/in_x_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.588     1.515    unrolled_instances[1].UUT/CLK
    SLICE_X41Y14         FDRE                                         r  unrolled_instances[1].UUT/out_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  unrolled_instances[1].UUT/out_x_reg[2]/Q
                         net (fo=1, routed)           0.110     1.766    unrolled_instances[2].UUT/D[2]
    SLICE_X40Y15         FDRE                                         r  unrolled_instances[2].UUT/in_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.855     2.031    unrolled_instances[2].UUT/CLK
    SLICE_X40Y15         FDRE                                         r  unrolled_instances[2].UUT/in_x_reg_reg[2]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X40Y15         FDRE (Hold_fdre_C_D)         0.071     1.600    unrolled_instances[2].UUT/in_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 unrolled_instances[1].UUT/out_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[2].UUT/in_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.588     1.515    unrolled_instances[1].UUT/CLK
    SLICE_X41Y15         FDRE                                         r  unrolled_instances[1].UUT/out_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  unrolled_instances[1].UUT/out_x_reg[5]/Q
                         net (fo=1, routed)           0.112     1.768    unrolled_instances[2].UUT/D[5]
    SLICE_X40Y16         FDRE                                         r  unrolled_instances[2].UUT/in_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.854     2.030    unrolled_instances[2].UUT/CLK
    SLICE_X40Y16         FDRE                                         r  unrolled_instances[2].UUT/in_x_reg_reg[5]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X40Y16         FDRE (Hold_fdre_C_D)         0.071     1.599    unrolled_instances[2].UUT/in_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 unrolled_instances[2].UUT/out_z_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[3].UUT/in_z_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.587     1.514    unrolled_instances[2].UUT/CLK
    SLICE_X42Y16         FDRE                                         r  unrolled_instances[2].UUT/out_z_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  unrolled_instances[2].UUT/out_z_reg[7]/Q
                         net (fo=1, routed)           0.100     1.778    unrolled_instances[3].UUT/out_z_reg[7]_0[7]
    SLICE_X41Y16         FDRE                                         r  unrolled_instances[3].UUT/in_z_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.854     2.030    unrolled_instances[3].UUT/CLK
    SLICE_X41Y16         FDRE                                         r  unrolled_instances[3].UUT/in_z_reg_reg[7]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.076     1.604    unrolled_instances[3].UUT/in_z_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 unrolled_instances[1].UUT/out_z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[2].UUT/in_z_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.586     1.513    unrolled_instances[1].UUT/CLK
    SLICE_X38Y15         FDRE                                         r  unrolled_instances[1].UUT/out_z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  unrolled_instances[1].UUT/out_z_reg[0]/Q
                         net (fo=1, routed)           0.116     1.793    unrolled_instances[2].UUT/out_z_reg[7]_0[0]
    SLICE_X43Y15         FDRE                                         r  unrolled_instances[2].UUT/in_z_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.855     2.031    unrolled_instances[2].UUT/CLK
    SLICE_X43Y15         FDRE                                         r  unrolled_instances[2].UUT/in_z_reg_reg[0]/C
                         clock pessimism             -0.482     1.549    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.070     1.619    unrolled_instances[2].UUT/in_z_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 unrolled_instances[1].UUT/out_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[2].UUT/in_y_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.211%)  route 0.119ns (45.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.588     1.515    unrolled_instances[1].UUT/CLK
    SLICE_X40Y15         FDRE                                         r  unrolled_instances[1].UUT/out_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  unrolled_instances[1].UUT/out_y_reg[6]/Q
                         net (fo=1, routed)           0.119     1.775    unrolled_instances[2].UUT/out_y_reg[6]_0[6]
    SLICE_X41Y17         FDRE                                         r  unrolled_instances[2].UUT/in_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.853     2.029    unrolled_instances[2].UUT/CLK
    SLICE_X41Y17         FDRE                                         r  unrolled_instances[2].UUT/in_y_reg_reg[6]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.070     1.597    unrolled_instances[2].UUT/in_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 unrolled_instances[1].UUT/out_z_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[2].UUT/in_z_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.586     1.513    unrolled_instances[1].UUT/CLK
    SLICE_X38Y15         FDRE                                         r  unrolled_instances[1].UUT/out_z_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  unrolled_instances[1].UUT/out_z_reg[1]/Q
                         net (fo=1, routed)           0.116     1.793    unrolled_instances[2].UUT/out_z_reg[7]_0[1]
    SLICE_X43Y15         FDRE                                         r  unrolled_instances[2].UUT/in_z_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.855     2.031    unrolled_instances[2].UUT/CLK
    SLICE_X43Y15         FDRE                                         r  unrolled_instances[2].UUT/in_z_reg_reg[1]/C
                         clock pessimism             -0.482     1.549    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.066     1.615    unrolled_instances[2].UUT/in_z_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 unrolled_instances[1].UUT/out_z_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[2].UUT/in_z_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.585     1.512    unrolled_instances[1].UUT/CLK
    SLICE_X38Y16         FDRE                                         r  unrolled_instances[1].UUT/out_z_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  unrolled_instances[1].UUT/out_z_reg[5]/Q
                         net (fo=1, routed)           0.116     1.792    unrolled_instances[2].UUT/out_z_reg[7]_0[5]
    SLICE_X43Y16         FDRE                                         r  unrolled_instances[2].UUT/in_z_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.854     2.030    unrolled_instances[2].UUT/CLK
    SLICE_X43Y16         FDRE                                         r  unrolled_instances[2].UUT/in_z_reg_reg[5]/C
                         clock pessimism             -0.482     1.548    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.066     1.614    unrolled_instances[2].UUT/in_z_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 unrolled_instances[2].UUT/in_z_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            unrolled_instances[2].UUT/out_z_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.588     1.515    unrolled_instances[2].UUT/CLK
    SLICE_X43Y15         FDRE                                         r  unrolled_instances[2].UUT/in_z_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  unrolled_instances[2].UUT/in_z_reg_reg[0]/Q
                         net (fo=2, routed)           0.087     1.743    unrolled_instances[2].UUT/in_z_reg_reg_n_0_[0]
    SLICE_X42Y15         LUT2 (Prop_lut2_I0_O)        0.045     1.788 r  unrolled_instances[2].UUT/out_z[3]_i_5/O
                         net (fo=1, routed)           0.000     1.788    unrolled_instances[2].UUT/out_z[3]_i_5_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.858 r  unrolled_instances[2].UUT/out_z_reg[3]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.858    unrolled_instances[2].UUT/out_z_reg[3]_i_1__1_n_7
    SLICE_X42Y15         FDRE                                         r  unrolled_instances[2].UUT/out_z_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.855     2.031    unrolled_instances[2].UUT/CLK
    SLICE_X42Y15         FDRE                                         r  unrolled_instances[2].UUT/out_z_reg[0]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.134     1.662    unrolled_instances[2].UUT/out_z_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.450 }
Period(ns):         2.900
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         2.900       0.745      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         2.900       1.900      SLICE_X41Y13   unrolled_instances[0].UUT/in_y_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.900       1.900      SLICE_X42Y6    unrolled_instances[0].UUT/in_z_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.900       1.900      SLICE_X43Y6    unrolled_instances[0].UUT/in_z_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.900       1.900      SLICE_X43Y6    unrolled_instances[0].UUT/in_z_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.900       1.900      SLICE_X43Y6    unrolled_instances[0].UUT/in_z_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.900       1.900      SLICE_X43Y6    unrolled_instances[0].UUT/in_z_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.900       1.900      SLICE_X43Y7    unrolled_instances[0].UUT/in_z_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.900       1.900      SLICE_X43Y7    unrolled_instances[0].UUT/in_z_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.900       1.900      SLICE_X43Y7    unrolled_instances[0].UUT/in_z_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X41Y13   unrolled_instances[0].UUT/in_y_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X41Y11   unrolled_instances[0].UUT/out_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X41Y11   unrolled_instances[0].UUT/out_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X43Y12   unrolled_instances[0].UUT/out_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X40Y11   unrolled_instances[0].UUT/out_y_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X41Y12   unrolled_instances[0].UUT/out_y_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X41Y12   unrolled_instances[0].UUT/out_y_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X43Y13   unrolled_instances[0].UUT/out_y_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X39Y12   unrolled_instances[0].UUT/out_y_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X39Y13   unrolled_instances[0].UUT/out_y_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X42Y10   unrolled_instances[0].UUT/out_x_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X41Y11   unrolled_instances[0].UUT/out_x_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X41Y10   unrolled_instances[0].UUT/out_x_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X41Y11   unrolled_instances[0].UUT/out_x_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X41Y10   unrolled_instances[0].UUT/out_x_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X40Y11   unrolled_instances[0].UUT/out_y_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X39Y13   unrolled_instances[0].UUT/out_y_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X40Y11   unrolled_instances[1].UUT/in_x_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X41Y11   unrolled_instances[1].UUT/in_y_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.450       0.950      SLICE_X40Y11   unrolled_instances[1].UUT/in_y_reg_reg[2]/C



