--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MBO_53_top.twx MBO_53_top.ncd -o MBO_53_top.twr
MBO_53_top.pcf -ucf MBO_53_top.ucf

Design file:              MBO_53_top.ncd
Physical constraint file: MBO_53_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
7 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! ipsum11/blk00000001/sig0000003f   LICE_X43Y83.COUT  SLICE_X43Y84.CIN !
 ! ipsum12/blk00000001/sig0000003f   LICE_X39Y79.COUT  SLICE_X39Y80.CIN !
 ! ipsum21/blk00000001/sig0000003f   LICE_X37Y79.COUT  SLICE_X37Y80.CIN !
 ! ipsum13/blk00000001/sig0000003f   LICE_X29Y79.COUT  SLICE_X29Y80.CIN !
 ! ipsum14/blk00000001/sig0000003f   LICE_X27Y78.COUT  SLICE_X27Y79.CIN !
 ! ipsum22/blk00000001/sig0000003f   LICE_X31Y79.COUT  SLICE_X31Y80.CIN !
 ! ipsum31/blk00000001/sig0000003f   LICE_X33Y79.COUT  SLICE_X33Y80.CIN !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 421069 paths analyzed, 5958 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  27.313ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift<25>_7 (SLICE_X28Y82.F1), 40857 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<25>_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.388ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<25>_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X30Y78.G3      net (fanout=11)       1.012   ethernet/mpr/anti_loop
    SLICE_X30Y78.Y       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp4_anti_loop_AND_339_o1
    SLICE_X27Y75.BX      net (fanout=1)        1.062   ethernet/mpr/ipp4_anti_loop_AND_339_o
    SLICE_X27Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum4r<0>
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001d
    SLICE_X27Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig00000039
    SLICE_X27Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r<2>
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000019
    SLICE_X27Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003b
    SLICE_X27Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r<4>
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000015
    SLICE_X27Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003d
    SLICE_X27Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r<6>
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000011
    SLICE_X27Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003f
    SLICE_X27Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum4r<8>
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000000c
    SLICE_X31Y80.G2      net (fanout=1)        0.576   ethernet/mpr/ipsum4r<9>
    SLICE_X31Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X31Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X31Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<10>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X31Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X31Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<12>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X31Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X31Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<14>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X30Y78.F2      net (fanout=1)        0.695   ethernet/mpr/ipp6
    SLICE_X30Y78.X       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X31Y76.BX      net (fanout=1)        0.318   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X31Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r<0>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X31Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X31Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<2>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X31Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<4>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X31Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X31Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<6>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X31Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X31Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y80.G1      net (fanout=1)        0.418   ethernet/mpr/ipsum6r<9>
    SLICE_X33Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X35Y77.F4      net (fanout=1)        0.677   ethernet/mpr/ipp7
    SLICE_X35Y77.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.384   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum7r<6>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X28Y82.F1      net (fanout=1)        0.568   ethernet/mpr/ipsum7r<7>
    SLICE_X28Y82.CLK     Tfck                  0.776   ethernet/mpr/Shift<25>_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_9319_o11
                                                       ethernet/mpr/Shift<25>_7
    -------------------------------------------------  ---------------------------
    Total                                     16.388ns (10.678ns logic, 5.710ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<25>_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.375ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<25>_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X38Y83.G4      net (fanout=11)       1.157   ethernet/mpr/anti_loop
    SLICE_X38Y83.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X43Y80.BX      net (fanout=1)        0.612   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X43Y80.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r<0>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X43Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X43Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<2>
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X43Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X43Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<4>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X43Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X43Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<6>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X43Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X43Y84.Y       Tciny                 0.756   ethernet/mpr/ipsum1r<8>
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X37Y80.G2      net (fanout=1)        0.779   ethernet/mpr/ipsum1r<9>
    SLICE_X37Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r<8>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X37Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<10>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X37Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<12>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X37Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X37Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<14>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X38Y83.F2      net (fanout=1)        0.510   ethernet/mpr/ipp5
    SLICE_X38Y83.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X37Y76.BX      net (fanout=1)        0.577   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X37Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r<0>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<2>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<4>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X37Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<6>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X37Y80.X       Tcinx                 0.402   ethernet/mpr/ipsum5r<8>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000e
    SLICE_X33Y80.F1      net (fanout=1)        0.647   ethernet/mpr/ipsum5r<8>
    SLICE_X33Y80.COUT    Topcyf                1.011   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X35Y77.F4      net (fanout=1)        0.677   ethernet/mpr/ipp7
    SLICE_X35Y77.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.384   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum7r<6>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X28Y82.F1      net (fanout=1)        0.568   ethernet/mpr/ipsum7r<7>
    SLICE_X28Y82.CLK     Tfck                  0.776   ethernet/mpr/Shift<25>_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_9319_o11
                                                       ethernet/mpr/Shift<25>_7
    -------------------------------------------------  ---------------------------
    Total                                     16.375ns (10.464ns logic, 5.911ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<25>_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.277ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<25>_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X38Y83.G4      net (fanout=11)       1.157   ethernet/mpr/anti_loop
    SLICE_X38Y83.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X43Y80.BX      net (fanout=1)        0.612   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X43Y80.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r<0>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X43Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X43Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<2>
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X43Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X43Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<4>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X43Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X43Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<6>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X43Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X43Y84.Y       Tciny                 0.756   ethernet/mpr/ipsum1r<8>
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X37Y80.G2      net (fanout=1)        0.779   ethernet/mpr/ipsum1r<9>
    SLICE_X37Y80.COUT    Topcyg                0.773   ethernet/mpr/ipsum5r<8>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X37Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<10>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X37Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<12>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X37Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X37Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<14>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X38Y83.F2      net (fanout=1)        0.510   ethernet/mpr/ipp5
    SLICE_X38Y83.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X37Y76.BX      net (fanout=1)        0.577   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X37Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r<0>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<2>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<4>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X37Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<6>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X37Y80.X       Tcinx                 0.402   ethernet/mpr/ipsum5r<8>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000e
    SLICE_X33Y80.F1      net (fanout=1)        0.647   ethernet/mpr/ipsum5r<8>
    SLICE_X33Y80.COUT    Topcyf                1.011   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X35Y77.F4      net (fanout=1)        0.677   ethernet/mpr/ipp7
    SLICE_X35Y77.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.384   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum7r<6>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X28Y82.F1      net (fanout=1)        0.568   ethernet/mpr/ipsum7r<7>
    SLICE_X28Y82.CLK     Tfck                  0.776   ethernet/mpr/Shift<25>_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_9319_o11
                                                       ethernet/mpr/Shift<25>_7
    -------------------------------------------------  ---------------------------
    Total                                     16.277ns (10.366ns logic, 5.911ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift<24>_1 (SLICE_X35Y80.F1), 50607 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<24>_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.260ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<24>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X30Y78.G3      net (fanout=11)       1.012   ethernet/mpr/anti_loop
    SLICE_X30Y78.Y       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp4_anti_loop_AND_339_o1
    SLICE_X27Y75.BX      net (fanout=1)        1.062   ethernet/mpr/ipp4_anti_loop_AND_339_o
    SLICE_X27Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum4r<0>
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001d
    SLICE_X27Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig00000039
    SLICE_X27Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r<2>
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000019
    SLICE_X27Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003b
    SLICE_X27Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r<4>
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000015
    SLICE_X27Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003d
    SLICE_X27Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r<6>
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000011
    SLICE_X27Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003f
    SLICE_X27Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum4r<8>
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000000c
    SLICE_X31Y80.G2      net (fanout=1)        0.576   ethernet/mpr/ipsum4r<9>
    SLICE_X31Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X31Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X31Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<10>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X31Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X31Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<12>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X31Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X31Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<14>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X30Y78.F2      net (fanout=1)        0.695   ethernet/mpr/ipp6
    SLICE_X30Y78.X       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X31Y76.BX      net (fanout=1)        0.318   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X31Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r<0>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X31Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X31Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<2>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X31Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<4>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X31Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X31Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<6>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X31Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X31Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y80.G1      net (fanout=1)        0.418   ethernet/mpr/ipsum6r<9>
    SLICE_X33Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X35Y77.F4      net (fanout=1)        0.677   ethernet/mpr/ipp7
    SLICE_X35Y77.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.384   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<6>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X33Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X35Y80.F1      net (fanout=1)        0.385   ethernet/mpr/ipsum7r<9>
    SLICE_X35Y80.CLK     Tfck                  0.728   ethernet/mpr/Shift<24>_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9333_o11
                                                       ethernet/mpr/Shift<24>_1
    -------------------------------------------------  ---------------------------
    Total                                     16.260ns (10.733ns logic, 5.527ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<24>_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.247ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<24>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X38Y83.G4      net (fanout=11)       1.157   ethernet/mpr/anti_loop
    SLICE_X38Y83.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X43Y80.BX      net (fanout=1)        0.612   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X43Y80.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r<0>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X43Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X43Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<2>
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X43Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X43Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<4>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X43Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X43Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<6>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X43Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X43Y84.Y       Tciny                 0.756   ethernet/mpr/ipsum1r<8>
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X37Y80.G2      net (fanout=1)        0.779   ethernet/mpr/ipsum1r<9>
    SLICE_X37Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r<8>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X37Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<10>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X37Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<12>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X37Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X37Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<14>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X38Y83.F2      net (fanout=1)        0.510   ethernet/mpr/ipp5
    SLICE_X38Y83.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X37Y76.BX      net (fanout=1)        0.577   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X37Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r<0>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<2>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<4>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X37Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<6>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X37Y80.X       Tcinx                 0.402   ethernet/mpr/ipsum5r<8>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000e
    SLICE_X33Y80.F1      net (fanout=1)        0.647   ethernet/mpr/ipsum5r<8>
    SLICE_X33Y80.COUT    Topcyf                1.011   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X35Y77.F4      net (fanout=1)        0.677   ethernet/mpr/ipp7
    SLICE_X35Y77.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.384   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<6>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X33Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X35Y80.F1      net (fanout=1)        0.385   ethernet/mpr/ipsum7r<9>
    SLICE_X35Y80.CLK     Tfck                  0.728   ethernet/mpr/Shift<24>_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9333_o11
                                                       ethernet/mpr/Shift<24>_1
    -------------------------------------------------  ---------------------------
    Total                                     16.247ns (10.519ns logic, 5.728ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<24>_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.149ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<24>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X38Y83.G4      net (fanout=11)       1.157   ethernet/mpr/anti_loop
    SLICE_X38Y83.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X43Y80.BX      net (fanout=1)        0.612   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X43Y80.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r<0>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X43Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X43Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<2>
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X43Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X43Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<4>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X43Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X43Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<6>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X43Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X43Y84.Y       Tciny                 0.756   ethernet/mpr/ipsum1r<8>
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X37Y80.G2      net (fanout=1)        0.779   ethernet/mpr/ipsum1r<9>
    SLICE_X37Y80.COUT    Topcyg                0.773   ethernet/mpr/ipsum5r<8>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X37Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<10>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X37Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<12>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X37Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X37Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<14>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X38Y83.F2      net (fanout=1)        0.510   ethernet/mpr/ipp5
    SLICE_X38Y83.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X37Y76.BX      net (fanout=1)        0.577   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X37Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r<0>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<2>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<4>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X37Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<6>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X37Y80.X       Tcinx                 0.402   ethernet/mpr/ipsum5r<8>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000e
    SLICE_X33Y80.F1      net (fanout=1)        0.647   ethernet/mpr/ipsum5r<8>
    SLICE_X33Y80.COUT    Topcyf                1.011   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X35Y77.F4      net (fanout=1)        0.677   ethernet/mpr/ipp7
    SLICE_X35Y77.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.384   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<6>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X33Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X35Y80.F1      net (fanout=1)        0.385   ethernet/mpr/ipsum7r<9>
    SLICE_X35Y80.CLK     Tfck                  0.728   ethernet/mpr/Shift<24>_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9333_o11
                                                       ethernet/mpr/Shift<24>_1
    -------------------------------------------------  ---------------------------
    Total                                     16.149ns (10.421ns logic, 5.728ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift<25>_6 (SLICE_X28Y82.G3), 36657 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<25>_6 (FF)
  Requirement:          24.000ns
  Data Path Delay:      15.956ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<25>_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X30Y78.G3      net (fanout=11)       1.012   ethernet/mpr/anti_loop
    SLICE_X30Y78.Y       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp4_anti_loop_AND_339_o1
    SLICE_X27Y75.BX      net (fanout=1)        1.062   ethernet/mpr/ipp4_anti_loop_AND_339_o
    SLICE_X27Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum4r<0>
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001d
    SLICE_X27Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig00000039
    SLICE_X27Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r<2>
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000019
    SLICE_X27Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003b
    SLICE_X27Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r<4>
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000015
    SLICE_X27Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003d
    SLICE_X27Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum4r<6>
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum14/blk00000001/blk00000011
    SLICE_X27Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum14/blk00000001/sig0000003f
    SLICE_X27Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum4r<8>
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum14/blk00000001/blk0000000c
    SLICE_X31Y80.G2      net (fanout=1)        0.576   ethernet/mpr/ipsum4r<9>
    SLICE_X31Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X31Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X31Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<10>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X31Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X31Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<12>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X31Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X31Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<14>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X30Y78.F2      net (fanout=1)        0.695   ethernet/mpr/ipp6
    SLICE_X30Y78.X       Tilo                  0.660   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X31Y76.BX      net (fanout=1)        0.318   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X31Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r<0>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X31Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X31Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<2>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X31Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<4>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X31Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X31Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<6>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X31Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X31Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y80.G1      net (fanout=1)        0.418   ethernet/mpr/ipsum6r<9>
    SLICE_X33Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X35Y77.F4      net (fanout=1)        0.677   ethernet/mpr/ipp7
    SLICE_X35Y77.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.384   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y79.X       Tcinx                 0.402   ethernet/mpr/ipsum7r<6>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000012
    SLICE_X28Y82.G3      net (fanout=1)        0.490   ethernet/mpr/ipsum7r<6>
    SLICE_X28Y82.CLK     Tgck                  0.776   ethernet/mpr/Shift<25>_7
                                                       ethernet/mpr/Mmux_Shift[25][6]_ipsum7r[7]_MUX_9320_o11
                                                       ethernet/mpr/Shift<25>_6
    -------------------------------------------------  ---------------------------
    Total                                     15.956ns (10.324ns logic, 5.632ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<25>_6 (FF)
  Requirement:          24.000ns
  Data Path Delay:      15.943ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<25>_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X38Y83.G4      net (fanout=11)       1.157   ethernet/mpr/anti_loop
    SLICE_X38Y83.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X43Y80.BX      net (fanout=1)        0.612   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X43Y80.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r<0>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X43Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X43Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<2>
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X43Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X43Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<4>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X43Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X43Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<6>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X43Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X43Y84.Y       Tciny                 0.756   ethernet/mpr/ipsum1r<8>
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X37Y80.G2      net (fanout=1)        0.779   ethernet/mpr/ipsum1r<9>
    SLICE_X37Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum5r<8>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X37Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<10>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X37Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<12>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X37Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X37Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<14>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X38Y83.F2      net (fanout=1)        0.510   ethernet/mpr/ipp5
    SLICE_X38Y83.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X37Y76.BX      net (fanout=1)        0.577   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X37Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r<0>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<2>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<4>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X37Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<6>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X37Y80.X       Tcinx                 0.402   ethernet/mpr/ipsum5r<8>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000e
    SLICE_X33Y80.F1      net (fanout=1)        0.647   ethernet/mpr/ipsum5r<8>
    SLICE_X33Y80.COUT    Topcyf                1.011   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X35Y77.F4      net (fanout=1)        0.677   ethernet/mpr/ipp7
    SLICE_X35Y77.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.384   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y79.X       Tcinx                 0.402   ethernet/mpr/ipsum7r<6>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000012
    SLICE_X28Y82.G3      net (fanout=1)        0.490   ethernet/mpr/ipsum7r<6>
    SLICE_X28Y82.CLK     Tgck                  0.776   ethernet/mpr/Shift<25>_7
                                                       ethernet/mpr/Mmux_Shift[25][6]_ipsum7r[7]_MUX_9320_o11
                                                       ethernet/mpr/Shift<25>_6
    -------------------------------------------------  ---------------------------
    Total                                     15.943ns (10.110ns logic, 5.833ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<25>_6 (FF)
  Requirement:          24.000ns
  Data Path Delay:      15.845ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<25>_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X38Y83.G4      net (fanout=11)       1.157   ethernet/mpr/anti_loop
    SLICE_X38Y83.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp1_anti_loop_AND_336_o1
    SLICE_X43Y80.BX      net (fanout=1)        0.612   ethernet/mpr/ipp1_anti_loop_AND_336_o
    SLICE_X43Y80.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum1r<0>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001d
    SLICE_X43Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig00000039
    SLICE_X43Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<2>
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000019
    SLICE_X43Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003b
    SLICE_X43Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<4>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000015
    SLICE_X43Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003d
    SLICE_X43Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum1r<6>
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum11/blk00000001/blk00000011
    SLICE_X43Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum11/blk00000001/sig0000003f
    SLICE_X43Y84.Y       Tciny                 0.756   ethernet/mpr/ipsum1r<8>
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum11/blk00000001/blk0000000c
    SLICE_X37Y80.G2      net (fanout=1)        0.779   ethernet/mpr/ipsum1r<9>
    SLICE_X37Y80.COUT    Topcyg                0.773   ethernet/mpr/ipsum5r<8>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000d
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000041
    SLICE_X37Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<10>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000009
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000035
    SLICE_X37Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<12>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000005
    SLICE_X37Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000037
    SLICE_X37Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<14>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001e
    SLICE_X38Y83.F2      net (fanout=1)        0.510   ethernet/mpr/ipp5
    SLICE_X38Y83.X       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_340_o
                                                       ethernet/mpr/ipp5_anti_loop_AND_340_o1
    SLICE_X37Y76.BX      net (fanout=1)        0.577   ethernet/mpr/ipp5_anti_loop_AND_340_o
    SLICE_X37Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum5r<0>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001d
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig00000039
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<2>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000019
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003b
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<4>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000015
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003d
    SLICE_X37Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum5r<6>
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum21/blk00000001/blk00000011
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum21/blk00000001/sig0000003f
    SLICE_X37Y80.X       Tcinx                 0.402   ethernet/mpr/ipsum5r<8>
                                                       ethernet/mpr/ipsum21/blk00000001/blk0000000e
    SLICE_X33Y80.F1      net (fanout=1)        0.647   ethernet/mpr/ipsum5r<8>
    SLICE_X33Y80.COUT    Topcyf                1.011   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X35Y77.F4      net (fanout=1)        0.677   ethernet/mpr/ipp7
    SLICE_X35Y77.X       Tilo                  0.612   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.384   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y79.X       Tcinx                 0.402   ethernet/mpr/ipsum7r<6>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000012
    SLICE_X28Y82.G3      net (fanout=1)        0.490   ethernet/mpr/ipsum7r<6>
    SLICE_X28Y82.CLK     Tgck                  0.776   ethernet/mpr/Shift<25>_7
                                                       ethernet/mpr/Mmux_Shift[25][6]_ipsum7r[7]_MUX_9320_o11
                                                       ethernet/mpr/Shift<25>_6
    -------------------------------------------------  ---------------------------
    Total                                     15.845ns (10.012ns logic, 5.833ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Mshreg_Shift_383 (SLICE_X34Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/mpr/Shift<42>_4 (FF)
  Destination:          ethernet/mpr/Mshreg_Shift_383 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/mpr/Shift<42>_4 to ethernet/mpr/Mshreg_Shift_383
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y72.YQ      Tcko                  0.409   ethernet/mpr/Shift<42>_5
                                                       ethernet/mpr/Shift<42>_4
    SLICE_X34Y73.BX      net (fanout=1)        0.317   ethernet/mpr/Shift<42>_4
    SLICE_X34Y73.CLK     Tdh         (-Th)     0.130   ethernet/mpr/Shift_3813
                                                       ethernet/mpr/Mshreg_Shift_383
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.279ns logic, 0.317ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_12 (SLICE_X24Y25.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift<22>_7 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.004 - 0.003)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift<22>_7 to ethernet/aa/Mshreg_Shift_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y26.XQ      Tcko                  0.411   ethernet/aa/Shift<22>_7
                                                       ethernet/aa/Shift<22>_7
    SLICE_X24Y25.BY      net (fanout=1)        0.308   ethernet/aa/Shift<22>_7
    SLICE_X24Y25.CLK     Tdh         (-Th)     0.110   ethernet/aa/Shift_1211
                                                       ethernet/aa/Mshreg_Shift_12
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.301ns logic, 0.308ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_17 (SLICE_X22Y18.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift<22>_3 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift<22>_3 to ethernet/aa/Mshreg_Shift_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.XQ      Tcko                  0.412   ethernet/aa/Shift<22>_3
                                                       ethernet/aa/Shift<22>_3
    SLICE_X22Y18.BY      net (fanout=1)        0.308   ethernet/aa/Shift<22>_3
    SLICE_X22Y18.CLK     Tdh         (-Th)     0.110   ethernet/aa/Mshreg_Shift_17
                                                       ethernet/aa/Mshreg_Shift_17
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.302ns logic, 0.308ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X1Y9.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpc)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLK0_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS 
 HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLK0_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpco)
  Physical resource: pll_1/DCM_SP_INST/CLK0
  Logical resource: pll_1/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll_1/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 4.00 to 80 nS 
and duty cycle corrected to HIGH 40 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 140337 paths analyzed, 1806 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  64.032ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/ih/checkSave_13 (SLICE_X1Y85.CE), 401 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/ih/checkSave_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.004ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/ih/checkSave_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X19Y61.G3      net (fanout=21)       0.688   BTN_NORTH_strob
    SLICE_X19Y61.Y       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X19Y61.F4      net (fanout=1)        0.020   ethernet/N12
    SLICE_X19Y61.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X2Y82.G2       net (fanout=129)      2.752   ethernet/local_reset_summary
    SLICE_X2Y82.Y        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X2Y82.F4       net (fanout=1)        0.020   ethernet/ih/N20
    SLICE_X2Y82.X        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X1Y85.CE       net (fanout=8)        0.982   ethernet/ih/_n0934_inv
    SLICE_X1Y85.CLK      Tceck                 0.483   ethernet/ih/checkSave<13>
                                                       ethernet/ih/checkSave_13
    -------------------------------------------------  ---------------------------
    Total                                      8.004ns (3.542ns logic, 4.462ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     65.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/BOARD_MAC (FF)
  Destination:          ethernet/ih/checkSave_13 (FF)
  Requirement:          80.000ns
  Data Path Delay:      14.802ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/BOARD_MAC to ethernet/ih/checkSave_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.YQ      Tcko                  0.511   ethernet/BOARD_IP<10>
                                                       ethernet/dh/BOARD_MAC
    SLICE_X17Y75.G4      net (fanout=189)      2.275   ethernet/BOARD_IP<10>
    SLICE_X17Y75.COUT    Topcyg                0.871   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_lut<3>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
    SLICE_X17Y76.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
    SLICE_X17Y76.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
    SLICE_X17Y77.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
    SLICE_X17Y77.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<6>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
    SLICE_X17Y78.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
    SLICE_X17Y78.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<8>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X17Y79.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X17Y79.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X17Y80.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X17Y80.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X17Y81.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X17Y81.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X19Y84.F2      net (fanout=1)        0.741   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X19Y84.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X23Y63.G2      net (fanout=1)        1.162   ethernet/dh/isNotAValidPacket110
    SLICE_X23Y63.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X23Y63.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X23Y63.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X19Y61.F2      net (fanout=1)        0.599   ethernet/local_reset_signal_3
    SLICE_X19Y61.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X2Y82.G2       net (fanout=129)      2.752   ethernet/local_reset_summary
    SLICE_X2Y82.Y        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X2Y82.F4       net (fanout=1)        0.020   ethernet/ih/N20
    SLICE_X2Y82.X        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X1Y85.CE       net (fanout=8)        0.982   ethernet/ih/_n0934_inv
    SLICE_X1Y85.CLK      Tceck                 0.483   ethernet/ih/checkSave<13>
                                                       ethernet/ih/checkSave_13
    -------------------------------------------------  ---------------------------
    Total                                     14.802ns (6.251ns logic, 8.551ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     65.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/BOARD_MAC (FF)
  Destination:          ethernet/ih/checkSave_13 (FF)
  Requirement:          80.000ns
  Data Path Delay:      14.801ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/BOARD_MAC to ethernet/ih/checkSave_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.YQ      Tcko                  0.511   ethernet/BOARD_IP<10>
                                                       ethernet/dh/BOARD_MAC
    SLICE_X17Y74.F3      net (fanout=189)      2.031   ethernet/BOARD_IP<10>
    SLICE_X17Y74.COUT    Topcyf                1.011   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<1>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_lut<0>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<0>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<1>
    SLICE_X17Y75.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<1>
    SLICE_X17Y75.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<2>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
    SLICE_X17Y76.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
    SLICE_X17Y76.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
    SLICE_X17Y77.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
    SLICE_X17Y77.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<6>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
    SLICE_X17Y78.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
    SLICE_X17Y78.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<8>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X17Y79.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X17Y79.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X17Y80.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X17Y80.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X17Y81.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X17Y81.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X19Y84.F2      net (fanout=1)        0.741   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X19Y84.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X23Y63.G2      net (fanout=1)        1.162   ethernet/dh/isNotAValidPacket110
    SLICE_X23Y63.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X23Y63.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X23Y63.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X19Y61.F2      net (fanout=1)        0.599   ethernet/local_reset_signal_3
    SLICE_X19Y61.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X2Y82.G2       net (fanout=129)      2.752   ethernet/local_reset_summary
    SLICE_X2Y82.Y        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X2Y82.F4       net (fanout=1)        0.020   ethernet/ih/N20
    SLICE_X2Y82.X        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X1Y85.CE       net (fanout=8)        0.982   ethernet/ih/_n0934_inv
    SLICE_X1Y85.CLK      Tceck                 0.483   ethernet/ih/checkSave<13>
                                                       ethernet/ih/checkSave_13
    -------------------------------------------------  ---------------------------
    Total                                     14.801ns (6.494ns logic, 8.307ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/ih/checkSave_12 (SLICE_X1Y85.CE), 401 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/ih/checkSave_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.004ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/ih/checkSave_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X19Y61.G3      net (fanout=21)       0.688   BTN_NORTH_strob
    SLICE_X19Y61.Y       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X19Y61.F4      net (fanout=1)        0.020   ethernet/N12
    SLICE_X19Y61.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X2Y82.G2       net (fanout=129)      2.752   ethernet/local_reset_summary
    SLICE_X2Y82.Y        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X2Y82.F4       net (fanout=1)        0.020   ethernet/ih/N20
    SLICE_X2Y82.X        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X1Y85.CE       net (fanout=8)        0.982   ethernet/ih/_n0934_inv
    SLICE_X1Y85.CLK      Tceck                 0.483   ethernet/ih/checkSave<13>
                                                       ethernet/ih/checkSave_12
    -------------------------------------------------  ---------------------------
    Total                                      8.004ns (3.542ns logic, 4.462ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     65.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/BOARD_MAC (FF)
  Destination:          ethernet/ih/checkSave_12 (FF)
  Requirement:          80.000ns
  Data Path Delay:      14.802ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/BOARD_MAC to ethernet/ih/checkSave_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.YQ      Tcko                  0.511   ethernet/BOARD_IP<10>
                                                       ethernet/dh/BOARD_MAC
    SLICE_X17Y75.G4      net (fanout=189)      2.275   ethernet/BOARD_IP<10>
    SLICE_X17Y75.COUT    Topcyg                0.871   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_lut<3>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
    SLICE_X17Y76.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
    SLICE_X17Y76.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
    SLICE_X17Y77.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
    SLICE_X17Y77.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<6>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
    SLICE_X17Y78.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
    SLICE_X17Y78.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<8>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X17Y79.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X17Y79.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X17Y80.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X17Y80.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X17Y81.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X17Y81.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X19Y84.F2      net (fanout=1)        0.741   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X19Y84.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X23Y63.G2      net (fanout=1)        1.162   ethernet/dh/isNotAValidPacket110
    SLICE_X23Y63.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X23Y63.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X23Y63.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X19Y61.F2      net (fanout=1)        0.599   ethernet/local_reset_signal_3
    SLICE_X19Y61.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X2Y82.G2       net (fanout=129)      2.752   ethernet/local_reset_summary
    SLICE_X2Y82.Y        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X2Y82.F4       net (fanout=1)        0.020   ethernet/ih/N20
    SLICE_X2Y82.X        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X1Y85.CE       net (fanout=8)        0.982   ethernet/ih/_n0934_inv
    SLICE_X1Y85.CLK      Tceck                 0.483   ethernet/ih/checkSave<13>
                                                       ethernet/ih/checkSave_12
    -------------------------------------------------  ---------------------------
    Total                                     14.802ns (6.251ns logic, 8.551ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     65.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/BOARD_MAC (FF)
  Destination:          ethernet/ih/checkSave_12 (FF)
  Requirement:          80.000ns
  Data Path Delay:      14.801ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/BOARD_MAC to ethernet/ih/checkSave_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.YQ      Tcko                  0.511   ethernet/BOARD_IP<10>
                                                       ethernet/dh/BOARD_MAC
    SLICE_X17Y74.F3      net (fanout=189)      2.031   ethernet/BOARD_IP<10>
    SLICE_X17Y74.COUT    Topcyf                1.011   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<1>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_lut<0>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<0>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<1>
    SLICE_X17Y75.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<1>
    SLICE_X17Y75.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<2>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
    SLICE_X17Y76.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
    SLICE_X17Y76.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
    SLICE_X17Y77.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
    SLICE_X17Y77.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<6>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
    SLICE_X17Y78.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
    SLICE_X17Y78.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<8>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X17Y79.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X17Y79.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X17Y80.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X17Y80.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X17Y81.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X17Y81.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X19Y84.F2      net (fanout=1)        0.741   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X19Y84.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X23Y63.G2      net (fanout=1)        1.162   ethernet/dh/isNotAValidPacket110
    SLICE_X23Y63.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X23Y63.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X23Y63.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X19Y61.F2      net (fanout=1)        0.599   ethernet/local_reset_signal_3
    SLICE_X19Y61.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X2Y82.G2       net (fanout=129)      2.752   ethernet/local_reset_summary
    SLICE_X2Y82.Y        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X2Y82.F4       net (fanout=1)        0.020   ethernet/ih/N20
    SLICE_X2Y82.X        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X1Y85.CE       net (fanout=8)        0.982   ethernet/ih/_n0934_inv
    SLICE_X1Y85.CLK      Tceck                 0.483   ethernet/ih/checkSave<13>
                                                       ethernet/ih/checkSave_12
    -------------------------------------------------  ---------------------------
    Total                                     14.801ns (6.494ns logic, 8.307ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/ih/checkSave_15 (SLICE_X2Y83.CE), 401 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/ih/checkSave_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.003ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/ih/checkSave_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X19Y61.G3      net (fanout=21)       0.688   BTN_NORTH_strob
    SLICE_X19Y61.Y       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X19Y61.F4      net (fanout=1)        0.020   ethernet/N12
    SLICE_X19Y61.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X2Y82.G2       net (fanout=129)      2.752   ethernet/local_reset_summary
    SLICE_X2Y82.Y        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X2Y82.F4       net (fanout=1)        0.020   ethernet/ih/N20
    SLICE_X2Y82.X        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X2Y83.CE       net (fanout=8)        0.981   ethernet/ih/_n0934_inv
    SLICE_X2Y83.CLK      Tceck                 0.483   ethernet/ih/checkSave<15>
                                                       ethernet/ih/checkSave_15
    -------------------------------------------------  ---------------------------
    Total                                      8.003ns (3.542ns logic, 4.461ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     65.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/BOARD_MAC (FF)
  Destination:          ethernet/ih/checkSave_15 (FF)
  Requirement:          80.000ns
  Data Path Delay:      14.801ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/BOARD_MAC to ethernet/ih/checkSave_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.YQ      Tcko                  0.511   ethernet/BOARD_IP<10>
                                                       ethernet/dh/BOARD_MAC
    SLICE_X17Y75.G4      net (fanout=189)      2.275   ethernet/BOARD_IP<10>
    SLICE_X17Y75.COUT    Topcyg                0.871   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_lut<3>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
    SLICE_X17Y76.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
    SLICE_X17Y76.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
    SLICE_X17Y77.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
    SLICE_X17Y77.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<6>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
    SLICE_X17Y78.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
    SLICE_X17Y78.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<8>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X17Y79.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X17Y79.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X17Y80.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X17Y80.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X17Y81.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X17Y81.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X19Y84.F2      net (fanout=1)        0.741   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X19Y84.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X23Y63.G2      net (fanout=1)        1.162   ethernet/dh/isNotAValidPacket110
    SLICE_X23Y63.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X23Y63.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X23Y63.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X19Y61.F2      net (fanout=1)        0.599   ethernet/local_reset_signal_3
    SLICE_X19Y61.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X2Y82.G2       net (fanout=129)      2.752   ethernet/local_reset_summary
    SLICE_X2Y82.Y        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X2Y82.F4       net (fanout=1)        0.020   ethernet/ih/N20
    SLICE_X2Y82.X        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X2Y83.CE       net (fanout=8)        0.981   ethernet/ih/_n0934_inv
    SLICE_X2Y83.CLK      Tceck                 0.483   ethernet/ih/checkSave<15>
                                                       ethernet/ih/checkSave_15
    -------------------------------------------------  ---------------------------
    Total                                     14.801ns (6.251ns logic, 8.550ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     65.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/BOARD_MAC (FF)
  Destination:          ethernet/ih/checkSave_15 (FF)
  Requirement:          80.000ns
  Data Path Delay:      14.800ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/BOARD_MAC to ethernet/ih/checkSave_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.YQ      Tcko                  0.511   ethernet/BOARD_IP<10>
                                                       ethernet/dh/BOARD_MAC
    SLICE_X17Y74.F3      net (fanout=189)      2.031   ethernet/BOARD_IP<10>
    SLICE_X17Y74.COUT    Topcyf                1.011   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<1>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_lut<0>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<0>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<1>
    SLICE_X17Y75.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<1>
    SLICE_X17Y75.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<2>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
    SLICE_X17Y76.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<3>
    SLICE_X17Y76.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
    SLICE_X17Y77.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<5>
    SLICE_X17Y77.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<6>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
    SLICE_X17Y78.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<7>
    SLICE_X17Y78.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<8>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X17Y79.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X17Y79.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X17Y80.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X17Y80.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X17Y81.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X17Y81.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X19Y84.F2      net (fanout=1)        0.741   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X19Y84.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X23Y63.G2      net (fanout=1)        1.162   ethernet/dh/isNotAValidPacket110
    SLICE_X23Y63.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X23Y63.F4      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X23Y63.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X19Y61.F2      net (fanout=1)        0.599   ethernet/local_reset_signal_3
    SLICE_X19Y61.X       Tilo                  0.612   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X2Y82.G2       net (fanout=129)      2.752   ethernet/local_reset_summary
    SLICE_X2Y82.Y        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X2Y82.F4       net (fanout=1)        0.020   ethernet/ih/N20
    SLICE_X2Y82.X        Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X2Y83.CE       net (fanout=8)        0.981   ethernet/ih/_n0934_inv
    SLICE_X2Y83.CLK      Tceck                 0.483   ethernet/ih/checkSave<15>
                                                       ethernet/ih/checkSave_15
    -------------------------------------------------  ---------------------------
    Total                                     14.800ns (6.494ns logic, 8.306ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------

Paths for end point ethernet/dh/PC_PORT_15 (SLICE_X23Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/uh/PC_PORT_15 (FF)
  Destination:          ethernet/dh/PC_PORT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.834ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.020 - 0.015)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/uh/PC_PORT_15 to ethernet/dh/PC_PORT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y68.XQ      Tcko                  0.412   ethernet/input_PC_PORT<15>
                                                       ethernet/uh/PC_PORT_15
    SLICE_X23Y69.BX      net (fanout=3)        0.342   ethernet/input_PC_PORT<15>
    SLICE_X23Y69.CLK     Tckdi       (-Th)    -0.080   ethernet/PC_PORT<15>
                                                       ethernet/dh/PC_PORT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.834ns (0.492ns logic, 0.342ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/dh/PC_MAC_7 (SLICE_X27Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/hc/PC_MAC_7 (FF)
  Destination:          ethernet/dh/PC_MAC_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/hc/PC_MAC_7 to ethernet/dh/PC_MAC_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y43.XQ      Tcko                  0.412   ethernet/input_PC_MAC<7>
                                                       ethernet/hc/PC_MAC_7
    SLICE_X27Y44.BX      net (fanout=2)        0.346   ethernet/input_PC_MAC<7>
    SLICE_X27Y44.CLK     Tckdi       (-Th)    -0.080   ethernet/PC_MAC<7>
                                                       ethernet/dh/PC_MAC_7
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.492ns logic, 0.346ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/preambula_ended_short (SLICE_X17Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/preambula_ended_short (FF)
  Destination:          ethernet/preambula_ended_short (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/preambula_ended_short to ethernet/preambula_ended_short
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y67.XQ      Tcko                  0.411   ethernet/preambula_ended_short
                                                       ethernet/preambula_ended_short
    SLICE_X17Y67.BX      net (fanout=4)        0.353   ethernet/preambula_ended_short
    SLICE_X17Y67.CLK     Tckdi       (-Th)    -0.080   ethernet/preambula_ended_short
                                                       ethernet/preambula_ended_short
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.491ns logic, 0.353ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------
Slack: 74.546ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_2/DCM_SP_INST/CLKDV
  Logical resource: pll_2/DCM_SP_INST/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: pll_2/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y9.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y9.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  divided by 2.00 to 10 nS and 
duty cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1205 paths analyzed, 235 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.284ns.
--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X16Y57.BY), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_f (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.223ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.072 - 0.133)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_f to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.IQ1               Tiockiq               0.442   BTN_NORTH
                                                       BTN_NORTH_f
    SLICE_X14Y24.G1      net (fanout=2)        1.695   BTN_NORTH_f
    SLICE_X14Y24.Y       Tilo                  0.660   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
                                                       BTN_NORTH_f_BTN_NORTH_strob_AND_2_o1
    SLICE_X16Y57.BY      net (fanout=1)        1.454   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
    SLICE_X16Y57.CLK     Tsrck                 0.972   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.223ns (2.074ns logic, 3.149ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X14Y24.G3      net (fanout=21)       1.486   BTN_NORTH_strob
    SLICE_X14Y24.Y       Tilo                  0.660   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
                                                       BTN_NORTH_f_BTN_NORTH_strob_AND_2_o1
    SLICE_X16Y57.BY      net (fanout=1)        1.454   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
    SLICE_X16Y57.CLK     Tsrck                 0.972   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.087ns (2.147ns logic, 2.940ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_ff (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.072 - 0.074)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_ff to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.YQ      Tcko                  0.511   BTN_NORTH_ff
                                                       BTN_NORTH_ff
    SLICE_X14Y24.G4      net (fanout=1)        0.368   BTN_NORTH_ff
    SLICE_X14Y24.Y       Tilo                  0.660   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
                                                       BTN_NORTH_f_BTN_NORTH_strob_AND_2_o1
    SLICE_X16Y57.BY      net (fanout=1)        1.454   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
    SLICE_X16Y57.CLK     Tsrck                 0.972   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      3.965ns (2.143ns logic, 1.822ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X16Y57.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_25 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.948ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.053 - 0.074)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_25 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y63.YQ      Tcko                  0.511   BTN_NORTH_counter<24>
                                                       BTN_NORTH_counter_25
    SLICE_X32Y54.G3      net (fanout=2)        1.036   BTN_NORTH_counter<25>
    SLICE_X32Y54.COUT    Topcyg                0.984   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<1>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut<1>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<1>
    SLICE_X32Y55.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<1>
    SLICE_X32Y55.COUT    Tbyp                  0.113   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<3>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<2>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<3>
    SLICE_X32Y56.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<3>
    SLICE_X32Y56.COUT    Tbyp                  0.113   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<5>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<4>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<5>
    SLICE_X32Y57.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<5>
    SLICE_X32Y57.COUT    Tbyp                  0.113   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<6>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
    SLICE_X32Y58.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
    SLICE_X32Y58.XB      Tcinxb                0.431   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
    SLICE_X16Y57.SR      net (fanout=1)        0.853   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
    SLICE_X16Y57.CLK     Tsrck                 0.794   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      4.948ns (3.059ns logic, 1.889ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_23 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.893ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.053 - 0.074)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_23 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y62.YQ      Tcko                  0.511   BTN_NORTH_counter<22>
                                                       BTN_NORTH_counter_23
    SLICE_X32Y54.G1      net (fanout=2)        0.981   BTN_NORTH_counter<23>
    SLICE_X32Y54.COUT    Topcyg                0.984   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<1>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut<1>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<1>
    SLICE_X32Y55.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<1>
    SLICE_X32Y55.COUT    Tbyp                  0.113   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<3>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<2>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<3>
    SLICE_X32Y56.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<3>
    SLICE_X32Y56.COUT    Tbyp                  0.113   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<5>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<4>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<5>
    SLICE_X32Y57.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<5>
    SLICE_X32Y57.COUT    Tbyp                  0.113   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<6>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
    SLICE_X32Y58.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
    SLICE_X32Y58.XB      Tcinxb                0.431   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
    SLICE_X16Y57.SR      net (fanout=1)        0.853   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
    SLICE_X16Y57.CLK     Tsrck                 0.794   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      4.893ns (3.059ns logic, 1.834ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_26 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.888ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.053 - 0.075)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_26 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y64.XQ      Tcko                  0.514   BTN_NORTH_counter<26>
                                                       BTN_NORTH_counter_26
    SLICE_X32Y55.F3      net (fanout=2)        1.059   BTN_NORTH_counter<26>
    SLICE_X32Y55.COUT    Topcyf                1.011   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<3>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut<2>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<2>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<3>
    SLICE_X32Y56.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<3>
    SLICE_X32Y56.COUT    Tbyp                  0.113   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<5>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<4>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<5>
    SLICE_X32Y57.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<5>
    SLICE_X32Y57.COUT    Tbyp                  0.113   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<6>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
    SLICE_X32Y58.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
    SLICE_X32Y58.XB      Tcinxb                0.431   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
    SLICE_X16Y57.SR      net (fanout=1)        0.853   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
    SLICE_X16Y57.CLK     Tsrck                 0.794   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      4.888ns (2.976ns logic, 1.912ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point BTN_WEST_counter_31 (SLICE_X46Y87.CIN), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_WEST_counter_2 (FF)
  Destination:          BTN_WEST_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_WEST_counter_2 to BTN_WEST_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.XQ      Tcko                  0.515   BTN_WEST_counter<2>
                                                       BTN_WEST_counter_2
    SLICE_X46Y73.F4      net (fanout=2)        0.813   BTN_WEST_counter<2>
    SLICE_X46Y73.COUT    Topcyf                1.011   BTN_WEST_counter<2>
                                                       BTN_WEST_counter<2>_rt
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<2>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<3>
    SLICE_X46Y74.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<3>
    SLICE_X46Y74.COUT    Tbyp                  0.113   BTN_WEST_counter<4>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<4>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<5>
    SLICE_X46Y75.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<5>
    SLICE_X46Y75.COUT    Tbyp                  0.113   BTN_WEST_counter<6>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<6>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<7>
    SLICE_X46Y76.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<7>
    SLICE_X46Y76.COUT    Tbyp                  0.113   BTN_WEST_counter<8>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<8>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<9>
    SLICE_X46Y77.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<9>
    SLICE_X46Y77.COUT    Tbyp                  0.113   BTN_WEST_counter<10>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<10>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<11>
    SLICE_X46Y78.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<11>
    SLICE_X46Y78.COUT    Tbyp                  0.113   BTN_WEST_counter<12>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<12>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<13>
    SLICE_X46Y79.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<13>
    SLICE_X46Y79.COUT    Tbyp                  0.113   BTN_WEST_counter<14>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<14>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<15>
    SLICE_X46Y80.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<15>
    SLICE_X46Y80.COUT    Tbyp                  0.113   BTN_WEST_counter<16>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<16>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<17>
    SLICE_X46Y81.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<17>
    SLICE_X46Y81.COUT    Tbyp                  0.113   BTN_WEST_counter<18>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<18>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<19>
    SLICE_X46Y82.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<19>
    SLICE_X46Y82.COUT    Tbyp                  0.113   BTN_WEST_counter<20>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<20>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<21>
    SLICE_X46Y83.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<21>
    SLICE_X46Y83.COUT    Tbyp                  0.113   BTN_WEST_counter<22>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<22>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<23>
    SLICE_X46Y84.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<23>
    SLICE_X46Y84.COUT    Tbyp                  0.113   BTN_WEST_counter<24>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<24>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<25>
    SLICE_X46Y85.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<25>
    SLICE_X46Y85.COUT    Tbyp                  0.113   BTN_WEST_counter<26>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<26>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<27>
    SLICE_X46Y86.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<27>
    SLICE_X46Y86.COUT    Tbyp                  0.113   BTN_WEST_counter<28>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<28>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<29>
    SLICE_X46Y87.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<29>
    SLICE_X46Y87.CLK     Tcinck                0.884   BTN_WEST_counter<30>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<30>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_xor<31>
                                                       BTN_WEST_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (3.879ns logic, 0.813ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_WEST_counter_1 (FF)
  Destination:          BTN_WEST_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.473ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_WEST_counter_1 to BTN_WEST_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y72.YQ      Tcko                  0.567   BTN_WEST_counter<0>
                                                       BTN_WEST_counter_1
    SLICE_X46Y72.G1      net (fanout=2)        0.456   BTN_WEST_counter<1>
    SLICE_X46Y72.COUT    Topcyg                0.984   BTN_WEST_counter<0>
                                                       BTN_WEST_counter<1>_rt
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<1>
    SLICE_X46Y73.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<1>
    SLICE_X46Y73.COUT    Tbyp                  0.113   BTN_WEST_counter<2>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<2>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<3>
    SLICE_X46Y74.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<3>
    SLICE_X46Y74.COUT    Tbyp                  0.113   BTN_WEST_counter<4>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<4>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<5>
    SLICE_X46Y75.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<5>
    SLICE_X46Y75.COUT    Tbyp                  0.113   BTN_WEST_counter<6>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<6>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<7>
    SLICE_X46Y76.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<7>
    SLICE_X46Y76.COUT    Tbyp                  0.113   BTN_WEST_counter<8>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<8>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<9>
    SLICE_X46Y77.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<9>
    SLICE_X46Y77.COUT    Tbyp                  0.113   BTN_WEST_counter<10>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<10>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<11>
    SLICE_X46Y78.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<11>
    SLICE_X46Y78.COUT    Tbyp                  0.113   BTN_WEST_counter<12>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<12>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<13>
    SLICE_X46Y79.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<13>
    SLICE_X46Y79.COUT    Tbyp                  0.113   BTN_WEST_counter<14>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<14>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<15>
    SLICE_X46Y80.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<15>
    SLICE_X46Y80.COUT    Tbyp                  0.113   BTN_WEST_counter<16>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<16>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<17>
    SLICE_X46Y81.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<17>
    SLICE_X46Y81.COUT    Tbyp                  0.113   BTN_WEST_counter<18>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<18>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<19>
    SLICE_X46Y82.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<19>
    SLICE_X46Y82.COUT    Tbyp                  0.113   BTN_WEST_counter<20>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<20>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<21>
    SLICE_X46Y83.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<21>
    SLICE_X46Y83.COUT    Tbyp                  0.113   BTN_WEST_counter<22>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<22>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<23>
    SLICE_X46Y84.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<23>
    SLICE_X46Y84.COUT    Tbyp                  0.113   BTN_WEST_counter<24>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<24>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<25>
    SLICE_X46Y85.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<25>
    SLICE_X46Y85.COUT    Tbyp                  0.113   BTN_WEST_counter<26>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<26>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<27>
    SLICE_X46Y86.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<27>
    SLICE_X46Y86.COUT    Tbyp                  0.113   BTN_WEST_counter<28>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<28>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<29>
    SLICE_X46Y87.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<29>
    SLICE_X46Y87.CLK     Tcinck                0.884   BTN_WEST_counter<30>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<30>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_xor<31>
                                                       BTN_WEST_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (4.017ns logic, 0.456ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_WEST_counter_0 (FF)
  Destination:          BTN_WEST_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.366ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_WEST_counter_0 to BTN_WEST_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y72.XQ      Tcko                  0.515   BTN_WEST_counter<0>
                                                       BTN_WEST_counter_0
    SLICE_X46Y72.F3      net (fanout=2)        0.374   BTN_WEST_counter<0>
    SLICE_X46Y72.COUT    Topcyf                1.011   BTN_WEST_counter<0>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_lut<0>_INV_0
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<0>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<1>
    SLICE_X46Y73.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<1>
    SLICE_X46Y73.COUT    Tbyp                  0.113   BTN_WEST_counter<2>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<2>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<3>
    SLICE_X46Y74.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<3>
    SLICE_X46Y74.COUT    Tbyp                  0.113   BTN_WEST_counter<4>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<4>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<5>
    SLICE_X46Y75.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<5>
    SLICE_X46Y75.COUT    Tbyp                  0.113   BTN_WEST_counter<6>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<6>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<7>
    SLICE_X46Y76.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<7>
    SLICE_X46Y76.COUT    Tbyp                  0.113   BTN_WEST_counter<8>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<8>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<9>
    SLICE_X46Y77.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<9>
    SLICE_X46Y77.COUT    Tbyp                  0.113   BTN_WEST_counter<10>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<10>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<11>
    SLICE_X46Y78.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<11>
    SLICE_X46Y78.COUT    Tbyp                  0.113   BTN_WEST_counter<12>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<12>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<13>
    SLICE_X46Y79.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<13>
    SLICE_X46Y79.COUT    Tbyp                  0.113   BTN_WEST_counter<14>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<14>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<15>
    SLICE_X46Y80.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<15>
    SLICE_X46Y80.COUT    Tbyp                  0.113   BTN_WEST_counter<16>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<16>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<17>
    SLICE_X46Y81.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<17>
    SLICE_X46Y81.COUT    Tbyp                  0.113   BTN_WEST_counter<18>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<18>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<19>
    SLICE_X46Y82.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<19>
    SLICE_X46Y82.COUT    Tbyp                  0.113   BTN_WEST_counter<20>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<20>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<21>
    SLICE_X46Y83.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<21>
    SLICE_X46Y83.COUT    Tbyp                  0.113   BTN_WEST_counter<22>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<22>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<23>
    SLICE_X46Y84.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<23>
    SLICE_X46Y84.COUT    Tbyp                  0.113   BTN_WEST_counter<24>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<24>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<25>
    SLICE_X46Y85.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<25>
    SLICE_X46Y85.COUT    Tbyp                  0.113   BTN_WEST_counter<26>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<26>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<27>
    SLICE_X46Y86.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<27>
    SLICE_X46Y86.COUT    Tbyp                  0.113   BTN_WEST_counter<28>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<28>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<29>
    SLICE_X46Y87.CIN     net (fanout=1)        0.000   Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<29>
    SLICE_X46Y87.CLK     Tcinck                0.884   BTN_WEST_counter<30>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_cy<30>
                                                       Madd_BTN_WEST_counter[31]_GND_1_o_add_16_OUT_xor<31>
                                                       BTN_WEST_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.366ns (3.992ns logic, 0.374ns route)
                                                       (91.4% logic, 8.6% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point BTN_WEST_strob (SLICE_X47Y81.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.887ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_WEST_strob (FF)
  Destination:          BTN_WEST_strob (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.887ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_WEST_strob to BTN_WEST_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y81.XQ      Tcko                  0.411   BTN_WEST_strob
                                                       BTN_WEST_strob
    SLICE_X47Y81.BX      net (fanout=19)       0.396   BTN_WEST_strob
    SLICE_X47Y81.CLK     Tckdi       (-Th)    -0.080   BTN_WEST_strob
                                                       BTN_WEST_strob
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (0.491ns logic, 0.396ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X16Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.954ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_strob (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.954ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_strob to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.XQ      Tcko                  0.412   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X16Y57.BX      net (fanout=21)       0.426   BTN_NORTH_strob
    SLICE_X16Y57.CLK     Tckdi       (-Th)    -0.116   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (0.528ns logic, 0.426ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point BTN_WEST_ff (SLICE_X64Y83.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_WEST_f (FF)
  Destination:          BTN_WEST_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.119ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.054 - 0.058)
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_WEST_f to BTN_WEST_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D18.IQ1              Tiockiq               0.354   BTN_WEST
                                                       BTN_WEST_f
    SLICE_X64Y83.BY      net (fanout=2)        0.633   BTN_WEST_f
    SLICE_X64Y83.CLK     Tckdi       (-Th)    -0.132   BTN_WEST_ff
                                                       BTN_WEST_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.119ns (0.486ns logic, 0.633ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.998ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.002ns (333.111MHz) (Tdcmpco)
  Physical resource: pll_1/DCM_SP_INST/CLK2X
  Logical resource: pll_1/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll_1/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: BTN_WEST_ff/CLK
  Logical resource: BTN_WEST_ff/CK
  Location pin: SLICE_X64Y83.CLK
  Clock network: clk_2x
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: BTN_WEST_ff/CLK
  Logical resource: BTN_WEST_ff/CK
  Location pin: SLICE_X64Y83.CLK
  Clock network: clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6645 paths analyzed, 2316 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.432ns.
--------------------------------------------------------------------------------

Paths for end point adc_02/en_reg (SLICE_X41Y70.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01_start (FF)
  Destination:          adc_02/en_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.858ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 30.000ns
  Destination Clock:    adc_01_sck_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01_start to adc_02/en_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y75.XQ      Tcko                  0.514   adc_01_start
                                                       adc_01_start
    SLICE_X40Y70.G1      net (fanout=12)       0.910   adc_01_start
    SLICE_X40Y70.Y       Tilo                  0.660   adc_02_cs_OBUF
                                                       adc_02/Mcount_adc_counter_cycle_val1
    SLICE_X41Y70.SR      net (fanout=4)        0.980   adc_02/Mcount_adc_counter_cycle_val
    SLICE_X41Y70.CLK     Tsrck                 0.794   adc_02/en_reg
                                                       adc_02/en_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.858ns (1.968ns logic, 1.890ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_DQ.G_DW[0].U_DQ (SLICE_X54Y33.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01_start (FF)
  Destination:          U_ila_pro_0/U0/I_DQ.G_DW[0].U_DQ (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.632ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (1.929 - 1.941)
  Source Clock:         clk_2x rising at 30.000ns
  Destination Clock:    adc_01_sck_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01_start to U_ila_pro_0/U0/I_DQ.G_DW[0].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y75.XQ      Tcko                  0.514   adc_01_start
                                                       adc_01_start
    SLICE_X54Y33.BY      net (fanout=12)       2.785   adc_01_start
    SLICE_X54Y33.CLK     Tdick                 0.333   U_ila_pro_0/U0/iDATA<1>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[0].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (0.847ns logic, 2.785ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_01/adc_counter_cycle_1 (SLICE_X44Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01_start (FF)
  Destination:          adc_01/adc_counter_cycle_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.606ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (1.925 - 1.941)
  Source Clock:         clk_2x rising at 30.000ns
  Destination Clock:    adc_01_sck_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01_start to adc_01/adc_counter_cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y75.XQ      Tcko                  0.514   adc_01_start
                                                       adc_01_start
    SLICE_X45Y66.G4      net (fanout=12)       0.928   adc_01_start
    SLICE_X45Y66.Y       Tilo                  0.612   adc_01_cs_OBUF
                                                       adc_01/Mcount_adc_counter_cycle_val1
    SLICE_X44Y64.SR      net (fanout=4)        0.758   adc_01/Mcount_adc_counter_cycle_val
    SLICE_X44Y64.CLK     Tsrck                 0.794   adc_01/adc_counter_cycle<1>
                                                       adc_01/adc_counter_cycle_1
    -------------------------------------------------  ---------------------------
    Total                                      3.606ns (1.920ns logic, 1.686ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X54Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[33].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.590ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.015 - 0.016)
  Source Clock:         adc_01_sck_OBUF rising at 40.000ns
  Destination Clock:    adc_01_sck_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[33].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y44.XQ      Tcko                  0.412   U_ila_pro_0/U0/iDATA<33>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[33].U_DQ
    SLICE_X54Y43.BX      net (fanout=1)        0.308   U_ila_pro_0/U0/iDATA<33>
    SLICE_X54Y43.CLK     Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<33>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.590ns (0.282ns logic, 0.308ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X64Y35.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[31].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_sck_OBUF rising at 40.000ns
  Destination Clock:    adc_01_sck_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[31].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y34.XQ      Tcko                  0.411   U_ila_pro_0/U0/iDATA<31>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[31].U_DQ
    SLICE_X64Y35.BX      net (fanout=1)        0.317   U_ila_pro_0/U0/iDATA<31>
    SLICE_X64Y35.CLK     Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<31>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.281ns logic, 0.317ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X64Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[27].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_sck_OBUF rising at 40.000ns
  Destination Clock:    adc_01_sck_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[27].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y43.XQ      Tcko                  0.411   U_ila_pro_0/U0/iDATA<27>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[27].U_DQ
    SLICE_X64Y42.BX      net (fanout=1)        0.317   U_ila_pro_0/U0/iDATA<27>
    SLICE_X64Y42.CLK     Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<27>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.281ns logic, 0.317ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 34.546ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_1/DCM_SP_INST/CLKDV
  Logical resource: pll_1/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: pll_1/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 36.296ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.852ns (Tmspwl_P)
  Physical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Logical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Location pin: MULT18X18_X0Y5.CLK
  Clock network: adc_01_sck_OBUF
--------------------------------------------------------------------------------
Slack: 36.296ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.852ns (Tmspwh_P)
  Physical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Logical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Location pin: MULT18X18_X0Y5.CLK
  Clock network: adc_01_sck_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 343 paths analyzed, 182 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.082ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_1 (SLICE_X18Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.225ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.057 - 0.065)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.YQ      Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X18Y39.SR      net (fanout=7)        1.864   ethernet/fte/ena_posedge
    SLICE_X18Y39.CLK     Tsrck                 0.794   ethernet/fte/datastorage<1>
                                                       ethernet/fte/datastorage_1
    -------------------------------------------------  ---------------------------
    Total                                      3.225ns (1.361ns logic, 1.864ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_0 (SLICE_X18Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.225ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.057 - 0.065)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.YQ      Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X18Y39.SR      net (fanout=7)        1.864   ethernet/fte/ena_posedge
    SLICE_X18Y39.CLK     Tsrck                 0.794   ethernet/fte/datastorage<1>
                                                       ethernet/fte/datastorage_0
    -------------------------------------------------  ---------------------------
    Total                                      3.225ns (1.361ns logic, 1.864ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/error_pzdc (SLICE_X19Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/error_pzdc (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.226ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.058 - 0.065)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/error_pzdc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.YQ      Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X19Y41.SR      net (fanout=7)        1.865   ethernet/fte/ena_posedge
    SLICE_X19Y41.CLK     Tsrck                 0.794   ethernet/local_reset_signal_1
                                                       ethernet/fte/error_pzdc
    -------------------------------------------------  ---------------------------
    Total                                      3.226ns (1.361ns logic, 1.865ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2 (SLICE_X3Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y38.YQ       Tcko                  0.409   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X3Y38.BX       net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X3Y38.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X0Y56.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.008 - 0.004)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y58.XQ       Tcko                  0.411   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X0Y56.BX       net (fanout=1)        0.308   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<1>
    SLICE_X0Y56.CLK      Tckdi       (-Th)    -0.116   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.527ns logic, 0.308ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (SLICE_X3Y34.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.YQ       Tcko                  0.409   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X3Y34.BX       net (fanout=2)        0.355   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X3Y34.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.489ns logic, 0.355ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y9.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y9.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.697ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 24.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y9.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X48Y70.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.035ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.035ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y85.YQ      Tcklo                 0.646   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X48Y84.F4      net (fanout=1)        0.317   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X48Y84.X       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X48Y80.G2      net (fanout=2)        0.573   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X48Y80.X       Tif5x                 1.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X49Y73.G4      net (fanout=1)        0.565   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X49Y73.X       Tif5x                 0.890   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X48Y70.F1      net (fanout=1)        0.608   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X48Y70.CLK     Tfck                  0.776   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O63
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.035ns (3.972ns logic, 2.063ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X49Y84.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.516ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.516ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y85.YQ      Tcklo                 0.646   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X48Y84.F4      net (fanout=1)        0.317   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X48Y84.X       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X49Y84.BY      net (fanout=2)        0.579   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X49Y84.CLK     Tdick                 0.314   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.516ns (1.620ns logic, 0.896ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X48Y84.F4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.739ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.739ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y85.YQ      Tcklo                 0.646   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X48Y84.F4      net (fanout=1)        0.317   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X48Y84.CLK     Tfck                  0.776   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (1.422ns logic, 0.317ns route)
                                                       (81.8% logic, 18.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X48Y84.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.257ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y85.YQ      Tcklo                 0.517   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X48Y84.F4      net (fanout=1)        0.253   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X48Y84.CLK     Tckf        (-Th)    -0.487   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.257ns (1.004ns logic, 0.253ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X49Y84.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.878ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.878ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y85.YQ      Tcklo                 0.517   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X48Y84.F4      net (fanout=1)        0.253   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X48Y84.X       Tilo                  0.528   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X49Y84.BY      net (fanout=2)        0.463   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X49Y84.CLK     Tckdi       (-Th)    -0.117   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (1.162ns logic, 0.716ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X48Y70.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.694ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.694ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y85.YQ      Tcklo                 0.517   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X48Y84.F4      net (fanout=1)        0.253   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X48Y84.X       Tilo                  0.528   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X48Y80.G2      net (fanout=2)        0.458   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X48Y80.X       Tif5x                 0.800   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X49Y73.G4      net (fanout=1)        0.452   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X49Y73.X       Tif5x                 0.712   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X48Y70.F1      net (fanout=1)        0.487   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X48Y70.CLK     Tckf        (-Th)    -0.487   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O63
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.694ns (3.044ns logic, 1.650ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X48Y85.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.911ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.911ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y80.XQ      Tcko                  0.515   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X52Y82.G2      net (fanout=5)        0.586   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X52Y82.Y       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X47Y82.G1      net (fanout=11)       0.984   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X47Y82.Y       Tilo                  0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y85.CLK     net (fanout=4)        0.554   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.911ns (1.787ns logic, 2.124ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.877ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.877ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y80.XQ      Tcko                  0.514   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X50Y80.G3      net (fanout=4)        0.973   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X50Y80.Y       Tilo                  0.660   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X47Y82.G3      net (fanout=9)        0.564   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X47Y82.Y       Tilo                  0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y85.CLK     net (fanout=4)        0.554   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.877ns (1.786ns logic, 2.091ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.873ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.873ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y81.YQ      Tcko                  0.511   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X52Y82.G4      net (fanout=5)        0.552   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X52Y82.Y       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X47Y82.G1      net (fanout=11)       0.984   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X47Y82.Y       Tilo                  0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y85.CLK     net (fanout=4)        0.554   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.873ns (1.783ns logic, 2.090ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.291ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X61Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y91.YQ      Tcko                  0.511   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X61Y91.BY      net (fanout=7)        0.466   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X61Y91.CLK     Tdick                 0.314   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.825ns logic, 0.466ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X61Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.899ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.899ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y91.YQ      Tcko                  0.409   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X61Y91.BY      net (fanout=7)        0.373   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X61Y91.CLK     Tckdi       (-Th)    -0.117   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.899ns (0.526ns logic, 0.373ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X66Y27.SR
  Clock network: locked_2_INV_138_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X66Y27.SR
  Clock network: locked_2_INV_138_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X67Y91.SR
  Clock network: locked_2_INV_138_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10678 paths analyzed, 669 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.405ns.
--------------------------------------------------------------------------------

Paths for end point convolution_top/cnt_sub_0 (SLICE_X39Y50.SR), 112 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAM)
  Destination:          convolution_top/cnt_sub_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.191ns (Levels of Logic = 7)
  Clock Path Skew:      -3.214ns (0.090 - 3.304)
  Source Clock:         adc_01_en rising at 0.000ns
  Destination Clock:    adc_01_en rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B to convolution_top/cnt_sub_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOB20    Tbcko                 2.446   convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B
    SLICE_X17Y45.F2      net (fanout=3)        1.968   ila0_data0<13>
    SLICE_X17Y45.COUT    Topcyf                1.011   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_lut<4>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<4>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<6>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<8>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<10>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<12>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<14>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.G4      net (fanout=1)        0.997   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.Y       Tilo                  0.660   ch_a_extremum_en
                                                       convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o1
    SLICE_X39Y50.SR      net (fanout=24)       1.800   convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o
    SLICE_X39Y50.CLK     Tsrck                 0.794   convolution_top/cnt_sub<0>
                                                       convolution_top/cnt_sub_0
    -------------------------------------------------  ---------------------------
    Total                                     10.191ns (5.426ns logic, 4.765ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAM)
  Destination:          convolution_top/cnt_sub_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.928ns (Levels of Logic = 9)
  Clock Path Skew:      -3.214ns (0.090 - 3.304)
  Source Clock:         adc_01_en rising at 0.000ns
  Destination Clock:    adc_01_en rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B to convolution_top/cnt_sub_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOB16    Tbcko                 2.446   convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B
    SLICE_X17Y43.F4      net (fanout=3)        1.499   ila0_data0<17>
    SLICE_X17Y43.COUT    Topcyf                1.011   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_lut<0>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<0>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
    SLICE_X17Y44.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
    SLICE_X17Y44.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<2>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
    SLICE_X17Y45.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
    SLICE_X17Y45.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<4>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<6>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<8>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<10>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<12>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<14>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.G4      net (fanout=1)        0.997   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.Y       Tilo                  0.660   ch_a_extremum_en
                                                       convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o1
    SLICE_X39Y50.SR      net (fanout=24)       1.800   convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o
    SLICE_X39Y50.CLK     Tsrck                 0.794   convolution_top/cnt_sub<0>
                                                       convolution_top/cnt_sub_0
    -------------------------------------------------  ---------------------------
    Total                                      9.928ns (5.632ns logic, 4.296ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAM)
  Destination:          convolution_top/cnt_sub_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.811ns (Levels of Logic = 9)
  Clock Path Skew:      -3.214ns (0.090 - 3.304)
  Source Clock:         adc_01_en rising at 0.000ns
  Destination Clock:    adc_01_en rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B to convolution_top/cnt_sub_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOB17    Tbcko                 2.446   convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B
    SLICE_X17Y43.G3      net (fanout=3)        1.522   ila0_data0<16>
    SLICE_X17Y43.COUT    Topcyg                0.871   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_lut<1>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
    SLICE_X17Y44.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
    SLICE_X17Y44.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<2>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
    SLICE_X17Y45.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
    SLICE_X17Y45.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<4>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<6>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<8>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<10>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<12>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<14>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.G4      net (fanout=1)        0.997   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.Y       Tilo                  0.660   ch_a_extremum_en
                                                       convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o1
    SLICE_X39Y50.SR      net (fanout=24)       1.800   convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o
    SLICE_X39Y50.CLK     Tsrck                 0.794   convolution_top/cnt_sub<0>
                                                       convolution_top/cnt_sub_0
    -------------------------------------------------  ---------------------------
    Total                                      9.811ns (5.492ns logic, 4.319ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/cnt_sub_1 (SLICE_X39Y50.SR), 112 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAM)
  Destination:          convolution_top/cnt_sub_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.191ns (Levels of Logic = 7)
  Clock Path Skew:      -3.214ns (0.090 - 3.304)
  Source Clock:         adc_01_en rising at 0.000ns
  Destination Clock:    adc_01_en rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B to convolution_top/cnt_sub_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOB20    Tbcko                 2.446   convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B
    SLICE_X17Y45.F2      net (fanout=3)        1.968   ila0_data0<13>
    SLICE_X17Y45.COUT    Topcyf                1.011   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_lut<4>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<4>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<6>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<8>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<10>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<12>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<14>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.G4      net (fanout=1)        0.997   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.Y       Tilo                  0.660   ch_a_extremum_en
                                                       convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o1
    SLICE_X39Y50.SR      net (fanout=24)       1.800   convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o
    SLICE_X39Y50.CLK     Tsrck                 0.794   convolution_top/cnt_sub<0>
                                                       convolution_top/cnt_sub_1
    -------------------------------------------------  ---------------------------
    Total                                     10.191ns (5.426ns logic, 4.765ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAM)
  Destination:          convolution_top/cnt_sub_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.928ns (Levels of Logic = 9)
  Clock Path Skew:      -3.214ns (0.090 - 3.304)
  Source Clock:         adc_01_en rising at 0.000ns
  Destination Clock:    adc_01_en rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B to convolution_top/cnt_sub_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOB16    Tbcko                 2.446   convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B
    SLICE_X17Y43.F4      net (fanout=3)        1.499   ila0_data0<17>
    SLICE_X17Y43.COUT    Topcyf                1.011   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_lut<0>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<0>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
    SLICE_X17Y44.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
    SLICE_X17Y44.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<2>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
    SLICE_X17Y45.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
    SLICE_X17Y45.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<4>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<6>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<8>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<10>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<12>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<14>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.G4      net (fanout=1)        0.997   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.Y       Tilo                  0.660   ch_a_extremum_en
                                                       convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o1
    SLICE_X39Y50.SR      net (fanout=24)       1.800   convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o
    SLICE_X39Y50.CLK     Tsrck                 0.794   convolution_top/cnt_sub<0>
                                                       convolution_top/cnt_sub_1
    -------------------------------------------------  ---------------------------
    Total                                      9.928ns (5.632ns logic, 4.296ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAM)
  Destination:          convolution_top/cnt_sub_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.811ns (Levels of Logic = 9)
  Clock Path Skew:      -3.214ns (0.090 - 3.304)
  Source Clock:         adc_01_en rising at 0.000ns
  Destination Clock:    adc_01_en rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B to convolution_top/cnt_sub_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOB17    Tbcko                 2.446   convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B
    SLICE_X17Y43.G3      net (fanout=3)        1.522   ila0_data0<16>
    SLICE_X17Y43.COUT    Topcyg                0.871   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_lut<1>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
    SLICE_X17Y44.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
    SLICE_X17Y44.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<2>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
    SLICE_X17Y45.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
    SLICE_X17Y45.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<4>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<6>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<8>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<10>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<12>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<14>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.G4      net (fanout=1)        0.997   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.Y       Tilo                  0.660   ch_a_extremum_en
                                                       convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o1
    SLICE_X39Y50.SR      net (fanout=24)       1.800   convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o
    SLICE_X39Y50.CLK     Tsrck                 0.794   convolution_top/cnt_sub<0>
                                                       convolution_top/cnt_sub_1
    -------------------------------------------------  ---------------------------
    Total                                      9.811ns (5.492ns logic, 4.319ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/cnt_sub_2 (SLICE_X39Y51.SR), 112 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAM)
  Destination:          convolution_top/cnt_sub_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.191ns (Levels of Logic = 7)
  Clock Path Skew:      -3.214ns (0.090 - 3.304)
  Source Clock:         adc_01_en rising at 0.000ns
  Destination Clock:    adc_01_en rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B to convolution_top/cnt_sub_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOB20    Tbcko                 2.446   convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B
    SLICE_X17Y45.F2      net (fanout=3)        1.968   ila0_data0<13>
    SLICE_X17Y45.COUT    Topcyf                1.011   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_lut<4>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<4>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<6>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<8>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<10>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<12>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<14>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.G4      net (fanout=1)        0.997   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.Y       Tilo                  0.660   ch_a_extremum_en
                                                       convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o1
    SLICE_X39Y51.SR      net (fanout=24)       1.800   convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o
    SLICE_X39Y51.CLK     Tsrck                 0.794   convolution_top/cnt_sub<2>
                                                       convolution_top/cnt_sub_2
    -------------------------------------------------  ---------------------------
    Total                                     10.191ns (5.426ns logic, 4.765ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAM)
  Destination:          convolution_top/cnt_sub_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.928ns (Levels of Logic = 9)
  Clock Path Skew:      -3.214ns (0.090 - 3.304)
  Source Clock:         adc_01_en rising at 0.000ns
  Destination Clock:    adc_01_en rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B to convolution_top/cnt_sub_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOB16    Tbcko                 2.446   convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B
    SLICE_X17Y43.F4      net (fanout=3)        1.499   ila0_data0<17>
    SLICE_X17Y43.COUT    Topcyf                1.011   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_lut<0>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<0>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
    SLICE_X17Y44.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
    SLICE_X17Y44.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<2>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
    SLICE_X17Y45.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
    SLICE_X17Y45.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<4>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<6>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<8>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<10>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<12>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<14>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.G4      net (fanout=1)        0.997   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.Y       Tilo                  0.660   ch_a_extremum_en
                                                       convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o1
    SLICE_X39Y51.SR      net (fanout=24)       1.800   convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o
    SLICE_X39Y51.CLK     Tsrck                 0.794   convolution_top/cnt_sub<2>
                                                       convolution_top/cnt_sub_2
    -------------------------------------------------  ---------------------------
    Total                                      9.928ns (5.632ns logic, 4.296ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAM)
  Destination:          convolution_top/cnt_sub_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.811ns (Levels of Logic = 9)
  Clock Path Skew:      -3.214ns (0.090 - 3.304)
  Source Clock:         adc_01_en rising at 0.000ns
  Destination Clock:    adc_01_en rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B to convolution_top/cnt_sub_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOB17    Tbcko                 2.446   convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B
    SLICE_X17Y43.G3      net (fanout=3)        1.522   ila0_data0<16>
    SLICE_X17Y43.COUT    Topcyg                0.871   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_lut<1>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
    SLICE_X17Y44.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<1>
    SLICE_X17Y44.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<2>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
    SLICE_X17Y45.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<3>
    SLICE_X17Y45.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<4>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<5>
    SLICE_X17Y46.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<6>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<7>
    SLICE_X17Y47.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<8>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<9>
    SLICE_X17Y48.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<10>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<11>
    SLICE_X17Y49.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<12>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.CIN     net (fanout=1)        0.000   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<13>
    SLICE_X17Y50.COUT    Tbyp                  0.103   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<14>
                                                       convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.G4      net (fanout=1)        0.997   convolution_top/Mcompar_DATA_OUT_A_1ft[15]_DATA_OUT_A[15]_LessThan_62_o_cy<15>
    SLICE_X24Y48.Y       Tilo                  0.660   ch_a_extremum_en
                                                       convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o1
    SLICE_X39Y51.SR      net (fanout=24)       1.800   convolution_top/DATA_OUT_A_2ft[15]_FIX_POROG[15]_AND_272_o
    SLICE_X39Y51.CLK     Tsrck                 0.794   convolution_top/cnt_sub<2>
                                                       convolution_top/cnt_sub_2
    -------------------------------------------------  ---------------------------
    Total                                      9.811ns (5.492ns logic, 4.319ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point convolution_top/DATA_OUT_A_2ft_12 (SLICE_X21Y49.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_OUT_A_1ft_12 (FF)
  Destination:          convolution_top/DATA_OUT_A_2ft_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.978ns (Levels of Logic = 0)
  Clock Path Skew:      0.962ns (1.210 - 0.248)
  Source Clock:         adc_01_en rising at 20.000ns
  Destination Clock:    adc_01_en rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_OUT_A_1ft_12 to convolution_top/DATA_OUT_A_2ft_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.YQ      Tcko                  0.454   convolution_top/DATA_OUT_A_1ft<13>
                                                       convolution_top/DATA_OUT_A_1ft_12
    SLICE_X21Y49.BY      net (fanout=5)        0.407   convolution_top/DATA_OUT_A_1ft<12>
    SLICE_X21Y49.CLK     Tckdi       (-Th)    -0.117   convolution_top/DATA_OUT_A_2ft<13>
                                                       convolution_top/DATA_OUT_A_2ft_12
    -------------------------------------------------  ---------------------------
    Total                                      0.978ns (0.571ns logic, 0.407ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/DATA_OUT_A_2ft_13 (SLICE_X21Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_OUT_A_1ft_13 (FF)
  Destination:          convolution_top/DATA_OUT_A_2ft_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.962ns (1.210 - 0.248)
  Source Clock:         adc_01_en rising at 20.000ns
  Destination Clock:    adc_01_en rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_OUT_A_1ft_13 to convolution_top/DATA_OUT_A_2ft_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.XQ      Tcko                  0.412   convolution_top/DATA_OUT_A_1ft<13>
                                                       convolution_top/DATA_OUT_A_1ft_13
    SLICE_X21Y49.BX      net (fanout=5)        0.622   convolution_top/DATA_OUT_A_1ft<13>
    SLICE_X21Y49.CLK     Tckdi       (-Th)    -0.080   convolution_top/DATA_OUT_A_2ft<13>
                                                       convolution_top/DATA_OUT_A_2ft_13
    -------------------------------------------------  ---------------------------
    Total                                      1.114ns (0.492ns logic, 0.622ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2 (SLICE_X16Y24.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_2 (FF)
  Destination:          convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.446ns (0.719 - 0.273)
  Source Clock:         adc_01_en rising at 20.000ns
  Destination Clock:    adc_01_en rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_2 to convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.YQ      Tcko                  0.409   convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<3>
                                                       convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_2
    SLICE_X16Y24.BY      net (fanout=4)        0.368   convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<2>
    SLICE_X16Y24.CLK     Tckdi       (-Th)    -0.132   convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<3>
                                                       convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.541ns logic, 0.368ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X18Y18.SR
  Clock network: locked_2_INV_138_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X18Y18.SR
  Clock network: locked_2_INV_138_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>/SR
  Logical resource: convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1/SR
  Location pin: SLICE_X16Y22.SR
  Clock network: convolution_top/CONV_BUFFER/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pll_1/CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pll_1/CLKIN_IBUFG_OUT          |     20.000ns|      7.500ns|     16.008ns|            0|            0|            0|       148187|
| pll_1/CLK0_BUF                |     20.000ns|      6.000ns|     16.008ns|            0|            0|            0|       140337|
|  pll_2/CLKDV_BUF              |     80.000ns|     64.032ns|          N/A|            0|            0|       140337|            0|
| pll_1/CLK2X_BUF               |     10.000ns|      5.284ns|          N/A|            0|            0|         1205|            0|
| pll_1/CLKDV_BUF               |     40.000ns|     15.432ns|          N/A|            0|            0|         6645|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.802|   10.733|    4.529|    3.013|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_rx_clk       |         |         |    3.233|    7.083|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_tx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_tx_clk       |   19.185|   16.388|    6.464|    5.712|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 580292 paths, 0 nets, and 14855 connections

Design statistics:
   Minimum period:  64.032ns{1}   (Maximum frequency:  15.617MHz)
   Maximum path delay from/to any node:   1.291ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 17 17:02:28 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 266 MB



