Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec  8 15:26:50 2022
| Host         : DESKTOP-31QEL6U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     41          
TIMING-16  Warning           Large setup violation           12          
TIMING-18  Warning           Missing input or output delay   23          
TIMING-20  Warning           Non-clocked latch               18          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (762)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (762)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/opcode_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/opcode_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/state_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line52/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -23.341     -152.278                     25                  405        0.201        0.000                      0                  405        4.500        0.000                       0                   176  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -23.341     -152.278                     25                  405        0.201        0.000                      0                  405        4.500        0.000                       0                   176  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           25  Failing Endpoints,  Worst Slack      -23.341ns,  Total Violation     -152.278ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.341ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.298ns  (logic 22.786ns (68.430%)  route 10.512ns (31.570%))
  Logic Levels:           96  (CARRY4=80 LUT2=1 LUT3=14 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[0]/Q
                         net (fo=18, routed)          0.466     6.013    inputControl/B_reg_reg[11]_0[0]
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.137 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.137    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.650 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.650    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.767 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.767    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.884 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.884    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.001    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.852     8.106    inputControl/ALU_Result0__0[15]
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     8.944 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.944    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.061    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.178 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.178    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.295    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.452 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.641    10.094    inputControl/ALU_Result0__0[14]
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.332    10.426 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.426    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.959 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.959    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.076    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.193    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.310 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.310    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.467 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.570    12.036    inputControl/ALU_Result0__0[13]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.332    12.368 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    12.368    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.918 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.918    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.032 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.032    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.146 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.146    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.260 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.260    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.417 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.685    14.102    inputControl/ALU_Result0__0[12]
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.329    14.431 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.431    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.964 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.964    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.081    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.198    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.315 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.472 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.686    16.158    inputControl/ALU_Result0__0[11]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.332    16.490 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.490    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.023 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.023    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.140 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.140    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.257 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.257    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.374 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.374    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.531 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.578    18.110    inputControl/ALU_Result0__0[10]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.332    18.442 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.442    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.992 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.106 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.106    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.220 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.220    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.334 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.334    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.491 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.623    20.113    inputControl/ALU_Result0__0[9]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.329    20.442 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.442    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.975 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.975    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.092 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.092    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.209 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.209    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.326 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.326    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.483 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.685    22.168    inputControl/ALU_Result0__0[8]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.332    22.500 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    22.500    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.033 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.033    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.150 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.150    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.267 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.267    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.384 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009    23.393    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.550 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.586    24.137    inputControl/ALU_Result0__0[7]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.332    24.469 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    24.469    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.019 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.009    25.028    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.142 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.142    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.256 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.256    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.370 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.370    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.527 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.563    26.090    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    26.419 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    26.419    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.952 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.952    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.069 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.069    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.186 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.186    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.303 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.303    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.460 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.584    28.044    inputControl/ALU_Result0__0[5]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.332    28.376 r  inputControl/ALU_Result[4]_i_23/O
                         net (fo=1, routed)           0.000    28.376    inputControl/ALU_Result[4]_i_23_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.926 r  inputControl/ALU_Result_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.926    inputControl/ALU_Result_reg[4]_i_16_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.040 r  inputControl/ALU_Result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.040    inputControl/ALU_Result_reg[4]_i_11_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.154 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.154    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.268 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.268    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.425 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.589    30.014    inputControl/ALU_Result0__0[4]
    SLICE_X10Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.343 r  inputControl/ALU_Result[3]_i_23/O
                         net (fo=1, routed)           0.000    30.343    inputControl/ALU_Result[3]_i_23_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.876 r  inputControl/ALU_Result_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.876    inputControl/ALU_Result_reg[3]_i_16_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  inputControl/ALU_Result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.993    inputControl/ALU_Result_reg[3]_i_11_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.110 r  inputControl/ALU_Result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.110    inputControl/ALU_Result_reg[3]_i_6_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.227 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.227    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.384 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.739    32.123    inputControl/ALU_Result0__0[3]
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.332    32.455 r  inputControl/ALU_Result[2]_i_23/O
                         net (fo=1, routed)           0.000    32.455    inputControl/ALU_Result[2]_i_23_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.005 r  inputControl/ALU_Result_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.005    inputControl/ALU_Result_reg[2]_i_16_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.119 r  inputControl/ALU_Result_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.119    inputControl/ALU_Result_reg[2]_i_11_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.233 r  inputControl/ALU_Result_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.233    inputControl/ALU_Result_reg[2]_i_6_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.347 r  inputControl/ALU_Result_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.347    inputControl/ALU_Result_reg[2]_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.504 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          0.657    34.161    inputControl/ALU_Result0__0[2]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.329    34.490 r  inputControl/ALU_Result[1]_i_23/O
                         net (fo=1, routed)           0.000    34.490    inputControl/ALU_Result[1]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.023 r  inputControl/ALU_Result_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.023    inputControl/ALU_Result_reg[1]_i_16_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.140 r  inputControl/ALU_Result_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.140    inputControl/ALU_Result_reg[1]_i_11_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.257 r  inputControl/ALU_Result_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.257    inputControl/ALU_Result_reg[1]_i_6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.374 r  inputControl/ALU_Result_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.374    inputControl/ALU_Result_reg[1]_i_3_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.531 r  inputControl/ALU_Result_reg[1]_i_2/CO[1]
                         net (fo=20, routed)          0.691    36.222    inputControl/ALU_Result0__0[1]
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.332    36.554 r  inputControl/ALU_Result[0]_i_22/O
                         net (fo=1, routed)           0.000    36.554    inputControl/ALU_Result[0]_i_22_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.104 r  inputControl/ALU_Result_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.104    inputControl/ALU_Result_reg[0]_i_15_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.218 r  inputControl/ALU_Result_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.218    inputControl/ALU_Result_reg[0]_i_10_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.332 r  inputControl/ALU_Result_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.332    inputControl/ALU_Result_reg[0]_i_5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.446 r  inputControl/ALU_Result_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.446    inputControl/ALU_Result_reg[0]_i_3_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.717 r  inputControl/ALU_Result_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.299    38.016    ALU/ALU_Result0__0[0]
    SLICE_X11Y43         LUT5 (Prop_lut5_I1_O)        0.373    38.389 r  ALU/ALU_Result[0]_i_1/O
                         net (fo=1, routed)           0.000    38.389    ALU/p_0_in[0]
    SLICE_X11Y43         FDRE                                         r  ALU/ALU_Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.451    14.792    ALU/clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  ALU/ALU_Result_reg[0]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.031    15.048    ALU/ALU_Result_reg[0]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -38.389    
  -------------------------------------------------------------------
                         slack                                -23.341    

Slack (VIOLATED) :        -21.229ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.184ns  (logic 21.250ns (68.143%)  route 9.934ns (31.857%))
  Logic Levels:           90  (CARRY4=75 LUT2=1 LUT3=13 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[0]/Q
                         net (fo=18, routed)          0.466     6.013    inputControl/B_reg_reg[11]_0[0]
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.137 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.137    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.650 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.650    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.767 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.767    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.884 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.884    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.001    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.852     8.106    inputControl/ALU_Result0__0[15]
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     8.944 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.944    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.061    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.178 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.178    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.295    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.452 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.641    10.094    inputControl/ALU_Result0__0[14]
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.332    10.426 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.426    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.959 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.959    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.076    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.193    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.310 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.310    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.467 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.570    12.036    inputControl/ALU_Result0__0[13]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.332    12.368 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    12.368    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.918 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.918    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.032 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.032    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.146 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.146    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.260 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.260    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.417 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.685    14.102    inputControl/ALU_Result0__0[12]
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.329    14.431 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.431    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.964 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.964    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.081    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.198    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.315 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.472 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.686    16.158    inputControl/ALU_Result0__0[11]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.332    16.490 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.490    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.023 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.023    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.140 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.140    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.257 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.257    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.374 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.374    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.531 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.578    18.110    inputControl/ALU_Result0__0[10]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.332    18.442 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.442    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.992 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.106 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.106    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.220 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.220    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.334 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.334    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.491 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.623    20.113    inputControl/ALU_Result0__0[9]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.329    20.442 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.442    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.975 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.975    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.092 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.092    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.209 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.209    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.326 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.326    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.483 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.685    22.168    inputControl/ALU_Result0__0[8]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.332    22.500 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    22.500    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.033 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.033    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.150 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.150    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.267 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.267    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.384 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009    23.393    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.550 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.586    24.137    inputControl/ALU_Result0__0[7]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.332    24.469 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    24.469    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.019 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.009    25.028    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.142 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.142    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.256 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.256    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.370 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.370    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.527 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.563    26.090    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    26.419 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    26.419    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.952 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.952    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.069 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.069    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.186 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.186    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.303 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.303    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.460 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.584    28.044    inputControl/ALU_Result0__0[5]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.332    28.376 r  inputControl/ALU_Result[4]_i_23/O
                         net (fo=1, routed)           0.000    28.376    inputControl/ALU_Result[4]_i_23_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.926 r  inputControl/ALU_Result_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.926    inputControl/ALU_Result_reg[4]_i_16_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.040 r  inputControl/ALU_Result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.040    inputControl/ALU_Result_reg[4]_i_11_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.154 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.154    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.268 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.268    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.425 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.589    30.014    inputControl/ALU_Result0__0[4]
    SLICE_X10Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.343 r  inputControl/ALU_Result[3]_i_23/O
                         net (fo=1, routed)           0.000    30.343    inputControl/ALU_Result[3]_i_23_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.876 r  inputControl/ALU_Result_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.876    inputControl/ALU_Result_reg[3]_i_16_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  inputControl/ALU_Result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.993    inputControl/ALU_Result_reg[3]_i_11_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.110 r  inputControl/ALU_Result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.110    inputControl/ALU_Result_reg[3]_i_6_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.227 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.227    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.384 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.739    32.123    inputControl/ALU_Result0__0[3]
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.332    32.455 r  inputControl/ALU_Result[2]_i_23/O
                         net (fo=1, routed)           0.000    32.455    inputControl/ALU_Result[2]_i_23_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.005 r  inputControl/ALU_Result_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.005    inputControl/ALU_Result_reg[2]_i_16_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.119 r  inputControl/ALU_Result_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.119    inputControl/ALU_Result_reg[2]_i_11_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.233 r  inputControl/ALU_Result_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.233    inputControl/ALU_Result_reg[2]_i_6_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.347 r  inputControl/ALU_Result_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.347    inputControl/ALU_Result_reg[2]_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.504 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          0.657    34.161    inputControl/ALU_Result0__0[2]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.329    34.490 r  inputControl/ALU_Result[1]_i_23/O
                         net (fo=1, routed)           0.000    34.490    inputControl/ALU_Result[1]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.023 r  inputControl/ALU_Result_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.023    inputControl/ALU_Result_reg[1]_i_16_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.140 r  inputControl/ALU_Result_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.140    inputControl/ALU_Result_reg[1]_i_11_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.257 r  inputControl/ALU_Result_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.257    inputControl/ALU_Result_reg[1]_i_6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.374 r  inputControl/ALU_Result_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.374    inputControl/ALU_Result_reg[1]_i_3_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.531 r  inputControl/ALU_Result_reg[1]_i_2/CO[1]
                         net (fo=20, routed)          0.412    35.943    ALU/ALU_Result0__0[1]
    SLICE_X11Y40         LUT5 (Prop_lut5_I0_O)        0.332    36.275 r  ALU/ALU_Result[1]_i_1/O
                         net (fo=1, routed)           0.000    36.275    ALU/p_0_in[1]
    SLICE_X11Y40         FDRE                                         r  ALU/ALU_Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.449    14.790    ALU/clk_IBUF_BUFG
    SLICE_X11Y40         FDRE                                         r  ALU/ALU_Result_reg[1]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)        0.031    15.046    ALU/ALU_Result_reg[1]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -36.275    
  -------------------------------------------------------------------
                         slack                                -21.229    

Slack (VIOLATED) :        -19.211ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.166ns  (logic 19.877ns (68.152%)  route 9.289ns (31.848%))
  Logic Levels:           84  (CARRY4=70 LUT2=1 LUT3=12 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[0]/Q
                         net (fo=18, routed)          0.466     6.013    inputControl/B_reg_reg[11]_0[0]
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.137 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.137    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.650 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.650    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.767 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.767    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.884 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.884    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.001    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.852     8.106    inputControl/ALU_Result0__0[15]
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     8.944 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.944    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.061    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.178 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.178    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.295    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.452 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.641    10.094    inputControl/ALU_Result0__0[14]
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.332    10.426 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.426    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.959 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.959    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.076    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.193    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.310 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.310    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.467 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.570    12.036    inputControl/ALU_Result0__0[13]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.332    12.368 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    12.368    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.918 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.918    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.032 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.032    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.146 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.146    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.260 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.260    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.417 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.685    14.102    inputControl/ALU_Result0__0[12]
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.329    14.431 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.431    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.964 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.964    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.081    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.198    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.315 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.472 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.686    16.158    inputControl/ALU_Result0__0[11]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.332    16.490 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.490    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.023 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.023    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.140 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.140    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.257 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.257    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.374 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.374    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.531 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.578    18.110    inputControl/ALU_Result0__0[10]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.332    18.442 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.442    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.992 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.106 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.106    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.220 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.220    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.334 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.334    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.491 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.623    20.113    inputControl/ALU_Result0__0[9]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.329    20.442 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.442    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.975 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.975    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.092 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.092    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.209 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.209    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.326 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.326    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.483 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.685    22.168    inputControl/ALU_Result0__0[8]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.332    22.500 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    22.500    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.033 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.033    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.150 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.150    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.267 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.267    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.384 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009    23.393    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.550 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.586    24.137    inputControl/ALU_Result0__0[7]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.332    24.469 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    24.469    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.019 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.009    25.028    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.142 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.142    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.256 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.256    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.370 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.370    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.527 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.563    26.090    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    26.419 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    26.419    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.952 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.952    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.069 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.069    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.186 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.186    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.303 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.303    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.460 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.584    28.044    inputControl/ALU_Result0__0[5]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.332    28.376 r  inputControl/ALU_Result[4]_i_23/O
                         net (fo=1, routed)           0.000    28.376    inputControl/ALU_Result[4]_i_23_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.926 r  inputControl/ALU_Result_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.926    inputControl/ALU_Result_reg[4]_i_16_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.040 r  inputControl/ALU_Result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.040    inputControl/ALU_Result_reg[4]_i_11_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.154 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.154    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.268 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.268    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.425 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.589    30.014    inputControl/ALU_Result0__0[4]
    SLICE_X10Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.343 r  inputControl/ALU_Result[3]_i_23/O
                         net (fo=1, routed)           0.000    30.343    inputControl/ALU_Result[3]_i_23_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.876 r  inputControl/ALU_Result_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.876    inputControl/ALU_Result_reg[3]_i_16_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  inputControl/ALU_Result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.993    inputControl/ALU_Result_reg[3]_i_11_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.110 r  inputControl/ALU_Result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.110    inputControl/ALU_Result_reg[3]_i_6_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.227 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.227    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.384 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.739    32.123    inputControl/ALU_Result0__0[3]
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.332    32.455 r  inputControl/ALU_Result[2]_i_23/O
                         net (fo=1, routed)           0.000    32.455    inputControl/ALU_Result[2]_i_23_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.005 r  inputControl/ALU_Result_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.005    inputControl/ALU_Result_reg[2]_i_16_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.119 r  inputControl/ALU_Result_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.119    inputControl/ALU_Result_reg[2]_i_11_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.233 r  inputControl/ALU_Result_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.233    inputControl/ALU_Result_reg[2]_i_6_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.347 r  inputControl/ALU_Result_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.347    inputControl/ALU_Result_reg[2]_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.504 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          0.423    33.927    ALU/ALU_Result0__0[2]
    SLICE_X11Y38         LUT5 (Prop_lut5_I0_O)        0.329    34.256 r  ALU/ALU_Result[2]_i_1/O
                         net (fo=1, routed)           0.000    34.256    ALU/p_0_in[2]
    SLICE_X11Y38         FDRE                                         r  ALU/ALU_Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.448    14.789    ALU/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  ALU/ALU_Result_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)        0.031    15.045    ALU/ALU_Result_reg[2]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -34.256    
  -------------------------------------------------------------------
                         slack                                -19.211    

Slack (VIOLATED) :        -17.099ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.053ns  (logic 18.499ns (68.380%)  route 8.554ns (31.620%))
  Logic Levels:           78  (CARRY4=65 LUT2=1 LUT3=11 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[0]/Q
                         net (fo=18, routed)          0.466     6.013    inputControl/B_reg_reg[11]_0[0]
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.137 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.137    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.650 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.650    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.767 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.767    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.884 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.884    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.001    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.852     8.106    inputControl/ALU_Result0__0[15]
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     8.944 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.944    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.061    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.178 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.178    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.295    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.452 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.641    10.094    inputControl/ALU_Result0__0[14]
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.332    10.426 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.426    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.959 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.959    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.076    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.193    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.310 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.310    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.467 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.570    12.036    inputControl/ALU_Result0__0[13]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.332    12.368 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    12.368    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.918 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.918    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.032 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.032    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.146 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.146    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.260 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.260    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.417 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.685    14.102    inputControl/ALU_Result0__0[12]
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.329    14.431 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.431    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.964 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.964    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.081    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.198    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.315 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.472 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.686    16.158    inputControl/ALU_Result0__0[11]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.332    16.490 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.490    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.023 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.023    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.140 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.140    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.257 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.257    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.374 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.374    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.531 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.578    18.110    inputControl/ALU_Result0__0[10]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.332    18.442 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.442    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.992 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.106 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.106    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.220 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.220    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.334 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.334    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.491 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.623    20.113    inputControl/ALU_Result0__0[9]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.329    20.442 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.442    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.975 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.975    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.092 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.092    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.209 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.209    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.326 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.326    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.483 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.685    22.168    inputControl/ALU_Result0__0[8]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.332    22.500 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    22.500    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.033 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.033    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.150 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.150    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.267 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.267    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.384 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009    23.393    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.550 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.586    24.137    inputControl/ALU_Result0__0[7]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.332    24.469 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    24.469    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.019 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.009    25.028    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.142 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.142    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.256 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.256    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.370 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.370    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.527 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.563    26.090    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    26.419 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    26.419    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.952 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.952    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.069 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.069    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.186 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.186    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.303 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.303    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.460 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.584    28.044    inputControl/ALU_Result0__0[5]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.332    28.376 r  inputControl/ALU_Result[4]_i_23/O
                         net (fo=1, routed)           0.000    28.376    inputControl/ALU_Result[4]_i_23_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.926 r  inputControl/ALU_Result_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.926    inputControl/ALU_Result_reg[4]_i_16_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.040 r  inputControl/ALU_Result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.040    inputControl/ALU_Result_reg[4]_i_11_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.154 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.154    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.268 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.268    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.425 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.589    30.014    inputControl/ALU_Result0__0[4]
    SLICE_X10Y33         LUT3 (Prop_lut3_I0_O)        0.329    30.343 r  inputControl/ALU_Result[3]_i_23/O
                         net (fo=1, routed)           0.000    30.343    inputControl/ALU_Result[3]_i_23_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.876 r  inputControl/ALU_Result_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.876    inputControl/ALU_Result_reg[3]_i_16_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.993 r  inputControl/ALU_Result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.993    inputControl/ALU_Result_reg[3]_i_11_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.110 r  inputControl/ALU_Result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.110    inputControl/ALU_Result_reg[3]_i_6_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.227 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.227    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.384 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.428    31.811    ALU/ALU_Result0__0[3]
    SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.332    32.143 r  ALU/ALU_Result[3]_i_1/O
                         net (fo=1, routed)           0.000    32.143    ALU/p_0_in[3]
    SLICE_X11Y37         FDRE                                         r  ALU/ALU_Result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.447    14.788    ALU/clk_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  ALU/ALU_Result_reg[3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)        0.031    15.044    ALU/ALU_Result_reg[3]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -32.143    
  -------------------------------------------------------------------
                         slack                                -17.099    

Slack (VIOLATED) :        -15.286ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.239ns  (logic 17.126ns (67.856%)  route 8.113ns (32.144%))
  Logic Levels:           72  (CARRY4=60 LUT2=1 LUT3=10 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[0]/Q
                         net (fo=18, routed)          0.466     6.013    inputControl/B_reg_reg[11]_0[0]
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.137 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.137    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.650 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.650    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.767 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.767    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.884 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.884    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.001    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.852     8.106    inputControl/ALU_Result0__0[15]
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     8.944 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.944    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.061    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.178 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.178    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.295    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.452 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.641    10.094    inputControl/ALU_Result0__0[14]
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.332    10.426 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.426    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.959 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.959    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.076    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.193    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.310 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.310    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.467 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.570    12.036    inputControl/ALU_Result0__0[13]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.332    12.368 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    12.368    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.918 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.918    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.032 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.032    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.146 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.146    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.260 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.260    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.417 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.685    14.102    inputControl/ALU_Result0__0[12]
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.329    14.431 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.431    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.964 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.964    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.081    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.198    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.315 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.472 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.686    16.158    inputControl/ALU_Result0__0[11]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.332    16.490 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.490    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.023 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.023    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.140 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.140    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.257 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.257    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.374 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.374    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.531 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.578    18.110    inputControl/ALU_Result0__0[10]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.332    18.442 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.442    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.992 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.106 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.106    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.220 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.220    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.334 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.334    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.491 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.623    20.113    inputControl/ALU_Result0__0[9]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.329    20.442 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.442    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.975 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.975    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.092 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.092    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.209 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.209    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.326 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.326    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.483 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.685    22.168    inputControl/ALU_Result0__0[8]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.332    22.500 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    22.500    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.033 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.033    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.150 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.150    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.267 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.267    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.384 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009    23.393    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.550 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.586    24.137    inputControl/ALU_Result0__0[7]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.332    24.469 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    24.469    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.019 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.009    25.028    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.142 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.142    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.256 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.256    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.370 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.370    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.527 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.563    26.090    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    26.419 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    26.419    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.952 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.952    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.069 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.069    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.186 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.186    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.303 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.303    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.460 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.584    28.044    inputControl/ALU_Result0__0[5]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.332    28.376 r  inputControl/ALU_Result[4]_i_23/O
                         net (fo=1, routed)           0.000    28.376    inputControl/ALU_Result[4]_i_23_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.926 r  inputControl/ALU_Result_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.926    inputControl/ALU_Result_reg[4]_i_16_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.040 r  inputControl/ALU_Result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.040    inputControl/ALU_Result_reg[4]_i_11_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.154 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.154    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.268 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.268    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.425 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.575    30.000    ALU/ALU_Result0__0[4]
    SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.329    30.329 r  ALU/ALU_Result[4]_i_1/O
                         net (fo=1, routed)           0.000    30.329    ALU/p_0_in[4]
    SLICE_X11Y35         FDRE                                         r  ALU/ALU_Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.446    14.787    ALU/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  ALU/ALU_Result_reg[4]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y35         FDRE (Setup_fdre_C_D)        0.031    15.043    ALU/ALU_Result_reg[4]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -30.329    
  -------------------------------------------------------------------
                         slack                                -15.286    

Slack (VIOLATED) :        -13.141ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.087ns  (logic 15.748ns (68.211%)  route 7.339ns (31.789%))
  Logic Levels:           66  (CARRY4=55 LUT2=1 LUT3=9 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[0]/Q
                         net (fo=18, routed)          0.466     6.013    inputControl/B_reg_reg[11]_0[0]
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.137 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.137    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.650 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.650    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.767 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.767    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.884 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.884    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.001    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.852     8.106    inputControl/ALU_Result0__0[15]
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     8.944 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.944    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.061    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.178 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.178    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.295    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.452 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.641    10.094    inputControl/ALU_Result0__0[14]
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.332    10.426 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.426    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.959 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.959    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.076    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.193    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.310 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.310    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.467 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.570    12.036    inputControl/ALU_Result0__0[13]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.332    12.368 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    12.368    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.918 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.918    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.032 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.032    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.146 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.146    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.260 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.260    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.417 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.685    14.102    inputControl/ALU_Result0__0[12]
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.329    14.431 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.431    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.964 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.964    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.081    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.198    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.315 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.472 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.686    16.158    inputControl/ALU_Result0__0[11]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.332    16.490 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.490    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.023 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.023    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.140 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.140    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.257 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.257    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.374 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.374    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.531 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.578    18.110    inputControl/ALU_Result0__0[10]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.332    18.442 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.442    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.992 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.106 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.106    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.220 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.220    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.334 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.334    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.491 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.623    20.113    inputControl/ALU_Result0__0[9]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.329    20.442 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.442    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.975 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.975    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.092 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.092    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.209 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.209    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.326 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.326    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.483 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.685    22.168    inputControl/ALU_Result0__0[8]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.332    22.500 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    22.500    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.033 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.033    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.150 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.150    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.267 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.267    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.384 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009    23.393    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.550 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.586    24.137    inputControl/ALU_Result0__0[7]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.332    24.469 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    24.469    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.019 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.009    25.028    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.142 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.142    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.256 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.256    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.370 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.370    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.527 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.563    26.090    inputControl/ALU_Result0__0[6]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.329    26.419 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    26.419    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.952 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.952    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.069 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.069    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.186 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.186    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.303 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.303    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.460 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.385    27.846    ALU/ALU_Result0__0[5]
    SLICE_X9Y31          LUT5 (Prop_lut5_I1_O)        0.332    28.178 r  ALU/ALU_Result[5]_i_1/O
                         net (fo=1, routed)           0.000    28.178    ALU/p_0_in[5]
    SLICE_X9Y31          FDRE                                         r  ALU/ALU_Result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.440    14.781    ALU/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  ALU/ALU_Result_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.031    15.037    ALU/ALU_Result_reg[5]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -28.177    
  -------------------------------------------------------------------
                         slack                                -13.141    

Slack (VIOLATED) :        -11.232ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.178ns  (logic 14.375ns (67.878%)  route 6.803ns (32.122%))
  Logic Levels:           60  (CARRY4=50 LUT2=1 LUT3=8 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[0]/Q
                         net (fo=18, routed)          0.466     6.013    inputControl/B_reg_reg[11]_0[0]
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.137 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.137    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.650 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.650    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.767 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.767    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.884 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.884    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.001    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.852     8.106    inputControl/ALU_Result0__0[15]
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     8.944 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.944    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.061    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.178 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.178    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.295    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.452 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.641    10.094    inputControl/ALU_Result0__0[14]
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.332    10.426 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.426    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.959 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.959    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.076    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.193    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.310 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.310    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.467 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.570    12.036    inputControl/ALU_Result0__0[13]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.332    12.368 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    12.368    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.918 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.918    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.032 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.032    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.146 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.146    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.260 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.260    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.417 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.685    14.102    inputControl/ALU_Result0__0[12]
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.329    14.431 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.431    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.964 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.964    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.081    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.198    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.315 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.472 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.686    16.158    inputControl/ALU_Result0__0[11]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.332    16.490 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.490    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.023 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.023    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.140 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.140    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.257 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.257    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.374 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.374    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.531 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.578    18.110    inputControl/ALU_Result0__0[10]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.332    18.442 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.442    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.992 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.106 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.106    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.220 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.220    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.334 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.334    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.491 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.623    20.113    inputControl/ALU_Result0__0[9]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.329    20.442 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.442    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.975 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.975    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.092 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.092    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.209 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.209    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.326 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.326    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.483 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.685    22.168    inputControl/ALU_Result0__0[8]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.332    22.500 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    22.500    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.033 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.033    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.150 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.150    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.267 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.267    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.384 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009    23.393    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.550 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.586    24.137    inputControl/ALU_Result0__0[7]
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.332    24.469 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    24.469    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.019 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.009    25.028    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.142 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.142    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.256 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.256    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.370 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.370    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.527 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.412    25.939    ALU/ALU_Result0__0[6]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.329    26.268 r  ALU/ALU_Result[6]_i_1/O
                         net (fo=1, routed)           0.000    26.268    ALU/p_0_in[6]
    SLICE_X11Y28         FDRE                                         r  ALU/ALU_Result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.439    14.780    ALU/clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  ALU/ALU_Result_reg[6]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.031    15.036    ALU/ALU_Result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -26.268    
  -------------------------------------------------------------------
                         slack                                -11.232    

Slack (VIOLATED) :        -9.270ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.210ns  (logic 12.997ns (67.656%)  route 6.213ns (32.344%))
  Logic Levels:           54  (CARRY4=45 LUT2=1 LUT3=7 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[0]/Q
                         net (fo=18, routed)          0.466     6.013    inputControl/B_reg_reg[11]_0[0]
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.137 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.137    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.650 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.650    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.767 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.767    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.884 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.884    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.001    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.852     8.106    inputControl/ALU_Result0__0[15]
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     8.944 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.944    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.061    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.178 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.178    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.295    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.452 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.641    10.094    inputControl/ALU_Result0__0[14]
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.332    10.426 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.426    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.959 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.959    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.076    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.193    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.310 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.310    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.467 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.570    12.036    inputControl/ALU_Result0__0[13]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.332    12.368 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    12.368    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.918 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.918    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.032 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.032    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.146 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.146    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.260 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.260    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.417 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.685    14.102    inputControl/ALU_Result0__0[12]
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.329    14.431 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.431    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.964 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.964    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.081    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.198    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.315 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.472 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.686    16.158    inputControl/ALU_Result0__0[11]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.332    16.490 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.490    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.023 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.023    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.140 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.140    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.257 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.257    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.374 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.374    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.531 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.578    18.110    inputControl/ALU_Result0__0[10]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.332    18.442 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.442    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.992 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.106 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.106    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.220 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.220    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.334 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.334    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.491 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.623    20.113    inputControl/ALU_Result0__0[9]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.329    20.442 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.442    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.975 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.975    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.092 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.092    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.209 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.209    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.326 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.326    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.483 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.685    22.168    inputControl/ALU_Result0__0[8]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.332    22.500 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    22.500    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.033 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.033    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.150 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.150    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.267 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.267    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.384 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009    23.393    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.550 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.418    23.969    ALU/ALU_Result0__0[7]
    SLICE_X11Y25         LUT5 (Prop_lut5_I1_O)        0.332    24.301 r  ALU/ALU_Result[7]_i_1/O
                         net (fo=1, routed)           0.000    24.301    ALU/p_0_in[7]
    SLICE_X11Y25         FDRE                                         r  ALU/ALU_Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.434    14.775    ALU/clk_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  ALU/ALU_Result_reg[7]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)        0.031    15.031    ALU/ALU_Result_reg[7]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -24.301    
  -------------------------------------------------------------------
                         slack                                 -9.270    

Slack (VIOLATED) :        -7.163ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.105ns  (logic 11.624ns (67.957%)  route 5.481ns (32.043%))
  Logic Levels:           48  (CARRY4=40 LUT2=1 LUT3=6 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[0]/Q
                         net (fo=18, routed)          0.466     6.013    inputControl/B_reg_reg[11]_0[0]
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.137 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.137    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.650 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.650    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.767 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.767    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.884 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.884    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.001    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.852     8.106    inputControl/ALU_Result0__0[15]
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     8.944 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.944    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.061    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.178 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.178    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.295    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.452 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.641    10.094    inputControl/ALU_Result0__0[14]
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.332    10.426 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.426    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.959 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.959    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.076    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.193    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.310 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.310    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.467 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.570    12.036    inputControl/ALU_Result0__0[13]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.332    12.368 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    12.368    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.918 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.918    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.032 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.032    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.146 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.146    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.260 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.260    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.417 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.685    14.102    inputControl/ALU_Result0__0[12]
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.329    14.431 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.431    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.964 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.964    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.081    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.198    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.315 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.472 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.686    16.158    inputControl/ALU_Result0__0[11]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.332    16.490 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.490    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.023 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.023    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.140 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.140    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.257 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.257    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.374 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.374    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.531 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.578    18.110    inputControl/ALU_Result0__0[10]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.332    18.442 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.442    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.992 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.106 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.106    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.220 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.220    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.334 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.334    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.491 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.623    20.113    inputControl/ALU_Result0__0[9]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.329    20.442 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    20.442    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.975 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.975    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.092 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.092    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.209 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.209    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.326 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.326    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.483 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.380    21.863    ALU/ALU_Result0__0[8]
    SLICE_X9Y23          LUT5 (Prop_lut5_I1_O)        0.332    22.195 r  ALU/ALU_Result[8]_i_1/O
                         net (fo=1, routed)           0.000    22.195    ALU/p_0_in[8]
    SLICE_X9Y23          FDRE                                         r  ALU/ALU_Result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.435    14.776    ALU/clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  ALU/ALU_Result_reg[8]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.031    15.032    ALU/ALU_Result_reg[8]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -22.195    
  -------------------------------------------------------------------
                         slack                                 -7.163    

Slack (VIOLATED) :        -5.322ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.265ns  (logic 10.251ns (67.155%)  route 5.014ns (32.845%))
  Logic Levels:           42  (CARRY4=35 LUT2=1 LUT3=5 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  inputControl/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[0]/Q
                         net (fo=18, routed)          0.466     6.013    inputControl/B_reg_reg[11]_0[0]
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.137 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     6.137    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.650 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.650    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.767 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.767    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.884 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.884    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.001    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.852     8.106    inputControl/ALU_Result0__0[15]
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     8.944 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.944    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.061    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.178 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.178    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.295    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.452 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.641    10.094    inputControl/ALU_Result0__0[14]
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.332    10.426 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    10.426    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.959 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.959    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.076    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.193    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.310 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.310    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.467 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.570    12.036    inputControl/ALU_Result0__0[13]
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.332    12.368 r  inputControl/ALU_Result[12]_i_23/O
                         net (fo=1, routed)           0.000    12.368    inputControl/ALU_Result[12]_i_23_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.918 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.918    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.032 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.032    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.146 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.146    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.260 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.260    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.417 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.685    14.102    inputControl/ALU_Result0__0[12]
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.329    14.431 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    14.431    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.964 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.964    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.081    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.198    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.315 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.472 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.686    16.158    inputControl/ALU_Result0__0[11]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.332    16.490 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    16.490    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.023 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.023    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.140 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.140    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.257 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.257    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.374 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.374    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.531 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.578    18.110    inputControl/ALU_Result0__0[10]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.332    18.442 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    18.442    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.992 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.106 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.106    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.220 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.220    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.334 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.334    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.491 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.535    20.026    ALU/ALU_Result0__0[9]
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.329    20.355 r  ALU/ALU_Result[9]_i_1/O
                         net (fo=1, routed)           0.000    20.355    ALU/p_0_in[9]
    SLICE_X9Y23          FDRE                                         r  ALU/ALU_Result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.435    14.776    ALU/clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  ALU/ALU_Result_reg[9]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.032    15.033    ALU/ALU_Result_reg[9]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -20.355    
  -------------------------------------------------------------------
                         slack                                 -5.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inputControl/rcd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputControl/opcode_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.565     1.448    inputControl/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  inputControl/rcd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.148     1.596 f  inputControl/rcd_reg[2]/Q
                         net (fo=3, routed)           0.075     1.671    uart/receiver/opcode_reg_reg[0][1]
    SLICE_X10Y9          LUT6 (Prop_lut6_I2_O)        0.098     1.769 r  uart/receiver/opcode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    inputControl/opcode_reg_reg[0]_1
    SLICE_X10Y9          FDRE                                         r  inputControl/opcode_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.835     1.962    inputControl/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  inputControl/opcode_reg_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.120     1.568    inputControl/opcode_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 inputControl/rcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputControl/rcd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.563     1.446    inputControl/clk_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  inputControl/rcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  inputControl/rcd_reg[0]/Q
                         net (fo=1, routed)           0.116     1.726    inputControl/rcd[0]
    SLICE_X12Y10         FDRE                                         r  inputControl/rcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.834     1.961    inputControl/clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  inputControl/rcd_reg[1]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.060     1.523    inputControl/rcd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.549%)  route 0.161ns (46.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.589     1.472    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.161     1.774    vga_sync/x[0]
    SLICE_X2Y17          LUT5 (Prop_lut5_I3_O)        0.045     1.819 r  vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.819    vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.121     1.606    vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/thousands_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/thousands_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.770%)  route 0.166ns (47.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.562     1.445    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  binary2DIG/numberCounter/thousands_reg[0]/Q
                         net (fo=6, routed)           0.166     1.753    binary2DIG/numberCounter/thousands_reg[0]_0[0]
    SLICE_X12Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.798 r  binary2DIG/numberCounter/thousands[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    binary2DIG/numberCounter/p_0_in[1]
    SLICE_X12Y16         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.829     1.956    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  binary2DIG/numberCounter/thousands_reg[1]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X12Y16         FDRE (Hold_fdre_C_D)         0.120     1.578    binary2DIG/numberCounter/thousands_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.864%)  route 0.175ns (48.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.589     1.472    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.175     1.789    vga_sync/x[0]
    SLICE_X2Y17          LUT3 (Prop_lut3_I2_O)        0.048     1.837 r  vga_sync/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    vga_sync/h_count_reg[2]_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  vga_sync/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.131     1.616    vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.891%)  route 0.172ns (48.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.590     1.473    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga_sync/v_count_reg_reg[6]/Q
                         net (fo=10, routed)          0.172     1.787    vga_sync/v_count_reg_reg[6]_0[3]
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.045     1.832 r  vga_sync/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.832    vga_sync/v_count_reg[9]_i_2_n_0
    SLICE_X2Y15          FDCE                                         r  vga_sync/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.860     1.987    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y15          FDCE                                         r  vga_sync/v_count_reg_reg[9]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y15          FDCE (Hold_fdce_C_D)         0.121     1.609    vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.464%)  route 0.175ns (48.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.589     1.472    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.175     1.789    vga_sync/x[0]
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  vga_sync/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    vga_sync/h_count_reg[1]_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  vga_sync/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  vga_sync/h_count_reg_reg[1]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.120     1.605    vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.157%)  route 0.127ns (37.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.591     1.474    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y15          FDCE                                         r  vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  vga_sync/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.127     1.765    vga_sync/y[8]
    SLICE_X1Y15          LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  vga_sync/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.810    vga_sync/v_count_reg[3]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  vga_sync/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.860     1.987    vga_sync/clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.092     1.580    vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.901%)  route 0.179ns (49.099%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.589     1.472    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.179     1.793    vga_sync/x[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I1_O)        0.045     1.838 r  vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.838    vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.121     1.606    vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 inputControl/opcode_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.663%)  route 0.166ns (44.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.565     1.448    inputControl/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  inputControl/opcode_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  inputControl/opcode_reg_reg[0]/Q
                         net (fo=34, routed)          0.166     1.779    ALU/opcode[0]
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.045     1.824 r  ALU/ALU_Result[15]_i_1/O
                         net (fo=1, routed)           0.000     1.824    ALU/p_0_in[15]
    SLICE_X10Y10         FDRE                                         r  ALU/ALU_Result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.834     1.961    ALU/clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  ALU/ALU_Result_reg[15]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X10Y10         FDRE (Hold_fdre_C_D)         0.120     1.583    ALU/ALU_Result_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    vga_control/cdr/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y43   ALU/ALU_Result_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y18   ALU/ALU_Result_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y15    ALU/ALU_Result_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y13    ALU/ALU_Result_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y12    ALU/ALU_Result_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y12    ALU/ALU_Result_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y10   ALU/ALU_Result_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y40   ALU/ALU_Result_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y43   ALU/ALU_Result_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y43   ALU/ALU_Result_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   ALU/ALU_Result_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   ALU/ALU_Result_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y15    ALU/ALU_Result_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y15    ALU/ALU_Result_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y13    ALU/ALU_Result_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y13    ALU/ALU_Result_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12    ALU/ALU_Result_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12    ALU/ALU_Result_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y43   ALU/ALU_Result_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y43   ALU/ALU_Result_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   ALU/ALU_Result_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   ALU/ALU_Result_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y15    ALU/ALU_Result_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y15    ALU/ALU_Result_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y13    ALU/ALU_Result_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y13    ALU/ALU_Result_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12    ALU/ALU_Result_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12    ALU/ALU_Result_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_control/cdr/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.150ns  (logic 4.785ns (47.149%)  route 5.364ns (52.851%))
  Logic Levels:           5  (LDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[7]/G
    SLICE_X10Y11         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  vga_control/cdr/data_reg[7]/Q
                         net (fo=1, routed)           1.023     1.648    vga_control/cdr/digit_word[7]
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.124     1.772 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.772    vga_control/cdr/vgaRed_OBUF[3]_inst_i_10_n_0
    SLICE_X8Y11          MUXF7 (Prop_muxf7_I0_O)      0.209     1.981 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.091     3.071    vga_sync/vgaBlue[2]
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.297     3.368 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.251     6.619    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.150 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.150    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.073ns  (logic 4.507ns (44.742%)  route 5.566ns (55.258%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.596     2.114    binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X13Y17         LUT6 (Prop_lut6_I4_O)        0.124     2.238 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.897     3.135    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.150     3.285 r  binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.073     6.358    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    10.073 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.073    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.058ns  (logic 4.496ns (44.706%)  route 5.561ns (55.294%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.596     2.114    binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X13Y17         LUT6 (Prop_lut6_I4_O)        0.124     2.238 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.814     3.052    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y17         LUT4 (Prop_lut4_I2_O)        0.146     3.198 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.151     6.349    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    10.058 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.058    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.962ns  (logic 4.295ns (43.116%)  route 5.667ns (56.884%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.596     2.114    binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X13Y17         LUT6 (Prop_lut6_I4_O)        0.124     2.238 f  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.897     3.135    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.259 r  binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.174     6.433    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.962 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.962    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.902ns  (logic 4.552ns (45.968%)  route 5.350ns (54.032%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.596     2.114    binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X13Y17         LUT6 (Prop_lut6_I4_O)        0.124     2.238 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.894     3.132    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.150     3.282 r  binary2DIG/numberCounter/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.860     6.142    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     9.902 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.902    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.848ns  (logic 4.301ns (43.675%)  route 5.547ns (56.325%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.596     2.114    binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X13Y17         LUT6 (Prop_lut6_I4_O)        0.124     2.238 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.894     3.132    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.256 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.057     6.313    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.848 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.848    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.835ns  (logic 4.286ns (43.579%)  route 5.549ns (56.421%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.596     2.114    binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X13Y17         LUT6 (Prop_lut6_I4_O)        0.124     2.238 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.814     3.052    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y17         LUT4 (Prop_lut4_I1_O)        0.124     3.176 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.139     6.315    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.835 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.835    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.673ns  (logic 4.297ns (44.426%)  route 5.376ns (55.574%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.596     2.114    binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X13Y17         LUT6 (Prop_lut6_I4_O)        0.124     2.238 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.869     3.106    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y17         LUT4 (Prop_lut4_I3_O)        0.124     3.230 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.911     6.142    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.673 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.673    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.670ns  (logic 4.784ns (49.476%)  route 4.886ns (50.524%))
  Logic Levels:           5  (LDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[7]/G
    SLICE_X10Y11         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  vga_control/cdr/data_reg[7]/Q
                         net (fo=1, routed)           1.023     1.648    vga_control/cdr/digit_word[7]
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.124     1.772 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.772    vga_control/cdr/vgaRed_OBUF[3]_inst_i_10_n_0
    SLICE_X8Y11          MUXF7 (Prop_muxf7_I0_O)      0.209     1.981 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.091     3.071    vga_sync/vgaBlue[2]
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.297     3.368 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.772     6.141    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     9.670 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.670    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.513ns  (logic 4.779ns (50.235%)  route 4.734ns (49.765%))
  Logic Levels:           5  (LDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[7]/G
    SLICE_X10Y11         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  vga_control/cdr/data_reg[7]/Q
                         net (fo=1, routed)           1.023     1.648    vga_control/cdr/digit_word[7]
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.124     1.772 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.772    vga_control/cdr/vgaRed_OBUF[3]_inst_i_10_n_0
    SLICE_X8Y11          MUXF7 (Prop_muxf7_I0_O)      0.209     1.981 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.091     3.071    vga_sync/vgaBlue[2]
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.297     3.368 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.621     5.989    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     9.513 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.513    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 singlePulser/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            singlePulser/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.899%)  route 0.166ns (47.101%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  singlePulser/state_reg/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/state_reg/Q
                         net (fo=2, routed)           0.166     0.307    singlePulser/p_0_in[0]
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.352 r  singlePulser/d_i_1/O
                         net (fo=1, routed)           0.000     0.352    singlePulser/d_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  singlePulser/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[15].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[15].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[15].fDiv/clkDiv_reg/C
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[15].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[15].fDiv/clkDiv_reg_0
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[15].fDiv/clkDiv_i_1__14/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[15].fDiv/clkDiv_i_1__14_n_0
    SLICE_X13Y20         FDRE                                         r  nolabel_line52/genblk1[15].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[2].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[2].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[2].fDiv/clkDiv_reg/C
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[2].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[2].fDiv/clkDiv_reg_0
    SLICE_X15Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[2].fDiv/clkDiv_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[2].fDiv/clkDiv_i_1__1_n_0
    SLICE_X15Y14         FDRE                                         r  nolabel_line52/genblk1[2].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[3].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[3].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[3].fDiv/clkDiv_reg/C
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[3].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[3].fDiv/clkDiv_reg_0
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[3].fDiv/clkDiv_i_1__2/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[3].fDiv/clkDiv_i_1__2_n_0
    SLICE_X13Y14         FDRE                                         r  nolabel_line52/genblk1[3].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[7].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[7].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[7].fDiv/clkDiv_reg/C
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[7].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[7].fDiv/clkDiv_reg_0
    SLICE_X15Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[7].fDiv/clkDiv_i_1__6/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[7].fDiv/clkDiv_i_1__6_n_0
    SLICE_X15Y15         FDRE                                         r  nolabel_line52/genblk1[7].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[8].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[8].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[8].fDiv/clkDiv_reg/C
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[8].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[8].fDiv/clkDiv_reg_0
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[8].fDiv/clkDiv_i_1__7/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[8].fDiv/clkDiv_i_1__7_n_0
    SLICE_X15Y16         FDRE                                         r  nolabel_line52/genblk1[8].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE                         0.000     0.000 r  uart/receiver/received_reg/C
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/received_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/receiver/received_reg_0[0]
    SLICE_X13Y13         LUT5 (Prop_lut5_I0_O)        0.045     0.354 r  uart/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.354    uart/receiver/received_i_1_n_0
    SLICE_X13Y13         FDRE                                         r  uart/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[10].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[10].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[10].fDiv/clkDiv_reg/C
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[10].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[10].fDiv/clkDiv_reg_0
    SLICE_X15Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[10].fDiv/clkDiv_i_1__9/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[10].fDiv/clkDiv_i_1__9_n_0
    SLICE_X15Y19         FDRE                                         r  nolabel_line52/genblk1[10].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[1].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[1].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[1].fDiv/clkDiv_reg/C
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[1].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[1].fDiv/clkDiv_reg_0
    SLICE_X15Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[1].fDiv/clkDiv_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[1].fDiv/clkDiv_i_1__0_n_0
    SLICE_X15Y18         FDRE                                         r  nolabel_line52/genblk1[1].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[9].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[9].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[9].fDiv/clkDiv_reg/C
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[9].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[9].fDiv/clkDiv_reg_0
    SLICE_X15Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[9].fDiv/clkDiv_i_1__8/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[9].fDiv/clkDiv_i_1__8_n_0
    SLICE_X15Y17         FDRE                                         r  nolabel_line52/genblk1[9].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputControl/B_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.559ns  (logic 4.960ns (31.882%)  route 10.598ns (68.118%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  inputControl/B_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]/Q
                         net (fo=38, routed)          3.275     8.821    inputControl/B[5]
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.945 r  inputControl/led_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.397    inputControl/led_OBUF[1]_inst_i_6_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  inputControl/led_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           1.110    10.632    inputControl/led_OBUF[1]_inst_i_5_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.756 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.900    11.656    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.780 f  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          1.009    12.789    vga_sync/led_OBUF[0]
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.150    12.939 r  vga_sync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.601    13.540    vga_sync/h_count_reg_reg[7]_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I4_O)        0.328    13.868 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.251    17.119    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    20.649 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.649    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.079ns  (logic 4.959ns (32.888%)  route 10.120ns (67.112%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  inputControl/B_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]/Q
                         net (fo=38, routed)          3.275     8.821    inputControl/B[5]
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.945 r  inputControl/led_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.397    inputControl/led_OBUF[1]_inst_i_6_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  inputControl/led_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           1.110    10.632    inputControl/led_OBUF[1]_inst_i_5_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.756 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.900    11.656    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.780 f  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          1.009    12.789    vga_sync/led_OBUF[0]
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.150    12.939 r  vga_sync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.601    13.540    vga_sync/h_count_reg_reg[7]_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I4_O)        0.328    13.868 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.772    16.640    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    20.169 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.169    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.922ns  (logic 4.954ns (33.198%)  route 9.968ns (66.802%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  inputControl/B_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]/Q
                         net (fo=38, routed)          3.275     8.821    inputControl/B[5]
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.945 r  inputControl/led_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.397    inputControl/led_OBUF[1]_inst_i_6_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  inputControl/led_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           1.110    10.632    inputControl/led_OBUF[1]_inst_i_5_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.756 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.900    11.656    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.780 f  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          1.009    12.789    vga_sync/led_OBUF[0]
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.150    12.939 r  vga_sync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.601    13.540    vga_sync/h_count_reg_reg[7]_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I4_O)        0.328    13.868 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.621    16.489    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    20.013 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.013    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.772ns  (logic 4.955ns (33.542%)  route 9.817ns (66.458%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  inputControl/B_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]/Q
                         net (fo=38, routed)          3.275     8.821    inputControl/B[5]
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.945 r  inputControl/led_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.397    inputControl/led_OBUF[1]_inst_i_6_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  inputControl/led_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           1.110    10.632    inputControl/led_OBUF[1]_inst_i_5_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.756 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.900    11.656    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.780 f  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          1.009    12.789    vga_sync/led_OBUF[0]
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.150    12.939 r  vga_sync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.601    13.540    vga_sync/h_count_reg_reg[7]_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I4_O)        0.328    13.868 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.469    16.337    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    19.862 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.862    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.717ns  (logic 4.932ns (33.516%)  route 9.784ns (66.484%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  inputControl/B_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]/Q
                         net (fo=38, routed)          3.275     8.821    inputControl/B[5]
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.945 r  inputControl/led_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.397    inputControl/led_OBUF[1]_inst_i_6_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  inputControl/led_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           1.110    10.632    inputControl/led_OBUF[1]_inst_i_5_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.756 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.900    11.656    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.780 f  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          1.009    12.789    vga_sync/led_OBUF[0]
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.150    12.939 r  vga_sync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.601    13.540    vga_sync/h_count_reg_reg[7]_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I4_O)        0.328    13.868 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.437    16.305    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    19.807 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.807    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.615ns  (logic 4.949ns (33.862%)  route 9.666ns (66.138%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  inputControl/B_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]/Q
                         net (fo=38, routed)          3.275     8.821    inputControl/B[5]
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.945 r  inputControl/led_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.397    inputControl/led_OBUF[1]_inst_i_6_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  inputControl/led_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           1.110    10.632    inputControl/led_OBUF[1]_inst_i_5_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.756 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.900    11.656    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.780 f  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          1.009    12.789    vga_sync/led_OBUF[0]
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.150    12.939 r  vga_sync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.601    13.540    vga_sync/h_count_reg_reg[7]_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I4_O)        0.328    13.868 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.318    16.186    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    19.705 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.705    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.663ns  (logic 4.482ns (35.392%)  route 8.181ns (64.608%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  inputControl/B_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 f  inputControl/B_reg_reg[5]/Q
                         net (fo=38, routed)          3.275     8.821    inputControl/B[5]
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.945 f  inputControl/led_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.397    inputControl/led_OBUF[1]_inst_i_6_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.521 f  inputControl/led_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           1.110    10.632    inputControl/led_OBUF[1]_inst_i_5_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.756 r  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.900    11.656    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.780 r  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          2.444    14.224    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    17.753 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.753    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.743ns  (logic 1.430ns (13.311%)  route 9.313ns (86.689%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  inputControl/B_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 f  inputControl/B_reg_reg[5]/Q
                         net (fo=38, routed)          3.275     8.821    inputControl/B[5]
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.945 f  inputControl/led_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.397    inputControl/led_OBUF[1]_inst_i_6_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.521 f  inputControl/led_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           1.110    10.632    inputControl/led_OBUF[1]_inst_i_5_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.756 r  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.900    11.656    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.780 r  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          1.009    12.789    vga_sync/led_OBUF[0]
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.150    12.939 f  vga_sync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           1.444    14.382    binary2DIG/numberCounter/addr_reg_reg[6]
    SLICE_X12Y16         LUT6 (Prop_lut6_I1_O)        0.328    14.710 r  binary2DIG/numberCounter/char_addr_reg[1]_i_1/O
                         net (fo=1, routed)           1.123    15.833    vga_control/D[1]
    SLICE_X8Y15          LDCE                                         r  vga_control/char_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.477ns  (logic 1.430ns (13.649%)  route 9.047ns (86.351%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  inputControl/B_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]/Q
                         net (fo=38, routed)          3.275     8.821    inputControl/B[5]
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.945 r  inputControl/led_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.397    inputControl/led_OBUF[1]_inst_i_6_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  inputControl/led_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           1.110    10.632    inputControl/led_OBUF[1]_inst_i_5_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.756 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.900    11.656    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.780 f  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          1.009    12.789    vga_sync/led_OBUF[0]
    SLICE_X6Y18          LUT4 (Prop_lut4_I2_O)        0.150    12.939 r  vga_sync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           1.256    14.195    binary2DIG/numberCounter/addr_reg_reg[6]
    SLICE_X12Y17         LUT6 (Prop_lut6_I4_O)        0.328    14.523 r  binary2DIG/numberCounter/char_addr_reg[2]_i_1/O
                         net (fo=1, routed)           1.045    15.568    vga_control/D[2]
    SLICE_X9Y12          LDCE                                         r  vga_control/char_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.173ns  (logic 1.200ns (11.796%)  route 8.973ns (88.204%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    inputControl/clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  inputControl/B_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]/Q
                         net (fo=38, routed)          3.275     8.821    inputControl/B[5]
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.945 r  inputControl/led_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.397    inputControl/led_OBUF[1]_inst_i_6_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  inputControl/led_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           1.110    10.632    inputControl/led_OBUF[1]_inst_i_5_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124    10.756 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.900    11.656    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.780 f  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          1.009    12.789    vga_sync/led_OBUF[0]
    SLICE_X6Y18          LUT3 (Prop_lut3_I1_O)        0.124    12.913 r  vga_sync/char_addr_reg[0]_i_2/O
                         net (fo=1, routed)           1.082    13.995    vga_sync/char_addr_reg[0]_i_2_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    14.119 r  vga_sync/char_addr_reg[0]_i_1/O
                         net (fo=1, routed)           1.145    15.263    vga_control/D[0]
    SLICE_X8Y15          LDCE                                         r  vga_control/char_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.141ns (32.696%)  route 0.290ns (67.304%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.591     1.474    vga_sync/clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga_sync/v_count_reg_reg[4]/Q
                         net (fo=13, routed)          0.290     1.905    vga_control/addr_reg_reg_rep[1]
    SLICE_X6Y12          LDCE                                         r  vga_control/row_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.141ns (31.654%)  route 0.304ns (68.346%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.591     1.474    vga_sync/clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga_sync/v_count_reg_reg[3]/Q
                         net (fo=10, routed)          0.304     1.920    vga_control/addr_reg_reg_rep[0]
    SLICE_X6Y11          LDCE                                         r  vga_control/row_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.141ns (27.494%)  route 0.372ns (72.506%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.590     1.473    vga_sync/clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga_sync/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.372     1.986    vga_control/addr_reg_reg_rep[2]
    SLICE_X6Y12          LDCE                                         r  vga_control/row_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.164ns (28.208%)  route 0.417ns (71.792%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.590     1.473    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  vga_sync/h_count_reg_reg[5]/Q
                         net (fo=16, routed)          0.417     2.055    vga_control/Q[2]
    SLICE_X6Y11          LDCE                                         r  vga_control/bit_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.141ns (24.243%)  route 0.441ns (75.757%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.590     1.473    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga_sync/v_count_reg_reg[6]/Q
                         net (fo=10, routed)          0.441     2.055    vga_control/addr_reg_reg_rep[3]
    SLICE_X6Y13          LDCE                                         r  vga_control/row_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.164ns (27.449%)  route 0.433ns (72.551%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.589     1.472    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  vga_sync/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  vga_sync/h_count_reg_reg[3]/Q
                         net (fo=5, routed)           0.433     2.070    vga_control/Q[0]
    SLICE_X6Y12          LDCE                                         r  vga_control/bit_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/hundreds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.674ns  (logic 0.226ns (33.536%)  route 0.448ns (66.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.559     1.442    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  binary2DIG/numberCounter/hundreds_reg[3]/Q
                         net (fo=5, routed)           0.182     1.752    vga_sync/addr_reg_reg[7][1]
    SLICE_X12Y16         LUT6 (Prop_lut6_I2_O)        0.098     1.850 r  vga_sync/char_addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.266     2.116    vga_control/D[3]
    SLICE_X9Y13          LDCE                                         r  vga_control/char_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.164ns (23.987%)  route 0.520ns (76.013%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.589     1.472    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  vga_sync/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  vga_sync/h_count_reg_reg[4]/Q
                         net (fo=6, routed)           0.520     2.156    vga_control/Q[1]
    SLICE_X6Y12          LDCE                                         r  vga_control/bit_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/hundreds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.812ns  (logic 0.186ns (22.919%)  route 0.626ns (77.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.559     1.442    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  binary2DIG/numberCounter/hundreds_reg[0]/Q
                         net (fo=7, routed)           0.213     1.796    vga_sync/addr_reg_reg[7][0]
    SLICE_X12Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.841 r  vga_sync/char_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.413     2.254    vga_control/D[0]
    SLICE_X8Y15          LDCE                                         r  vga_control/char_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/addr_reg_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/cdr/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.767ns  (logic 0.585ns (76.254%)  route 0.182ns (23.746%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.604     1.488    vga_control/cdr/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.073 r  vga_control/cdr/addr_reg_reg_rep/DOADO[1]
                         net (fo=1, routed)           0.182     2.255    vga_control/cdr/addr_reg_reg_rep_n_14
    SLICE_X8Y11          LDCE                                         r  vga_control/cdr/data_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           184 Endpoints
Min Delay           184 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.690ns  (logic 0.952ns (10.955%)  route 7.738ns (89.045%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[1]/C
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/receiver/data_out_reg[1]/Q
                         net (fo=61, routed)          2.673     3.129    uart/receiver/Q[1]
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.124     3.253 r  uart/receiver/A_reg0_i_62/O
                         net (fo=3, routed)           0.572     3.824    uart/receiver/A_reg0_i_62_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.124     3.948 r  uart/receiver/A_reg0_i_58/O
                         net (fo=17, routed)          0.964     4.913    uart/receiver/A_reg0_i_58_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.124     5.037 r  uart/receiver/A_reg0_i_21/O
                         net (fo=1, routed)           0.667     5.704    uart/receiver/A_reg0_i_21_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I3_O)        0.124     5.828 r  uart/receiver/A_reg0_i_1/O
                         net (fo=18, routed)          2.862     8.690    inputControl/E[0]
    SLICE_X9Y19          FDRE                                         r  inputControl/A_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.439     4.780    inputControl/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  inputControl/A_reg_reg[8]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.395ns  (logic 0.952ns (11.339%)  route 7.443ns (88.661%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[1]/C
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/receiver/data_out_reg[1]/Q
                         net (fo=61, routed)          2.673     3.129    uart/receiver/Q[1]
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.124     3.253 r  uart/receiver/A_reg0_i_62/O
                         net (fo=3, routed)           0.572     3.824    uart/receiver/A_reg0_i_62_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.124     3.948 r  uart/receiver/A_reg0_i_58/O
                         net (fo=17, routed)          1.387     5.336    uart/receiver/A_reg0_i_58_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.124     5.460 r  uart/receiver/A_reg0_i_48/O
                         net (fo=1, routed)           0.882     6.342    uart/receiver/A_reg0_i_48_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124     6.466 r  uart/receiver/A_reg0_i_13/O
                         net (fo=3, routed)           1.930     8.395    inputControl/D[4]
    SLICE_X10Y30         FDRE                                         r  inputControl/A_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.440     4.781    inputControl/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  inputControl/A_reg_reg[4]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[0]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.376ns  (logic 1.118ns (13.348%)  route 7.258ns (86.652%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[6]/C
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/receiver/data_out_reg[6]/Q
                         net (fo=41, routed)          2.905     3.423    uart/receiver/Q[3]
    SLICE_X7Y6           LUT4 (Prop_lut4_I3_O)        0.150     3.573 f  uart/receiver/A_reg0_i_26/O
                         net (fo=32, routed)          1.982     5.555    inputControl/A_reg_reg[0]_1
    SLICE_X10Y0          LUT5 (Prop_lut5_I0_O)        0.326     5.881 f  inputControl/B_reg0_i_74/O
                         net (fo=1, routed)           0.828     6.709    uart/receiver/B_reg_reg[0]_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.124     6.833 r  uart/receiver/B_reg0_i_17/O
                         net (fo=8, routed)           1.542     8.376    inputControl/B_reg_reg[15]_21[0]
    SLICE_X9Y27          FDRE                                         r  inputControl/B_reg_reg[0]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.436     4.777    inputControl/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  inputControl/B_reg_reg[0]_replica_3/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.358ns  (logic 0.952ns (11.390%)  route 7.406ns (88.610%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[1]/C
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/receiver/data_out_reg[1]/Q
                         net (fo=61, routed)          2.673     3.129    uart/receiver/Q[1]
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.124     3.253 r  uart/receiver/A_reg0_i_62/O
                         net (fo=3, routed)           0.572     3.824    uart/receiver/A_reg0_i_62_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.124     3.948 r  uart/receiver/A_reg0_i_58/O
                         net (fo=17, routed)          0.964     4.913    uart/receiver/A_reg0_i_58_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.124     5.037 r  uart/receiver/A_reg0_i_21/O
                         net (fo=1, routed)           0.667     5.704    uart/receiver/A_reg0_i_21_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I3_O)        0.124     5.828 r  uart/receiver/A_reg0_i_1/O
                         net (fo=18, routed)          2.531     8.358    inputControl/E[0]
    SLICE_X11Y14         FDRE                                         r  inputControl/A_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.446     4.787    inputControl/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  inputControl/A_reg_reg[10]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[0]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.346ns  (logic 1.118ns (13.396%)  route 7.228ns (86.604%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[6]/C
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/receiver/data_out_reg[6]/Q
                         net (fo=41, routed)          2.905     3.423    uart/receiver/Q[3]
    SLICE_X7Y6           LUT4 (Prop_lut4_I3_O)        0.150     3.573 f  uart/receiver/A_reg0_i_26/O
                         net (fo=32, routed)          1.982     5.555    inputControl/A_reg_reg[0]_1
    SLICE_X10Y0          LUT5 (Prop_lut5_I0_O)        0.326     5.881 f  inputControl/B_reg0_i_74/O
                         net (fo=1, routed)           0.828     6.709    uart/receiver/B_reg_reg[0]_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.124     6.833 r  uart/receiver/B_reg0_i_17/O
                         net (fo=8, routed)           1.513     8.346    inputControl/B_reg_reg[15]_21[0]
    SLICE_X9Y20          FDRE                                         r  inputControl/B_reg_reg[0]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.439     4.780    inputControl/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  inputControl/B_reg_reg[0]_replica_2/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.319ns  (logic 1.118ns (13.439%)  route 7.201ns (86.561%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[6]/C
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/receiver/data_out_reg[6]/Q
                         net (fo=41, routed)          2.905     3.423    uart/receiver/Q[3]
    SLICE_X7Y6           LUT4 (Prop_lut4_I3_O)        0.150     3.573 f  uart/receiver/A_reg0_i_26/O
                         net (fo=32, routed)          2.136     5.709    inputControl/A_reg_reg[0]_1
    SLICE_X7Y0           LUT5 (Prop_lut5_I0_O)        0.326     6.035 f  inputControl/A_reg0_i_61/O
                         net (fo=1, routed)           0.661     6.696    uart/receiver/A_reg_reg[0]_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I5_O)        0.124     6.820 r  uart/receiver/A_reg0_i_17/O
                         net (fo=3, routed)           1.498     8.319    ALU/ALU_Result0_1[0]
    DSP48_X0Y2           DSP48E1                                      r  ALU/ALU_Result0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.541     4.882    ALU/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  ALU/ALU_Result0/CLK

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.293ns  (logic 0.952ns (11.480%)  route 7.341ns (88.520%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[1]/C
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/receiver/data_out_reg[1]/Q
                         net (fo=61, routed)          2.673     3.129    uart/receiver/Q[1]
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.124     3.253 r  uart/receiver/A_reg0_i_62/O
                         net (fo=3, routed)           0.572     3.824    uart/receiver/A_reg0_i_62_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.124     3.948 r  uart/receiver/A_reg0_i_58/O
                         net (fo=17, routed)          1.648     5.597    uart/receiver/A_reg0_i_58_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.124     5.721 r  uart/receiver/A_reg0_i_38/O
                         net (fo=1, routed)           1.124     6.845    uart/receiver/A_reg0_i_38_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.124     6.969 r  uart/receiver/A_reg0_i_8/O
                         net (fo=3, routed)           1.324     8.293    inputControl/D[9]
    SLICE_X8Y17          FDRE                                         r  inputControl/A_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.442     4.783    inputControl/clk_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  inputControl/A_reg_reg[9]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[0]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.270ns  (logic 1.118ns (13.519%)  route 7.152ns (86.481%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[6]/C
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/receiver/data_out_reg[6]/Q
                         net (fo=41, routed)          2.905     3.423    uart/receiver/Q[3]
    SLICE_X7Y6           LUT4 (Prop_lut4_I3_O)        0.150     3.573 f  uart/receiver/A_reg0_i_26/O
                         net (fo=32, routed)          1.982     5.555    inputControl/A_reg_reg[0]_1
    SLICE_X10Y0          LUT5 (Prop_lut5_I0_O)        0.326     5.881 f  inputControl/B_reg0_i_74/O
                         net (fo=1, routed)           0.828     6.709    uart/receiver/B_reg_reg[0]_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.124     6.833 r  uart/receiver/B_reg0_i_17/O
                         net (fo=8, routed)           1.437     8.270    inputControl/B_reg_reg[15]_21[0]
    SLICE_X11Y34         FDRE                                         r  inputControl/B_reg_reg[0]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.445     4.786    inputControl/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  inputControl/B_reg_reg[0]_replica_4/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.232ns  (logic 0.952ns (11.565%)  route 7.280ns (88.435%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[1]/C
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/receiver/data_out_reg[1]/Q
                         net (fo=61, routed)          2.673     3.129    uart/receiver/Q[1]
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.124     3.253 r  uart/receiver/A_reg0_i_62/O
                         net (fo=3, routed)           0.572     3.824    uart/receiver/A_reg0_i_62_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.124     3.948 r  uart/receiver/A_reg0_i_58/O
                         net (fo=17, routed)          1.840     5.788    uart/receiver/A_reg0_i_58_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I2_O)        0.124     5.912 r  uart/receiver/A_reg0_i_46/O
                         net (fo=1, routed)           0.900     6.812    uart/receiver/A_reg0_i_46_n_0
    SLICE_X10Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.936 r  uart/receiver/A_reg0_i_12/O
                         net (fo=3, routed)           1.296     8.232    inputControl/D[5]
    SLICE_X11Y27         FDRE                                         r  inputControl/A_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.437     4.778    inputControl/clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  inputControl/A_reg_reg[5]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.196ns  (logic 1.014ns (12.372%)  route 7.182ns (87.628%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[2]/C
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/receiver/data_out_reg[2]/Q
                         net (fo=33, routed)          2.571     3.089    uart/receiver/data_out[2]
    SLICE_X5Y4           LUT4 (Prop_lut4_I3_O)        0.124     3.213 f  uart/receiver/A_reg0_i_68/O
                         net (fo=1, routed)           0.634     3.848    inputControl/A_reg_reg[15]_12
    SLICE_X5Y5           LUT6 (Prop_lut6_I5_O)        0.124     3.972 f  inputControl/A_reg0_i_20/O
                         net (fo=17, routed)          1.490     5.461    uart/receiver/A_reg_reg[15]_1
    SLICE_X7Y0           LUT6 (Prop_lut6_I4_O)        0.124     5.585 r  uart/receiver/A_reg0_i_50/O
                         net (fo=1, routed)           0.684     6.270    uart/receiver/A_reg0_i_50_n_0
    SLICE_X8Y0           LUT6 (Prop_lut6_I0_O)        0.124     6.394 r  uart/receiver/A_reg0_i_14/O
                         net (fo=3, routed)           1.803     8.196    inputControl/D[3]
    SLICE_X11Y33         FDRE                                         r  inputControl/A_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.444     4.785    inputControl/clk_IBUF_BUFG
    SLICE_X11Y33         FDRE                                         r  inputControl/A_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/rcd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE                         0.000     0.000 r  uart/receiver/received_reg/C
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/received_reg/Q
                         net (fo=2, routed)           0.121     0.262    inputControl/rcd_reg[0]_0[0]
    SLICE_X12Y12         FDRE                                         r  inputControl/rcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.832     1.959    inputControl/clk_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  inputControl/rcd_reg[0]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/pixel_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.639%)  route 0.215ns (60.361%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.215     0.356    vga_sync/AR[0]
    SLICE_X1Y17          FDCE                                         f  vga_sync/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  vga_sync/pixel_reg_reg[0]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/pixel_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.639%)  route 0.215ns (60.361%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.215     0.356    vga_sync/AR[0]
    SLICE_X1Y17          FDCE                                         f  vga_sync/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  vga_sync/pixel_reg_reg[1]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.979%)  route 0.230ns (62.021%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.230     0.371    vga_sync/AR[0]
    SLICE_X3Y17          FDCE                                         f  vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  vga_sync/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.979%)  route 0.230ns (62.021%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.230     0.371    vga_sync/AR[0]
    SLICE_X2Y17          FDCE                                         f  vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  vga_sync/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.979%)  route 0.230ns (62.021%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.230     0.371    vga_sync/AR[0]
    SLICE_X2Y17          FDCE                                         f  vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  vga_sync/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.979%)  route 0.230ns (62.021%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.230     0.371    vga_sync/AR[0]
    SLICE_X2Y17          FDCE                                         f  vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  vga_sync/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.979%)  route 0.230ns (62.021%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.230     0.371    vga_sync/AR[0]
    SLICE_X2Y17          FDCE                                         f  vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  vga_sync/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.979%)  route 0.230ns (62.021%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.230     0.371    vga_sync/AR[0]
    SLICE_X3Y17          FDCE                                         f  vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  vga_sync/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.979%)  route 0.230ns (62.021%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.230     0.371    vga_sync/AR[0]
    SLICE_X3Y17          FDCE                                         f  vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     1.985    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  vga_sync/h_count_reg_reg[7]/C





