{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1535155637309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1535155637309 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PIANO2 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"PIANO2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1535155637371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535155637418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535155637418 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1535155637570 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1535155637788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1535155637788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1535155637788 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1535155637788 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 3449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1535155637788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 3451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1535155637788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 3453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1535155637788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 3455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1535155637788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 3457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1535155637788 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1535155637788 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1535155637788 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1535155637835 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1535155638445 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1535155638445 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1535155638445 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1535155638445 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PIANO2.sdc " "Synopsys Design Constraints File file not found: 'PIANO2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1535155638445 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_1KHz " "Node: CLOCK_DIV_50:inst320\|CLOCK_1KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|altsyncram_igo2:altsyncram1\|q_a\[0\] CLOCK_DIV_50:inst320\|CLOCK_1KHz " "Register RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|altsyncram_igo2:altsyncram1\|q_a\[0\] is being clocked by CLOCK_DIV_50:inst320\|CLOCK_1KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535155638460 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535155638460 "|PIANO_PROTO|CLOCK_DIV_50:inst320|CLOCK_1KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_10Hz " "Node: CLOCK_DIV_50:inst320\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register contador_60seg:inst27\|Q\[5\] CLOCK_DIV_50:inst320\|CLOCK_10Hz " "Register contador_60seg:inst27\|Q\[5\] is being clocked by CLOCK_DIV_50:inst320\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535155638460 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535155638460 "|PIANO_PROTO|CLOCK_DIV_50:inst320|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_100Hz " "Node: CLOCK_DIV_50:inst320\|CLOCK_100Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register registro_sostenimiento_1_vhdl:inst5\|temp CLOCK_DIV_50:inst320\|CLOCK_100Hz " "Register registro_sostenimiento_1_vhdl:inst5\|temp is being clocked by CLOCK_DIV_50:inst320\|CLOCK_100Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535155638460 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535155638460 "|PIANO_PROTO|CLOCK_DIV_50:inst320|CLOCK_100Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|CLOCK_100Hz clock_50 " "Register CLOCK_DIV_50:inst320\|CLOCK_100Hz is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535155638460 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535155638460 "|PIANO_PROTO|clock_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_100hz_int CLOCK_DIV_50:inst320\|clock_1Khz_int " "Register CLOCK_DIV_50:inst320\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst320\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535155638460 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535155638460 "|PIANO_PROTO|CLOCK_DIV_50:inst320|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_1Khz_int CLOCK_DIV_50:inst320\|clock_10Khz_int " "Register CLOCK_DIV_50:inst320\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535155638460 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535155638460 "|PIANO_PROTO|CLOCK_DIV_50:inst320|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_10Khz_int CLOCK_DIV_50:inst320\|clock_100Khz_int " "Register CLOCK_DIV_50:inst320\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535155638460 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535155638460 "|PIANO_PROTO|CLOCK_DIV_50:inst320|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst320\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_100Khz_int CLOCK_DIV_50:inst320\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst320\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535155638460 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535155638460 "|PIANO_PROTO|CLOCK_DIV_50:inst320|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_100hz_int " "Node: CLOCK_DIV_50:inst320\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_10hz_int CLOCK_DIV_50:inst320\|clock_100hz_int " "Register CLOCK_DIV_50:inst320\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst320\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535155638460 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535155638460 "|PIANO_PROTO|CLOCK_DIV_50:inst320|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_1MHz " "Node: CLOCK_DIV_50:inst320\|CLOCK_1MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk784Hz:inst345\|contador\[0\] CLOCK_DIV_50:inst320\|CLOCK_1MHz " "Register clk784Hz:inst345\|contador\[0\] is being clocked by CLOCK_DIV_50:inst320\|CLOCK_1MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535155638460 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535155638460 "|PIANO_PROTO|CLOCK_DIV_50:inst320|CLOCK_1MHz"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1535155638460 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1535155638460 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1535155638460 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1535155638460 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535155638460 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535155638460 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535155638460 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1535155638460 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638573 ""}  } { { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { -272 -96 72 -256 "clock_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 3414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638573 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 2415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|CLOCK_100Hz  " "Automatically promoted node CLOCK_DIV_50:inst320\|CLOCK_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638573 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|CLOCK_1MHz  " "Automatically promoted node CLOCK_DIV_50:inst320\|CLOCK_1MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638573 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|CLOCK_1KHz  " "Automatically promoted node CLOCK_DIV_50:inst320\|CLOCK_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638573 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst16\|Q  " "Automatically promoted node mux2_1:inst16\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638573 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|clock_100hz_int  " "Automatically promoted node CLOCK_DIV_50:inst320\|clock_100hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|CLOCK_100Hz " "Destination node CLOCK_DIV_50:inst320\|CLOCK_100Hz" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535155638573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|clock_100hz_int~0 " "Destination node CLOCK_DIV_50:inst320\|clock_100hz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 1922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535155638573 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1535155638573 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|clock_100Khz_int  " "Automatically promoted node CLOCK_DIV_50:inst320\|clock_100Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|clock_100Khz_int~0 " "Destination node CLOCK_DIV_50:inst320\|clock_100Khz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 1963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535155638573 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1535155638573 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|clock_10Khz_int  " "Automatically promoted node CLOCK_DIV_50:inst320\|clock_10Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|clock_10Khz_int~0 " "Destination node CLOCK_DIV_50:inst320\|clock_10Khz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 1952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535155638573 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1535155638573 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|clock_1Khz_int  " "Automatically promoted node CLOCK_DIV_50:inst320\|clock_1Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|CLOCK_1KHz " "Destination node CLOCK_DIV_50:inst320\|CLOCK_1KHz" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535155638573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|clock_1Khz_int~0 " "Destination node CLOCK_DIV_50:inst320\|clock_1Khz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 1924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535155638573 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1535155638573 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|clock_1Mhz_int  " "Automatically promoted node CLOCK_DIV_50:inst320\|clock_1Mhz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|CLOCK_1MHz " "Destination node CLOCK_DIV_50:inst320\|CLOCK_1MHz" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535155638588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1535155638588 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 3399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535155638588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1535155638588 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 2630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSS_PIANO:inst400\|y.Tf  " "Automatically promoted node MSS_PIANO:inst400\|y.Tf " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSS_PIANO:inst400\|WideOr10~0 " "Destination node MSS_PIANO:inst400\|WideOr10~0" {  } { { "MSS_PIANO.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/MSS_PIANO.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 1212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535155638588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSS_PIANO:inst400\|Selector2~1 " "Destination node MSS_PIANO:inst400\|Selector2~1" {  } { { "MSS_PIANO.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/MSS_PIANO.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 1383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535155638588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSS_PIANO:inst400\|Selector3~0 " "Destination node MSS_PIANO:inst400\|Selector3~0" {  } { { "MSS_PIANO.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/MSS_PIANO.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 1384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535155638588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSS_PIANO:inst400\|rt_60 " "Destination node MSS_PIANO:inst400\|rt_60" {  } { { "MSS_PIANO.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/MSS_PIANO.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535155638588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1535155638588 ""}  } { { "MSS_PIANO.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/MSS_PIANO.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst78\|Q~0  " "Automatically promoted node mux2_1:inst78\|Q~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638588 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 1322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst20\|Q~5  " "Automatically promoted node mux2_1:inst20\|Q~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638588 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 1334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst2\|Q~5  " "Automatically promoted node mux2_1:inst2\|Q~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638588 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 1303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst365\|Q~5  " "Automatically promoted node mux2_1:inst365\|Q~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638588 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 1315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst47\|Q~5  " "Automatically promoted node mux2_1:inst47\|Q~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638588 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 1280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst74\|Q~5  " "Automatically promoted node mux2_1:inst74\|Q~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638588 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 1248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst75\|Q~5  " "Automatically promoted node mux2_1:inst75\|Q~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535155638588 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 1268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535155638588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1535155638838 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1535155638838 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1535155638838 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535155638854 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535155638854 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1535155638854 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1535155638854 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1535155638854 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1535155638901 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1535155638901 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1535155638901 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QRAM_1\[0\] " "Node \"QRAM_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QRAM_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1535155639010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QRAM_1\[1\] " "Node \"QRAM_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QRAM_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1535155639010 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1535155639010 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535155639010 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1535155639026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1535155639694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535155639922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1535155639937 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1535155640424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535155640424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1535155640747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1535155641875 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1535155641875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1535155642016 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1535155642016 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1535155642016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535155642031 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1535155642163 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535155642179 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535155642397 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535155642397 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535155642757 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535155643257 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1535155643507 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 Cyclone IV E " "24 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50 3.3-V LVTTL R8 " "Pin clock_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { clock_50 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { -272 -96 72 -256 "clock_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "do 3.3-V LVTTL E9 " "Pin do uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { do } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "do" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 64 -128 40 80 "do" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sol 3.3-V LVTTL A8 " "Pin sol uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sol } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sol" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 496 -104 64 512 "sol" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "no 3.3-V LVTTL A7 " "Pin no uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { no } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "no" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { -48 -176 -8 -32 "no" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fa 3.3-V LVTTL B4 " "Pin fa uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { fa } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fa" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 392 -104 64 408 "fa" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "re 3.3-V LVTTL D8 " "Pin re uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { re } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "re" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 168 -112 56 184 "re" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "la 3.3-V LVTTL F8 " "Pin la uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { la } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "la" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 592 -96 72 608 "la" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mi 3.3-V LVTTL A2 " "Pin mi uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { mi } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mi" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 280 -104 64 296 "mi" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "si 3.3-V LVTTL E7 " "Pin si uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { si } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "si" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 680 -96 72 696 "si" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA0 3.3-V LVTTL T12 " "Pin CA0 uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA0 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA0" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 896 -856 -688 912 "CA0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA1 3.3-V LVTTL R12 " "Pin CA1 uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA1 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA1" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 816 -104 64 832 "CA1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA2 3.3-V LVTTL T13 " "Pin CA2 uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA2 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA2" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 920 -112 56 936 "CA2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA3 3.3-V LVTTL T14 " "Pin CA3 uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA3 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA3" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 1032 -104 64 1048 "CA3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA4 3.3-V LVTTL T15 " "Pin CA4 uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA4 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA4" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 1144 -112 56 1160 "CA4" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA5 3.3-V LVTTL R9 " "Pin CA5 uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA5 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA5" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 1248 -104 64 1264 "CA5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA6 3.3-V LVTTL T9 " "Pin CA6 uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA6 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA6" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 1344 -96 72 1360 "CA6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA7 3.3-V LVTTL T11 " "Pin CA7 uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA7 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA7" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 1016 -856 -688 1032 "CA7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_MELODIA 3.3-V LVTTL E10 " "Pin B_MELODIA uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { B_MELODIA } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_MELODIA" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 1928 -784 -616 1944 "B_MELODIA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_PRACTICA 3.3-V LVTTL E11 " "Pin B_PRACTICA uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { B_PRACTICA } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_PRACTICA" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 1712 -776 -608 1728 "B_PRACTICA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_REPRODUCIR 3.3-V LVTTL C9 " "Pin B_REPRODUCIR uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { B_REPRODUCIR } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_REPRODUCIR" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 2144 -792 -608 2160 "B_REPRODUCIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GUARDAR 3.3-V LVTTL A3 " "Pin GUARDAR uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GUARDAR } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GUARDAR" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 2040 -776 -608 2056 "GUARDAR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_REGRESAR 3.3-V LVTTL D9 " "Pin B_REGRESAR uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { B_REGRESAR } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_REGRESAR" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 1824 -776 -608 1840 "B_REGRESAR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL B11 " "Pin RESET uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 1472 -776 -608 1488 "RESET" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "START 3.3-V LVTTL C11 " "Pin START uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { START } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "START" } } } } { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/PIANO_PROTO.bdf" { { 1600 -776 -608 1616 "START" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1535155643507 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1535155643507 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/output_files/PIANO2.fit.smsg " "Generated suppressed messages file C:/Users/Estudiante/Desktop/PIANO_PRUEBAS/output_files/PIANO2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1535155643638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5644 " "Peak virtual memory: 5644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535155644091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 24 19:07:24 2018 " "Processing ended: Fri Aug 24 19:07:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535155644091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535155644091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535155644091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1535155644091 ""}
