m255
K3
13
cModel Technology
Z0 dC:\Users\jihoj\GitHub\2024_2_Verilog\01_task\03_add_16_bit\verilog
vAddSub16b
Z1 !s100 PI9dNKke;a2WaKAXRJ]Oo3
Z2 I8lL8EULg6;ZJgm9hfWAlj1
Z3 Vn>?fAb>C2XWdKBHDG]^]:3
Z4 dC:\Users\jihoj\GitHub\2024_2_Verilog\01_task\04_addsub_16_bit\verilog
Z5 w1727705659
Z6 8C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/AddSub16b.v
Z7 FC:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/AddSub16b.v
L0 1
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -reportprogress|300|-work|work|C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/AddSub16b.v|
Z10 o-work work -O0
Z11 n@add@sub16b
Z12 !s108 1727709929.015000
Z13 !s107 C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/AddSub16b.v|
!i10b 1
!s85 0
!s101 -O0
vAddSub4b
Z14 I?NJFNzIjGJ8zoWbPL8zWn2
Z15 V:LM]WUnP@521iGnf]<R2>2
R4
Z16 w1727705627
Z17 8C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/AddSub4b.v
Z18 FC:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/AddSub4b.v
L0 1
R8
r1
31
R10
Z19 n@add@sub4b
Z20 !s100 h_A[MbZKQU0IkW3W0Lbl<1
Z21 !s108 1727709928.959000
Z22 !s107 C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/AddSub4b.v|
Z23 !s90 -reportprogress|300|-work|work|C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/AddSub4b.v|
!i10b 1
!s85 0
!s101 -O0
vFA
!i10b 1
Z24 !s100 :XAn@cHQ]caRI:SQU[e5N1
Z25 IlSmV[lAGaaE=2eVG^m[ia2
Z26 VniPLCU^5_T^<_hC<[5JBJ1
R4
Z27 w1727679561
Z28 8C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/FA.v
Z29 FC:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/FA.v
L0 1
R8
r1
!s85 0
31
!s108 1727709963.737000
!s107 C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/FA.v|
Z30 !s90 -reportprogress|300|-work|work|C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/FA.v|
!s101 -O0
R10
n@f@a
vHA
Z31 !s100 `7DKK91U2<40FQ>FOFXgg0
Z32 Ihcd:nia7^6W^So2H[QnRj2
Z33 V=XD792mbkDQeT]MRmcJ2i2
R4
Z34 w1727703403
Z35 8C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/HA.v
Z36 FC:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/HA.v
L0 1
R8
r1
31
Z37 !s90 -reportprogress|300|-work|work|C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/HA.v|
R10
n@h@a
Z38 !s108 1727709929.121000
Z39 !s107 C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/HA.v|
!i10b 1
!s85 0
!s101 -O0
vtb_AddSub16b
Z40 !s100 KD;C?nUZ<DE:md<RXV<f60
Z41 IfibjeJYU`mA<S:GfNha:Y1
Z42 VCbNOJ^?`D?lXSlfFNNn3X3
R4
Z43 w1727705450
Z44 8C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/tb_AddSub16b.v
Z45 FC:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/tb_AddSub16b.v
L0 1
R8
r1
31
Z46 !s90 -reportprogress|300|-work|work|C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/tb_AddSub16b.v|
R10
Z47 ntb_@add@sub16b
!i10b 1
!s85 0
Z48 !s108 1727709929.179000
Z49 !s107 C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/04_addsub_16_bit/verilog/tb_AddSub16b.v|
!s101 -O0
