[View]
Entity=
Architecture=
TopLevelType=
[file:.\src\readme.txt]
File Time Lo=-2043292045
File Time Hi=29842625
State=Modified
[file:.\src\Fpga.bde]
File Time Lo=-2043292045
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\A8051_exp.bde]
File Time Lo=-2043448295
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\8051\registers.vhd]
File Time Lo=-2043760795
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\8051\InternalProgramMemory.vhd]
File Time Lo=-2043604545
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\8051\Timers.VHD]
File Time Lo=-2043760795
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\8051\Console.vhd]
File Time Lo=-2043917045
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\8051\AL8051.vhd]
File Time Lo=-2043604545
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\Devices\Types.vhd]
File Time Lo=-2047042045
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\Devices\display.vhd]
File Time Lo=-2047042045
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\Devices\keyboard.vhd]
File Time Lo=-2047042045
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\Devices\pr_sr_register.vhd]
File Time Lo=-2046885795
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\Devices\ram.vhd]
File Time Lo=-2047198295
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\Devices\Latch.vhd]
File Time Lo=-2046885795
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\Devices\TestBench\display_TB.vhd]
File Time Lo=-2047667045
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\Devices\TestBench\display_TB_runtest.do]
File Time Lo=-2048917045
File Time Hi=29842625
Enabled=1
[file:.\src\Devices\TestBench\keyboard_TB.vhd]
File Time Lo=-2048760795
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\Devices\TestBench\keyboard_TB_runtest.do]
File Time Lo=-2047667045
File Time Hi=29842625
Enabled=1
[file:.\src\Devices\TestBench\pr_sr_register_TB.vhd]
File Time Lo=-2047510795
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\Devices\TestBench\pr_sr_register_TB_runtest.do]
File Time Lo=-2048917045
File Time Hi=29842625
Enabled=1
[file:.\src\Devices\TestBench\ram_TB.vhd]
File Time Lo=-2048917045
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\Devices\TestBench\ram_TB_runtest.do]
File Time Lo=-2048760795
File Time Hi=29842625
Enabled=1
[file:.\src\Devices\TestBench\Latch_TB.vhd]
File Time Lo=-2048917045
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\Devices\TestBench\Latch_TB_runtest.do]
File Time Lo=-2048760795
File Time Hi=29842625
[file:.\src\TestBench\A8051_exp_TB.vhd]
File Time Lo=-2055635795
File Time Hi=29842625
Enabled=1
State=Compiled
[file:.\src\TestBench\A8051_exp_TB_behavior.do]
File Time Lo=-2055635795
File Time Hi=29842625
[file:.\compile\fpga.vhd]
Generated=TRUE
File Time Lo=-956431618
File Time Hi=29838405
Enabled=1
State=Compiled
[file:.\compile\a8051_exp.vhd]
Generated=TRUE
File Time Lo=-947719612
File Time Hi=29838405
Enabled=1
State=Compiled
