Loading db file '/home/IC/Projects/axi/libraries/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : slave_mem_axi4lite
Version: K-2015.06
Date   : Wed Jun 25 03:39:48 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (File: /home/IC/Projects/axi/libraries/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
slave_mem_axi4lite     tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
slave_mem_axi4lite                        2.913    3.869 2.63e+07    6.808 100.0
  u1_fsm (rd_fsm)                      4.04e-03 7.91e-03 2.58e+04 1.20e-02   0.2
  u0_fsm (wr_fsm)                         0.211 9.16e-02 4.12e+05    0.303   4.4
  u0_mem (mem_single_port)                1.668    3.751 2.57e+07    5.445  80.0
1
