// Seed: 2048016331
module module_0 (
    output wor   id_0,
    output tri   id_1,
    input  uwire id_2
);
  wire id_4;
  module_2();
  integer id_6 (
      1,
      id_0,
      1
  );
  always id_5 += 1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input  tri  id_2,
    output tri0 id_3
);
  module_0(
      id_3, id_0, id_2
  );
  wire id_5;
endmodule
module module_2 ();
  tri1 id_1, id_2;
  assign id_2 = id_2;
  reg id_3, id_4;
  assign id_4 = id_3 ? 1 : id_1 * id_1;
  always id_4 <= id_4 & 1;
  assign id_1 = id_2;
  wire id_5;
endmodule
