
---------- Begin Simulation Statistics ----------
simSeconds                                   0.150445                       # Number of seconds simulated (Second)
simTicks                                 150445058013                       # Number of ticks simulated (Tick)
finalTick                                150445058013                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    448.55                       # Real time elapsed on the host (Second)
hostTickRate                                335406322                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     717472                       # Number of bytes of host memory used (Byte)
simInsts                                    249691918                       # Number of instructions simulated (Count)
simOps                                      249691979                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   556669                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     556670                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        451786963                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       250183961                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      471                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      255305507                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    278                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               492452                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            284796                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 198                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           451706448                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.565202                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.983214                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 289391590     64.07%     64.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 103954352     23.01%     87.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  41323566      9.15%     96.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   9491491      2.10%     98.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2501789      0.55%     98.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1911299      0.42%     99.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1954375      0.43%     99.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    484239      0.11%     99.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    693747      0.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             451706448                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1560378     68.58%     68.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      6      0.00%     68.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                      18      0.00%     68.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     68.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     68.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     68.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                 2052      0.09%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                    12      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                   14      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 711669     31.28%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1216      0.05%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 4      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               10      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          185      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      69427769     27.19%     27.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           58      0.00%     27.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           130      0.00%     27.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     28323858     11.09%     38.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            6      0.00%     38.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt     35676196     13.97%     52.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult     56651801     22.19%     74.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            3      0.00%     74.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      6297617      2.47%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     31586430     12.37%     89.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     10535497      4.13%     93.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     16805922      6.58%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite           35      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      255305507                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.565102                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2275379                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.008912                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                677080151                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               106571284                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       106259009                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 287512968                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                144105726                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        143753385                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   113823171                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    143757530                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         255301631                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      48391737                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      3876                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           58927046                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       15782428                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     10535309                       # Number of stores executed (Count)
system.cpu.numRate                           0.565093                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             456                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           80515                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   249691918                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     249691979                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.809378                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.809378                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.552676                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.552676                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  173555048                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 101990326                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                   200384694                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                  125915253                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 391350639                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                126877788                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       43120800                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      10541712                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      9449777                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      6298984                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                15799452                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           7388870                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              1549                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             11589332                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                11587734                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999862                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 4203774                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             373                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 54                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              319                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          465167                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             273                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1130                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    451645553                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.552849                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.384459                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       334175283     73.99%     73.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        65671603     14.54%     88.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        30816886      6.82%     95.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         5001257      1.11%     96.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         3781067      0.84%     97.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1426629      0.32%     97.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            3756      0.00%     97.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1049692      0.23%     97.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         9719380      2.15%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    451645553                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            249691918                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              249691979                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    53529676                       # Number of memory references committed (Count)
system.cpu.commit.loads                      43021278                       # Number of loads committed (Count)
system.cpu.commit.amos                             67                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         111                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   15749258                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                  143655066                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   158465440                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               4194785                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          120      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     69284231     27.75%     27.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           46      0.00%     27.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          118      0.00%     27.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     28311570     11.34%     39.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            6      0.00%     39.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt     35651617     14.28%     53.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult     56623129     22.68%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      6291466      2.52%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     26244102     10.51%     89.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     10508296      4.21%     93.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     16777243      6.72%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite           35      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    249691979                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       9719380                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       45841739                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          45841739                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      45841739                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         45841739                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      7690839                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         7690839                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      7690839                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        7690839                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 503836292182                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 503836292182                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 503836292182                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 503836292182                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     53532578                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      53532578                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     53532578                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     53532578                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.143667                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.143667                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.143667                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.143667                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 65511.226042                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 65511.226042                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 65511.226042                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 65511.226042                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     23940344                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      1099291                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      21.777986                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1943854                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1943854                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      4964100                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       4964100                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      4964100                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      4964100                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2726739                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2726739                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2726739                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2726739                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 136181118054                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 136181118054                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 136181118054                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 136181118054                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.050936                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.050936                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.050936                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.050936                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 49942.850436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 49942.850436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 49942.850436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 49942.850436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2726232                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           42                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           42                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           20                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           20                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data      1764900                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      1764900                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           62                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           62                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.322581                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.322581                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        88245                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        88245                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data           16                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total           16                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       387279                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       387279                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.064516                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 96819.750000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 96819.750000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     37324737                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        37324737                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      5699562                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       5699562                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 431023011534                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 431023011534                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     43024299                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     43024299                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.132473                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.132473                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 75623.883297                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 75623.883297                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      4778254                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      4778254                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       921308                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       921308                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  69466032765                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  69466032765                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.021414                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.021414                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 75399.359134                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 75399.359134                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           52                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           52                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           52                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           66                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              66                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       105894                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       105894                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           67                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           67                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.014925                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.014925                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data       105894                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total       105894                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       105228                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       105228                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.014925                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.014925                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data       105228                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total       105228                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      8517002                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        8517002                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1991277                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1991277                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  72813280648                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  72813280648                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     10508279                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     10508279                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.189496                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.189496                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 36566.123472                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 36566.123472                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       185846                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       185846                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1805431                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1805431                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  66715085289                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  66715085289                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.171810                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.171810                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 36952.442541                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 36952.442541                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.750782                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             48568643                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2726744                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              17.811956                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              268065                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.750782                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999513                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999513                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          449                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          430988816                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         430988816                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  8831555                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             411572437                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2768372                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              28528695                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   5389                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             11579530                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   466                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              250240174                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1647                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles           25247083                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      250430071                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    15799452                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           15791562                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     426453184                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   11678                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           188                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  25225124                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   879                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          451706448                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.554409                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.816394                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                405064453     89.67%     89.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3658987      0.81%     90.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  4461298      0.99%     91.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  5604326      1.24%     92.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  3713810      0.82%     93.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  5130743      1.14%     94.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  4847676      1.07%     95.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  2360591      0.52%     96.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 16864564      3.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            451706448                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.034971                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.554310                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       25224267                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          25224267                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      25224267                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         25224267                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          856                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             856                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          856                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            856                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     70531063                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     70531063                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     70531063                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     70531063                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     25225123                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      25225123                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     25225123                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     25225123                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000034                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000034                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000034                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000034                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 82396.101636                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 82396.101636                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 82396.101636                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 82396.101636                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1291                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      99.307692                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          120                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               120                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          256                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           256                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          256                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          256                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          600                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          600                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          600                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          600                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     52900045                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     52900045                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     52900045                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     52900045                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 88166.741667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 88166.741667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 88166.741667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 88166.741667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    120                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     25224267                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        25224267                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          856                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           856                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     70531063                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     70531063                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     25225123                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     25225123                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000034                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000034                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 82396.101636                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 82396.101636                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          256                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          256                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          600                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          600                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     52900045                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     52900045                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000024                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000024                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 88166.741667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 88166.741667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           390.466488                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             25224867                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                600                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           42041.445000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               92241                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   390.466488                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.762630                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.762630                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          480                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          119                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           41                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          320                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          201801584                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         201801584                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      5389                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  145080061                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 16377940                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              250184432                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  361                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 43120800                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                10541712                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   297                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   6940609                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  5813428                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            129                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            220                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1065                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1285                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                250020222                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               250012394                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 201404625                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 248958109                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.553386                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.808990                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::cpu.inst             3                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data       1415819                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total          1415822                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.inst            3                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data      1415819                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total         1415822                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.inst          597                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data      1310922                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total        1311519                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst          597                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data      1310922                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total       1311519                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.inst     52273674                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data 123183932760                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total 123236206434                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst     52273674                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data 123183932760                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total 123236206434                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.inst          600                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data      2726741                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total      2727341                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst          600                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data      2726741                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total      2727341                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.inst     0.995000                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.480765                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.480878                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.995000                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.480765                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.480878                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 87560.592965                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 93967.400623                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::total 93964.484261                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 87560.592965                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 93967.400623                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::total 93964.484261                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks       553016                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total           553016                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst          597                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data      1310922                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total      1311519                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst          597                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data      1310922                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total      1311519                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst     48297654                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data 114453192240                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total 114501489894                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst     48297654                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data 114453192240                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total 114501489894                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.995000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.480765                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.480878                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.995000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.480765                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.480878                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 80900.592965                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 87307.400623                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 87304.484261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 80900.592965                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 87307.400623                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 87304.484261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.replacements               1279126                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks            3                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total            3                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.InvalidateReq.misses::cpu.data            3                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::total            3                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.accesses::cpu.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::total            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMisses::cpu.data            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::cpu.data        91242                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::total        91242                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::cpu.data        30414                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::total        30414                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst            3                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total            3                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst          597                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total          597                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst     52273674                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total     52273674                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst          600                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total          600                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.995000                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.995000                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 87560.592965                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 87560.592965                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst          597                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total          597                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     48297654                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total     48297654                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.995000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.995000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 80900.592965                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 80900.592965                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data      1277185                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total      1277185                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data       528244                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total       528244                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data  55637380593                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total  55637380593                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data      1805429                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total      1805429                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.292586                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.292586                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 105325.153893                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 105325.153893                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data       528244                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total       528244                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data  52119275553                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total  52119275553                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.292586                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.292586                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 98665.153893                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 98665.153893                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.data       138634                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total       138634                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data       782678                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total       782678                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data  67546552167                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total  67546552167                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data       921312                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total       921312                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.849525                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.849525                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 86301.840817                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 86301.840817                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data       782678                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total       782678                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data  62333916687                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total  62333916687                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.849525                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.849525                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 79641.840817                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 79641.840817                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WritebackClean.hits::writebacks          120                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total          120                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks          120                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total          120                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks      1943854                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total      1943854                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks      1943854                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total      1943854                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse        30727.097477                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs             5453690                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs           1311894                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              4.157112                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              85248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks     3.764410                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst    49.542047                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data 30673.791020                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.000115                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.001512                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.936090                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.937717                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024        32768                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0          242                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1         1791                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2        17704                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3        13029                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses          88571030                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses         88571030                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       90102                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   99522                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   26                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 129                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  33314                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    4                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                1097715                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           43021278                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             35.769118                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            93.581262                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               34975469     81.30%     81.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               404381      0.94%     82.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              1283330      2.98%     85.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               149127      0.35%     85.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               218672      0.51%     86.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               324021      0.75%     86.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               227211      0.53%     87.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                94022      0.22%     87.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                52091      0.12%     87.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                37318      0.09%     87.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              30967      0.07%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              33036      0.08%     87.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              32353      0.08%     88.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              45580      0.11%     88.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              52169      0.12%     88.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              72147      0.17%     88.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             104945      0.24%     88.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              64320      0.15%     88.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              93105      0.22%     89.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             113798      0.26%     89.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             441017      1.03%     90.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219             262622      0.61%     90.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229            1038885      2.41%     93.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239            1951602      4.54%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249             192415      0.45%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              44692      0.10%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              56600      0.13%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              84725      0.20%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              49647      0.12%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              36348      0.08%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           454663      1.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2924                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             43021278                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   5389                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 14212800                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               285912436                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          24536                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  20620286                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             130931001                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              250198129                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    42                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              111298838                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               11496638                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                4666306                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           228074119                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   368963132                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                168352589                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 200601834                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             227629158                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   444961                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     168                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 169                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 191610515                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        692029382                       # The number of ROB reads (Count)
system.cpu.rob.writes                       500375214                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                249691918                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  249691979                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadResp         921912                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty      2496870                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean          120                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict      1516092                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq       1805429                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp      1805429                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq          600                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq       921312                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::InvalidateReq            3                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         1320                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      8179720                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total            8181040                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        46080                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    298918080                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total           298964160                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                     1286730                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic              35393024                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples       4014074                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.000409                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.020221                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0             4012432     99.96%     99.96% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                1642      0.04%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total         4014074                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy     3110767452                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy        599400                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy    2724015258                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests      5453696                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests      2726352                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops         1642                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops         1642                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.workload.numSyscalls                    34                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu.data                  40672                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     40672                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.data                 40672                       # number of overall hits (Count)
system.l3.overallHits::total                    40672                       # number of overall hits (Count)
system.l3.demandMisses::cpu.inst                  597                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data              1270250                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                 1270847                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.inst                 597                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data             1270250                       # number of overall misses (Count)
system.l3.overallMisses::total                1270847                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.inst        43923033                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data    104550982695                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total       104594905728                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst       43923033                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data   104550982695                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total      104594905728                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.inst                597                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data            1310922                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total               1311519                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst               597                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data           1310922                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total              1311519                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.968975                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.968989                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.968975                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.968989                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.inst 73572.919598                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu.data 82307.406176                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    82303.303016                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu.inst 73572.919598                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu.data 82307.406176                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   82303.303016                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks               469316                       # number of writebacks (Count)
system.l3.writebacks::total                    469316                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu.inst              597                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data          1270250                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total             1270847                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst             597                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data         1270250                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total            1270847                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu.inst     39847775                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data  95879959496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total    95919807271                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst     39847775                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data  95879959496                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total   95919807271                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.968975                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.968989                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.968975                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.968989                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.inst 66746.691792                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 75481.172601                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 75477.069443                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 66746.691792                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 75481.172601                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 75477.069443                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                        1116117                       # number of replacements (Count)
system.l3.dataExpansions                       262008                       # number of data expansions (Count)
system.l3.dataContractions                     136397                       # number of data contractions (Count)
system.l3.CleanEvict.mshrMisses::writebacks         2374                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total           2374                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.InvalidateReq.misses::cpu.data            3                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::total               3                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.accesses::cpu.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::total             3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMisses::cpu.data            3                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMissLatency::cpu.data        48918                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::total        48918                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMshrMissLatency::cpu.data        16306                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::total        16306                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu.data                  5                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                     5                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu.data           528239                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total              528239                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu.data  48248554482                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total    48248554482                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu.data         528244                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total            528244                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu.data       0.999991                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.999991                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu.data 91338.493527                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 91338.493527                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu.data       528239                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total          528239                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu.data  44642656456                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total  44642656456                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu.data     0.999991                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.999991                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu.data 84512.231123                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 84512.231123                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.data          40667                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             40667                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.inst          597                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data       742011                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total          742608                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.inst     43923033                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data  56302428213                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total  56346351246                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.inst          597                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data       782678                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        783275                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.948041                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.948081                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 73572.919598                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 75878.158428                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 75876.305192                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.inst          597                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data       742011                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       742608                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst     39847775                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data  51237303040                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total  51277150815                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.948041                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.948081                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 66746.691792                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 69051.945375                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 69050.092128                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.WritebackDirty.hits::writebacks       553016                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total           553016                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks       553016                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total       553016                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.compressor.compressions             1823863                       # Total number of compressions (Count)
system.l3.compressor.failedCompressions       1375194                       # Total number of failed compressions (Count)
system.l3.compressor.compressionSize::0             0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressionSize::1             0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressionSize::2             0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressionSize::4             0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressionSize::8             0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressionSize::64       263366                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressionSize::128         1024                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressionSize::256       184279                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressionSize::512      1375194                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressionSizeBits    748419365                       # Total compressed data size (Bit)
system.l3.compressor.avgCompressionSizeBits   410.348455                       # Average compression size ((Bit/Count))
system.l3.compressor.decompressions            100208                       # Total number of decompressions (Count)
system.l3.compressor.ranks_0::0                329506                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_0::1               1494357                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_1::0               1494357                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_1::1                329506                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.compressors0.compressions      1823863                       # Total number of compressions (Count)
system.l3.compressor.compressors0.failedCompressions      1373912                       # Total number of failed compressions (Count)
system.l3.compressor.compressors0.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressors0.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressors0.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressors0.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressors0.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressors0.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressors0.compressionSize::32       263349                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressors0.compressionSize::64          307                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressors0.compressionSize::128         1015                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressors0.compressionSize::256       185280                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressors0.compressionSize::512      1373912                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressors0.compressionSizeBits    748729384                       # Total compressed data size (Bit)
system.l3.compressor.compressors0.avgCompressionSizeBits   410.518435                       # Average compression size ((Bit/Count))
system.l3.compressor.compressors0.decompressions            0                       # Total number of decompressions (Count)
system.l3.compressor.compressors0.patterns::ZZZZ     16701067                       # Number of data entries that match pattern ZZZZ (Count)
system.l3.compressor.compressors0.patterns::XXXX     11289531                       # Number of data entries that match pattern XXXX (Count)
system.l3.compressor.compressors0.patterns::MMMM        55113                       # Number of data entries that match pattern MMMM (Count)
system.l3.compressor.compressors0.patterns::MMXX       205157                       # Number of data entries that match pattern MMXX (Count)
system.l3.compressor.compressors0.patterns::ZZZX          510                       # Number of data entries that match pattern ZZZX (Count)
system.l3.compressor.compressors0.patterns::MMMX       930430                       # Number of data entries that match pattern MMMX (Count)
system.l3.compressor.compressors1.compressions      1823863                       # Total number of compressions (Count)
system.l3.compressor.compressors1.failedCompressions      1439195                       # Total number of failed compressions (Count)
system.l3.compressor.compressors1.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressors1.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressors1.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressors1.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressors1.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressors1.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressors1.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressors1.compressionSize::64       263353                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressors1.compressionSize::128         1092                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressors1.compressionSize::256       120223                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressors1.compressionSize::512      1439195                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressors1.compressionSizeBits    773394064                       # Total compressed data size (Bit)
system.l3.compressor.compressors1.avgCompressionSizeBits   424.041753                       # Average compression size ((Bit/Count))
system.l3.compressor.compressors1.decompressions            0                       # Total number of decompressions (Count)
system.l3.compressor.compressors1.patterns::ZZZZ     16701067                       # Number of data entries that match pattern ZZZZ (Count)
system.l3.compressor.compressors1.patterns::FFFF          147                       # Number of data entries that match pattern FFFF (Count)
system.l3.compressor.compressors1.patterns::MMMMPenultimate        45562                       # Number of data entries that match pattern MMMMPenultimate (Count)
system.l3.compressor.compressors1.patterns::MMMMPrevious           29                       # Number of data entries that match pattern MMMMPrevious (Count)
system.l3.compressor.compressors1.patterns::ZZZX          495                       # Number of data entries that match pattern ZZZX (Count)
system.l3.compressor.compressors1.patterns::XZZZ           42                       # Number of data entries that match pattern XZZZ (Count)
system.l3.compressor.compressors1.patterns::RRRR           30                       # Number of data entries that match pattern RRRR (Count)
system.l3.compressor.compressors1.patterns::MMMXPenultimate       712680                       # Number of data entries that match pattern MMMXPenultimate (Count)
system.l3.compressor.compressors1.patterns::MMMXPrevious           18                       # Number of data entries that match pattern MMMXPrevious (Count)
system.l3.compressor.compressors1.patterns::ZZXX         5703                       # Number of data entries that match pattern ZZXX (Count)
system.l3.compressor.compressors1.patterns::ZXZX         2667                       # Number of data entries that match pattern ZXZX (Count)
system.l3.compressor.compressors1.patterns::FFXX           36                       # Number of data entries that match pattern FFXX (Count)
system.l3.compressor.compressors1.patterns::XXZZ          215                       # Number of data entries that match pattern XXZZ (Count)
system.l3.compressor.compressors1.patterns::MMXXPenultimate       159821                       # Number of data entries that match pattern MMXXPenultimate (Count)
system.l3.compressor.compressors1.patterns::MMXXPrevious           45                       # Number of data entries that match pattern MMXXPrevious (Count)
system.l3.compressor.compressors1.patterns::XXXX     11553251                       # Number of data entries that match pattern XXXX (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 72887.532451                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                      2587569                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                    1275660                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.028416                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks     149.998090                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst       164.699351                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data     82448.940123                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000763                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.000838                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.419357                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.420958                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024         117725                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  170                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 1776                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                17704                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                77994                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                20081                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.598780                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                   63434364                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                 125593068                       # Number of data accesses (Count)
system.l3.tags.evictionsReplacement::0         557948                       # Number of replacements that caused the eviction of 0 blocks (Count)
system.l3.tags.evictionsReplacement::1        1074299                       # Number of replacements that caused the eviction of 1 blocks (Count)
system.l3.tags.evictionsReplacement::2          41818                       # Number of replacements that caused the eviction of 2 blocks (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    469316.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       597.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1269288.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.013012249688                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        29041                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        29041                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2899186                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             441227                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1270847                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     469316                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1270847                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   469316                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    962                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      15.25                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1270847                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               469316                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  889409                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  272376                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   92953                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   15123                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1764                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1990                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  21273                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  26904                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  28604                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  29189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  29387                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  29567                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  29662                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  29809                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  29857                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  30084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  30098                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  30894                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  30637                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  29669                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  30487                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  29271                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        29041                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      43.725423                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     27.657182                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    877.669717                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095        29038     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::106496-110591            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         29041                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        29041                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.159533                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.149515                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.596474                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            26856     92.48%     92.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              245      0.84%     93.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1609      5.54%     98.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              213      0.73%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               80      0.28%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               22      0.08%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               12      0.04%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         29041                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   61568                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                81334208                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             30036224                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              540623993.06577349                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              199649123.71800581                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  150444972765                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      86454.53                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        38208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     81234432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     30034496                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 253966.467922784359                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 539960787.498785853386                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 199637637.797345995903                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          597                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1270250                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       469316                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     17167060                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  47387896031                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2180854649045                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28755.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     37305.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   4646878.97                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        38208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     81296000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       81334208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        38208                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        38208                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     30036224                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     30036224                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          597                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1270250                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1270847                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       469316                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         469316                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         253966                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      540370027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         540623993                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       253966                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        253966                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    199649124                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        199649124                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    199649124                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        253966                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     540370027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        740273117                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1269885                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              469289                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        79477                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        78960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        79478                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        79473                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        79362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        79516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        78961                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        79127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        79168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        79372                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        79169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        79222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        79465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        79701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        79871                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        79563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        29516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        29226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        29795                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        29512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        29425                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        29326                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        29405                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        29156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        29137                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        28896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        29009                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        28918                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        29322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        29222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        29961                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        29463                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             23594719341                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            6349425000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        47405063091                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                18580.20                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37330.20                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              795540                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             300020                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            62.65                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           63.93                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       643600                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   172.940211                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   100.598357                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   253.052422                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       471335     73.23%     73.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        65495     10.18%     83.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        22928      3.56%     86.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        14044      2.18%     89.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        10190      1.58%     90.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        10184      1.58%     92.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        13724      2.13%     94.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         6335      0.98%     95.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        29365      4.56%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       643600                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              81272640                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           30034496                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              540.214754                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              199.637638                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    5.78                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.22                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.56                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               62.99                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2294417580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1219485300                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     4529287560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1228584420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 11875459440.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  45187911660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  19717924320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   86053070280                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   571.990010                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  50724175989                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5023460000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  94697422024                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2300986380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1222976700                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     4537691340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1221104160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 11875459440.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  45302038770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  19621817280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   86082074070                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   572.182797                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  50471917602                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5023460000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  94949680411                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              742608                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        469316                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            683389                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             528239                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            528239                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         742608                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              3                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port      3694402                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3694402                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port    111370432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                111370432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1270850                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1270850    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1270850                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          5345738583                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         6849413543                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2423555                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1152705                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp             783275                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty      1022332                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict          1414027                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq            528244                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp           528244                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq        783275                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateReq             3                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port      3901468                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port    119330240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                         1157935                       # Total snoops (Count)
system.tol3bus.snoopTraffic                  30036224                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples           2469457                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.003079                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.055405                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                 2461853     99.69%     99.69% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                    7604      0.31%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total             2469457                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 150445058013                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy         1230760674                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy        1310208480                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests       2589946                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests      1278424                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops            7604                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops         7604                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
