# 5 Stage Pipeline RISC-V Processor (Base Integer Instruction Set)

Currently, working on implemention of RV32I RISC-V Processor with R, I, S, B, J & U Type Instructions. It will have 5 Stage pipelining with a provision to support for managing Data Hazard and Control Hazard.

![Alt text](riscv-pipeline.png?raw=true)

Block Diagram with Data and Control Hazard

![Alt text](riscv-with-data&ctrl-Hazards.png?raw=true)