{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665761400700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665761400700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 11:30:00 2022 " "Processing started: Fri Oct 14 11:30:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665761400700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665761400700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665761400700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665761401247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665761401247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665761413736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665761413736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665761413752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665761413752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665761413752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665761413752 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(54) " "Verilog HDL warning at tristate_buffer.v(54): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(55) " "Verilog HDL warning at tristate_buffer.v(55): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(56) " "Verilog HDL warning at tristate_buffer.v(56): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(57) " "Verilog HDL warning at tristate_buffer.v(57): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(58) " "Verilog HDL warning at tristate_buffer.v(58): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(59) " "Verilog HDL warning at tristate_buffer.v(59): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(60) " "Verilog HDL warning at tristate_buffer.v(60): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(61) " "Verilog HDL warning at tristate_buffer.v(61): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(62) " "Verilog HDL warning at tristate_buffer.v(62): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(63) " "Verilog HDL warning at tristate_buffer.v(63): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(64) " "Verilog HDL warning at tristate_buffer.v(64): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(65) " "Verilog HDL warning at tristate_buffer.v(65): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(66) " "Verilog HDL warning at tristate_buffer.v(66): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(67) " "Verilog HDL warning at tristate_buffer.v(67): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(68) " "Verilog HDL warning at tristate_buffer.v(68): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(69) " "Verilog HDL warning at tristate_buffer.v(69): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(70) " "Verilog HDL warning at tristate_buffer.v(70): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(71) " "Verilog HDL warning at tristate_buffer.v(71): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(72) " "Verilog HDL warning at tristate_buffer.v(72): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(73) " "Verilog HDL warning at tristate_buffer.v(73): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(74) " "Verilog HDL warning at tristate_buffer.v(74): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(75) " "Verilog HDL warning at tristate_buffer.v(75): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(76) " "Verilog HDL warning at tristate_buffer.v(76): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(77) " "Verilog HDL warning at tristate_buffer.v(77): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(78) " "Verilog HDL warning at tristate_buffer.v(78): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(79) " "Verilog HDL warning at tristate_buffer.v(79): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(80) " "Verilog HDL warning at tristate_buffer.v(80): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 80 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(81) " "Verilog HDL warning at tristate_buffer.v(81): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(82) " "Verilog HDL warning at tristate_buffer.v(82): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(83) " "Verilog HDL warning at tristate_buffer.v(83): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(84) " "Verilog HDL warning at tristate_buffer.v(84): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(85) " "Verilog HDL warning at tristate_buffer.v(85): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665761413767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665761413767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665761413767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665761413767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665761413814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:deco " "Elaborating entity \"decoder\" for hierarchy \"decoder:deco\"" {  } { { "regfile.v" "deco" { Text "C:/intelFPGA_lite/17.0/PC3/regfile.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665761413861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register_write\[1\].regi_n " "Elaborating entity \"register\" for hierarchy \"register:register_write\[1\].regi_n\"" {  } { { "regfile.v" "register_write\[1\].regi_n" { Text "C:/intelFPGA_lite/17.0/PC3/regfile.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665761413861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref register:register_write\[1\].regi_n\|dffe_ref:register_dff\[0\].deff " "Elaborating entity \"dffe_ref\" for hierarchy \"register:register_write\[1\].regi_n\|dffe_ref:register_dff\[0\].deff\"" {  } { { "register.v" "register_dff\[0\].deff" { Text "C:/intelFPGA_lite/17.0/PC3/register.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665761413861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_buffer tristate_buffer:tristate_buffer1 " "Elaborating entity \"tristate_buffer\" for hierarchy \"tristate_buffer:tristate_buffer1\"" {  } { { "regfile.v" "tristate_buffer1" { Text "C:/intelFPGA_lite/17.0/PC3/regfile.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665761414080 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[0\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[0\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[1\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[1\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[2\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[2\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[3\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[3\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[4\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[4\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[5\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[5\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[6\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[6\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[7\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[7\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[8\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[8\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[9\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[9\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[10\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[10\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[11\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[11\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[12\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[12\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[13\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[13\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[14\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[14\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[15\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[15\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[16\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[16\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[17\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[17\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[18\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[18\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[19\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[19\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[20\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[20\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[21\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[21\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[22\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[22\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[23\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[23\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[24\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[24\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[25\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[25\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[26\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[26\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[27\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[27\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[28\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[28\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[29\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[29\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[30\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[30\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer1\|out\[31\]~synth " "Node \"tristate_buffer:tristate_buffer1\|out\[31\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[0\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[0\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[1\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[1\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[2\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[2\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[3\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[3\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[4\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[4\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[5\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[5\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[6\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[6\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[7\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[7\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[8\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[8\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[9\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[9\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[10\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[10\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[11\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[11\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[12\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[12\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[13\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[13\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[14\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[14\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[15\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[15\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[16\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[16\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[17\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[17\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[18\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[18\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[19\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[19\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[20\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[20\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[21\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[21\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[22\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[22\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[23\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[23\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[24\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[24\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[25\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[25\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[26\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[26\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[27\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[27\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[28\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[28\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[29\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[29\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[30\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[30\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate_buffer:tristate_buffer2\|out\[31\]~synth " "Node \"tristate_buffer:tristate_buffer2\|out\[31\]~synth\"" {  } { { "tristate_buffer.v" "" { Text "C:/intelFPGA_lite/17.0/PC3/tristate_buffer.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665761416221 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665761416221 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665761416378 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.0/PC3/output_files/regfile.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.0/PC3/output_files/regfile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665761418144 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665761418441 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665761418441 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2559 " "Implemented 2559 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665761418660 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665761418660 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2445 " "Implemented 2445 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665761418660 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665761418660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665761418706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 11:30:18 2022 " "Processing ended: Fri Oct 14 11:30:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665761418706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665761418706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665761418706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665761418706 ""}
