#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jan 13 02:01:40 2021
# Process ID: 38432
# Current directory: E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/system_stepper_0_0_synth_1
# Command line: vivado.exe -log system_stepper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_stepper_0_0.tcl
# Log file: E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/system_stepper_0_0_synth_1/system_stepper_0_0.vds
# Journal file: E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/system_stepper_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_stepper_0_0.tcl -notrace
INFO: Dispatch client connection id - 54117
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/KV260/package/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_krnl_vadd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Vitis/Vitis/2021.1/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/KV260/package/binary_container_1.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Vitis/Vitis/2021.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vitis/Vivado/2021.1/data/ip'.
Command: synth_design -top system_stepper_0_0 -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 73744
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/imports/new/stepper.v:16]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/imports/new/stepper.v:17]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/imports/new/stepper.v:18]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/imports/new/stepper.v:19]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/imports/new/stepper.v:20]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/imports/new/stepper.v:22]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/imports/new/stepper.v:23]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/imports/new/stepper.v:24]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/imports/new/stepper.v:30]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/imports/new/stepper.v:46]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/imports/new/stepper.v:47]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1583.520 ; gain = 126.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_stepper_0_0' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_stepper_0_0/synth/system_stepper_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'stepper' [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/imports/new/stepper.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/imports/new/stepper.v:79]
INFO: [Synth 8-6155] done synthesizing module 'stepper' (1#1) [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/imports/new/stepper.v:3]
INFO: [Synth 8-6155] done synthesizing module 'system_stepper_0_0' (2#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_stepper_0_0/synth/system_stepper_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1634.258 ; gain = 176.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1634.258 ; gain = 176.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1634.258 ; gain = 176.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1634.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1708.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1727.078 ; gain = 18.840
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 1727.078 ; gain = 269.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 1727.078 ; gain = 269.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 1727.078 ; gain = 269.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1727.078 ; gain = 269.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1727.078 ; gain = 269.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2288.727 ; gain = 831.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2288.727 ; gain = 831.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2307.789 ; gain = 850.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 2314.590 ; gain = 857.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 2314.590 ; gain = 857.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 2314.590 ; gain = 857.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 2314.590 ; gain = 857.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 2314.590 ; gain = 857.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 2314.590 ; gain = 857.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     4|
|3     |LUT3 |     3|
|4     |LUT4 |     8|
|5     |LUT5 |     3|
|6     |LUT6 |    10|
|7     |FDRE |    25|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 2314.590 ; gain = 857.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:44 . Memory (MB): peak = 2314.590 ; gain = 764.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 2314.590 ; gain = 857.195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2326.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2356.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7edc731b
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 2356.734 ; gain = 1169.383
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/system_stepper_0_0_synth_1/system_stepper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_stepper_0_0, cache-ID = 40ae3cef6ed166c0
INFO: [Common 17-1381] The checkpoint 'E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/system_stepper_0_0_synth_1/system_stepper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_stepper_0_0_utilization_synth.rpt -pb system_stepper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 13 02:03:17 2021...
