<stg><name>makePatch_alignedToLine</name>


<trans_list>

<trans id="487" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1091" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1091" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="17" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="33" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %GDarray, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight

]]></Node>
<StgValue><ssdm name="leftRight_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %z_top_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_top

]]></Node>
<StgValue><ssdm name="z_top_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %apexZ0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64">
<![CDATA[
:8 %init_patch = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64">
<![CDATA[
:9 %NPpatches_superpoints = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %NPpatches_superpoints_addr = getelementptr i64 %NPpatches_superpoints, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %NPpatches_superpoints_addr_1 = getelementptr i64 %NPpatches_superpoints, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
:12 %NPpatches_parameters = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_parameters"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %NPpatches_parameters_addr = getelementptr i64 %NPpatches_parameters, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %NPpatches_parameters_addr_1 = getelementptr i64 %NPpatches_parameters, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %NPpatches_parameters_addr_2 = getelementptr i64 %NPpatches_parameters, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_addr_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %NPpatches_parameters_addr_3 = getelementptr i64 %NPpatches_parameters, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %NPpatches_parameters_addr_4 = getelementptr i64 %NPpatches_parameters, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_addr_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %NPpatches_parameters_addr_5 = getelementptr i64 %NPpatches_parameters, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_addr_5"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %NPpatches_parameters_addr_6 = getelementptr i64 %NPpatches_parameters, i64 0, i64 108

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_addr_6"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:20 %br_ln1072 = br void

]]></Node>
<StgValue><ssdm name="br_ln1072"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten37 = phi i10 0, void, i10 %add_ln1072_1, void %.split42

]]></Node>
<StgValue><ssdm name="indvar_flatten37"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %a = phi i3 0, void, i3 %select_ln1072_1, void %.split42

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten13 = phi i8 0, void, i8 %select_ln1074_2, void %.split42

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3 %b = phi i2 0, void, i2 %select_ln1074_1, void %.split42

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:4 %indvar_flatten = phi i7 0, void, i7 %select_ln1076_2, void %.split42

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:5 %c = phi i5 0, void, i5 %select_ln1076_1, void %.split42

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:6 %d = phi i2 0, void, i2 %add_ln1078, void %.split42

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7 %add_ln1072_1 = add i10 %indvar_flatten37, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1072_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9 %icmp_ln1072 = icmp_eq  i10 %indvar_flatten37, i10 720

]]></Node>
<StgValue><ssdm name="icmp_ln1072"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln1072 = br i1 %icmp_ln1072, void %.split42, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln1072"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split42:0 %add_ln1072 = add i3 %a, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1072"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split42:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1072_1_VITIS_LOOP_1076_3_VITIS_LOOP_1078_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split42:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split42:3 %icmp_ln1074 = icmp_eq  i8 %indvar_flatten13, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln1074"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split42:4 %select_ln1072 = select i1 %icmp_ln1074, i2 0, i2 %b

]]></Node>
<StgValue><ssdm name="select_ln1072"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split42:5 %select_ln1072_1 = select i1 %icmp_ln1074, i3 %add_ln1072, i3 %a

]]></Node>
<StgValue><ssdm name="select_ln1072_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="3">
<![CDATA[
.split42:6 %zext_ln1080 = zext i3 %select_ln1072_1

]]></Node>
<StgValue><ssdm name="zext_ln1080"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.split42:7 %tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln1072_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="5">
<![CDATA[
.split42:8 %zext_ln1080_1 = zext i5 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1080_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split42:9 %sub_ln1080 = sub i6 %zext_ln1080_1, i6 %zext_ln1080

]]></Node>
<StgValue><ssdm name="sub_ln1080"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="6">
<![CDATA[
.split42:10 %sext_ln1074 = sext i6 %sub_ln1080

]]></Node>
<StgValue><ssdm name="sext_ln1074"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split42:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split42:12 %xor_ln1072 = xor i1 %icmp_ln1074, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1072"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split42:13 %icmp_ln1078 = icmp_eq  i2 %d, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1078"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split42:14 %and_ln1072 = and i1 %icmp_ln1078, i1 %xor_ln1072

]]></Node>
<StgValue><ssdm name="and_ln1072"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split42:15 %icmp_ln1076 = icmp_eq  i7 %indvar_flatten, i7 48

]]></Node>
<StgValue><ssdm name="icmp_ln1076"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split42:16 %and_ln1072_1 = and i1 %icmp_ln1076, i1 %xor_ln1072

]]></Node>
<StgValue><ssdm name="and_ln1072_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split42:17 %add_ln1074 = add i2 %select_ln1072, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1074"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split42:18 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1074_2_VITIS_LOOP_1076_3_VITIS_LOOP_1078_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split42:19 %or_ln1074 = or i1 %and_ln1072_1, i1 %icmp_ln1074

]]></Node>
<StgValue><ssdm name="or_ln1074"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split42:20 %select_ln1074 = select i1 %or_ln1074, i5 0, i5 %c

]]></Node>
<StgValue><ssdm name="select_ln1074"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split42:21 %select_ln1074_1 = select i1 %and_ln1072_1, i2 %add_ln1074, i2 %select_ln1072

]]></Node>
<StgValue><ssdm name="select_ln1074_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="2">
<![CDATA[
.split42:22 %zext_ln1080_2 = zext i2 %select_ln1074_1

]]></Node>
<StgValue><ssdm name="zext_ln1080_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split42:23 %add_ln1080 = add i7 %sext_ln1074, i7 %zext_ln1080_2

]]></Node>
<StgValue><ssdm name="add_ln1080"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.split42:24 %tmp_77 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln1080, i4 0

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="62" op_0_bw="11">
<![CDATA[
.split42:25 %sext_ln1076 = sext i11 %tmp_77

]]></Node>
<StgValue><ssdm name="sext_ln1076"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split42:26 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split42:27 %xor_ln1074 = xor i1 %icmp_ln1076, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1074"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split42:28 %or_ln1074_1 = or i1 %icmp_ln1074, i1 %xor_ln1074

]]></Node>
<StgValue><ssdm name="or_ln1074_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split42:29 %and_ln1074 = and i1 %and_ln1072, i1 %or_ln1074_1

]]></Node>
<StgValue><ssdm name="and_ln1074"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split42:30 %add_ln1076 = add i5 %select_ln1074, i5 1

]]></Node>
<StgValue><ssdm name="add_ln1076"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split42:31 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1076_3_VITIS_LOOP_1078_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split42:32 %or_ln1076 = or i1 %and_ln1074, i1 %and_ln1072_1

]]></Node>
<StgValue><ssdm name="or_ln1076"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split42:33 %or_ln1076_1 = or i1 %or_ln1076, i1 %icmp_ln1074

]]></Node>
<StgValue><ssdm name="or_ln1076_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split42:34 %select_ln1076 = select i1 %or_ln1076_1, i2 0, i2 %d

]]></Node>
<StgValue><ssdm name="select_ln1076"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split42:35 %select_ln1076_1 = select i1 %and_ln1074, i5 %add_ln1076, i5 %select_ln1074

]]></Node>
<StgValue><ssdm name="select_ln1076_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="62" op_0_bw="5">
<![CDATA[
.split42:36 %zext_ln1080_3 = zext i5 %select_ln1076_1

]]></Node>
<StgValue><ssdm name="zext_ln1080_3"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split42:37 %add_ln1080_1 = add i62 %sext_ln1076, i62 %zext_ln1080_3

]]></Node>
<StgValue><ssdm name="add_ln1080_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="62">
<![CDATA[
.split42:38 %trunc_ln1080 = trunc i62 %add_ln1080_1

]]></Node>
<StgValue><ssdm name="trunc_ln1080"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="62">
<![CDATA[
.split42:39 %trunc_ln1080_1 = trunc i62 %add_ln1080_1

]]></Node>
<StgValue><ssdm name="trunc_ln1080_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split42:40 %p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1080_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split42:41 %sub_ln1080_1 = sub i10 %p_shl_cast, i10 %trunc_ln1080

]]></Node>
<StgValue><ssdm name="sub_ln1080_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split42:42 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="2">
<![CDATA[
.split42:43 %zext_ln1080_4 = zext i2 %select_ln1076

]]></Node>
<StgValue><ssdm name="zext_ln1080_4"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split42:44 %add_ln1080_2 = add i10 %sub_ln1080_1, i10 %zext_ln1080_4

]]></Node>
<StgValue><ssdm name="add_ln1080_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="10">
<![CDATA[
.split42:45 %zext_ln1080_5 = zext i10 %add_ln1080_2

]]></Node>
<StgValue><ssdm name="zext_ln1080_5"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:46 %init_patch_addr = getelementptr i64 %init_patch, i64 0, i64 %zext_ln1080_5

]]></Node>
<StgValue><ssdm name="init_patch_addr"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split42:47 %specloopname_ln1078 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln1078"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split42:48 %store_ln1080 = store i64 0, i10 %init_patch_addr

]]></Node>
<StgValue><ssdm name="store_ln1080"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split42:49 %add_ln1078 = add i2 %select_ln1076, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1078"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split42:50 %add_ln1076_1 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1076_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split42:51 %select_ln1076_2 = select i1 %or_ln1074, i7 1, i7 %add_ln1076_1

]]></Node>
<StgValue><ssdm name="select_ln1076_2"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split42:52 %add_ln1074_1 = add i8 %indvar_flatten13, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1074_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split42:53 %select_ln1074_2 = select i1 %icmp_ln1074, i8 1, i8 %add_ln1074_1

]]></Node>
<StgValue><ssdm name="select_ln1074_2"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.split42:54 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln1091 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln1091"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader2:0 %superpoint_count_assign = phi i32 %init_patch_size, void %.split34, i32 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="superpoint_count_assign"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader2:1 %ppl_0 = phi i32 %ppl_ret, void %.split34, i32 %p_read_4, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="ppl_0"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:2 %i = phi i3 %i_11, void %.split34, i3 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:3 %i_11 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:4 %icmp_ln1091 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1091"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:5 %empty_94 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:6 %br_ln1091 = br i1 %icmp_ln1091, void %.split34, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1091"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1091" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="192" op_2_bw="32" op_3_bw="3" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="1" op_8_bw="64" op_9_bw="32" op_10_bw="25" op_11_bw="26" op_12_bw="64">
<![CDATA[
.split34:1 %call_ret1 = call i64 @makeSuperPoint_alignedToLine, i192 %GDarray, i32 %GDn_points, i3 %i, i64 %z_top_read, i64 %apexZ0_read, i32 %p_read_4, i1 %leftRight_read, i64 %init_patch, i32 %superpoint_count_assign, i25 %radii, i26 %trapezoid_edges, i64 %temp

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1091" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader.preheader:0 %br_ln1098 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln1098"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split34:0 %specloopname_ln1091 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln1091"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="192" op_2_bw="32" op_3_bw="3" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="1" op_8_bw="64" op_9_bw="32" op_10_bw="25" op_11_bw="26" op_12_bw="64">
<![CDATA[
.split34:1 %call_ret1 = call i64 @makeSuperPoint_alignedToLine, i192 %GDarray, i32 %GDn_points, i3 %i, i64 %z_top_read, i64 %apexZ0_read, i32 %p_read_4, i1 %leftRight_read, i64 %init_patch, i32 %superpoint_count_assign, i25 %radii, i26 %trapezoid_edges, i64 %temp

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="64">
<![CDATA[
.split34:2 %ppl_ret = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="ppl_ret"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="64">
<![CDATA[
.split34:3 %init_patch_size = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="init_patch_size"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.split34:4 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader1.preheader:0 %indvar_flatten83 = phi i10 %add_ln1098_1, void %.preheader1, i10 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten83"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:1 %b_1 = phi i3 %select_ln1098_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader1.preheader:2 %indvar_flatten59 = phi i8 %select_ln1100_2, void %.preheader1, i8 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten59"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.preheader:3 %c_1 = phi i2 %select_ln1100_1, void %.preheader1, i2 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1.preheader:4 %indvar_flatten45 = phi i7 %select_ln1102_2, void %.preheader1, i7 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten45"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.preheader:5 %d_1 = phi i5 %select_ln1102_1, void %.preheader1, i5 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.preheader:6 %e = phi i2 %add_ln1104, void %.preheader1, i2 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader:7 %add_ln1098_1 = add i10 %indvar_flatten83, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1098_1"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1.preheader:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader:9 %icmp_ln1098 = icmp_eq  i10 %indvar_flatten83, i10 720

]]></Node>
<StgValue><ssdm name="icmp_ln1098"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.preheader:10 %br_ln1098 = br i1 %icmp_ln1098, void %.preheader1, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1098"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:0 %add_ln1098 = add i3 %b_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1098"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1098_5_VITIS_LOOP_1102_7_VITIS_LOOP_1104_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2 %empty_95 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:3 %icmp_ln1100 = icmp_eq  i8 %indvar_flatten59, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln1100"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1:4 %select_ln1098 = select i1 %icmp_ln1100, i2 0, i2 %c_1

]]></Node>
<StgValue><ssdm name="select_ln1098"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:5 %select_ln1098_1 = select i1 %icmp_ln1100, i3 %add_ln1098, i3 %b_1

]]></Node>
<StgValue><ssdm name="select_ln1098_1"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="3">
<![CDATA[
.preheader1:6 %zext_ln1106 = zext i3 %select_ln1098_1

]]></Node>
<StgValue><ssdm name="zext_ln1106"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader1:7 %tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln1098_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="5">
<![CDATA[
.preheader1:8 %zext_ln1106_1 = zext i5 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1106_1"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:9 %sub_ln1106 = sub i6 %zext_ln1106_1, i6 %zext_ln1106

]]></Node>
<StgValue><ssdm name="sub_ln1106"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="6">
<![CDATA[
.preheader1:10 %sext_ln1100 = sext i6 %sub_ln1106

]]></Node>
<StgValue><ssdm name="sext_ln1100"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:12 %xor_ln1098 = xor i1 %icmp_ln1100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1098"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:13 %icmp_ln1104 = icmp_eq  i2 %e, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1104"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:14 %and_ln1098 = and i1 %icmp_ln1104, i1 %xor_ln1098

]]></Node>
<StgValue><ssdm name="and_ln1098"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:15 %icmp_ln1102 = icmp_eq  i7 %indvar_flatten45, i7 48

]]></Node>
<StgValue><ssdm name="icmp_ln1102"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:16 %and_ln1098_1 = and i1 %icmp_ln1102, i1 %xor_ln1098

]]></Node>
<StgValue><ssdm name="and_ln1098_1"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:17 %add_ln1100 = add i2 %select_ln1098, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1100"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:18 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1100_6_VITIS_LOOP_1102_7_VITIS_LOOP_1104_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:19 %or_ln1100 = or i1 %and_ln1098_1, i1 %icmp_ln1100

]]></Node>
<StgValue><ssdm name="or_ln1100"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:20 %select_ln1100 = select i1 %or_ln1100, i5 0, i5 %d_1

]]></Node>
<StgValue><ssdm name="select_ln1100"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1:21 %select_ln1100_1 = select i1 %and_ln1098_1, i2 %add_ln1100, i2 %select_ln1098

]]></Node>
<StgValue><ssdm name="select_ln1100_1"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="2">
<![CDATA[
.preheader1:22 %zext_ln1106_2 = zext i2 %select_ln1100_1

]]></Node>
<StgValue><ssdm name="zext_ln1106_2"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:23 %add_ln1106 = add i7 %sext_ln1100, i7 %zext_ln1106_2

]]></Node>
<StgValue><ssdm name="add_ln1106"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader1:24 %tmp_78 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln1106, i4 0

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="62" op_0_bw="11">
<![CDATA[
.preheader1:25 %sext_ln1102 = sext i11 %tmp_78

]]></Node>
<StgValue><ssdm name="sext_ln1102"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:26 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:27 %xor_ln1100 = xor i1 %icmp_ln1102, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1100"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:28 %or_ln1100_1 = or i1 %icmp_ln1100, i1 %xor_ln1100

]]></Node>
<StgValue><ssdm name="or_ln1100_1"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:29 %and_ln1100 = and i1 %and_ln1098, i1 %or_ln1100_1

]]></Node>
<StgValue><ssdm name="and_ln1100"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:30 %add_ln1102 = add i5 %select_ln1100, i5 1

]]></Node>
<StgValue><ssdm name="add_ln1102"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:31 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1102_7_VITIS_LOOP_1104_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:32 %or_ln1102 = or i1 %and_ln1100, i1 %and_ln1098_1

]]></Node>
<StgValue><ssdm name="or_ln1102"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:33 %or_ln1102_1 = or i1 %or_ln1102, i1 %icmp_ln1100

]]></Node>
<StgValue><ssdm name="or_ln1102_1"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1:34 %select_ln1102 = select i1 %or_ln1102_1, i2 0, i2 %e

]]></Node>
<StgValue><ssdm name="select_ln1102"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:35 %select_ln1102_1 = select i1 %and_ln1100, i5 %add_ln1102, i5 %select_ln1100

]]></Node>
<StgValue><ssdm name="select_ln1102_1"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="62" op_0_bw="5">
<![CDATA[
.preheader1:36 %zext_ln1106_3 = zext i5 %select_ln1102_1

]]></Node>
<StgValue><ssdm name="zext_ln1106_3"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1:37 %add_ln1106_1 = add i62 %sext_ln1102, i62 %zext_ln1106_3

]]></Node>
<StgValue><ssdm name="add_ln1106_1"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="62">
<![CDATA[
.preheader1:38 %trunc_ln1106 = trunc i62 %add_ln1106_1

]]></Node>
<StgValue><ssdm name="trunc_ln1106"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="62">
<![CDATA[
.preheader1:39 %trunc_ln1106_1 = trunc i62 %add_ln1106_1

]]></Node>
<StgValue><ssdm name="trunc_ln1106_1"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader1:40 %p_shl6_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1106_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:41 %sub_ln1106_1 = sub i10 %p_shl6_cast, i10 %trunc_ln1106

]]></Node>
<StgValue><ssdm name="sub_ln1106_1"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:42 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="2">
<![CDATA[
.preheader1:43 %zext_ln1106_4 = zext i2 %select_ln1102

]]></Node>
<StgValue><ssdm name="zext_ln1106_4"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:44 %add_ln1106_2 = add i10 %sub_ln1106_1, i10 %zext_ln1106_4

]]></Node>
<StgValue><ssdm name="add_ln1106_2"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:45 %zext_ln1106_5 = zext i10 %add_ln1106_2

]]></Node>
<StgValue><ssdm name="zext_ln1106_5"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:46 %NPpatches_superpoints_addr_2 = getelementptr i64 %NPpatches_superpoints, i64 0, i64 %zext_ln1106_5

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_addr_2"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:47 %specloopname_ln1104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln1104"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.preheader1:48 %store_ln1106 = store i64 0, i10 %NPpatches_superpoints_addr_2

]]></Node>
<StgValue><ssdm name="store_ln1106"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:49 %add_ln1104 = add i2 %select_ln1102, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1104"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:50 %add_ln1102_1 = add i7 %indvar_flatten45, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1102_1"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1:51 %select_ln1102_2 = select i1 %or_ln1100, i7 1, i7 %add_ln1102_1

]]></Node>
<StgValue><ssdm name="select_ln1102_2"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:52 %add_ln1100_1 = add i8 %indvar_flatten59, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1100_1"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1:53 %select_ln1100_2 = select i1 %icmp_ln1100, i8 1, i8 %add_ln1100_1

]]></Node>
<StgValue><ssdm name="select_ln1100_2"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:54 %br_ln0 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln1112 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1112"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten105 = phi i7 %add_ln1112_1, void %.preheader, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten105"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %b_2 = phi i3 %select_ln1112_1, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_2"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten91 = phi i6 %select_ln1114_2, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten91"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c_2 = phi i3 %select_ln1114_1, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %d_3 = phi i3 %add_ln1116, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:5 %add_ln1112_1 = add i7 %indvar_flatten105, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1112_1"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:7 %icmp_ln1112 = icmp_eq  i7 %indvar_flatten105, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln1112"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln1112 = br i1 %icmp_ln1112, void %.preheader, void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln1112"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:0 %add_ln1112 = add i3 %b_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1112"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1112_9_VITIS_LOOP_1114_10_VITIS_LOOP_1116_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_96 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3 %icmp_ln1114 = icmp_eq  i6 %indvar_flatten91, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln1114"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:4 %select_ln1112 = select i1 %icmp_ln1114, i3 0, i3 %c_2

]]></Node>
<StgValue><ssdm name="select_ln1112"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:5 %select_ln1112_1 = select i1 %icmp_ln1114, i3 %add_ln1112, i3 %b_2

]]></Node>
<StgValue><ssdm name="select_ln1112_1"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader:6 %tmp_59 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln1112_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="5">
<![CDATA[
.preheader:7 %zext_ln1114 = zext i5 %tmp_59

]]></Node>
<StgValue><ssdm name="zext_ln1114"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:9 %xor_ln1112 = xor i1 %icmp_ln1114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1112"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:10 %icmp_ln1116 = icmp_eq  i3 %d_3, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln1116"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:11 %and_ln1112 = and i1 %icmp_ln1116, i1 %xor_ln1112

]]></Node>
<StgValue><ssdm name="and_ln1112"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:12 %add_ln1114 = add i3 %select_ln1112, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1114"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1114_10_VITIS_LOOP_1116_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %or_ln1114 = or i1 %and_ln1112, i1 %icmp_ln1114

]]></Node>
<StgValue><ssdm name="or_ln1114"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:15 %select_ln1114 = select i1 %or_ln1114, i3 0, i3 %d_3

]]></Node>
<StgValue><ssdm name="select_ln1114"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:16 %select_ln1114_1 = select i1 %and_ln1112, i3 %add_ln1114, i3 %select_ln1112

]]></Node>
<StgValue><ssdm name="select_ln1114_1"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="3">
<![CDATA[
.preheader:17 %zext_ln1118 = zext i3 %select_ln1114_1

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:18 %add_ln1118 = add i6 %zext_ln1114, i6 %zext_ln1118

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="6">
<![CDATA[
.preheader:19 %trunc_ln1118 = trunc i6 %add_ln1118

]]></Node>
<StgValue><ssdm name="trunc_ln1118"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader:20 %p_shl8_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln1118, i3 0

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader:21 %p_shl9_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln1118, i1 0

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:22 %sub_ln1118 = sub i7 %p_shl8_cast, i7 %p_shl9_cast

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:23 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="3">
<![CDATA[
.preheader:24 %zext_ln1118_1 = zext i3 %select_ln1114

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:25 %add_ln1118_1 = add i7 %sub_ln1118, i7 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="add_ln1118_1"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="7">
<![CDATA[
.preheader:26 %zext_ln1118_2 = zext i7 %add_ln1118_1

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:27 %NPpatches_parameters_addr_7 = getelementptr i64 %NPpatches_parameters, i64 0, i64 %zext_ln1118_2

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_addr_7"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:28 %specloopname_ln1116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln1116"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.preheader:29 %store_ln1118 = store i64 0, i7 %NPpatches_parameters_addr_7

]]></Node>
<StgValue><ssdm name="store_ln1118"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:30 %add_ln1116 = add i3 %select_ln1114, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:31 %add_ln1114_1 = add i6 %indvar_flatten91, i6 1

]]></Node>
<StgValue><ssdm name="add_ln1114_1"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:32 %select_ln1114_2 = select i1 %icmp_ln1114, i6 1, i6 %add_ln1114_1

]]></Node>
<StgValue><ssdm name="select_ln1114_2"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
.preheader:33 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="250" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.lr.ph.i:1 %store_ln84 = store i64 %apexZ0_read, i7 %NPpatches_parameters_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.lr.ph.i:2 %store_ln86 = store i64 0, i7 %NPpatches_parameters_addr_1

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="252" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.lr.ph.i:3 %store_ln87 = store i64 0, i7 %NPpatches_parameters_addr_2

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.lr.ph.i:4 %store_ln88 = store i64 0, i7 %NPpatches_parameters_addr_3

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph.i:0 %sext_ln1124 = sext i32 %superpoint_count_assign

]]></Node>
<StgValue><ssdm name="sext_ln1124"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.lr.ph.i:5 %store_ln89 = store i64 0, i7 %NPpatches_parameters_addr_4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="72" op_0_bw="64">
<![CDATA[
.lr.ph.i:6 %zext_ln1124 = zext i64 %sext_ln1124

]]></Node>
<StgValue><ssdm name="zext_ln1124"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
.lr.ph.i:7 %mul_ln1124 = mul i72 %zext_ln1124, i72 144

]]></Node>
<StgValue><ssdm name="mul_ln1124"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i:8 %br_ln91 = br void

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="72" op_0_bw="72" op_1_bw="0" op_2_bw="72" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten151 = phi i72 0, void %.lr.ph.i, i72 %add_ln91, void %.split18

]]></Node>
<StgValue><ssdm name="indvar_flatten151"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %i_12 = phi i64 0, void %.lr.ph.i, i64 %select_ln91_1, void %.split18

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten127 = phi i8 0, void %.lr.ph.i, i8 %select_ln94_2, void %.split18

]]></Node>
<StgValue><ssdm name="indvar_flatten127"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3 %a_2 = phi i2 0, void %.lr.ph.i, i2 %select_ln94_1, void %.split18

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:4 %indvar_flatten113 = phi i7 0, void %.lr.ph.i, i7 %select_ln96_2, void %.split18

]]></Node>
<StgValue><ssdm name="indvar_flatten113"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:5 %b_4 = phi i5 0, void %.lr.ph.i, i5 %select_ln96_1, void %.split18

]]></Node>
<StgValue><ssdm name="b_4"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:6 %c_4 = phi i2 0, void %.lr.ph.i, i2 %add_ln98, void %.split18

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
:7 %add_ln91 = add i72 %indvar_flatten151, i72 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="72" op_1_bw="72">
<![CDATA[
:9 %icmp_ln91 = icmp_eq  i72 %indvar_flatten151, i72 %mul_ln1124

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln91 = br i1 %icmp_ln91, void %.split18, void %._crit_edge.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split18:0 %i_15 = add i64 %i_12, i64 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:2 %icmp_ln94 = icmp_eq  i8 %indvar_flatten127, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split18:3 %select_ln91 = select i1 %icmp_ln94, i2 0, i2 %a_2

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:5 %xor_ln91 = xor i1 %icmp_ln94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln91"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split18:6 %icmp_ln98 = icmp_eq  i2 %c_4, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:7 %and_ln91 = and i1 %icmp_ln98, i1 %xor_ln91

]]></Node>
<StgValue><ssdm name="and_ln91"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split18:8 %icmp_ln96 = icmp_eq  i7 %indvar_flatten113, i7 48

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:9 %and_ln91_1 = and i1 %icmp_ln96, i1 %xor_ln91

]]></Node>
<StgValue><ssdm name="and_ln91_1"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:10 %select_ln91_1 = select i1 %icmp_ln94, i64 %i_15, i64 %i_12

]]></Node>
<StgValue><ssdm name="select_ln91_1"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="56" op_0_bw="64">
<![CDATA[
.split18:11 %trunc_ln100 = trunc i64 %select_ln91_1

]]></Node>
<StgValue><ssdm name="trunc_ln100"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="58" op_0_bw="58" op_1_bw="56" op_2_bw="2">
<![CDATA[
.split18:12 %tmp_79 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i56.i2, i56 %trunc_ln100, i2 0

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="58" op_0_bw="64">
<![CDATA[
.split18:13 %trunc_ln100_1 = trunc i64 %select_ln91_1

]]></Node>
<StgValue><ssdm name="trunc_ln100_1"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split18:14 %add_ln94 = add i2 %select_ln91, i2 1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:16 %or_ln94 = or i1 %and_ln91_1, i1 %icmp_ln94

]]></Node>
<StgValue><ssdm name="or_ln94"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split18:17 %select_ln94 = select i1 %or_ln94, i5 0, i5 %b_4

]]></Node>
<StgValue><ssdm name="select_ln94"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split18:18 %select_ln94_1 = select i1 %and_ln91_1, i2 %add_ln94, i2 %select_ln91

]]></Node>
<StgValue><ssdm name="select_ln94_1"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split18:19 %sub_ln100 = sub i58 %tmp_79, i58 %trunc_ln100_1

]]></Node>
<StgValue><ssdm name="sub_ln100"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="58" op_0_bw="2">
<![CDATA[
.split18:20 %zext_ln100 = zext i2 %select_ln94_1

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split18:21 %add_ln100 = add i58 %sub_ln100, i58 %zext_ln100

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="62" op_0_bw="62" op_1_bw="58" op_2_bw="4">
<![CDATA[
.split18:22 %tmp_131_cast = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i58.i4, i58 %add_ln100, i4 0

]]></Node>
<StgValue><ssdm name="tmp_131_cast"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:24 %xor_ln94 = xor i1 %icmp_ln96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln94"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:25 %or_ln94_1 = or i1 %icmp_ln94, i1 %xor_ln94

]]></Node>
<StgValue><ssdm name="or_ln94_1"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:26 %and_ln94 = and i1 %and_ln91, i1 %or_ln94_1

]]></Node>
<StgValue><ssdm name="and_ln94"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split18:27 %add_ln96 = add i5 %select_ln94, i5 1

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:29 %or_ln96 = or i1 %and_ln94, i1 %and_ln91_1

]]></Node>
<StgValue><ssdm name="or_ln96"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:30 %or_ln96_1 = or i1 %or_ln96, i1 %icmp_ln94

]]></Node>
<StgValue><ssdm name="or_ln96_1"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split18:31 %select_ln96 = select i1 %or_ln96_1, i2 0, i2 %c_4

]]></Node>
<StgValue><ssdm name="select_ln96"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split18:32 %select_ln96_1 = select i1 %and_ln94, i5 %add_ln96, i5 %select_ln94

]]></Node>
<StgValue><ssdm name="select_ln96_1"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="62" op_0_bw="5">
<![CDATA[
.split18:33 %zext_ln100_1 = zext i5 %select_ln96_1

]]></Node>
<StgValue><ssdm name="zext_ln100_1"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split18:34 %add_ln100_1 = add i62 %tmp_131_cast, i62 %zext_ln100_1

]]></Node>
<StgValue><ssdm name="add_ln100_1"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="62">
<![CDATA[
.split18:35 %trunc_ln100_2 = trunc i62 %add_ln100_1

]]></Node>
<StgValue><ssdm name="trunc_ln100_2"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="62">
<![CDATA[
.split18:36 %trunc_ln100_3 = trunc i62 %add_ln100_1

]]></Node>
<StgValue><ssdm name="trunc_ln100_3"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split18:37 %p_shl7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln100_3, i2 0

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split18:38 %sub_ln100_1 = sub i10 %p_shl7_cast, i10 %trunc_ln100_2

]]></Node>
<StgValue><ssdm name="sub_ln100_1"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="2">
<![CDATA[
.split18:40 %zext_ln100_2 = zext i2 %select_ln96

]]></Node>
<StgValue><ssdm name="zext_ln100_2"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split18:41 %add_ln100_2 = add i10 %sub_ln100_1, i10 %zext_ln100_2

]]></Node>
<StgValue><ssdm name="add_ln100_2"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="10">
<![CDATA[
.split18:42 %zext_ln100_3 = zext i10 %add_ln100_2

]]></Node>
<StgValue><ssdm name="zext_ln100_3"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:43 %init_patch_addr_5 = getelementptr i64 %init_patch, i64 0, i64 %zext_ln100_3

]]></Node>
<StgValue><ssdm name="init_patch_addr_5"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="10">
<![CDATA[
.split18:46 %init_patch_load = load i10 %init_patch_addr_5

]]></Node>
<StgValue><ssdm name="init_patch_load"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split18:48 %add_ln98 = add i2 %select_ln96, i2 1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split18:49 %add_ln96_1 = add i7 %indvar_flatten113, i7 1

]]></Node>
<StgValue><ssdm name="add_ln96_1"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split18:50 %select_ln96_2 = select i1 %or_ln94, i7 1, i7 %add_ln96_1

]]></Node>
<StgValue><ssdm name="select_ln96_2"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:51 %add_ln94_1 = add i8 %indvar_flatten127, i8 1

]]></Node>
<StgValue><ssdm name="add_ln94_1"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split18:52 %select_ln94_2 = select i1 %icmp_ln94, i8 1, i8 %add_ln94_1

]]></Node>
<StgValue><ssdm name="select_ln94_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_91_1_VITIS_LOOP_96_3_VITIS_LOOP_98_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split18:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:15 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_94_2_VITIS_LOOP_96_3_VITIS_LOOP_98_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split18:23 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:28 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_96_3_VITIS_LOOP_98_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split18:39 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:44 %NPpatches_superpoints_addr_3 = getelementptr i64 %NPpatches_superpoints, i64 0, i64 %zext_ln100_3

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_addr_3"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:45 %specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln98"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="10">
<![CDATA[
.split18:46 %init_patch_load = load i10 %init_patch_addr_5

]]></Node>
<StgValue><ssdm name="init_patch_load"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split18:47 %store_ln100 = store i64 %init_patch_load, i10 %NPpatches_superpoints_addr_3

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
.split18:53 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="325" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.loopexit:0 %empty_97 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
._crit_edge.i.loopexit:1 %store_ln105 = store i64 %sext_ln1124, i7 %NPpatches_parameters_addr_5

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.i.loopexit:2 %NPpatches_superpoints_load = load i10 %NPpatches_superpoints_addr

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_load"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.i.loopexit:6 %NPpatches_superpoints_load_1 = load i10 %NPpatches_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_load_1"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
._crit_edge.i.loopexit:15 %store_ln53 = store i64 0, i7 %NPpatches_parameters_addr_6

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.i.loopexit:16 %store_ln55 = store i64 0, i64 %empty_97

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="331" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.i.loopexit:2 %NPpatches_superpoints_load = load i10 %NPpatches_superpoints_addr

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_load"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.i.loopexit:3 %icmp_ln39 = icmp_slt  i64 %NPpatches_superpoints_load, i64 18446744073687551516

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.loopexit:4 %z1_min = select i1 %icmp_ln39, i64 18446744073687551516, i64 %NPpatches_superpoints_load

]]></Node>
<StgValue><ssdm name="z1_min"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="26" op_0_bw="64">
<![CDATA[
._crit_edge.i.loopexit:5 %trunc_ln39 = trunc i64 %z1_min

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.i.loopexit:6 %NPpatches_superpoints_load_1 = load i10 %NPpatches_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_load_1"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.i.loopexit:7 %icmp_ln40 = icmp_slt  i64 %NPpatches_superpoints_load_1, i64 22000100

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.loopexit:8 %z1_max = select i1 %icmp_ln40, i64 %NPpatches_superpoints_load_1, i64 22000100

]]></Node>
<StgValue><ssdm name="z1_max"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="26" op_0_bw="64">
<![CDATA[
._crit_edge.i.loopexit:9 %trunc_ln40 = trunc i64 %z1_max

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.i.loopexit:10 %icmp_ln42 = icmp_sgt  i64 %z1_min, i64 %z1_max

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
._crit_edge.i.loopexit:11 %z1_min_1 = select i1 %icmp_ln42, i26 23000100, i26 %trunc_ln39

]]></Node>
<StgValue><ssdm name="z1_min_1"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="26">
<![CDATA[
._crit_edge.i.loopexit:12 %sext_ln42 = sext i26 %z1_min_1

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
._crit_edge.i.loopexit:13 %z1_max_1 = select i1 %icmp_ln42, i26 23000100, i26 %trunc_ln40

]]></Node>
<StgValue><ssdm name="z1_max_1"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="26">
<![CDATA[
._crit_edge.i.loopexit:14 %sext_ln40 = sext i26 %z1_max_1

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.loopexit:17 %br_ln55 = br void

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="345" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="7">
<![CDATA[
:13 %NPpatches_parameters_load = load i7 %NPpatches_parameters_addr_5

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %i_13 = phi i64 %j, void %._crit_edge, i64 1, void %._crit_edge.i.loopexit

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="3" op_0_bw="64">
<![CDATA[
:1 %trunc_ln59 = trunc i64 %i_13

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
:2 %p_shl10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln59, i7 0

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="64">
<![CDATA[
:3 %trunc_ln59_1 = trunc i64 %i_13

]]></Node>
<StgValue><ssdm name="trunc_ln59_1"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:4 %p_shl11_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln59_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln59 = add i10 %p_shl10_cast, i10 %p_shl11_cast

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6 %add_ln59_1 = add i10 %add_ln59, i10 99

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="10">
<![CDATA[
:7 %zext_ln59 = zext i10 %add_ln59_1

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %NPpatches_superpoints_addr_4 = getelementptr i64 %NPpatches_superpoints, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_addr_4"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9 %add_ln60 = add i10 %add_ln59, i10 102

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="10">
<![CDATA[
:10 %zext_ln60 = zext i10 %add_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %NPpatches_superpoints_addr_5 = getelementptr i64 %NPpatches_superpoints, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_addr_5"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="7">
<![CDATA[
:13 %NPpatches_parameters_load = load i7 %NPpatches_parameters_addr_5

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_load"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="64">
<![CDATA[
:14 %trunc_ln55 = trunc i64 %NPpatches_parameters_load

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="32">
<![CDATA[
:15 %sext_ln55 = sext i32 %trunc_ln55

]]></Node>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16 %icmp_ln55 = icmp_slt  i64 %i_13, i64 %sext_ln55

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17 %br_ln55 = br i1 %icmp_ln55, void %_Z15wedgePatch_initRA5_A3_A16_A3_lRA5_A4_A6_lPS1_ll.exit, void

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1 %p_load270 = load i64 %empty_97

]]></Node>
<StgValue><ssdm name="p_load270"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="64">
<![CDATA[
:3 %trunc_ln57 = trunc i64 %i_13

]]></Node>
<StgValue><ssdm name="trunc_ln57"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="10">
<![CDATA[
:4 %z_j_min = load i10 %NPpatches_superpoints_addr_4

]]></Node>
<StgValue><ssdm name="z_j_min"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="10">
<![CDATA[
:5 %z_j_max = load i10 %NPpatches_superpoints_addr_5

]]></Node>
<StgValue><ssdm name="z_j_max"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="30" op_0_bw="30" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %tmp_80 = partselect i30 @_ssdm_op_PartSelect.i30.i64.i32.i32, i64 %p_load270, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
:12 %icmp_ln68 = icmp_slt  i30 %tmp_80, i30 1

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln68 = br i1 %icmp_ln68, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="64">
<![CDATA[
:0 %trunc_ln70 = trunc i64 %p_load270

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:1 %tmp_136_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln70, i3 0

]]></Node>
<StgValue><ssdm name="tmp_136_cast"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="64">
<![CDATA[
:2 %trunc_ln70_1 = trunc i64 %p_load270

]]></Node>
<StgValue><ssdm name="trunc_ln70_1"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:3 %tmp_138_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln70_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_138_cast"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %sub_ln70 = sub i7 %tmp_136_cast, i7 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="sub_ln70"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="7">
<![CDATA[
:8 %NPpatches_parameters_load_1 = load i7 %NPpatches_parameters_addr_6

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_load_1"/></StgValue>
</operation>

<operation id="377" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="7">
<![CDATA[
:23 %NPpatches_parameters_load_2 = load i7 %NPpatches_parameters_addr_6

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_load_2"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0 %br_ln55 = br void

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="379" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="10">
<![CDATA[
:4 %z_j_min = load i10 %NPpatches_superpoints_addr_4

]]></Node>
<StgValue><ssdm name="z_j_min"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="10">
<![CDATA[
:5 %z_j_max = load i10 %NPpatches_superpoints_addr_5

]]></Node>
<StgValue><ssdm name="z_j_max"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %add_ln62 = add i32 %trunc_ln57, i32 1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_1 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="7">
<![CDATA[
:8 %NPpatches_parameters_load_1 = load i7 %NPpatches_parameters_addr_6

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_load_1"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="64">
<![CDATA[
:9 %trunc_ln71 = trunc i64 %NPpatches_parameters_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="4" op_0_bw="64">
<![CDATA[
:10 %trunc_ln71_1 = trunc i64 %NPpatches_parameters_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln71_1"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:11 %tmp_140_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln71_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_140_cast"/></StgValue>
</operation>

<operation id="387" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:12 %tmp_60 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln71, i1 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="388" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="7" op_0_bw="6">
<![CDATA[
:13 %zext_ln71 = zext i6 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="389" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:14 %sub_ln71 = sub i7 %tmp_140_cast, i7 %zext_ln71

]]></Node>
<StgValue><ssdm name="sub_ln71"/></StgValue>
</operation>

<operation id="390" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="7">
<![CDATA[
:23 %NPpatches_parameters_load_2 = load i7 %NPpatches_parameters_addr_6

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_load_2"/></StgValue>
</operation>

<operation id="391" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="64">
<![CDATA[
:24 %trunc_ln73 = trunc i64 %NPpatches_parameters_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="392" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="4" op_0_bw="64">
<![CDATA[
:25 %trunc_ln73_1 = trunc i64 %NPpatches_parameters_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln73_1"/></StgValue>
</operation>

<operation id="393" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:26 %tmp_144_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln73_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_144_cast"/></StgValue>
</operation>

<operation id="394" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:27 %tmp_61 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln73, i1 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="395" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="7" op_0_bw="6">
<![CDATA[
:28 %zext_ln73 = zext i6 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="396" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:29 %sub_ln73 = sub i7 %tmp_144_cast, i7 %zext_ln73

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:33 %add_ln74 = add i7 %sub_ln73, i7 4

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="7">
<![CDATA[
:34 %zext_ln74 = zext i7 %add_ln74

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %NPpatches_parameters_addr_12 = getelementptr i64 %NPpatches_parameters, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_addr_12"/></StgValue>
</operation>

<operation id="400" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
:37 %store_ln74 = store i64 %sext_ln42, i7 %NPpatches_parameters_addr_12

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="401" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="7">
<![CDATA[
:38 %NPpatches_parameters_load_3 = load i7 %NPpatches_parameters_addr_6

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_load_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="402" st_id="19" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_1 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="403" st_id="19" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="404" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="7">
<![CDATA[
:38 %NPpatches_parameters_load_3 = load i7 %NPpatches_parameters_addr_6

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_load_3"/></StgValue>
</operation>

<operation id="405" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="5" op_0_bw="64">
<![CDATA[
:39 %trunc_ln75 = trunc i64 %NPpatches_parameters_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="406" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="64">
<![CDATA[
:40 %trunc_ln75_1 = trunc i64 %NPpatches_parameters_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln75_1"/></StgValue>
</operation>

<operation id="407" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:41 %tmp_148_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln75_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_148_cast"/></StgValue>
</operation>

<operation id="408" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:42 %tmp_62 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln75, i1 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="409" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="7" op_0_bw="6">
<![CDATA[
:43 %zext_ln75 = zext i6 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="410" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:44 %sub_ln75 = sub i7 %tmp_148_cast, i7 %zext_ln75

]]></Node>
<StgValue><ssdm name="sub_ln75"/></StgValue>
</operation>

<operation id="411" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:45 %add_ln75 = add i7 %sub_ln75, i7 5

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="412" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="7">
<![CDATA[
:46 %zext_ln75_1 = zext i7 %add_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="413" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %NPpatches_parameters_addr_13 = getelementptr i64 %NPpatches_parameters, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_addr_13"/></StgValue>
</operation>

<operation id="414" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
:48 %store_ln75 = store i64 %sext_ln40, i7 %NPpatches_parameters_addr_13

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="415" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49 %add_ln77 = add i64 %NPpatches_parameters_load_3, i64 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="416" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="64" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:50 %store_ln77 = store i64 %add_ln77, i7 %NPpatches_parameters_addr_6

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="417" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:51 %store_ln78 = store i64 %add_ln77, i64 %empty_97

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="418" st_id="20" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_1 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="419" st_id="20" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="421" st_id="21" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_1 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="422" st_id="21" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="424" st_id="21" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_2 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="425" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %j = add i64 %i_13, i64 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_1 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_2 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="430" st_id="23" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_1 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_2 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="434" st_id="24" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_1 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="435" st_id="24" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="436" st_id="24" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="437" st_id="24" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_2 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="438" st_id="25" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_1 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="439" st_id="25" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="440" st_id="25" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="441" st_id="25" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_2 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="442" st_id="26" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_1 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="443" st_id="26" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="444" st_id="26" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="445" st_id="26" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_2 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="446" st_id="27" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_1 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="447" st_id="27" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="448" st_id="27" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="449" st_id="27" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_2 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="450" st_id="28" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_1 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="451" st_id="28" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="452" st_id="28" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="453" st_id="28" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_2 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="454" st_id="29" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_1 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="455" st_id="29" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="456" st_id="29" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="457" st_id="29" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_2 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="458" st_id="30" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_max, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="459" st_id="30" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="460" st_id="30" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_2 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="461" st_id="31" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="462" st_id="31" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_2 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="463" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln57"/></StgValue>
</operation>

<operation id="464" st_id="32" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_2 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln40, i64 %z_j_min, i3 1, i32 %add_ln62, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="465" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="7">
<![CDATA[
:5 %zext_ln70 = zext i7 %sub_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="466" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %NPpatches_parameters_addr_8 = getelementptr i64 %NPpatches_parameters, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_addr_8"/></StgValue>
</operation>

<operation id="467" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
:7 %store_ln70 = store i64 %a_1, i7 %NPpatches_parameters_addr_8

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="468" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:15 %or_ln71 = or i7 %sub_ln71, i7 1

]]></Node>
<StgValue><ssdm name="or_ln71"/></StgValue>
</operation>

<operation id="469" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="7">
<![CDATA[
:16 %zext_ln71_1 = zext i7 %or_ln71

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="470" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %NPpatches_parameters_addr_9 = getelementptr i64 %NPpatches_parameters, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_addr_9"/></StgValue>
</operation>

<operation id="471" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
:21 %store_ln71 = store i64 %b_3, i7 %NPpatches_parameters_addr_9

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="472" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:18 %add_ln72 = add i7 %sub_ln71, i7 2

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="473" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="7">
<![CDATA[
:19 %zext_ln72 = zext i7 %add_ln72

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="474" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %NPpatches_parameters_addr_10 = getelementptr i64 %NPpatches_parameters, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_addr_10"/></StgValue>
</operation>

<operation id="475" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
:22 %store_ln72 = store i64 %c_3, i7 %NPpatches_parameters_addr_10

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="476" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:30 %add_ln73 = add i7 %sub_ln73, i7 3

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="477" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="7">
<![CDATA[
:31 %zext_ln73_1 = zext i7 %add_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="478" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %NPpatches_parameters_addr_11 = getelementptr i64 %NPpatches_parameters, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_addr_11"/></StgValue>
</operation>

<operation id="479" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
:36 %store_ln73 = store i64 %d_2, i7 %NPpatches_parameters_addr_11

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="480" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
:52 %br_ln78 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="481" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z15wedgePatch_initRA5_A3_A16_A3_lRA5_A4_A6_lPS1_ll.exit:0 %call_ln109 = call void @get_acceptanceCorners, i64 %NPpatches_parameters

]]></Node>
<StgValue><ssdm name="call_ln109"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="482" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
_Z15wedgePatch_initRA5_A3_A16_A3_lRA5_A4_A6_lPS1_ll.exit:0 %call_ln109 = call void @get_acceptanceCorners, i64 %NPpatches_parameters

]]></Node>
<StgValue><ssdm name="call_ln109"/></StgValue>
</operation>

<operation id="483" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z15wedgePatch_initRA5_A3_A16_A3_lRA5_A4_A6_lPS1_ll.exit:1 %n_patches_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="484" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z15wedgePatch_initRA5_A3_A16_A3_lRA5_A4_A6_lPS1_ll.exit:2 %call_ln1127 = call void @add_patch6, i32 %n_patches, i32 %n_patches_read, i64 %patches_superpoints, i64 %patches_parameters, i64 %NPpatches_superpoints, i64 %NPpatches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1127"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="485" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z15wedgePatch_initRA5_A3_A16_A3_lRA5_A4_A6_lPS1_ll.exit:2 %call_ln1127 = call void @add_patch6, i32 %n_patches, i32 %n_patches_read, i64 %patches_superpoints, i64 %patches_parameters, i64 %NPpatches_superpoints, i64 %NPpatches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1127"/></StgValue>
</operation>

<operation id="486" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32">
<![CDATA[
_Z15wedgePatch_initRA5_A3_A16_A3_lRA5_A4_A6_lPS1_ll.exit:3 %ret_ln1128 = ret i32 %ppl_0

]]></Node>
<StgValue><ssdm name="ret_ln1128"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
