PowerPlay Early Power Estimator File Generator report for Intel_challenge_2
Sat Oct 31 17:35:26 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. PowerPlay Early Power Estimator File Generator Summary
  3. PowerPlay Early Power Estimator File Generator Settings
  4. PowerPlay Early Power Estimator File Generator Generated Files
  5. Confidence Metric Details
  6. Signal Activities
  7. PowerPlay Early Power Estimator File Generator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------------------------------+
; PowerPlay Early Power Estimator File Generator Summary                                                   ;
+-------------------------------------------------------+--------------------------------------------------+
; PowerPlay Early Power Estimator File Generator Status ; Successful - Sat Oct 31 17:35:26 2020            ;
; Quartus Prime Version                                 ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition      ;
; Revision Name                                         ; Intel_challenge_2                                ;
; Top-level Entity Name                                 ; top                                              ;
; Family                                                ; Cyclone V                                        ;
; Device                                                ; 5CSXFC6D6F31C6                                   ;
; Power Estimation Confidence                           ; Low: user provided insufficient toggle rate data ;
+-------------------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; PowerPlay Early Power Estimator File Generator Settings                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                                     ; Setting                               ; Default Value ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+
; Use smart compilation                                                      ; Off                                   ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                                ; Off                                   ; Off           ;
; Preset Cooling Solution                                                    ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                                        ; None (CONSERVATIVE)                   ;               ;
; Default Power Toggle Rate                                                  ; 12.5%                                 ; 12.5%         ;
; Default Power Input I/O Toggle Rate                                        ; 12.5%                                 ; 12.5%         ;
; Use vectorless estimation                                                  ; On                                    ; On            ;
; Use Input Files                                                            ; Off                                   ; Off           ;
; Filter Glitches in VCD File Reader                                         ; On                                    ; On            ;
; Power Analyzer Report Signal Activity                                      ; Off                                   ; Off           ;
; Power Analyzer Report Power Dissipation                                    ; Off                                   ; Off           ;
; Device Power Characteristics                                               ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                                 ; On                                    ; On            ;
; Specified Junction Temperature                                             ; 25                                    ; 25            ;
; Ambient Temperature                                                        ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                                ; Off                                   ; Off           ;
; Board Temperature                                                          ; 25                                    ; 25            ;
; Enable HPS                                                                 ; Off                                   ; Off           ;
; Processor Frequency                                                        ; 0.0                                   ; 0.0           ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------+
; PowerPlay Early Power Estimator File Generator Generated Files                                   ;
+----------------------------------------------------------------+---------------------------------+
; Description                                                    ; Filename                        ;
+----------------------------------------------------------------+---------------------------------+
; Design summary for PowerPlay Early Power Estimator spreadsheet ; Intel_challenge_2_early_pwr.csv ;
+----------------------------------------------------------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                       ;
+----------------------------------------------------------------------------------------+-------------+------------+-------------+---------------+
; Data Source                                                                            ; Total       ; Pin        ; Registered  ; Combinational ;
+----------------------------------------------------------------------------------------+-------------+------------+-------------+---------------+
; Simulation (from file)                                                                 ;             ;            ;             ;               ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)    ; 0 (0.0%)   ; 0 (0.0%)    ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)    ; 0 (0.0%)   ; 0 (0.0%)    ; 0 (0.0%)      ;
;                                                                                        ;             ;            ;             ;               ;
; Node, entity or clock assignment                                                       ;             ;            ;             ;               ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 4 (1.2%)    ; 1 (2.0%)   ; 0 (0.0%)    ; 3 (1.4%)      ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 4 (1.2%)    ; 1 (2.0%)   ; 0 (0.0%)    ; 3 (1.4%)      ;
;                                                                                        ;             ;            ;             ;               ;
; Vectorless estimation                                                                  ;             ;            ;             ;               ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 330 (95.9%) ; 45 (91.8%) ; 85 (100.0%) ; 200 (95.2%)   ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 16 (4.7%)   ; 5 (10.2%)  ; 0 (0.0%)    ; 11 (5.2%)     ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 330 (95.9%) ; 45 (91.8%) ; 85 (100.0%) ; 200 (95.2%)   ;
;                                                                                        ;             ;            ;             ;               ;
; Default assignment                                                                     ;             ;            ;             ;               ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 10 (2.9%)   ; 3 (6.1%)   ; 0 (0.0%)    ; 7 (3.3%)      ;
;     -- Number of signals with Static Probability from Default assignment               ; 10 (2.9%)   ; 3 (6.1%)   ; 0 (0.0%)    ; 7 (3.3%)      ;
;                                                                                        ;             ;            ;             ;               ;
; Assumed 0                                                                              ;             ;            ;             ;               ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 0 (0.0%)    ; 0 (0.0%)   ; 0 (0.0%)    ; 0 (0.0%)      ;
+----------------------------------------------------------------------------------------+-------------+------------+-------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+---------------------------------------------------------+
; PowerPlay Early Power Estimator File Generator Messages ;
+---------------------------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime PowerPlay Early Power Estimator File Generator
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sat Oct 31 17:35:22 2020
Info: Command: quartus_pow --read_settings_files=on --write_settings_files=off Intel_challenge_2 -c Intel_challenge_2 --estimate_power=off --output_epe=Intel_challenge_2_early_pwr.csv
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 4 -multiply_by 51 -duty_cycle 50.00 -name {pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 76 -duty_cycle 50.00 -name {pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (223000): Starting Vectorless Power Activity Estimation
Info (223001): Completed Vectorless Power Activity Estimation
Critical Warning (215050): HPS power is being analyzed for a device with an HPS without HPS power.
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Info (214002): Created PowerPlay Early Power Estimation file "Intel_challenge_2_early_pwr.csv"
Info (215029): No power estimate will be produced.
Info (215049): Average toggle rate for this design is 5.830 millions of transitions / sec
Info: Quartus Prime PowerPlay Early Power Estimator File Generator was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5110 megabytes
    Info: Processing ended: Sat Oct 31 17:35:26 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


