INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sim_1/new/FIFO_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
