
pid_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d590  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000083c  0800d760  0800d760  0000e760  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800df9c  0800df9c  0000f1fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800df9c  0800df9c  0000ef9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dfa4  0800dfa4  0000f1fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dfa4  0800dfa4  0000efa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dfa8  0800dfa8  0000efa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001fc  20000000  0800dfac  0000f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005e0  20000200  0800e1a8  0000f200  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200007e0  0800e1a8  0000f7e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012f9f  00000000  00000000  0000f22c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000281e  00000000  00000000  000221cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001210  00000000  00000000  000249f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e42  00000000  00000000  00025c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002386e  00000000  00000000  00026a42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000157bd  00000000  00000000  0004a2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d74c6  00000000  00000000  0005fa6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00136f33  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064b4  00000000  00000000  00136f78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0013d42c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000200 	.word	0x20000200
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d748 	.word	0x0800d748

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000204 	.word	0x20000204
 800020c:	0800d748 	.word	0x0800d748

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	6039      	str	r1, [r7, #0]
 800106a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800106c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001070:	2b00      	cmp	r3, #0
 8001072:	db0a      	blt.n	800108a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	b2da      	uxtb	r2, r3
 8001078:	490c      	ldr	r1, [pc, #48]	@ (80010ac <__NVIC_SetPriority+0x4c>)
 800107a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107e:	0112      	lsls	r2, r2, #4
 8001080:	b2d2      	uxtb	r2, r2
 8001082:	440b      	add	r3, r1
 8001084:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001088:	e00a      	b.n	80010a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	b2da      	uxtb	r2, r3
 800108e:	4908      	ldr	r1, [pc, #32]	@ (80010b0 <__NVIC_SetPriority+0x50>)
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	f003 030f 	and.w	r3, r3, #15
 8001096:	3b04      	subs	r3, #4
 8001098:	0112      	lsls	r2, r2, #4
 800109a:	b2d2      	uxtb	r2, r2
 800109c:	440b      	add	r3, r1
 800109e:	761a      	strb	r2, [r3, #24]
}
 80010a0:	bf00      	nop
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	e000e100 	.word	0xe000e100
 80010b0:	e000ed00 	.word	0xe000ed00

080010b4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80010b8:	f3bf 8f4f 	dsb	sy
}
 80010bc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80010be:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <__NVIC_SystemReset+0x24>)
 80010c0:	68db      	ldr	r3, [r3, #12]
 80010c2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80010c6:	4904      	ldr	r1, [pc, #16]	@ (80010d8 <__NVIC_SystemReset+0x24>)
 80010c8:	4b04      	ldr	r3, [pc, #16]	@ (80010dc <__NVIC_SystemReset+0x28>)
 80010ca:	4313      	orrs	r3, r2
 80010cc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80010ce:	f3bf 8f4f 	dsb	sy
}
 80010d2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80010d4:	bf00      	nop
 80010d6:	e7fd      	b.n	80010d4 <__NVIC_SystemReset+0x20>
 80010d8:	e000ed00 	.word	0xe000ed00
 80010dc:	05fa0004 	.word	0x05fa0004

080010e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3b01      	subs	r3, #1
 80010ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010f0:	d301      	bcc.n	80010f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010f2:	2301      	movs	r3, #1
 80010f4:	e00f      	b.n	8001116 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001120 <SysTick_Config+0x40>)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	3b01      	subs	r3, #1
 80010fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010fe:	210f      	movs	r1, #15
 8001100:	f04f 30ff 	mov.w	r0, #4294967295
 8001104:	f7ff ffac 	bl	8001060 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001108:	4b05      	ldr	r3, [pc, #20]	@ (8001120 <SysTick_Config+0x40>)
 800110a:	2200      	movs	r2, #0
 800110c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800110e:	4b04      	ldr	r3, [pc, #16]	@ (8001120 <SysTick_Config+0x40>)
 8001110:	2207      	movs	r2, #7
 8001112:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001114:	2300      	movs	r3, #0
}
 8001116:	4618      	mov	r0, r3
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	e000e010 	.word	0xe000e010

08001124 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE {
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
	if (ch == '\n')
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2b0a      	cmp	r3, #10
 8001130:	d106      	bne.n	8001140 <__io_putchar+0x1c>
		HAL_UART_Transmit(&huart2, (uint8_t*) "\r", 1, 0xFFFF);
 8001132:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001136:	2201      	movs	r2, #1
 8001138:	4907      	ldr	r1, [pc, #28]	@ (8001158 <__io_putchar+0x34>)
 800113a:	4808      	ldr	r0, [pc, #32]	@ (800115c <__io_putchar+0x38>)
 800113c:	f005 f950 	bl	80063e0 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*) &ch, 1, 0xFFFF);
 8001140:	1d39      	adds	r1, r7, #4
 8001142:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001146:	2201      	movs	r2, #1
 8001148:	4804      	ldr	r0, [pc, #16]	@ (800115c <__io_putchar+0x38>)
 800114a:	f005 f949 	bl	80063e0 <HAL_UART_Transmit>
	return ch;
 800114e:	687b      	ldr	r3, [r7, #4]
}
 8001150:	4618      	mov	r0, r3
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	0800d760 	.word	0x0800d760
 800115c:	2000039c 	.word	0x2000039c

08001160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001160:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001164:	ed2d 8b02 	vpush	{d8}
 8001168:	b098      	sub	sp, #96	@ 0x60
 800116a:	af10      	add	r7, sp, #64	@ 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800116c:	f001 febe 	bl	8002eec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001170:	f000 fcba 	bl	8001ae8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001174:	f000 fec4 	bl	8001f00 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001178:	f000 fe98 	bl	8001eac <MX_USART2_UART_Init>
  MX_TIM5_Init();
 800117c:	f000 fe16 	bl	8001dac <MX_TIM5_Init>
  MX_TIM2_Init();
 8001180:	f000 fd7c 	bl	8001c7c <MX_TIM2_Init>
  MX_I2C1_Init();
 8001184:	f000 fd1e 	bl	8001bc4 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001188:	f000 fd4a 	bl	8001c20 <MX_I2C2_Init>
  MX_TIM3_Init();
 800118c:	f000 fdc2 	bl	8001d14 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /*----------------------------------------------------*/
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8001190:	2100      	movs	r1, #0
 8001192:	48b3      	ldr	r0, [pc, #716]	@ (8001460 <main+0x300>)
 8001194:	f004 f9c4 	bl	8005520 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8001198:	2104      	movs	r1, #4
 800119a:	48b1      	ldr	r0, [pc, #708]	@ (8001460 <main+0x300>)
 800119c:	f004 f9c0 	bl	8005520 <HAL_TIM_PWM_Start>


  /*----------------------------------------------------*/

  /*----------------------------------------------------*/
  motorControl(control_1,  control_2);
 80011a0:	4bb0      	ldr	r3, [pc, #704]	@ (8001464 <main+0x304>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4ab0      	ldr	r2, [pc, #704]	@ (8001468 <main+0x308>)
 80011a6:	6812      	ldr	r2, [r2, #0]
 80011a8:	4611      	mov	r1, r2
 80011aa:	4618      	mov	r0, r3
 80011ac:	f001 f98e 	bl	80024cc <motorControl>
  motorControl_r(control_1_r, control_2_r);
 80011b0:	4bae      	ldr	r3, [pc, #696]	@ (800146c <main+0x30c>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4aae      	ldr	r2, [pc, #696]	@ (8001470 <main+0x310>)
 80011b6:	6812      	ldr	r2, [r2, #0]
 80011b8:	4611      	mov	r1, r2
 80011ba:	4618      	mov	r0, r3
 80011bc:	f001 f9b4 	bl	8002528 <motorControl_r>

  /*----------------------------------------------------*/
  HAL_UART_Receive_IT(&huart2, (uint8_t*)&rx_data, 1);
 80011c0:	2201      	movs	r2, #1
 80011c2:	49ac      	ldr	r1, [pc, #688]	@ (8001474 <main+0x314>)
 80011c4:	48ac      	ldr	r0, [pc, #688]	@ (8001478 <main+0x318>)
 80011c6:	f005 f996 	bl	80064f6 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80011ca:	48ac      	ldr	r0, [pc, #688]	@ (800147c <main+0x31c>)
 80011cc:	f004 f8de 	bl	800538c <HAL_TIM_Base_Start_IT>
  /*----------------------------------------------------*/
  SystemCoreClockUpdate();
 80011d0:	f001 fdec 	bl	8002dac <SystemCoreClockUpdate>
  SysTick_Config(SystemCoreClock / 1000);
 80011d4:	4baa      	ldr	r3, [pc, #680]	@ (8001480 <main+0x320>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4aaa      	ldr	r2, [pc, #680]	@ (8001484 <main+0x324>)
 80011da:	fba2 2303 	umull	r2, r3, r2, r3
 80011de:	099b      	lsrs	r3, r3, #6
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff ff7d 	bl	80010e0 <SysTick_Config>
  /*----------------------------------------------------*/

	//  // ---   ---
	HAL_GPIO_WritePin(RAZER_POWER1_GPIO_Port, RAZER_POWER1_Pin, GPIO_PIN_SET);
 80011e6:	2201      	movs	r2, #1
 80011e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011ec:	48a6      	ldr	r0, [pc, #664]	@ (8001488 <main+0x328>)
 80011ee:	f002 fa3f 	bl	8003670 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RAZER_POWER2_GPIO_Port, RAZER_POWER2_Pin, GPIO_PIN_SET);
 80011f2:	2201      	movs	r2, #1
 80011f4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011f8:	48a3      	ldr	r0, [pc, #652]	@ (8001488 <main+0x328>)
 80011fa:	f002 fa39 	bl	8003670 <HAL_GPIO_WritePin>

	VL53L0X_I2C_Handler = hi2c1;
 80011fe:	4aa3      	ldr	r2, [pc, #652]	@ (800148c <main+0x32c>)
 8001200:	4ba3      	ldr	r3, [pc, #652]	@ (8001490 <main+0x330>)
 8001202:	4610      	mov	r0, r2
 8001204:	4619      	mov	r1, r3
 8001206:	2354      	movs	r3, #84	@ 0x54
 8001208:	461a      	mov	r2, r3
 800120a:	f008 ffe4 	bl	800a1d6 <memcpy>
	if (initVL53L0X(1, &hi2c1)) {
 800120e:	49a0      	ldr	r1, [pc, #640]	@ (8001490 <main+0x330>)
 8001210:	2001      	movs	r0, #1
 8001212:	f006 fa05 	bl	8007620 <initVL53L0X>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <main+0xc0>
		apply_sensor_config(); //  330ms  
 800121c:	f001 fa2c 	bl	8002678 <apply_sensor_config>
	}

	VL53L0X_I2C_Handler = hi2c2;
 8001220:	4a9a      	ldr	r2, [pc, #616]	@ (800148c <main+0x32c>)
 8001222:	4b9c      	ldr	r3, [pc, #624]	@ (8001494 <main+0x334>)
 8001224:	4610      	mov	r0, r2
 8001226:	4619      	mov	r1, r3
 8001228:	2354      	movs	r3, #84	@ 0x54
 800122a:	461a      	mov	r2, r3
 800122c:	f008 ffd3 	bl	800a1d6 <memcpy>
	if (initVL53L0X(1, &hi2c2)) {
 8001230:	4998      	ldr	r1, [pc, #608]	@ (8001494 <main+0x334>)
 8001232:	2001      	movs	r0, #1
 8001234:	f006 f9f4 	bl	8007620 <initVL53L0X>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <main+0xe2>
		apply_sensor_config();
 800123e:	f001 fa1b 	bl	8002678 <apply_sensor_config>
	}

	// ---    ---
	VL53L0X_I2C_Handler = hi2c1;
 8001242:	4a92      	ldr	r2, [pc, #584]	@ (800148c <main+0x32c>)
 8001244:	4b92      	ldr	r3, [pc, #584]	@ (8001490 <main+0x330>)
 8001246:	4610      	mov	r0, r2
 8001248:	4619      	mov	r1, r3
 800124a:	2354      	movs	r3, #84	@ 0x54
 800124c:	461a      	mov	r2, r3
 800124e:	f008 ffc2 	bl	800a1d6 <memcpy>
	startSingleMeasurement_nonBlocking();
 8001252:	f006 fee5 	bl	8008020 <startSingleMeasurement_nonBlocking>
	VL53L0X_I2C_Handler = hi2c2;
 8001256:	4a8d      	ldr	r2, [pc, #564]	@ (800148c <main+0x32c>)
 8001258:	4b8e      	ldr	r3, [pc, #568]	@ (8001494 <main+0x334>)
 800125a:	4610      	mov	r0, r2
 800125c:	4619      	mov	r1, r3
 800125e:	2354      	movs	r3, #84	@ 0x54
 8001260:	461a      	mov	r2, r3
 8001262:	f008 ffb8 	bl	800a1d6 <memcpy>
	startSingleMeasurement_nonBlocking();
 8001266:	f006 fedb 	bl	8008020 <startSingleMeasurement_nonBlocking>
  /* USER CODE BEGIN WHILE */
	while (1) {



		limited_switch();
 800126a:	f001 fa85 	bl	8002778 <limited_switch>

		// 
		motorControl(control_1, control_2);
 800126e:	4b7d      	ldr	r3, [pc, #500]	@ (8001464 <main+0x304>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4a7d      	ldr	r2, [pc, #500]	@ (8001468 <main+0x308>)
 8001274:	6812      	ldr	r2, [r2, #0]
 8001276:	4611      	mov	r1, r2
 8001278:	4618      	mov	r0, r3
 800127a:	f001 f927 	bl	80024cc <motorControl>
		motorControl_r(control_1_r, control_2_r);
 800127e:	4b7b      	ldr	r3, [pc, #492]	@ (800146c <main+0x30c>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a7b      	ldr	r2, [pc, #492]	@ (8001470 <main+0x310>)
 8001284:	6812      	ldr	r2, [r2, #0]
 8001286:	4611      	mov	r1, r2
 8001288:	4618      	mov	r0, r3
 800128a:	f001 f94d 	bl	8002528 <motorControl_r>
		//PWM 
		Pwm_Left(fabsf(speed));
 800128e:	4b82      	ldr	r3, [pc, #520]	@ (8001498 <main+0x338>)
 8001290:	edd3 7a00 	vldr	s15, [r3]
 8001294:	eef0 7ae7 	vabs.f32	s15, s15
 8001298:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800129c:	ee17 0a90 	vmov	r0, s15
 80012a0:	f001 f9ca 	bl	8002638 <Pwm_Left>
		Pwm_Right(fabsf(speed_r));
 80012a4:	4b7d      	ldr	r3, [pc, #500]	@ (800149c <main+0x33c>)
 80012a6:	edd3 7a00 	vldr	s15, [r3]
 80012aa:	eef0 7ae7 	vabs.f32	s15, s15
 80012ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012b2:	ee17 0a90 	vmov	r0, s15
 80012b6:	f001 f9cf 	bl	8002658 <Pwm_Right>

		/******** PID only + v,w print (  ) ********/
		if (msTicks >= 39) {
 80012ba:	4b79      	ldr	r3, [pc, #484]	@ (80014a0 <main+0x340>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	2b26      	cmp	r3, #38	@ 0x26
 80012c0:	d9d3      	bls.n	800126a <main+0x10a>
			dtt = msTicks;
 80012c2:	4b77      	ldr	r3, [pc, #476]	@ (80014a0 <main+0x340>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff f93c 	bl	8000544 <__aeabi_ui2d>
 80012cc:	4602      	mov	r2, r0
 80012ce:	460b      	mov	r3, r1
 80012d0:	4974      	ldr	r1, [pc, #464]	@ (80014a4 <main+0x344>)
 80012d2:	e9c1 2300 	strd	r2, r3, [r1]

			/*************************** TOW ******************************/
			if (tow == 1 && tow_applied == 0)
 80012d6:	4b74      	ldr	r3, [pc, #464]	@ (80014a8 <main+0x348>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d152      	bne.n	8001384 <main+0x224>
 80012de:	4b73      	ldr	r3, [pc, #460]	@ (80014ac <main+0x34c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d14e      	bne.n	8001384 <main+0x224>
			{
				//KP,KI,KD  
			    Kp   = Kp   * 1.25f;   Ki   = Ki   * 1.20f;   Kd   = Kd   * 0.90f;
 80012e6:	4b72      	ldr	r3, [pc, #456]	@ (80014b0 <main+0x350>)
 80012e8:	edd3 7a00 	vldr	s15, [r3]
 80012ec:	eeb7 7a04 	vmov.f32	s14, #116	@ 0x3fa00000  1.250
 80012f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012f4:	4b6e      	ldr	r3, [pc, #440]	@ (80014b0 <main+0x350>)
 80012f6:	edc3 7a00 	vstr	s15, [r3]
 80012fa:	4b6e      	ldr	r3, [pc, #440]	@ (80014b4 <main+0x354>)
 80012fc:	edd3 7a00 	vldr	s15, [r3]
 8001300:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 80014b8 <main+0x358>
 8001304:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001308:	4b6a      	ldr	r3, [pc, #424]	@ (80014b4 <main+0x354>)
 800130a:	edc3 7a00 	vstr	s15, [r3]
 800130e:	4b6b      	ldr	r3, [pc, #428]	@ (80014bc <main+0x35c>)
 8001310:	edd3 7a00 	vldr	s15, [r3]
 8001314:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 80014c0 <main+0x360>
 8001318:	ee67 7a87 	vmul.f32	s15, s15, s14
 800131c:	4b67      	ldr	r3, [pc, #412]	@ (80014bc <main+0x35c>)
 800131e:	edc3 7a00 	vstr	s15, [r3]
			    Kp_a = Kp_a * 1.30f;   Ki_a = Ki_a * 1.20f;   Kd_a = Kd_a * 0.90f;
 8001322:	4b68      	ldr	r3, [pc, #416]	@ (80014c4 <main+0x364>)
 8001324:	edd3 7a00 	vldr	s15, [r3]
 8001328:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 80014c8 <main+0x368>
 800132c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001330:	4b64      	ldr	r3, [pc, #400]	@ (80014c4 <main+0x364>)
 8001332:	edc3 7a00 	vstr	s15, [r3]
 8001336:	4b65      	ldr	r3, [pc, #404]	@ (80014cc <main+0x36c>)
 8001338:	edd3 7a00 	vldr	s15, [r3]
 800133c:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 80014b8 <main+0x358>
 8001340:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001344:	4b61      	ldr	r3, [pc, #388]	@ (80014cc <main+0x36c>)
 8001346:	edc3 7a00 	vstr	s15, [r3]
 800134a:	4b61      	ldr	r3, [pc, #388]	@ (80014d0 <main+0x370>)
 800134c:	edd3 7a00 	vldr	s15, [r3]
 8001350:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 80014c0 <main+0x360>
 8001354:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001358:	4b5d      	ldr	r3, [pc, #372]	@ (80014d0 <main+0x370>)
 800135a:	edc3 7a00 	vstr	s15, [r3]

			    previous_error = old_error = 0.0f;
 800135e:	4b5d      	ldr	r3, [pc, #372]	@ (80014d4 <main+0x374>)
 8001360:	f04f 0200 	mov.w	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	4b5b      	ldr	r3, [pc, #364]	@ (80014d4 <main+0x374>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a5b      	ldr	r2, [pc, #364]	@ (80014d8 <main+0x378>)
 800136c:	6013      	str	r3, [r2, #0]
			    previous_error_a = old_error_a = 0.0f;
 800136e:	4b5b      	ldr	r3, [pc, #364]	@ (80014dc <main+0x37c>)
 8001370:	f04f 0200 	mov.w	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	4b59      	ldr	r3, [pc, #356]	@ (80014dc <main+0x37c>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a59      	ldr	r2, [pc, #356]	@ (80014e0 <main+0x380>)
 800137c:	6013      	str	r3, [r2, #0]

			    tow_applied = 1;
 800137e:	4b4b      	ldr	r3, [pc, #300]	@ (80014ac <main+0x34c>)
 8001380:	2201      	movs	r2, #1
 8001382:	601a      	str	r2, [r3, #0]
			}
			/*************************** TOW ******************************/

			/*************************** RAZER ******************************/
			// ---       () ---
			VL53L0X_I2C_Handler = hi2c1;
 8001384:	4a41      	ldr	r2, [pc, #260]	@ (800148c <main+0x32c>)
 8001386:	4b42      	ldr	r3, [pc, #264]	@ (8001490 <main+0x330>)
 8001388:	4610      	mov	r0, r2
 800138a:	4619      	mov	r1, r3
 800138c:	2354      	movs	r3, #84	@ 0x54
 800138e:	461a      	mov	r2, r3
 8001390:	f008 ff21 	bl	800a1d6 <memcpy>
			if (isMeasurementReady()) {
 8001394:	f006 fe6c 	bl	8008070 <isMeasurementReady>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d018      	beq.n	80013d0 <main+0x270>
				uint16_t raw_distanceL = readMeasurementResult(
 800139e:	4851      	ldr	r0, [pc, #324]	@ (80014e4 <main+0x384>)
 80013a0:	f006 fe75 	bl	800808e <readMeasurementResult>
 80013a4:	4603      	mov	r3, r0
 80013a6:	83fb      	strh	r3, [r7, #30]
						&distanceL_stats);
				//     
				if (distanceL_stats.rangeStatus == 0
 80013a8:	4b4e      	ldr	r3, [pc, #312]	@ (80014e4 <main+0x384>)
 80013aa:	7a1b      	ldrb	r3, [r3, #8]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d003      	beq.n	80013b8 <main+0x258>
						|| distanceL_stats.rangeStatus == 11) {
 80013b0:	4b4c      	ldr	r3, [pc, #304]	@ (80014e4 <main+0x384>)
 80013b2:	7a1b      	ldrb	r3, [r3, #8]
 80013b4:	2b0b      	cmp	r3, #11
 80013b6:	d109      	bne.n	80013cc <main+0x26c>
					distanceL = get_filtered_distance(distanceL_buffer,
 80013b8:	8bfb      	ldrh	r3, [r7, #30]
 80013ba:	461a      	mov	r2, r3
 80013bc:	494a      	ldr	r1, [pc, #296]	@ (80014e8 <main+0x388>)
 80013be:	484b      	ldr	r0, [pc, #300]	@ (80014ec <main+0x38c>)
 80013c0:	f001 f972 	bl	80026a8 <get_filtered_distance>
 80013c4:	4603      	mov	r3, r0
 80013c6:	461a      	mov	r2, r3
 80013c8:	4b49      	ldr	r3, [pc, #292]	@ (80014f0 <main+0x390>)
 80013ca:	801a      	strh	r2, [r3, #0]
							&buffer_index_L, raw_distanceL);
				}
				startSingleMeasurement_nonBlocking(); //   
 80013cc:	f006 fe28 	bl	8008020 <startSingleMeasurement_nonBlocking>
			}

			VL53L0X_I2C_Handler = hi2c2;
 80013d0:	4a2e      	ldr	r2, [pc, #184]	@ (800148c <main+0x32c>)
 80013d2:	4b30      	ldr	r3, [pc, #192]	@ (8001494 <main+0x334>)
 80013d4:	4610      	mov	r0, r2
 80013d6:	4619      	mov	r1, r3
 80013d8:	2354      	movs	r3, #84	@ 0x54
 80013da:	461a      	mov	r2, r3
 80013dc:	f008 fefb 	bl	800a1d6 <memcpy>
			if (isMeasurementReady()) {
 80013e0:	f006 fe46 	bl	8008070 <isMeasurementReady>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d018      	beq.n	800141c <main+0x2bc>
				uint16_t raw_distanceR = readMeasurementResult(
 80013ea:	4842      	ldr	r0, [pc, #264]	@ (80014f4 <main+0x394>)
 80013ec:	f006 fe4f 	bl	800808e <readMeasurementResult>
 80013f0:	4603      	mov	r3, r0
 80013f2:	83bb      	strh	r3, [r7, #28]
						&distanceR_stats);
				if (distanceR_stats.rangeStatus == 0
 80013f4:	4b3f      	ldr	r3, [pc, #252]	@ (80014f4 <main+0x394>)
 80013f6:	7a1b      	ldrb	r3, [r3, #8]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d003      	beq.n	8001404 <main+0x2a4>
						|| distanceR_stats.rangeStatus == 11) {
 80013fc:	4b3d      	ldr	r3, [pc, #244]	@ (80014f4 <main+0x394>)
 80013fe:	7a1b      	ldrb	r3, [r3, #8]
 8001400:	2b0b      	cmp	r3, #11
 8001402:	d109      	bne.n	8001418 <main+0x2b8>
					distanceR = get_filtered_distance(distanceR_buffer,
 8001404:	8bbb      	ldrh	r3, [r7, #28]
 8001406:	461a      	mov	r2, r3
 8001408:	493b      	ldr	r1, [pc, #236]	@ (80014f8 <main+0x398>)
 800140a:	483c      	ldr	r0, [pc, #240]	@ (80014fc <main+0x39c>)
 800140c:	f001 f94c 	bl	80026a8 <get_filtered_distance>
 8001410:	4603      	mov	r3, r0
 8001412:	461a      	mov	r2, r3
 8001414:	4b3a      	ldr	r3, [pc, #232]	@ (8001500 <main+0x3a0>)
 8001416:	801a      	strh	r2, [r3, #0]
							&buffer_index_R, raw_distanceR);
				}
				startSingleMeasurement_nonBlocking(); //   
 8001418:	f006 fe02 	bl	8008020 <startSingleMeasurement_nonBlocking>
			}
			/*************************** RAZER ******************************/
			// 1)    
			delta_cnt_L = left_encoder_value - prev_count_L;
 800141c:	4b39      	ldr	r3, [pc, #228]	@ (8001504 <main+0x3a4>)
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	4b39      	ldr	r3, [pc, #228]	@ (8001508 <main+0x3a8>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	4a39      	ldr	r2, [pc, #228]	@ (800150c <main+0x3ac>)
 8001428:	6013      	str	r3, [r2, #0]
			delta_cnt_R = right_encoder_value - prev_count_R;
 800142a:	4b39      	ldr	r3, [pc, #228]	@ (8001510 <main+0x3b0>)
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	4b39      	ldr	r3, [pc, #228]	@ (8001514 <main+0x3b4>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	1ad3      	subs	r3, r2, r3
 8001434:	4a38      	ldr	r2, [pc, #224]	@ (8001518 <main+0x3b8>)
 8001436:	6013      	str	r3, [r2, #0]
			prev_count_L = left_encoder_value;
 8001438:	4b32      	ldr	r3, [pc, #200]	@ (8001504 <main+0x3a4>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a32      	ldr	r2, [pc, #200]	@ (8001508 <main+0x3a8>)
 800143e:	6013      	str	r3, [r2, #0]
			prev_count_R = right_encoder_value;
 8001440:	4b33      	ldr	r3, [pc, #204]	@ (8001510 <main+0x3b0>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a33      	ldr	r2, [pc, #204]	@ (8001514 <main+0x3b4>)
 8001446:	6013      	str	r3, [r2, #0]

			// 2)  [rad]   [m]
			dtheta_L = (float) delta_cnt_L * (float) angle;  // angle: rad/count
 8001448:	4b30      	ldr	r3, [pc, #192]	@ (800150c <main+0x3ac>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	ee07 3a90 	vmov	s15, r3
 8001450:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001454:	4b31      	ldr	r3, [pc, #196]	@ (800151c <main+0x3bc>)
 8001456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800145a:	4610      	mov	r0, r2
 800145c:	4619      	mov	r1, r3
 800145e:	e05f      	b.n	8001520 <main+0x3c0>
 8001460:	20000354 	.word	0x20000354
 8001464:	200005c4 	.word	0x200005c4
 8001468:	20000020 	.word	0x20000020
 800146c:	20000024 	.word	0x20000024
 8001470:	200005c8 	.word	0x200005c8
 8001474:	200005b0 	.word	0x200005b0
 8001478:	2000039c 	.word	0x2000039c
 800147c:	200002c4 	.word	0x200002c4
 8001480:	20000028 	.word	0x20000028
 8001484:	10624dd3 	.word	0x10624dd3
 8001488:	40020400 	.word	0x40020400
 800148c:	20000638 	.word	0x20000638
 8001490:	2000021c 	.word	0x2000021c
 8001494:	20000270 	.word	0x20000270
 8001498:	20000480 	.word	0x20000480
 800149c:	20000484 	.word	0x20000484
 80014a0:	20000620 	.word	0x20000620
 80014a4:	20000610 	.word	0x20000610
 80014a8:	20000440 	.word	0x20000440
 80014ac:	20000444 	.word	0x20000444
 80014b0:	20000000 	.word	0x20000000
 80014b4:	20000008 	.word	0x20000008
 80014b8:	3f99999a 	.word	0x3f99999a
 80014bc:	20000004 	.word	0x20000004
 80014c0:	3f666666 	.word	0x3f666666
 80014c4:	2000000c 	.word	0x2000000c
 80014c8:	3fa66666 	.word	0x3fa66666
 80014cc:	20000014 	.word	0x20000014
 80014d0:	20000010 	.word	0x20000010
 80014d4:	20000470 	.word	0x20000470
 80014d8:	2000046c 	.word	0x2000046c
 80014dc:	2000047c 	.word	0x2000047c
 80014e0:	20000478 	.word	0x20000478
 80014e4:	200003e4 	.word	0x200003e4
 80014e8:	20000428 	.word	0x20000428
 80014ec:	20000400 	.word	0x20000400
 80014f0:	200003fa 	.word	0x200003fa
 80014f4:	200003f0 	.word	0x200003f0
 80014f8:	2000042c 	.word	0x2000042c
 80014fc:	20000414 	.word	0x20000414
 8001500:	200003fc 	.word	0x200003fc
 8001504:	20000430 	.word	0x20000430
 8001508:	20000438 	.word	0x20000438
 800150c:	20000488 	.word	0x20000488
 8001510:	20000434 	.word	0x20000434
 8001514:	2000043c 	.word	0x2000043c
 8001518:	2000048c 	.word	0x2000048c
 800151c:	20000018 	.word	0x20000018
 8001520:	f7ff fb82 	bl	8000c28 <__aeabi_d2f>
 8001524:	ee07 0a90 	vmov	s15, r0
 8001528:	ee68 7a27 	vmul.f32	s15, s16, s15
 800152c:	4bbe      	ldr	r3, [pc, #760]	@ (8001828 <main+0x6c8>)
 800152e:	edc3 7a00 	vstr	s15, [r3]
			dtheta_R = (float) delta_cnt_R * (float) angle;
 8001532:	4bbe      	ldr	r3, [pc, #760]	@ (800182c <main+0x6cc>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	ee07 3a90 	vmov	s15, r3
 800153a:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800153e:	4bbc      	ldr	r3, [pc, #752]	@ (8001830 <main+0x6d0>)
 8001540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001544:	4610      	mov	r0, r2
 8001546:	4619      	mov	r1, r3
 8001548:	f7ff fb6e 	bl	8000c28 <__aeabi_d2f>
 800154c:	ee07 0a90 	vmov	s15, r0
 8001550:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001554:	4bb7      	ldr	r3, [pc, #732]	@ (8001834 <main+0x6d4>)
 8001556:	edc3 7a00 	vstr	s15, [r3]
			dist_L = dtheta_L * WHEEL_RADIUS;
 800155a:	4bb3      	ldr	r3, [pc, #716]	@ (8001828 <main+0x6c8>)
 800155c:	edd3 7a00 	vldr	s15, [r3]
 8001560:	ed9f 7ab5 	vldr	s14, [pc, #724]	@ 8001838 <main+0x6d8>
 8001564:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001568:	4bb4      	ldr	r3, [pc, #720]	@ (800183c <main+0x6dc>)
 800156a:	edc3 7a00 	vstr	s15, [r3]
			dist_R = dtheta_R * WHEEL_RADIUS;
 800156e:	4bb1      	ldr	r3, [pc, #708]	@ (8001834 <main+0x6d4>)
 8001570:	edd3 7a00 	vldr	s15, [r3]
 8001574:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 8001838 <main+0x6d8>
 8001578:	ee67 7a87 	vmul.f32	s15, s15, s14
 800157c:	4bb0      	ldr	r3, [pc, #704]	@ (8001840 <main+0x6e0>)
 800157e:	edc3 7a00 	vstr	s15, [r3]

			// 3)   / 
			s_step = 0.5f * (dist_R + dist_L);            // [m/period]
 8001582:	4baf      	ldr	r3, [pc, #700]	@ (8001840 <main+0x6e0>)
 8001584:	ed93 7a00 	vldr	s14, [r3]
 8001588:	4bac      	ldr	r3, [pc, #688]	@ (800183c <main+0x6dc>)
 800158a:	edd3 7a00 	vldr	s15, [r3]
 800158e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001592:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001596:	ee67 7a87 	vmul.f32	s15, s15, s14
 800159a:	4baa      	ldr	r3, [pc, #680]	@ (8001844 <main+0x6e4>)
 800159c:	edc3 7a00 	vstr	s15, [r3]
			theta_step = (dist_R - dist_L) / WHEEL_BASE;      // [rad/period]
 80015a0:	4ba7      	ldr	r3, [pc, #668]	@ (8001840 <main+0x6e0>)
 80015a2:	ed93 7a00 	vldr	s14, [r3]
 80015a6:	4ba5      	ldr	r3, [pc, #660]	@ (800183c <main+0x6dc>)
 80015a8:	edd3 7a00 	vldr	s15, [r3]
 80015ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015b0:	eddf 6aa5 	vldr	s13, [pc, #660]	@ 8001848 <main+0x6e8>
 80015b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015b8:	4ba4      	ldr	r3, [pc, #656]	@ (800184c <main+0x6ec>)
 80015ba:	edc3 7a00 	vstr	s15, [r3]

			/******************** RK2 ***********************/
			value = previous_odom_th + (theta_step * 0.5f);
 80015be:	4ba3      	ldr	r3, [pc, #652]	@ (800184c <main+0x6ec>)
 80015c0:	edd3 7a00 	vldr	s15, [r3]
 80015c4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80015c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015cc:	ee17 0a90 	vmov	r0, s15
 80015d0:	f7fe ffda 	bl	8000588 <__aeabi_f2d>
 80015d4:	4b9e      	ldr	r3, [pc, #632]	@ (8001850 <main+0x6f0>)
 80015d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015da:	f7fe fe77 	bl	80002cc <__adddf3>
 80015de:	4602      	mov	r2, r0
 80015e0:	460b      	mov	r3, r1
 80015e2:	499c      	ldr	r1, [pc, #624]	@ (8001854 <main+0x6f4>)
 80015e4:	e9c1 2300 	strd	r2, r3, [r1]
			odom_x = previous_odom_x + (s_step * cosf(value));
 80015e8:	4b9a      	ldr	r3, [pc, #616]	@ (8001854 <main+0x6f4>)
 80015ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ee:	4610      	mov	r0, r2
 80015f0:	4619      	mov	r1, r3
 80015f2:	f7ff fb19 	bl	8000c28 <__aeabi_d2f>
 80015f6:	4603      	mov	r3, r0
 80015f8:	ee00 3a10 	vmov	s0, r3
 80015fc:	f00b fb30 	bl	800cc60 <cosf>
 8001600:	eeb0 7a40 	vmov.f32	s14, s0
 8001604:	4b8f      	ldr	r3, [pc, #572]	@ (8001844 <main+0x6e4>)
 8001606:	edd3 7a00 	vldr	s15, [r3]
 800160a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800160e:	ee17 0a90 	vmov	r0, s15
 8001612:	f7fe ffb9 	bl	8000588 <__aeabi_f2d>
 8001616:	4b90      	ldr	r3, [pc, #576]	@ (8001858 <main+0x6f8>)
 8001618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800161c:	f7fe fe56 	bl	80002cc <__adddf3>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	498d      	ldr	r1, [pc, #564]	@ (800185c <main+0x6fc>)
 8001626:	e9c1 2300 	strd	r2, r3, [r1]
			odom_y = previous_odom_y + (s_step * sinf(value));
 800162a:	4b8a      	ldr	r3, [pc, #552]	@ (8001854 <main+0x6f4>)
 800162c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001630:	4610      	mov	r0, r2
 8001632:	4619      	mov	r1, r3
 8001634:	f7ff faf8 	bl	8000c28 <__aeabi_d2f>
 8001638:	4603      	mov	r3, r0
 800163a:	ee00 3a10 	vmov	s0, r3
 800163e:	f00b fb53 	bl	800cce8 <sinf>
 8001642:	eeb0 7a40 	vmov.f32	s14, s0
 8001646:	4b7f      	ldr	r3, [pc, #508]	@ (8001844 <main+0x6e4>)
 8001648:	edd3 7a00 	vldr	s15, [r3]
 800164c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001650:	ee17 0a90 	vmov	r0, s15
 8001654:	f7fe ff98 	bl	8000588 <__aeabi_f2d>
 8001658:	4b81      	ldr	r3, [pc, #516]	@ (8001860 <main+0x700>)
 800165a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165e:	f7fe fe35 	bl	80002cc <__adddf3>
 8001662:	4602      	mov	r2, r0
 8001664:	460b      	mov	r3, r1
 8001666:	497f      	ldr	r1, [pc, #508]	@ (8001864 <main+0x704>)
 8001668:	e9c1 2300 	strd	r2, r3, [r1]
			odom_th = previous_odom_th + theta_step;
 800166c:	4b77      	ldr	r3, [pc, #476]	@ (800184c <main+0x6ec>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4618      	mov	r0, r3
 8001672:	f7fe ff89 	bl	8000588 <__aeabi_f2d>
 8001676:	4b76      	ldr	r3, [pc, #472]	@ (8001850 <main+0x6f0>)
 8001678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800167c:	f7fe fe26 	bl	80002cc <__adddf3>
 8001680:	4602      	mov	r2, r0
 8001682:	460b      	mov	r3, r1
 8001684:	4978      	ldr	r1, [pc, #480]	@ (8001868 <main+0x708>)
 8001686:	e9c1 2300 	strd	r2, r3, [r1]

			previous_odom_x = odom_x;
 800168a:	4b74      	ldr	r3, [pc, #464]	@ (800185c <main+0x6fc>)
 800168c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001690:	4971      	ldr	r1, [pc, #452]	@ (8001858 <main+0x6f8>)
 8001692:	e9c1 2300 	strd	r2, r3, [r1]
			previous_odom_y = odom_y;
 8001696:	4b73      	ldr	r3, [pc, #460]	@ (8001864 <main+0x704>)
 8001698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800169c:	4970      	ldr	r1, [pc, #448]	@ (8001860 <main+0x700>)
 800169e:	e9c1 2300 	strd	r2, r3, [r1]
			previous_odom_th = odom_th;
 80016a2:	4b71      	ldr	r3, [pc, #452]	@ (8001868 <main+0x708>)
 80016a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016a8:	4969      	ldr	r1, [pc, #420]	@ (8001850 <main+0x6f0>)
 80016aa:	e9c1 2300 	strd	r2, r3, [r1]

			// 4)   
			v_meas = s_step / (dtt * 0.001f);                       // [m/s]
 80016ae:	4b65      	ldr	r3, [pc, #404]	@ (8001844 <main+0x6e4>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7fe ff68 	bl	8000588 <__aeabi_f2d>
 80016b8:	4604      	mov	r4, r0
 80016ba:	460d      	mov	r5, r1
 80016bc:	4b6b      	ldr	r3, [pc, #428]	@ (800186c <main+0x70c>)
 80016be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016c2:	a357      	add	r3, pc, #348	@ (adr r3, 8001820 <main+0x6c0>)
 80016c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c8:	f7fe ffb6 	bl	8000638 <__aeabi_dmul>
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	4620      	mov	r0, r4
 80016d2:	4629      	mov	r1, r5
 80016d4:	f7ff f8da 	bl	800088c <__aeabi_ddiv>
 80016d8:	4602      	mov	r2, r0
 80016da:	460b      	mov	r3, r1
 80016dc:	4610      	mov	r0, r2
 80016de:	4619      	mov	r1, r3
 80016e0:	f7ff faa2 	bl	8000c28 <__aeabi_d2f>
 80016e4:	4603      	mov	r3, r0
 80016e6:	4a62      	ldr	r2, [pc, #392]	@ (8001870 <main+0x710>)
 80016e8:	6013      	str	r3, [r2, #0]
			w_meas = theta_step / (dtt * 0.001f);                     // [rad/s]
 80016ea:	4b58      	ldr	r3, [pc, #352]	@ (800184c <main+0x6ec>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7fe ff4a 	bl	8000588 <__aeabi_f2d>
 80016f4:	4604      	mov	r4, r0
 80016f6:	460d      	mov	r5, r1
 80016f8:	4b5c      	ldr	r3, [pc, #368]	@ (800186c <main+0x70c>)
 80016fa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016fe:	a348      	add	r3, pc, #288	@ (adr r3, 8001820 <main+0x6c0>)
 8001700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001704:	f7fe ff98 	bl	8000638 <__aeabi_dmul>
 8001708:	4602      	mov	r2, r0
 800170a:	460b      	mov	r3, r1
 800170c:	4620      	mov	r0, r4
 800170e:	4629      	mov	r1, r5
 8001710:	f7ff f8bc 	bl	800088c <__aeabi_ddiv>
 8001714:	4602      	mov	r2, r0
 8001716:	460b      	mov	r3, r1
 8001718:	4610      	mov	r0, r2
 800171a:	4619      	mov	r1, r3
 800171c:	f7ff fa84 	bl	8000c28 <__aeabi_d2f>
 8001720:	4603      	mov	r3, r0
 8001722:	4a54      	ldr	r2, [pc, #336]	@ (8001874 <main+0x714>)
 8001724:	6013      	str	r3, [r2, #0]

			/******************** PID ***********************/
			//  - 
			error = (cmd_vel_x - v_meas);
 8001726:	4b54      	ldr	r3, [pc, #336]	@ (8001878 <main+0x718>)
 8001728:	ed93 7a00 	vldr	s14, [r3]
 800172c:	4b50      	ldr	r3, [pc, #320]	@ (8001870 <main+0x710>)
 800172e:	edd3 7a00 	vldr	s15, [r3]
 8001732:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001736:	4b51      	ldr	r3, [pc, #324]	@ (800187c <main+0x71c>)
 8001738:	edc3 7a00 	vstr	s15, [r3]
			error_a = (cmd_vel_z - w_meas);
 800173c:	4b50      	ldr	r3, [pc, #320]	@ (8001880 <main+0x720>)
 800173e:	ed93 7a00 	vldr	s14, [r3]
 8001742:	4b4c      	ldr	r3, [pc, #304]	@ (8001874 <main+0x714>)
 8001744:	edd3 7a00 	vldr	s15, [r3]
 8001748:	ee77 7a67 	vsub.f32	s15, s14, s15
 800174c:	4b4d      	ldr	r3, [pc, #308]	@ (8001884 <main+0x724>)
 800174e:	edc3 7a00 	vstr	s15, [r3]

			// (Delta) 
			P_term = (error - previous_error) * Kp;
 8001752:	4b4a      	ldr	r3, [pc, #296]	@ (800187c <main+0x71c>)
 8001754:	ed93 7a00 	vldr	s14, [r3]
 8001758:	4b4b      	ldr	r3, [pc, #300]	@ (8001888 <main+0x728>)
 800175a:	edd3 7a00 	vldr	s15, [r3]
 800175e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001762:	4b4a      	ldr	r3, [pc, #296]	@ (800188c <main+0x72c>)
 8001764:	edd3 7a00 	vldr	s15, [r3]
 8001768:	ee67 7a27 	vmul.f32	s15, s14, s15
 800176c:	4b48      	ldr	r3, [pc, #288]	@ (8001890 <main+0x730>)
 800176e:	edc3 7a00 	vstr	s15, [r3]
			D_term = (error - 2.0f * previous_error + old_error) * Kd;
 8001772:	4b42      	ldr	r3, [pc, #264]	@ (800187c <main+0x71c>)
 8001774:	ed93 7a00 	vldr	s14, [r3]
 8001778:	4b43      	ldr	r3, [pc, #268]	@ (8001888 <main+0x728>)
 800177a:	edd3 7a00 	vldr	s15, [r3]
 800177e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001782:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001786:	4b43      	ldr	r3, [pc, #268]	@ (8001894 <main+0x734>)
 8001788:	edd3 7a00 	vldr	s15, [r3]
 800178c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001790:	4b41      	ldr	r3, [pc, #260]	@ (8001898 <main+0x738>)
 8001792:	edd3 7a00 	vldr	s15, [r3]
 8001796:	ee67 7a27 	vmul.f32	s15, s14, s15
 800179a:	4b40      	ldr	r3, [pc, #256]	@ (800189c <main+0x73c>)
 800179c:	edc3 7a00 	vstr	s15, [r3]
			I_term = error * Ki;
 80017a0:	4b36      	ldr	r3, [pc, #216]	@ (800187c <main+0x71c>)
 80017a2:	ed93 7a00 	vldr	s14, [r3]
 80017a6:	4b3e      	ldr	r3, [pc, #248]	@ (80018a0 <main+0x740>)
 80017a8:	edd3 7a00 	vldr	s15, [r3]
 80017ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017b0:	4b3c      	ldr	r3, [pc, #240]	@ (80018a4 <main+0x744>)
 80017b2:	edc3 7a00 	vstr	s15, [r3]
			pid = P_term + D_term + I_term;
 80017b6:	4b36      	ldr	r3, [pc, #216]	@ (8001890 <main+0x730>)
 80017b8:	ed93 7a00 	vldr	s14, [r3]
 80017bc:	4b37      	ldr	r3, [pc, #220]	@ (800189c <main+0x73c>)
 80017be:	edd3 7a00 	vldr	s15, [r3]
 80017c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017c6:	4b37      	ldr	r3, [pc, #220]	@ (80018a4 <main+0x744>)
 80017c8:	edd3 7a00 	vldr	s15, [r3]
 80017cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017d0:	4b35      	ldr	r3, [pc, #212]	@ (80018a8 <main+0x748>)
 80017d2:	edc3 7a00 	vstr	s15, [r3]

			P_term_a = (error_a - previous_error_a) * Kp_a;
 80017d6:	4b2b      	ldr	r3, [pc, #172]	@ (8001884 <main+0x724>)
 80017d8:	ed93 7a00 	vldr	s14, [r3]
 80017dc:	4b33      	ldr	r3, [pc, #204]	@ (80018ac <main+0x74c>)
 80017de:	edd3 7a00 	vldr	s15, [r3]
 80017e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017e6:	4b32      	ldr	r3, [pc, #200]	@ (80018b0 <main+0x750>)
 80017e8:	edd3 7a00 	vldr	s15, [r3]
 80017ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017f0:	4b30      	ldr	r3, [pc, #192]	@ (80018b4 <main+0x754>)
 80017f2:	edc3 7a00 	vstr	s15, [r3]
			D_term_a = (error_a - 2.0f * previous_error_a + old_error_a) * Kd_a;
 80017f6:	4b23      	ldr	r3, [pc, #140]	@ (8001884 <main+0x724>)
 80017f8:	ed93 7a00 	vldr	s14, [r3]
 80017fc:	4b2b      	ldr	r3, [pc, #172]	@ (80018ac <main+0x74c>)
 80017fe:	edd3 7a00 	vldr	s15, [r3]
 8001802:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001806:	ee37 7a67 	vsub.f32	s14, s14, s15
 800180a:	4b2b      	ldr	r3, [pc, #172]	@ (80018b8 <main+0x758>)
 800180c:	edd3 7a00 	vldr	s15, [r3]
 8001810:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001814:	4b29      	ldr	r3, [pc, #164]	@ (80018bc <main+0x75c>)
 8001816:	edd3 7a00 	vldr	s15, [r3]
 800181a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800181e:	e04f      	b.n	80018c0 <main+0x760>
 8001820:	e0000000 	.word	0xe0000000
 8001824:	3f50624d 	.word	0x3f50624d
 8001828:	20000490 	.word	0x20000490
 800182c:	2000048c 	.word	0x2000048c
 8001830:	20000018 	.word	0x20000018
 8001834:	20000494 	.word	0x20000494
 8001838:	3d800000 	.word	0x3d800000
 800183c:	20000498 	.word	0x20000498
 8001840:	2000049c 	.word	0x2000049c
 8001844:	200004a0 	.word	0x200004a0
 8001848:	3ea8f5c3 	.word	0x3ea8f5c3
 800184c:	200004a4 	.word	0x200004a4
 8001850:	20000600 	.word	0x20000600
 8001854:	20000608 	.word	0x20000608
 8001858:	200005f0 	.word	0x200005f0
 800185c:	200005d8 	.word	0x200005d8
 8001860:	200005f8 	.word	0x200005f8
 8001864:	200005e0 	.word	0x200005e0
 8001868:	200005e8 	.word	0x200005e8
 800186c:	20000610 	.word	0x20000610
 8001870:	200004a8 	.word	0x200004a8
 8001874:	200004ac 	.word	0x200004ac
 8001878:	200005bc 	.word	0x200005bc
 800187c:	20000468 	.word	0x20000468
 8001880:	200005c0 	.word	0x200005c0
 8001884:	20000474 	.word	0x20000474
 8001888:	2000046c 	.word	0x2000046c
 800188c:	20000000 	.word	0x20000000
 8001890:	20000448 	.word	0x20000448
 8001894:	20000470 	.word	0x20000470
 8001898:	20000004 	.word	0x20000004
 800189c:	2000044c 	.word	0x2000044c
 80018a0:	20000008 	.word	0x20000008
 80018a4:	20000450 	.word	0x20000450
 80018a8:	20000454 	.word	0x20000454
 80018ac:	20000478 	.word	0x20000478
 80018b0:	2000000c 	.word	0x2000000c
 80018b4:	20000458 	.word	0x20000458
 80018b8:	2000047c 	.word	0x2000047c
 80018bc:	20000010 	.word	0x20000010
 80018c0:	4b6e      	ldr	r3, [pc, #440]	@ (8001a7c <main+0x91c>)
 80018c2:	edc3 7a00 	vstr	s15, [r3]
			I_term_a = error_a * Ki_a;
 80018c6:	4b6e      	ldr	r3, [pc, #440]	@ (8001a80 <main+0x920>)
 80018c8:	ed93 7a00 	vldr	s14, [r3]
 80018cc:	4b6d      	ldr	r3, [pc, #436]	@ (8001a84 <main+0x924>)
 80018ce:	edd3 7a00 	vldr	s15, [r3]
 80018d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018d6:	4b6c      	ldr	r3, [pc, #432]	@ (8001a88 <main+0x928>)
 80018d8:	edc3 7a00 	vstr	s15, [r3]
			pid_a = P_term_a + D_term_a + I_term_a;
 80018dc:	4b6b      	ldr	r3, [pc, #428]	@ (8001a8c <main+0x92c>)
 80018de:	ed93 7a00 	vldr	s14, [r3]
 80018e2:	4b66      	ldr	r3, [pc, #408]	@ (8001a7c <main+0x91c>)
 80018e4:	edd3 7a00 	vldr	s15, [r3]
 80018e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018ec:	4b66      	ldr	r3, [pc, #408]	@ (8001a88 <main+0x928>)
 80018ee:	edd3 7a00 	vldr	s15, [r3]
 80018f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018f6:	4b66      	ldr	r3, [pc, #408]	@ (8001a90 <main+0x930>)
 80018f8:	edc3 7a00 	vstr	s15, [r3]

			if (stop_flag == 0) {
 80018fc:	4b65      	ldr	r3, [pc, #404]	@ (8001a94 <main+0x934>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d120      	bne.n	8001946 <main+0x7e6>
				//  : (pid)  (pid_a)
				speed = speed + pid - pid_a;
 8001904:	4b64      	ldr	r3, [pc, #400]	@ (8001a98 <main+0x938>)
 8001906:	ed93 7a00 	vldr	s14, [r3]
 800190a:	4b64      	ldr	r3, [pc, #400]	@ (8001a9c <main+0x93c>)
 800190c:	edd3 7a00 	vldr	s15, [r3]
 8001910:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001914:	4b5e      	ldr	r3, [pc, #376]	@ (8001a90 <main+0x930>)
 8001916:	edd3 7a00 	vldr	s15, [r3]
 800191a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800191e:	4b5e      	ldr	r3, [pc, #376]	@ (8001a98 <main+0x938>)
 8001920:	edc3 7a00 	vstr	s15, [r3]
				speed_r = speed_r + pid + pid_a;
 8001924:	4b5e      	ldr	r3, [pc, #376]	@ (8001aa0 <main+0x940>)
 8001926:	ed93 7a00 	vldr	s14, [r3]
 800192a:	4b5c      	ldr	r3, [pc, #368]	@ (8001a9c <main+0x93c>)
 800192c:	edd3 7a00 	vldr	s15, [r3]
 8001930:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001934:	4b56      	ldr	r3, [pc, #344]	@ (8001a90 <main+0x930>)
 8001936:	edd3 7a00 	vldr	s15, [r3]
 800193a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800193e:	4b58      	ldr	r3, [pc, #352]	@ (8001aa0 <main+0x940>)
 8001940:	edc3 7a00 	vstr	s15, [r3]
 8001944:	e01d      	b.n	8001982 <main+0x822>
			} else {
				speed = speed - (speed) / 5.0f;
 8001946:	4b54      	ldr	r3, [pc, #336]	@ (8001a98 <main+0x938>)
 8001948:	ed93 7a00 	vldr	s14, [r3]
 800194c:	4b52      	ldr	r3, [pc, #328]	@ (8001a98 <main+0x938>)
 800194e:	edd3 6a00 	vldr	s13, [r3]
 8001952:	eeb1 6a04 	vmov.f32	s12, #20	@ 0x40a00000  5.0
 8001956:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800195a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800195e:	4b4e      	ldr	r3, [pc, #312]	@ (8001a98 <main+0x938>)
 8001960:	edc3 7a00 	vstr	s15, [r3]
				speed_r = speed_r - (speed_r) / 5.0f;
 8001964:	4b4e      	ldr	r3, [pc, #312]	@ (8001aa0 <main+0x940>)
 8001966:	ed93 7a00 	vldr	s14, [r3]
 800196a:	4b4d      	ldr	r3, [pc, #308]	@ (8001aa0 <main+0x940>)
 800196c:	edd3 6a00 	vldr	s13, [r3]
 8001970:	eeb1 6a04 	vmov.f32	s12, #20	@ 0x40a00000  5.0
 8001974:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001978:	ee77 7a67 	vsub.f32	s15, s14, s15
 800197c:	4b48      	ldr	r3, [pc, #288]	@ (8001aa0 <main+0x940>)
 800197e:	edc3 7a00 	vstr	s15, [r3]
			}

			//  
			old_error = previous_error;
 8001982:	4b48      	ldr	r3, [pc, #288]	@ (8001aa4 <main+0x944>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a48      	ldr	r2, [pc, #288]	@ (8001aa8 <main+0x948>)
 8001988:	6013      	str	r3, [r2, #0]
			old_error_a = previous_error_a;
 800198a:	4b48      	ldr	r3, [pc, #288]	@ (8001aac <main+0x94c>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a48      	ldr	r2, [pc, #288]	@ (8001ab0 <main+0x950>)
 8001990:	6013      	str	r3, [r2, #0]
			previous_error = error;
 8001992:	4b48      	ldr	r3, [pc, #288]	@ (8001ab4 <main+0x954>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a43      	ldr	r2, [pc, #268]	@ (8001aa4 <main+0x944>)
 8001998:	6013      	str	r3, [r2, #0]
			previous_error_a = error_a;
 800199a:	4b39      	ldr	r3, [pc, #228]	@ (8001a80 <main+0x920>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a43      	ldr	r2, [pc, #268]	@ (8001aac <main+0x94c>)
 80019a0:	6013      	str	r3, [r2, #0]

			// PWM/ 
			check_pwm();
 80019a2:	f000 fded 	bl	8002580 <check_pwm>
			check_pwm_r();
 80019a6:	f000 fe19 	bl	80025dc <check_pwm_r>
			check_move_state();
 80019aa:	f000 fd3b 	bl	8002424 <check_move_state>
			check_move_state_r();
 80019ae:	f000 fd63 	bl	8002478 <check_move_state_r>

			if (cmd_vel_x == 0 && cmd_vel_z == 0) {
 80019b2:	4b41      	ldr	r3, [pc, #260]	@ (8001ab8 <main+0x958>)
 80019b4:	edd3 7a00 	vldr	s15, [r3]
 80019b8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80019bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c0:	d10b      	bne.n	80019da <main+0x87a>
 80019c2:	4b3e      	ldr	r3, [pc, #248]	@ (8001abc <main+0x95c>)
 80019c4:	edd3 7a00 	vldr	s15, [r3]
 80019c8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80019cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d0:	d103      	bne.n	80019da <main+0x87a>
				stop_flag = 1;
 80019d2:	4b30      	ldr	r3, [pc, #192]	@ (8001a94 <main+0x934>)
 80019d4:	2201      	movs	r2, #1
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	e002      	b.n	80019e0 <main+0x880>
			} else {
				stop_flag = 0;
 80019da:	4b2e      	ldr	r3, [pc, #184]	@ (8001a94 <main+0x934>)
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]
			}

			printf("# %f %f %f %f %f %f | %f %f %d\n", odom_x, odom_y, odom_th,
 80019e0:	4b37      	ldr	r3, [pc, #220]	@ (8001ac0 <main+0x960>)
 80019e2:	ed93 7b00 	vldr	d7, [r3]
 80019e6:	ed87 7b04 	vstr	d7, [r7, #16]
 80019ea:	4b36      	ldr	r3, [pc, #216]	@ (8001ac4 <main+0x964>)
 80019ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 80019f0:	4b35      	ldr	r3, [pc, #212]	@ (8001ac8 <main+0x968>)
 80019f2:	e9d3 ab00 	ldrd	sl, fp, [r3]
 80019f6:	4b35      	ldr	r3, [pc, #212]	@ (8001acc <main+0x96c>)
 80019f8:	ed93 8b00 	vldr	d8, [r3]
 80019fc:	4b34      	ldr	r3, [pc, #208]	@ (8001ad0 <main+0x970>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7fe fdc1 	bl	8000588 <__aeabi_f2d>
 8001a06:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001a0a:	4b32      	ldr	r3, [pc, #200]	@ (8001ad4 <main+0x974>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7fe fdba 	bl	8000588 <__aeabi_f2d>
 8001a14:	e9c7 0100 	strd	r0, r1, [r7]
					dtt, v_meas, w_meas, (float)distanceL, (float)distanceR, switch_flag);
 8001a18:	4b2f      	ldr	r3, [pc, #188]	@ (8001ad8 <main+0x978>)
 8001a1a:	881b      	ldrh	r3, [r3, #0]
 8001a1c:	ee07 3a90 	vmov	s15, r3
 8001a20:	eef8 7a67 	vcvt.f32.u32	s15, s15
			printf("# %f %f %f %f %f %f | %f %f %d\n", odom_x, odom_y, odom_th,
 8001a24:	ee17 0a90 	vmov	r0, s15
 8001a28:	f7fe fdae 	bl	8000588 <__aeabi_f2d>
 8001a2c:	4604      	mov	r4, r0
 8001a2e:	460d      	mov	r5, r1
					dtt, v_meas, w_meas, (float)distanceL, (float)distanceR, switch_flag);
 8001a30:	4b2a      	ldr	r3, [pc, #168]	@ (8001adc <main+0x97c>)
 8001a32:	881b      	ldrh	r3, [r3, #0]
 8001a34:	ee07 3a90 	vmov	s15, r3
 8001a38:	eef8 7a67 	vcvt.f32.u32	s15, s15
			printf("# %f %f %f %f %f %f | %f %f %d\n", odom_x, odom_y, odom_th,
 8001a3c:	ee17 0a90 	vmov	r0, s15
 8001a40:	f7fe fda2 	bl	8000588 <__aeabi_f2d>
 8001a44:	4b26      	ldr	r3, [pc, #152]	@ (8001ae0 <main+0x980>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	930e      	str	r3, [sp, #56]	@ 0x38
 8001a4a:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8001a4e:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 8001a52:	ed97 7b00 	vldr	d7, [r7]
 8001a56:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001a5a:	ed97 7b02 	vldr	d7, [r7, #8]
 8001a5e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001a62:	ed8d 8b04 	vstr	d8, [sp, #16]
 8001a66:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8001a6a:	e9cd 8900 	strd	r8, r9, [sp]
 8001a6e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a72:	481c      	ldr	r0, [pc, #112]	@ (8001ae4 <main+0x984>)
 8001a74:	f008 fa94 	bl	8009fa0 <iprintf>
		limited_switch();
 8001a78:	f7ff bbf7 	b.w	800126a <main+0x10a>
 8001a7c:	2000045c 	.word	0x2000045c
 8001a80:	20000474 	.word	0x20000474
 8001a84:	20000014 	.word	0x20000014
 8001a88:	20000460 	.word	0x20000460
 8001a8c:	20000458 	.word	0x20000458
 8001a90:	20000464 	.word	0x20000464
 8001a94:	200005b8 	.word	0x200005b8
 8001a98:	20000480 	.word	0x20000480
 8001a9c:	20000454 	.word	0x20000454
 8001aa0:	20000484 	.word	0x20000484
 8001aa4:	2000046c 	.word	0x2000046c
 8001aa8:	20000470 	.word	0x20000470
 8001aac:	20000478 	.word	0x20000478
 8001ab0:	2000047c 	.word	0x2000047c
 8001ab4:	20000468 	.word	0x20000468
 8001ab8:	200005bc 	.word	0x200005bc
 8001abc:	200005c0 	.word	0x200005c0
 8001ac0:	200005d8 	.word	0x200005d8
 8001ac4:	200005e0 	.word	0x200005e0
 8001ac8:	200005e8 	.word	0x200005e8
 8001acc:	20000610 	.word	0x20000610
 8001ad0:	200004a8 	.word	0x200004a8
 8001ad4:	200004ac 	.word	0x200004ac
 8001ad8:	200003fa 	.word	0x200003fa
 8001adc:	200003fc 	.word	0x200003fc
 8001ae0:	20000618 	.word	0x20000618
 8001ae4:	0800d764 	.word	0x0800d764

08001ae8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b094      	sub	sp, #80	@ 0x50
 8001aec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aee:	f107 031c 	add.w	r3, r7, #28
 8001af2:	2234      	movs	r2, #52	@ 0x34
 8001af4:	2100      	movs	r1, #0
 8001af6:	4618      	mov	r0, r3
 8001af8:	f008 fac9 	bl	800a08e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001afc:	f107 0308 	add.w	r3, r7, #8
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	605a      	str	r2, [r3, #4]
 8001b06:	609a      	str	r2, [r3, #8]
 8001b08:	60da      	str	r2, [r3, #12]
 8001b0a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	607b      	str	r3, [r7, #4]
 8001b10:	4b2a      	ldr	r3, [pc, #168]	@ (8001bbc <SystemClock_Config+0xd4>)
 8001b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b14:	4a29      	ldr	r2, [pc, #164]	@ (8001bbc <SystemClock_Config+0xd4>)
 8001b16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b1c:	4b27      	ldr	r3, [pc, #156]	@ (8001bbc <SystemClock_Config+0xd4>)
 8001b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b24:	607b      	str	r3, [r7, #4]
 8001b26:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001b28:	2300      	movs	r3, #0
 8001b2a:	603b      	str	r3, [r7, #0]
 8001b2c:	4b24      	ldr	r3, [pc, #144]	@ (8001bc0 <SystemClock_Config+0xd8>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001b34:	4a22      	ldr	r2, [pc, #136]	@ (8001bc0 <SystemClock_Config+0xd8>)
 8001b36:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b3a:	6013      	str	r3, [r2, #0]
 8001b3c:	4b20      	ldr	r3, [pc, #128]	@ (8001bc0 <SystemClock_Config+0xd8>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b44:	603b      	str	r3, [r7, #0]
 8001b46:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b50:	2310      	movs	r3, #16
 8001b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b54:	2302      	movs	r3, #2
 8001b56:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001b5c:	2310      	movs	r3, #16
 8001b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001b60:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001b64:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001b66:	2304      	movs	r3, #4
 8001b68:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001b6e:	2302      	movs	r3, #2
 8001b70:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b72:	f107 031c 	add.w	r3, r7, #28
 8001b76:	4618      	mov	r0, r3
 8001b78:	f003 f91a 	bl	8004db0 <HAL_RCC_OscConfig>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001b82:	f000 fe0b 	bl	800279c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b86:	230f      	movs	r3, #15
 8001b88:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b96:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b9c:	f107 0308 	add.w	r3, r7, #8
 8001ba0:	2102      	movs	r1, #2
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f002 fdba 	bl	800471c <HAL_RCC_ClockConfig>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001bae:	f000 fdf5 	bl	800279c <Error_Handler>
  }
}
 8001bb2:	bf00      	nop
 8001bb4:	3750      	adds	r7, #80	@ 0x50
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	40007000 	.word	0x40007000

08001bc4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001bc8:	4b12      	ldr	r3, [pc, #72]	@ (8001c14 <MX_I2C1_Init+0x50>)
 8001bca:	4a13      	ldr	r2, [pc, #76]	@ (8001c18 <MX_I2C1_Init+0x54>)
 8001bcc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001bce:	4b11      	ldr	r3, [pc, #68]	@ (8001c14 <MX_I2C1_Init+0x50>)
 8001bd0:	4a12      	ldr	r2, [pc, #72]	@ (8001c1c <MX_I2C1_Init+0x58>)
 8001bd2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c14 <MX_I2C1_Init+0x50>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001bda:	4b0e      	ldr	r3, [pc, #56]	@ (8001c14 <MX_I2C1_Init+0x50>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001be0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c14 <MX_I2C1_Init+0x50>)
 8001be2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001be6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001be8:	4b0a      	ldr	r3, [pc, #40]	@ (8001c14 <MX_I2C1_Init+0x50>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001bee:	4b09      	ldr	r3, [pc, #36]	@ (8001c14 <MX_I2C1_Init+0x50>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bf4:	4b07      	ldr	r3, [pc, #28]	@ (8001c14 <MX_I2C1_Init+0x50>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bfa:	4b06      	ldr	r3, [pc, #24]	@ (8001c14 <MX_I2C1_Init+0x50>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c00:	4804      	ldr	r0, [pc, #16]	@ (8001c14 <MX_I2C1_Init+0x50>)
 8001c02:	f001 fd67 	bl	80036d4 <HAL_I2C_Init>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c0c:	f000 fdc6 	bl	800279c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c10:	bf00      	nop
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	2000021c 	.word	0x2000021c
 8001c18:	40005400 	.word	0x40005400
 8001c1c:	000186a0 	.word	0x000186a0

08001c20 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001c24:	4b12      	ldr	r3, [pc, #72]	@ (8001c70 <MX_I2C2_Init+0x50>)
 8001c26:	4a13      	ldr	r2, [pc, #76]	@ (8001c74 <MX_I2C2_Init+0x54>)
 8001c28:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001c2a:	4b11      	ldr	r3, [pc, #68]	@ (8001c70 <MX_I2C2_Init+0x50>)
 8001c2c:	4a12      	ldr	r2, [pc, #72]	@ (8001c78 <MX_I2C2_Init+0x58>)
 8001c2e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c30:	4b0f      	ldr	r3, [pc, #60]	@ (8001c70 <MX_I2C2_Init+0x50>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001c36:	4b0e      	ldr	r3, [pc, #56]	@ (8001c70 <MX_I2C2_Init+0x50>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c70 <MX_I2C2_Init+0x50>)
 8001c3e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c42:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c44:	4b0a      	ldr	r3, [pc, #40]	@ (8001c70 <MX_I2C2_Init+0x50>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001c4a:	4b09      	ldr	r3, [pc, #36]	@ (8001c70 <MX_I2C2_Init+0x50>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c50:	4b07      	ldr	r3, [pc, #28]	@ (8001c70 <MX_I2C2_Init+0x50>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c56:	4b06      	ldr	r3, [pc, #24]	@ (8001c70 <MX_I2C2_Init+0x50>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001c5c:	4804      	ldr	r0, [pc, #16]	@ (8001c70 <MX_I2C2_Init+0x50>)
 8001c5e:	f001 fd39 	bl	80036d4 <HAL_I2C_Init>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001c68:	f000 fd98 	bl	800279c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001c6c:	bf00      	nop
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	20000270 	.word	0x20000270
 8001c74:	40005800 	.word	0x40005800
 8001c78:	000186a0 	.word	0x000186a0

08001c7c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b086      	sub	sp, #24
 8001c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c82:	f107 0308 	add.w	r3, r7, #8
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
 8001c8a:	605a      	str	r2, [r3, #4]
 8001c8c:	609a      	str	r2, [r3, #8]
 8001c8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c90:	463b      	mov	r3, r7
 8001c92:	2200      	movs	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c98:	4b1d      	ldr	r3, [pc, #116]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001c9a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c9e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8001ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001ca2:	2253      	movs	r2, #83	@ 0x53
 8001ca4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca6:	4b1a      	ldr	r3, [pc, #104]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 8001cac:	4b18      	ldr	r3, [pc, #96]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001cae:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001cb2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb4:	4b16      	ldr	r3, [pc, #88]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cba:	4b15      	ldr	r3, [pc, #84]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cc0:	4813      	ldr	r0, [pc, #76]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001cc2:	f003 fb13 	bl	80052ec <HAL_TIM_Base_Init>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001ccc:	f000 fd66 	bl	800279c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cd4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001cd6:	f107 0308 	add.w	r3, r7, #8
 8001cda:	4619      	mov	r1, r3
 8001cdc:	480c      	ldr	r0, [pc, #48]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001cde:	f003 fe99 	bl	8005a14 <HAL_TIM_ConfigClockSource>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001ce8:	f000 fd58 	bl	800279c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cec:	2300      	movs	r3, #0
 8001cee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cf4:	463b      	mov	r3, r7
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4805      	ldr	r0, [pc, #20]	@ (8001d10 <MX_TIM2_Init+0x94>)
 8001cfa:	f004 fa91 	bl	8006220 <HAL_TIMEx_MasterConfigSynchronization>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001d04:	f000 fd4a 	bl	800279c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d08:	bf00      	nop
 8001d0a:	3718      	adds	r7, #24
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	200002c4 	.word	0x200002c4

08001d14 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b086      	sub	sp, #24
 8001d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d1a:	f107 0308 	add.w	r3, r7, #8
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	605a      	str	r2, [r3, #4]
 8001d24:	609a      	str	r2, [r3, #8]
 8001d26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d28:	463b      	mov	r3, r7
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d30:	4b1c      	ldr	r3, [pc, #112]	@ (8001da4 <MX_TIM3_Init+0x90>)
 8001d32:	4a1d      	ldr	r2, [pc, #116]	@ (8001da8 <MX_TIM3_Init+0x94>)
 8001d34:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001d36:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <MX_TIM3_Init+0x90>)
 8001d38:	2253      	movs	r2, #83	@ 0x53
 8001d3a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d3c:	4b19      	ldr	r3, [pc, #100]	@ (8001da4 <MX_TIM3_Init+0x90>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8001d42:	4b18      	ldr	r3, [pc, #96]	@ (8001da4 <MX_TIM3_Init+0x90>)
 8001d44:	2263      	movs	r2, #99	@ 0x63
 8001d46:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d48:	4b16      	ldr	r3, [pc, #88]	@ (8001da4 <MX_TIM3_Init+0x90>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d4e:	4b15      	ldr	r3, [pc, #84]	@ (8001da4 <MX_TIM3_Init+0x90>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d54:	4813      	ldr	r0, [pc, #76]	@ (8001da4 <MX_TIM3_Init+0x90>)
 8001d56:	f003 fac9 	bl	80052ec <HAL_TIM_Base_Init>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8001d60:	f000 fd1c 	bl	800279c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d68:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d6a:	f107 0308 	add.w	r3, r7, #8
 8001d6e:	4619      	mov	r1, r3
 8001d70:	480c      	ldr	r0, [pc, #48]	@ (8001da4 <MX_TIM3_Init+0x90>)
 8001d72:	f003 fe4f 	bl	8005a14 <HAL_TIM_ConfigClockSource>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8001d7c:	f000 fd0e 	bl	800279c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d80:	2300      	movs	r3, #0
 8001d82:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d84:	2300      	movs	r3, #0
 8001d86:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d88:	463b      	mov	r3, r7
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4805      	ldr	r0, [pc, #20]	@ (8001da4 <MX_TIM3_Init+0x90>)
 8001d8e:	f004 fa47 	bl	8006220 <HAL_TIMEx_MasterConfigSynchronization>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8001d98:	f000 fd00 	bl	800279c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d9c:	bf00      	nop
 8001d9e:	3718      	adds	r7, #24
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	2000030c 	.word	0x2000030c
 8001da8:	40000400 	.word	0x40000400

08001dac <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b08e      	sub	sp, #56	@ 0x38
 8001db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001db2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	605a      	str	r2, [r3, #4]
 8001dbc:	609a      	str	r2, [r3, #8]
 8001dbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dc0:	f107 0320 	add.w	r3, r7, #32
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dca:	1d3b      	adds	r3, r7, #4
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	605a      	str	r2, [r3, #4]
 8001dd2:	609a      	str	r2, [r3, #8]
 8001dd4:	60da      	str	r2, [r3, #12]
 8001dd6:	611a      	str	r2, [r3, #16]
 8001dd8:	615a      	str	r2, [r3, #20]
 8001dda:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001ddc:	4b31      	ldr	r3, [pc, #196]	@ (8001ea4 <MX_TIM5_Init+0xf8>)
 8001dde:	4a32      	ldr	r2, [pc, #200]	@ (8001ea8 <MX_TIM5_Init+0xfc>)
 8001de0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 41;
 8001de2:	4b30      	ldr	r3, [pc, #192]	@ (8001ea4 <MX_TIM5_Init+0xf8>)
 8001de4:	2229      	movs	r2, #41	@ 0x29
 8001de6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001de8:	4b2e      	ldr	r3, [pc, #184]	@ (8001ea4 <MX_TIM5_Init+0xf8>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 255;
 8001dee:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea4 <MX_TIM5_Init+0xf8>)
 8001df0:	22ff      	movs	r2, #255	@ 0xff
 8001df2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001df4:	4b2b      	ldr	r3, [pc, #172]	@ (8001ea4 <MX_TIM5_Init+0xf8>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dfa:	4b2a      	ldr	r3, [pc, #168]	@ (8001ea4 <MX_TIM5_Init+0xf8>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001e00:	4828      	ldr	r0, [pc, #160]	@ (8001ea4 <MX_TIM5_Init+0xf8>)
 8001e02:	f003 fa73 	bl	80052ec <HAL_TIM_Base_Init>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <MX_TIM5_Init+0x64>
  {
    Error_Handler();
 8001e0c:	f000 fcc6 	bl	800279c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e14:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001e16:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4821      	ldr	r0, [pc, #132]	@ (8001ea4 <MX_TIM5_Init+0xf8>)
 8001e1e:	f003 fdf9 	bl	8005a14 <HAL_TIM_ConfigClockSource>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <MX_TIM5_Init+0x80>
  {
    Error_Handler();
 8001e28:	f000 fcb8 	bl	800279c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001e2c:	481d      	ldr	r0, [pc, #116]	@ (8001ea4 <MX_TIM5_Init+0xf8>)
 8001e2e:	f003 fb1d 	bl	800546c <HAL_TIM_PWM_Init>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 8001e38:	f000 fcb0 	bl	800279c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e40:	2300      	movs	r3, #0
 8001e42:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001e44:	f107 0320 	add.w	r3, r7, #32
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4816      	ldr	r0, [pc, #88]	@ (8001ea4 <MX_TIM5_Init+0xf8>)
 8001e4c:	f004 f9e8 	bl	8006220 <HAL_TIMEx_MasterConfigSynchronization>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <MX_TIM5_Init+0xae>
  {
    Error_Handler();
 8001e56:	f000 fca1 	bl	800279c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e5a:	2360      	movs	r3, #96	@ 0x60
 8001e5c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e62:	2300      	movs	r3, #0
 8001e64:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e66:	2300      	movs	r3, #0
 8001e68:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e6a:	1d3b      	adds	r3, r7, #4
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	4619      	mov	r1, r3
 8001e70:	480c      	ldr	r0, [pc, #48]	@ (8001ea4 <MX_TIM5_Init+0xf8>)
 8001e72:	f003 fd0d 	bl	8005890 <HAL_TIM_PWM_ConfigChannel>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_TIM5_Init+0xd4>
  {
    Error_Handler();
 8001e7c:	f000 fc8e 	bl	800279c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e80:	1d3b      	adds	r3, r7, #4
 8001e82:	2204      	movs	r2, #4
 8001e84:	4619      	mov	r1, r3
 8001e86:	4807      	ldr	r0, [pc, #28]	@ (8001ea4 <MX_TIM5_Init+0xf8>)
 8001e88:	f003 fd02 	bl	8005890 <HAL_TIM_PWM_ConfigChannel>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <MX_TIM5_Init+0xea>
  {
    Error_Handler();
 8001e92:	f000 fc83 	bl	800279c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001e96:	4803      	ldr	r0, [pc, #12]	@ (8001ea4 <MX_TIM5_Init+0xf8>)
 8001e98:	f000 fdae 	bl	80029f8 <HAL_TIM_MspPostInit>

}
 8001e9c:	bf00      	nop
 8001e9e:	3738      	adds	r7, #56	@ 0x38
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	20000354 	.word	0x20000354
 8001ea8:	40000c00 	.word	0x40000c00

08001eac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001eb0:	4b11      	ldr	r3, [pc, #68]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001eb2:	4a12      	ldr	r2, [pc, #72]	@ (8001efc <MX_USART2_UART_Init+0x50>)
 8001eb4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001eb6:	4b10      	ldr	r3, [pc, #64]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001eb8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ebc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001eca:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ed0:	4b09      	ldr	r3, [pc, #36]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ed2:	220c      	movs	r2, #12
 8001ed4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ed6:	4b08      	ldr	r3, [pc, #32]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001edc:	4b06      	ldr	r3, [pc, #24]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ee2:	4805      	ldr	r0, [pc, #20]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ee4:	f004 fa2c 	bl	8006340 <HAL_UART_Init>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001eee:	f000 fc55 	bl	800279c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ef2:	bf00      	nop
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	2000039c 	.word	0x2000039c
 8001efc:	40004400 	.word	0x40004400

08001f00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08a      	sub	sp, #40	@ 0x28
 8001f04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f06:	f107 0314 	add.w	r3, r7, #20
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	605a      	str	r2, [r3, #4]
 8001f10:	609a      	str	r2, [r3, #8]
 8001f12:	60da      	str	r2, [r3, #12]
 8001f14:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f16:	2300      	movs	r3, #0
 8001f18:	613b      	str	r3, [r7, #16]
 8001f1a:	4b5b      	ldr	r3, [pc, #364]	@ (8002088 <MX_GPIO_Init+0x188>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1e:	4a5a      	ldr	r2, [pc, #360]	@ (8002088 <MX_GPIO_Init+0x188>)
 8001f20:	f043 0304 	orr.w	r3, r3, #4
 8001f24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f26:	4b58      	ldr	r3, [pc, #352]	@ (8002088 <MX_GPIO_Init+0x188>)
 8001f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2a:	f003 0304 	and.w	r3, r3, #4
 8001f2e:	613b      	str	r3, [r7, #16]
 8001f30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f32:	2300      	movs	r3, #0
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	4b54      	ldr	r3, [pc, #336]	@ (8002088 <MX_GPIO_Init+0x188>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	4a53      	ldr	r2, [pc, #332]	@ (8002088 <MX_GPIO_Init+0x188>)
 8001f3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f42:	4b51      	ldr	r3, [pc, #324]	@ (8002088 <MX_GPIO_Init+0x188>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f4a:	60fb      	str	r3, [r7, #12]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60bb      	str	r3, [r7, #8]
 8001f52:	4b4d      	ldr	r3, [pc, #308]	@ (8002088 <MX_GPIO_Init+0x188>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	4a4c      	ldr	r2, [pc, #304]	@ (8002088 <MX_GPIO_Init+0x188>)
 8001f58:	f043 0301 	orr.w	r3, r3, #1
 8001f5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5e:	4b4a      	ldr	r3, [pc, #296]	@ (8002088 <MX_GPIO_Init+0x188>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	60bb      	str	r3, [r7, #8]
 8001f68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	607b      	str	r3, [r7, #4]
 8001f6e:	4b46      	ldr	r3, [pc, #280]	@ (8002088 <MX_GPIO_Init+0x188>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f72:	4a45      	ldr	r2, [pc, #276]	@ (8002088 <MX_GPIO_Init+0x188>)
 8001f74:	f043 0302 	orr.w	r3, r3, #2
 8001f78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f7a:	4b43      	ldr	r3, [pc, #268]	@ (8002088 <MX_GPIO_Init+0x188>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7e:	f003 0302 	and.w	r3, r3, #2
 8001f82:	607b      	str	r3, [r7, #4]
 8001f84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Actuator1_HOOK_Pin|Actuator2_HOOK_Pin, GPIO_PIN_RESET);
 8001f86:	2200      	movs	r2, #0
 8001f88:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8001f8c:	483f      	ldr	r0, [pc, #252]	@ (800208c <MX_GPIO_Init+0x18c>)
 8001f8e:	f001 fb6f 	bl	8003670 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, left_IN2_Pin|Right_IN1_Pin|Right_IN2_Pin|Actuator1_Lift_Pin
 8001f92:	2200      	movs	r2, #0
 8001f94:	f44f 715c 	mov.w	r1, #880	@ 0x370
 8001f98:	483d      	ldr	r0, [pc, #244]	@ (8002090 <MX_GPIO_Init+0x190>)
 8001f9a:	f001 fb69 	bl	8003670 <HAL_GPIO_WritePin>
                          |Actuator2_Lift_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Left_IN1_Pin|RAZER_POWER1_Pin|RAZER_POWER2_Pin, GPIO_PIN_RESET);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f44f 510c 	mov.w	r1, #8960	@ 0x2300
 8001fa4:	483b      	ldr	r0, [pc, #236]	@ (8002094 <MX_GPIO_Init+0x194>)
 8001fa6:	f001 fb63 	bl	8003670 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001faa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001fb0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001fb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001fba:	f107 0314 	add.w	r3, r7, #20
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4833      	ldr	r0, [pc, #204]	@ (8002090 <MX_GPIO_Init+0x190>)
 8001fc2:	f001 f9a9 	bl	8003318 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Actuator1_HOOK_Pin Actuator2_HOOK_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Actuator1_HOOK_Pin|Actuator2_HOOK_Pin;
 8001fc6:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8001fca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd8:	f107 0314 	add.w	r3, r7, #20
 8001fdc:	4619      	mov	r1, r3
 8001fde:	482b      	ldr	r0, [pc, #172]	@ (800208c <MX_GPIO_Init+0x18c>)
 8001fe0:	f001 f99a 	bl	8003318 <HAL_GPIO_Init>

  /*Configure GPIO pins : left_IN2_Pin Right_IN1_Pin Right_IN2_Pin Actuator1_Lift_Pin
                           Actuator2_Lift_Pin */
  GPIO_InitStruct.Pin = left_IN2_Pin|Right_IN1_Pin|Right_IN2_Pin|Actuator1_Lift_Pin
 8001fe4:	f44f 735c 	mov.w	r3, #880	@ 0x370
 8001fe8:	617b      	str	r3, [r7, #20]
                          |Actuator2_Lift_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fea:	2301      	movs	r3, #1
 8001fec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ff6:	f107 0314 	add.w	r3, r7, #20
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4824      	ldr	r0, [pc, #144]	@ (8002090 <MX_GPIO_Init+0x190>)
 8001ffe:	f001 f98b 	bl	8003318 <HAL_GPIO_Init>

  /*Configure GPIO pins : Left_IN1_Pin RAZER_POWER1_Pin RAZER_POWER2_Pin */
  GPIO_InitStruct.Pin = Left_IN1_Pin|RAZER_POWER1_Pin|RAZER_POWER2_Pin;
 8002002:	f44f 530c 	mov.w	r3, #8960	@ 0x2300
 8002006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002008:	2301      	movs	r3, #1
 800200a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200c:	2300      	movs	r3, #0
 800200e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002010:	2300      	movs	r3, #0
 8002012:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	4619      	mov	r1, r3
 800201a:	481e      	ldr	r0, [pc, #120]	@ (8002094 <MX_GPIO_Init+0x194>)
 800201c:	f001 f97c 	bl	8003318 <HAL_GPIO_Init>

  /*Configure GPIO pins : Left_pulse_B_Pin Left_pulse_A_Pin */
  GPIO_InitStruct.Pin = Left_pulse_B_Pin|Left_pulse_A_Pin;
 8002020:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002024:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002026:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800202a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202c:	2300      	movs	r3, #0
 800202e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002030:	f107 0314 	add.w	r3, r7, #20
 8002034:	4619      	mov	r1, r3
 8002036:	4817      	ldr	r0, [pc, #92]	@ (8002094 <MX_GPIO_Init+0x194>)
 8002038:	f001 f96e 	bl	8003318 <HAL_GPIO_Init>

  /*Configure GPIO pin : HOOK_Input_Pin */
  GPIO_InitStruct.Pin = HOOK_Input_Pin;
 800203c:	2380      	movs	r3, #128	@ 0x80
 800203e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002040:	2300      	movs	r3, #0
 8002042:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002044:	2301      	movs	r3, #1
 8002046:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(HOOK_Input_GPIO_Port, &GPIO_InitStruct);
 8002048:	f107 0314 	add.w	r3, r7, #20
 800204c:	4619      	mov	r1, r3
 800204e:	4810      	ldr	r0, [pc, #64]	@ (8002090 <MX_GPIO_Init+0x190>)
 8002050:	f001 f962 	bl	8003318 <HAL_GPIO_Init>

  /*Configure GPIO pins : Right_pulse_B_Pin Right_pulse_A_Pin */
  GPIO_InitStruct.Pin = Right_pulse_B_Pin|Right_pulse_A_Pin;
 8002054:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002058:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800205a:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800205e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002060:	2300      	movs	r3, #0
 8002062:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002064:	f107 0314 	add.w	r3, r7, #20
 8002068:	4619      	mov	r1, r3
 800206a:	4808      	ldr	r0, [pc, #32]	@ (800208c <MX_GPIO_Init+0x18c>)
 800206c:	f001 f954 	bl	8003318 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 1);
 8002070:	2201      	movs	r2, #1
 8002072:	2100      	movs	r1, #0
 8002074:	2028      	movs	r0, #40	@ 0x28
 8002076:	f001 f886 	bl	8003186 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800207a:	2028      	movs	r0, #40	@ 0x28
 800207c:	f001 f89f 	bl	80031be <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002080:	bf00      	nop
 8002082:	3728      	adds	r7, #40	@ 0x28
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	40023800 	.word	0x40023800
 800208c:	40020000 	.word	0x40020000
 8002090:	40020800 	.word	0x40020800
 8002094:	40020400 	.word	0x40020400

08002098 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

/*=========================Encoder value=========================*/
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002098:	b590      	push	{r4, r7, lr}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	80fb      	strh	r3, [r7, #6]

    if (GPIO_Pin == GPIO_PIN_15) // Left A
 80020a2:	88fb      	ldrh	r3, [r7, #6]
 80020a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80020a8:	d11a      	bne.n	80020e0 <HAL_GPIO_EXTI_Callback+0x48>
    {
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14))
 80020aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80020ae:	483c      	ldr	r0, [pc, #240]	@ (80021a0 <HAL_GPIO_EXTI_Callback+0x108>)
 80020b0:	f001 fac6 	bl	8003640 <HAL_GPIO_ReadPin>
 80020b4:	4603      	mov	r3, r0
 80020b6:	461c      	mov	r4, r3
 80020b8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80020bc:	4838      	ldr	r0, [pc, #224]	@ (80021a0 <HAL_GPIO_EXTI_Callback+0x108>)
 80020be:	f001 fabf 	bl	8003640 <HAL_GPIO_ReadPin>
 80020c2:	4603      	mov	r3, r0
 80020c4:	429c      	cmp	r4, r3
 80020c6:	d105      	bne.n	80020d4 <HAL_GPIO_EXTI_Callback+0x3c>
        {
            left_encoder_value--;
 80020c8:	4b36      	ldr	r3, [pc, #216]	@ (80021a4 <HAL_GPIO_EXTI_Callback+0x10c>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	3b01      	subs	r3, #1
 80020ce:	4a35      	ldr	r2, [pc, #212]	@ (80021a4 <HAL_GPIO_EXTI_Callback+0x10c>)
 80020d0:	6013      	str	r3, [r2, #0]
        }
    }


    UNUSED(GPIO_Pin); // Prevent unused warning
}
 80020d2:	e061      	b.n	8002198 <HAL_GPIO_EXTI_Callback+0x100>
            left_encoder_value++;
 80020d4:	4b33      	ldr	r3, [pc, #204]	@ (80021a4 <HAL_GPIO_EXTI_Callback+0x10c>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	3301      	adds	r3, #1
 80020da:	4a32      	ldr	r2, [pc, #200]	@ (80021a4 <HAL_GPIO_EXTI_Callback+0x10c>)
 80020dc:	6013      	str	r3, [r2, #0]
}
 80020de:	e05b      	b.n	8002198 <HAL_GPIO_EXTI_Callback+0x100>
    else if (GPIO_Pin == GPIO_PIN_14) // Left B
 80020e0:	88fb      	ldrh	r3, [r7, #6]
 80020e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80020e6:	d11a      	bne.n	800211e <HAL_GPIO_EXTI_Callback+0x86>
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14))
 80020e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80020ec:	482c      	ldr	r0, [pc, #176]	@ (80021a0 <HAL_GPIO_EXTI_Callback+0x108>)
 80020ee:	f001 faa7 	bl	8003640 <HAL_GPIO_ReadPin>
 80020f2:	4603      	mov	r3, r0
 80020f4:	461c      	mov	r4, r3
 80020f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80020fa:	4829      	ldr	r0, [pc, #164]	@ (80021a0 <HAL_GPIO_EXTI_Callback+0x108>)
 80020fc:	f001 faa0 	bl	8003640 <HAL_GPIO_ReadPin>
 8002100:	4603      	mov	r3, r0
 8002102:	429c      	cmp	r4, r3
 8002104:	d105      	bne.n	8002112 <HAL_GPIO_EXTI_Callback+0x7a>
            left_encoder_value++;
 8002106:	4b27      	ldr	r3, [pc, #156]	@ (80021a4 <HAL_GPIO_EXTI_Callback+0x10c>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	3301      	adds	r3, #1
 800210c:	4a25      	ldr	r2, [pc, #148]	@ (80021a4 <HAL_GPIO_EXTI_Callback+0x10c>)
 800210e:	6013      	str	r3, [r2, #0]
}
 8002110:	e042      	b.n	8002198 <HAL_GPIO_EXTI_Callback+0x100>
            left_encoder_value--;
 8002112:	4b24      	ldr	r3, [pc, #144]	@ (80021a4 <HAL_GPIO_EXTI_Callback+0x10c>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	3b01      	subs	r3, #1
 8002118:	4a22      	ldr	r2, [pc, #136]	@ (80021a4 <HAL_GPIO_EXTI_Callback+0x10c>)
 800211a:	6013      	str	r3, [r2, #0]
}
 800211c:	e03c      	b.n	8002198 <HAL_GPIO_EXTI_Callback+0x100>
    else if (GPIO_Pin == GPIO_PIN_12) // Right A
 800211e:	88fb      	ldrh	r3, [r7, #6]
 8002120:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002124:	d11a      	bne.n	800215c <HAL_GPIO_EXTI_Callback+0xc4>
        if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11))
 8002126:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800212a:	481f      	ldr	r0, [pc, #124]	@ (80021a8 <HAL_GPIO_EXTI_Callback+0x110>)
 800212c:	f001 fa88 	bl	8003640 <HAL_GPIO_ReadPin>
 8002130:	4603      	mov	r3, r0
 8002132:	461c      	mov	r4, r3
 8002134:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002138:	481b      	ldr	r0, [pc, #108]	@ (80021a8 <HAL_GPIO_EXTI_Callback+0x110>)
 800213a:	f001 fa81 	bl	8003640 <HAL_GPIO_ReadPin>
 800213e:	4603      	mov	r3, r0
 8002140:	429c      	cmp	r4, r3
 8002142:	d105      	bne.n	8002150 <HAL_GPIO_EXTI_Callback+0xb8>
            right_encoder_value++;
 8002144:	4b19      	ldr	r3, [pc, #100]	@ (80021ac <HAL_GPIO_EXTI_Callback+0x114>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	3301      	adds	r3, #1
 800214a:	4a18      	ldr	r2, [pc, #96]	@ (80021ac <HAL_GPIO_EXTI_Callback+0x114>)
 800214c:	6013      	str	r3, [r2, #0]
}
 800214e:	e023      	b.n	8002198 <HAL_GPIO_EXTI_Callback+0x100>
            right_encoder_value--;
 8002150:	4b16      	ldr	r3, [pc, #88]	@ (80021ac <HAL_GPIO_EXTI_Callback+0x114>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	3b01      	subs	r3, #1
 8002156:	4a15      	ldr	r2, [pc, #84]	@ (80021ac <HAL_GPIO_EXTI_Callback+0x114>)
 8002158:	6013      	str	r3, [r2, #0]
}
 800215a:	e01d      	b.n	8002198 <HAL_GPIO_EXTI_Callback+0x100>
    else if (GPIO_Pin == GPIO_PIN_11) // Right B
 800215c:	88fb      	ldrh	r3, [r7, #6]
 800215e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002162:	d119      	bne.n	8002198 <HAL_GPIO_EXTI_Callback+0x100>
        if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11))
 8002164:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002168:	480f      	ldr	r0, [pc, #60]	@ (80021a8 <HAL_GPIO_EXTI_Callback+0x110>)
 800216a:	f001 fa69 	bl	8003640 <HAL_GPIO_ReadPin>
 800216e:	4603      	mov	r3, r0
 8002170:	461c      	mov	r4, r3
 8002172:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002176:	480c      	ldr	r0, [pc, #48]	@ (80021a8 <HAL_GPIO_EXTI_Callback+0x110>)
 8002178:	f001 fa62 	bl	8003640 <HAL_GPIO_ReadPin>
 800217c:	4603      	mov	r3, r0
 800217e:	429c      	cmp	r4, r3
 8002180:	d105      	bne.n	800218e <HAL_GPIO_EXTI_Callback+0xf6>
            right_encoder_value--;
 8002182:	4b0a      	ldr	r3, [pc, #40]	@ (80021ac <HAL_GPIO_EXTI_Callback+0x114>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	3b01      	subs	r3, #1
 8002188:	4a08      	ldr	r2, [pc, #32]	@ (80021ac <HAL_GPIO_EXTI_Callback+0x114>)
 800218a:	6013      	str	r3, [r2, #0]
}
 800218c:	e004      	b.n	8002198 <HAL_GPIO_EXTI_Callback+0x100>
            right_encoder_value++;
 800218e:	4b07      	ldr	r3, [pc, #28]	@ (80021ac <HAL_GPIO_EXTI_Callback+0x114>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	3301      	adds	r3, #1
 8002194:	4a05      	ldr	r2, [pc, #20]	@ (80021ac <HAL_GPIO_EXTI_Callback+0x114>)
 8002196:	6013      	str	r3, [r2, #0]
}
 8002198:	bf00      	nop
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	bd90      	pop	{r4, r7, pc}
 80021a0:	40020400 	.word	0x40020400
 80021a4:	20000430 	.word	0x20000430
 80021a8:	40020000 	.word	0x40020000
 80021ac:	20000434 	.word	0x20000434

080021b0 <HAL_UART_RxCpltCallback>:
/*=========================Encoder value=========================*/


/*=============================USART=============================*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b088      	sub	sp, #32
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a68      	ldr	r2, [pc, #416]	@ (8002360 <HAL_UART_RxCpltCallback+0x1b0>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	f040 80c4 	bne.w	800234c <HAL_UART_RxCpltCallback+0x19c>
		if (rx_data != '\n') {
 80021c4:	4b67      	ldr	r3, [pc, #412]	@ (8002364 <HAL_UART_RxCpltCallback+0x1b4>)
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	2b0a      	cmp	r3, #10
 80021ca:	d009      	beq.n	80021e0 <HAL_UART_RxCpltCallback+0x30>
			rx_buffer[rx_index++] = rx_data;
 80021cc:	4b66      	ldr	r3, [pc, #408]	@ (8002368 <HAL_UART_RxCpltCallback+0x1b8>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	1c5a      	adds	r2, r3, #1
 80021d2:	4965      	ldr	r1, [pc, #404]	@ (8002368 <HAL_UART_RxCpltCallback+0x1b8>)
 80021d4:	600a      	str	r2, [r1, #0]
 80021d6:	4a63      	ldr	r2, [pc, #396]	@ (8002364 <HAL_UART_RxCpltCallback+0x1b4>)
 80021d8:	7811      	ldrb	r1, [r2, #0]
 80021da:	4a64      	ldr	r2, [pc, #400]	@ (800236c <HAL_UART_RxCpltCallback+0x1bc>)
 80021dc:	54d1      	strb	r1, [r2, r3]
 80021de:	e0b5      	b.n	800234c <HAL_UART_RxCpltCallback+0x19c>
		}
		else {
			rx_buffer[rx_index] = '\0';
 80021e0:	4b61      	ldr	r3, [pc, #388]	@ (8002368 <HAL_UART_RxCpltCallback+0x1b8>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a61      	ldr	r2, [pc, #388]	@ (800236c <HAL_UART_RxCpltCallback+0x1bc>)
 80021e6:	2100      	movs	r1, #0
 80021e8:	54d1      	strb	r1, [r2, r3]

			if (rx_buffer[0] == '1') {
 80021ea:	4b60      	ldr	r3, [pc, #384]	@ (800236c <HAL_UART_RxCpltCallback+0x1bc>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	2b31      	cmp	r3, #49	@ 0x31
 80021f0:	d146      	bne.n	8002280 <HAL_UART_RxCpltCallback+0xd0>
				//  (cmd_vel_x) 
				char first_number[10];
				strncpy(first_number, &rx_buffer[2], 9);
 80021f2:	f107 0314 	add.w	r3, r7, #20
 80021f6:	2209      	movs	r2, #9
 80021f8:	495d      	ldr	r1, [pc, #372]	@ (8002370 <HAL_UART_RxCpltCallback+0x1c0>)
 80021fa:	4618      	mov	r0, r3
 80021fc:	f007 ff61 	bl	800a0c2 <strncpy>
				first_number[9] = '\0';
 8002200:	2300      	movs	r3, #0
 8002202:	777b      	strb	r3, [r7, #29]
				cmd_vel_x = atof(first_number);
 8002204:	f107 0314 	add.w	r3, r7, #20
 8002208:	4618      	mov	r0, r3
 800220a:	f006 f98b 	bl	8008524 <atof>
 800220e:	ec53 2b10 	vmov	r2, r3, d0
 8002212:	4610      	mov	r0, r2
 8002214:	4619      	mov	r1, r3
 8002216:	f7fe fd07 	bl	8000c28 <__aeabi_d2f>
 800221a:	4603      	mov	r3, r0
 800221c:	4a55      	ldr	r2, [pc, #340]	@ (8002374 <HAL_UART_RxCpltCallback+0x1c4>)
 800221e:	6013      	str	r3, [r2, #0]
				if (rx_buffer[1] == '0') {
 8002220:	4b52      	ldr	r3, [pc, #328]	@ (800236c <HAL_UART_RxCpltCallback+0x1bc>)
 8002222:	785b      	ldrb	r3, [r3, #1]
 8002224:	2b30      	cmp	r3, #48	@ 0x30
 8002226:	d107      	bne.n	8002238 <HAL_UART_RxCpltCallback+0x88>
					cmd_vel_x = -cmd_vel_x;
 8002228:	4b52      	ldr	r3, [pc, #328]	@ (8002374 <HAL_UART_RxCpltCallback+0x1c4>)
 800222a:	edd3 7a00 	vldr	s15, [r3]
 800222e:	eef1 7a67 	vneg.f32	s15, s15
 8002232:	4b50      	ldr	r3, [pc, #320]	@ (8002374 <HAL_UART_RxCpltCallback+0x1c4>)
 8002234:	edc3 7a00 	vstr	s15, [r3]
				}

				//  (cmd_vel_z) 
				char second_number[10];
				strncpy(second_number, &rx_buffer[12], 9);
 8002238:	f107 0308 	add.w	r3, r7, #8
 800223c:	2209      	movs	r2, #9
 800223e:	494e      	ldr	r1, [pc, #312]	@ (8002378 <HAL_UART_RxCpltCallback+0x1c8>)
 8002240:	4618      	mov	r0, r3
 8002242:	f007 ff3e 	bl	800a0c2 <strncpy>
				second_number[9] = '\0';
 8002246:	2300      	movs	r3, #0
 8002248:	747b      	strb	r3, [r7, #17]
				cmd_vel_z = atof(second_number);
 800224a:	f107 0308 	add.w	r3, r7, #8
 800224e:	4618      	mov	r0, r3
 8002250:	f006 f968 	bl	8008524 <atof>
 8002254:	ec53 2b10 	vmov	r2, r3, d0
 8002258:	4610      	mov	r0, r2
 800225a:	4619      	mov	r1, r3
 800225c:	f7fe fce4 	bl	8000c28 <__aeabi_d2f>
 8002260:	4603      	mov	r3, r0
 8002262:	4a46      	ldr	r2, [pc, #280]	@ (800237c <HAL_UART_RxCpltCallback+0x1cc>)
 8002264:	6013      	str	r3, [r2, #0]
				if (rx_buffer[11] == '0') {
 8002266:	4b41      	ldr	r3, [pc, #260]	@ (800236c <HAL_UART_RxCpltCallback+0x1bc>)
 8002268:	7adb      	ldrb	r3, [r3, #11]
 800226a:	2b30      	cmp	r3, #48	@ 0x30
 800226c:	d165      	bne.n	800233a <HAL_UART_RxCpltCallback+0x18a>
					cmd_vel_z = -cmd_vel_z;
 800226e:	4b43      	ldr	r3, [pc, #268]	@ (800237c <HAL_UART_RxCpltCallback+0x1cc>)
 8002270:	edd3 7a00 	vldr	s15, [r3]
 8002274:	eef1 7a67 	vneg.f32	s15, s15
 8002278:	4b40      	ldr	r3, [pc, #256]	@ (800237c <HAL_UART_RxCpltCallback+0x1cc>)
 800227a:	edc3 7a00 	vstr	s15, [r3]
 800227e:	e05c      	b.n	800233a <HAL_UART_RxCpltCallback+0x18a>
				}
			}
			else if (rx_buffer[0] == '3')
 8002280:	4b3a      	ldr	r3, [pc, #232]	@ (800236c <HAL_UART_RxCpltCallback+0x1bc>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	2b33      	cmp	r3, #51	@ 0x33
 8002286:	d118      	bne.n	80022ba <HAL_UART_RxCpltCallback+0x10a>
			{
                // 00
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8002288:	2200      	movs	r2, #0
 800228a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800228e:	483c      	ldr	r0, [pc, #240]	@ (8002380 <HAL_UART_RxCpltCallback+0x1d0>)
 8002290:	f001 f9ee 	bl	8003670 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8002294:	2200      	movs	r2, #0
 8002296:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800229a:	4839      	ldr	r0, [pc, #228]	@ (8002380 <HAL_UART_RxCpltCallback+0x1d0>)
 800229c:	f001 f9e8 	bl	8003670 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 80022a0:	2200      	movs	r2, #0
 80022a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80022a6:	4837      	ldr	r0, [pc, #220]	@ (8002384 <HAL_UART_RxCpltCallback+0x1d4>)
 80022a8:	f001 f9e2 	bl	8003670 <HAL_GPIO_WritePin>
								HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80022ac:	2200      	movs	r2, #0
 80022ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80022b2:	4834      	ldr	r0, [pc, #208]	@ (8002384 <HAL_UART_RxCpltCallback+0x1d4>)
 80022b4:	f001 f9dc 	bl	8003670 <HAL_GPIO_WritePin>
 80022b8:	e03f      	b.n	800233a <HAL_UART_RxCpltCallback+0x18a>
			}
			else if (rx_buffer[0] == '4')
 80022ba:	4b2c      	ldr	r3, [pc, #176]	@ (800236c <HAL_UART_RxCpltCallback+0x1bc>)
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	2b34      	cmp	r3, #52	@ 0x34
 80022c0:	d118      	bne.n	80022f4 <HAL_UART_RxCpltCallback+0x144>
			{
				//10
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80022c2:	2201      	movs	r2, #1
 80022c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80022c8:	482d      	ldr	r0, [pc, #180]	@ (8002380 <HAL_UART_RxCpltCallback+0x1d0>)
 80022ca:	f001 f9d1 	bl	8003670 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80022ce:	2200      	movs	r2, #0
 80022d0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80022d4:	482a      	ldr	r0, [pc, #168]	@ (8002380 <HAL_UART_RxCpltCallback+0x1d0>)
 80022d6:	f001 f9cb 	bl	8003670 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 80022da:	2201      	movs	r2, #1
 80022dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80022e0:	4828      	ldr	r0, [pc, #160]	@ (8002384 <HAL_UART_RxCpltCallback+0x1d4>)
 80022e2:	f001 f9c5 	bl	8003670 <HAL_GPIO_WritePin>
								HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80022e6:	2200      	movs	r2, #0
 80022e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80022ec:	4825      	ldr	r0, [pc, #148]	@ (8002384 <HAL_UART_RxCpltCallback+0x1d4>)
 80022ee:	f001 f9bf 	bl	8003670 <HAL_GPIO_WritePin>
 80022f2:	e022      	b.n	800233a <HAL_UART_RxCpltCallback+0x18a>
			}
			else if (rx_buffer[0] == '5')
 80022f4:	4b1d      	ldr	r3, [pc, #116]	@ (800236c <HAL_UART_RxCpltCallback+0x1bc>)
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	2b35      	cmp	r3, #53	@ 0x35
 80022fa:	d118      	bne.n	800232e <HAL_UART_RxCpltCallback+0x17e>
			{

				//01
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80022fc:	2200      	movs	r2, #0
 80022fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002302:	481f      	ldr	r0, [pc, #124]	@ (8002380 <HAL_UART_RxCpltCallback+0x1d0>)
 8002304:	f001 f9b4 	bl	8003670 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8002308:	2201      	movs	r2, #1
 800230a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800230e:	481c      	ldr	r0, [pc, #112]	@ (8002380 <HAL_UART_RxCpltCallback+0x1d0>)
 8002310:	f001 f9ae 	bl	8003670 <HAL_GPIO_WritePin>

				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8002314:	2200      	movs	r2, #0
 8002316:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800231a:	481a      	ldr	r0, [pc, #104]	@ (8002384 <HAL_UART_RxCpltCallback+0x1d4>)
 800231c:	f001 f9a8 	bl	8003670 <HAL_GPIO_WritePin>
								HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8002320:	2201      	movs	r2, #1
 8002322:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002326:	4817      	ldr	r0, [pc, #92]	@ (8002384 <HAL_UART_RxCpltCallback+0x1d4>)
 8002328:	f001 f9a2 	bl	8003670 <HAL_GPIO_WritePin>
 800232c:	e005      	b.n	800233a <HAL_UART_RxCpltCallback+0x18a>
			}
			else if (rx_buffer[0] == '6')
 800232e:	4b0f      	ldr	r3, [pc, #60]	@ (800236c <HAL_UART_RxCpltCallback+0x1bc>)
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	2b36      	cmp	r3, #54	@ 0x36
 8002334:	d101      	bne.n	800233a <HAL_UART_RxCpltCallback+0x18a>
			{
				NVIC_SystemReset();
 8002336:	f7fe febd 	bl	80010b4 <__NVIC_SystemReset>
			}
			//   
			rx_index = 0;
 800233a:	4b0b      	ldr	r3, [pc, #44]	@ (8002368 <HAL_UART_RxCpltCallback+0x1b8>)
 800233c:	2200      	movs	r2, #0
 800233e:	601a      	str	r2, [r3, #0]
			memset(rx_buffer, 0, sizeof(rx_buffer));
 8002340:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002344:	2100      	movs	r1, #0
 8002346:	4809      	ldr	r0, [pc, #36]	@ (800236c <HAL_UART_RxCpltCallback+0x1bc>)
 8002348:	f007 fea1 	bl	800a08e <memset>
		}
	}

	HAL_UART_Receive_IT(&huart2, (uint8_t*)&rx_data, 1);
 800234c:	2201      	movs	r2, #1
 800234e:	4905      	ldr	r1, [pc, #20]	@ (8002364 <HAL_UART_RxCpltCallback+0x1b4>)
 8002350:	480d      	ldr	r0, [pc, #52]	@ (8002388 <HAL_UART_RxCpltCallback+0x1d8>)
 8002352:	f004 f8d0 	bl	80064f6 <HAL_UART_Receive_IT>
}
 8002356:	bf00      	nop
 8002358:	3720      	adds	r7, #32
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	40004400 	.word	0x40004400
 8002364:	200005b0 	.word	0x200005b0
 8002368:	200005b4 	.word	0x200005b4
 800236c:	200004b0 	.word	0x200004b0
 8002370:	200004b2 	.word	0x200004b2
 8002374:	200005bc 	.word	0x200005bc
 8002378:	200004bc 	.word	0x200004bc
 800237c:	200005c0 	.word	0x200005c0
 8002380:	40020000 	.word	0x40020000
 8002384:	40020800 	.word	0x40020800
 8002388:	2000039c 	.word	0x2000039c

0800238c <HAL_TIM_PeriodElapsedCallback>:
/*=============================USART=============================*/

/*=============================TIM=============================*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800239c:	d106      	bne.n	80023ac <HAL_TIM_PeriodElapsedCallback+0x20>
		if (msTicks > 39) {
 800239e:	4b1b      	ldr	r3, [pc, #108]	@ (800240c <HAL_TIM_PeriodElapsedCallback+0x80>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	2b27      	cmp	r3, #39	@ 0x27
 80023a4:	d902      	bls.n	80023ac <HAL_TIM_PeriodElapsedCallback+0x20>
			msTicks = 0;
 80023a6:	4b19      	ldr	r3, [pc, #100]	@ (800240c <HAL_TIM_PeriodElapsedCallback+0x80>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]
		}

	}
	if (htim->Instance == TIM3) {
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a17      	ldr	r2, [pc, #92]	@ (8002410 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d125      	bne.n	8002402 <HAL_TIM_PeriodElapsedCallback+0x76>

		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7) == 0) {
 80023b6:	2180      	movs	r1, #128	@ 0x80
 80023b8:	4816      	ldr	r0, [pc, #88]	@ (8002414 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80023ba:	f001 f941 	bl	8003640 <HAL_GPIO_ReadPin>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d118      	bne.n	80023f6 <HAL_TIM_PeriodElapsedCallback+0x6a>
			if (switch_flag == 0) {
 80023c4:	4b14      	ldr	r3, [pc, #80]	@ (8002418 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d104      	bne.n	80023d6 <HAL_TIM_PeriodElapsedCallback+0x4a>
				switch_count++;
 80023cc:	4b13      	ldr	r3, [pc, #76]	@ (800241c <HAL_TIM_PeriodElapsedCallback+0x90>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	3301      	adds	r3, #1
 80023d2:	4a12      	ldr	r2, [pc, #72]	@ (800241c <HAL_TIM_PeriodElapsedCallback+0x90>)
 80023d4:	6013      	str	r3, [r2, #0]
			}

			if (switch_count >= 50000) {
 80023d6:	4b11      	ldr	r3, [pc, #68]	@ (800241c <HAL_TIM_PeriodElapsedCallback+0x90>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80023de:	4293      	cmp	r3, r2
 80023e0:	dd0f      	ble.n	8002402 <HAL_TIM_PeriodElapsedCallback+0x76>

			    tow = 1;
 80023e2:	4b0f      	ldr	r3, [pc, #60]	@ (8002420 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80023e4:	2201      	movs	r2, #1
 80023e6:	601a      	str	r2, [r3, #0]
				switch_count = 0;
 80023e8:	4b0c      	ldr	r3, [pc, #48]	@ (800241c <HAL_TIM_PeriodElapsedCallback+0x90>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	601a      	str	r2, [r3, #0]
				switch_flag = 1;
 80023ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002418 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80023f0:	2201      	movs	r2, #1
 80023f2:	601a      	str	r2, [r3, #0]
			switch_count = 0;
			switch_flag = 0;
		}

	}
}
 80023f4:	e005      	b.n	8002402 <HAL_TIM_PeriodElapsedCallback+0x76>
			switch_count = 0;
 80023f6:	4b09      	ldr	r3, [pc, #36]	@ (800241c <HAL_TIM_PeriodElapsedCallback+0x90>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
			switch_flag = 0;
 80023fc:	4b06      	ldr	r3, [pc, #24]	@ (8002418 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80023fe:	2200      	movs	r2, #0
 8002400:	601a      	str	r2, [r3, #0]
}
 8002402:	bf00      	nop
 8002404:	3708      	adds	r7, #8
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	20000620 	.word	0x20000620
 8002410:	40000400 	.word	0x40000400
 8002414:	40020800 	.word	0x40020800
 8002418:	20000618 	.word	0x20000618
 800241c:	2000061c 	.word	0x2000061c
 8002420:	20000440 	.word	0x20000440

08002424 <check_move_state>:
/*=============================TIM=============================*/

/*=============================DIR=============================*/
void check_move_state() {
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  if (speed >= 0) {
 8002428:	4b0f      	ldr	r3, [pc, #60]	@ (8002468 <check_move_state+0x44>)
 800242a:	edd3 7a00 	vldr	s15, [r3]
 800242e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002436:	db09      	blt.n	800244c <check_move_state+0x28>
    move_state = 0;
 8002438:	4b0c      	ldr	r3, [pc, #48]	@ (800246c <check_move_state+0x48>)
 800243a:	2200      	movs	r2, #0
 800243c:	601a      	str	r2, [r3, #0]
    control_1 = 0; control_2 = 1;  // Forward
 800243e:	4b0c      	ldr	r3, [pc, #48]	@ (8002470 <check_move_state+0x4c>)
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	4b0b      	ldr	r3, [pc, #44]	@ (8002474 <check_move_state+0x50>)
 8002446:	2201      	movs	r2, #1
 8002448:	601a      	str	r2, [r3, #0]
  } else {
    move_state = 1;
    control_1 = 1; control_2 = 0;  // Reverse
  }
}
 800244a:	e008      	b.n	800245e <check_move_state+0x3a>
    move_state = 1;
 800244c:	4b07      	ldr	r3, [pc, #28]	@ (800246c <check_move_state+0x48>)
 800244e:	2201      	movs	r2, #1
 8002450:	601a      	str	r2, [r3, #0]
    control_1 = 1; control_2 = 0;  // Reverse
 8002452:	4b07      	ldr	r3, [pc, #28]	@ (8002470 <check_move_state+0x4c>)
 8002454:	2201      	movs	r2, #1
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	4b06      	ldr	r3, [pc, #24]	@ (8002474 <check_move_state+0x50>)
 800245a:	2200      	movs	r2, #0
 800245c:	601a      	str	r2, [r3, #0]
}
 800245e:	bf00      	nop
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr
 8002468:	20000480 	.word	0x20000480
 800246c:	200005cc 	.word	0x200005cc
 8002470:	200005c4 	.word	0x200005c4
 8002474:	20000020 	.word	0x20000020

08002478 <check_move_state_r>:

void check_move_state_r() {
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  if (speed_r >= 0) {
 800247c:	4b0f      	ldr	r3, [pc, #60]	@ (80024bc <check_move_state_r+0x44>)
 800247e:	edd3 7a00 	vldr	s15, [r3]
 8002482:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800248a:	db09      	blt.n	80024a0 <check_move_state_r+0x28>
    move_state_r = 0;
 800248c:	4b0c      	ldr	r3, [pc, #48]	@ (80024c0 <check_move_state_r+0x48>)
 800248e:	2200      	movs	r2, #0
 8002490:	601a      	str	r2, [r3, #0]
    control_1_r = 1; control_2_r = 0;  // Forward
 8002492:	4b0c      	ldr	r3, [pc, #48]	@ (80024c4 <check_move_state_r+0x4c>)
 8002494:	2201      	movs	r2, #1
 8002496:	601a      	str	r2, [r3, #0]
 8002498:	4b0b      	ldr	r3, [pc, #44]	@ (80024c8 <check_move_state_r+0x50>)
 800249a:	2200      	movs	r2, #0
 800249c:	601a      	str	r2, [r3, #0]
  } else {
    move_state_r = 1;
    control_1_r = 0; control_2_r = 1;  // Reverse
  }
}
 800249e:	e008      	b.n	80024b2 <check_move_state_r+0x3a>
    move_state_r = 1;
 80024a0:	4b07      	ldr	r3, [pc, #28]	@ (80024c0 <check_move_state_r+0x48>)
 80024a2:	2201      	movs	r2, #1
 80024a4:	601a      	str	r2, [r3, #0]
    control_1_r = 0; control_2_r = 1;  // Reverse
 80024a6:	4b07      	ldr	r3, [pc, #28]	@ (80024c4 <check_move_state_r+0x4c>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	4b06      	ldr	r3, [pc, #24]	@ (80024c8 <check_move_state_r+0x50>)
 80024ae:	2201      	movs	r2, #1
 80024b0:	601a      	str	r2, [r3, #0]
}
 80024b2:	bf00      	nop
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr
 80024bc:	20000484 	.word	0x20000484
 80024c0:	200005d0 	.word	0x200005d0
 80024c4:	20000024 	.word	0x20000024
 80024c8:	200005c8 	.word	0x200005c8

080024cc <motorControl>:


void motorControl(int in1, int in2) {
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
	GPIO_PinState state1=GPIO_PIN_RESET,state2=GPIO_PIN_RESET;
 80024d6:	2300      	movs	r3, #0
 80024d8:	73fb      	strb	r3, [r7, #15]
 80024da:	2300      	movs	r3, #0
 80024dc:	73bb      	strb	r3, [r7, #14]
	if(in1==1){
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d102      	bne.n	80024ea <motorControl+0x1e>
		state1=GPIO_PIN_SET;
 80024e4:	2301      	movs	r3, #1
 80024e6:	73fb      	strb	r3, [r7, #15]
 80024e8:	e001      	b.n	80024ee <motorControl+0x22>
	}
	else{
		state1=GPIO_PIN_RESET;
 80024ea:	2300      	movs	r3, #0
 80024ec:	73fb      	strb	r3, [r7, #15]
	}
	if(in2==1){
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d102      	bne.n	80024fa <motorControl+0x2e>
		state2=GPIO_PIN_SET;
 80024f4:	2301      	movs	r3, #1
 80024f6:	73bb      	strb	r3, [r7, #14]
 80024f8:	e001      	b.n	80024fe <motorControl+0x32>
	}
	else{
		state2=GPIO_PIN_RESET;
 80024fa:	2300      	movs	r3, #0
 80024fc:	73bb      	strb	r3, [r7, #14]
	}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, state1);
 80024fe:	7bfb      	ldrb	r3, [r7, #15]
 8002500:	461a      	mov	r2, r3
 8002502:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002506:	4806      	ldr	r0, [pc, #24]	@ (8002520 <motorControl+0x54>)
 8002508:	f001 f8b2 	bl	8003670 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, state2);
 800250c:	7bbb      	ldrb	r3, [r7, #14]
 800250e:	461a      	mov	r2, r3
 8002510:	2110      	movs	r1, #16
 8002512:	4804      	ldr	r0, [pc, #16]	@ (8002524 <motorControl+0x58>)
 8002514:	f001 f8ac 	bl	8003670 <HAL_GPIO_WritePin>

}
 8002518:	bf00      	nop
 800251a:	3710      	adds	r7, #16
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40020400 	.word	0x40020400
 8002524:	40020800 	.word	0x40020800

08002528 <motorControl_r>:

void motorControl_r(int in1, int in2) {
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	6039      	str	r1, [r7, #0]
	GPIO_PinState state1=GPIO_PIN_RESET,state2=GPIO_PIN_RESET;
 8002532:	2300      	movs	r3, #0
 8002534:	73fb      	strb	r3, [r7, #15]
 8002536:	2300      	movs	r3, #0
 8002538:	73bb      	strb	r3, [r7, #14]
	if(in1==1){
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2b01      	cmp	r3, #1
 800253e:	d102      	bne.n	8002546 <motorControl_r+0x1e>
		state1=GPIO_PIN_SET;
 8002540:	2301      	movs	r3, #1
 8002542:	73fb      	strb	r3, [r7, #15]
 8002544:	e001      	b.n	800254a <motorControl_r+0x22>
	}
	else{
		state1=GPIO_PIN_RESET;
 8002546:	2300      	movs	r3, #0
 8002548:	73fb      	strb	r3, [r7, #15]
	}
	if(in2==1){
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d102      	bne.n	8002556 <motorControl_r+0x2e>
		state2=GPIO_PIN_SET;
 8002550:	2301      	movs	r3, #1
 8002552:	73bb      	strb	r3, [r7, #14]
 8002554:	e001      	b.n	800255a <motorControl_r+0x32>
	}
	else{
		state2=GPIO_PIN_RESET;
 8002556:	2300      	movs	r3, #0
 8002558:	73bb      	strb	r3, [r7, #14]
	}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, state1);
 800255a:	7bfb      	ldrb	r3, [r7, #15]
 800255c:	461a      	mov	r2, r3
 800255e:	2120      	movs	r1, #32
 8002560:	4806      	ldr	r0, [pc, #24]	@ (800257c <motorControl_r+0x54>)
 8002562:	f001 f885 	bl	8003670 <HAL_GPIO_WritePin>
 	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, state2);
 8002566:	7bbb      	ldrb	r3, [r7, #14]
 8002568:	461a      	mov	r2, r3
 800256a:	2140      	movs	r1, #64	@ 0x40
 800256c:	4803      	ldr	r0, [pc, #12]	@ (800257c <motorControl_r+0x54>)
 800256e:	f001 f87f 	bl	8003670 <HAL_GPIO_WritePin>
}
 8002572:	bf00      	nop
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40020800 	.word	0x40020800

08002580 <check_pwm>:
/*=============================DIR=============================*/


/*=============================PWM=============================*/
void check_pwm() {
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
	if (speed >= 180) {
 8002584:	4b10      	ldr	r3, [pc, #64]	@ (80025c8 <check_pwm+0x48>)
 8002586:	edd3 7a00 	vldr	s15, [r3]
 800258a:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80025cc <check_pwm+0x4c>
 800258e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002596:	db03      	blt.n	80025a0 <check_pwm+0x20>
		speed = 180;
 8002598:	4b0b      	ldr	r3, [pc, #44]	@ (80025c8 <check_pwm+0x48>)
 800259a:	4a0d      	ldr	r2, [pc, #52]	@ (80025d0 <check_pwm+0x50>)
 800259c:	601a      	str	r2, [r3, #0]
	} else if (speed <= -180) {
		speed = -180;
	}
}
 800259e:	e00d      	b.n	80025bc <check_pwm+0x3c>
	} else if (speed <= -180) {
 80025a0:	4b09      	ldr	r3, [pc, #36]	@ (80025c8 <check_pwm+0x48>)
 80025a2:	edd3 7a00 	vldr	s15, [r3]
 80025a6:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80025d4 <check_pwm+0x54>
 80025aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b2:	d900      	bls.n	80025b6 <check_pwm+0x36>
}
 80025b4:	e002      	b.n	80025bc <check_pwm+0x3c>
		speed = -180;
 80025b6:	4b04      	ldr	r3, [pc, #16]	@ (80025c8 <check_pwm+0x48>)
 80025b8:	4a07      	ldr	r2, [pc, #28]	@ (80025d8 <check_pwm+0x58>)
 80025ba:	601a      	str	r2, [r3, #0]
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	20000480 	.word	0x20000480
 80025cc:	43340000 	.word	0x43340000
 80025d0:	43340000 	.word	0x43340000
 80025d4:	c3340000 	.word	0xc3340000
 80025d8:	c3340000 	.word	0xc3340000

080025dc <check_pwm_r>:

void check_pwm_r() {
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
	if (speed_r >= 180) {
 80025e0:	4b10      	ldr	r3, [pc, #64]	@ (8002624 <check_pwm_r+0x48>)
 80025e2:	edd3 7a00 	vldr	s15, [r3]
 80025e6:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002628 <check_pwm_r+0x4c>
 80025ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025f2:	db03      	blt.n	80025fc <check_pwm_r+0x20>
		speed_r = 180;
 80025f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002624 <check_pwm_r+0x48>)
 80025f6:	4a0d      	ldr	r2, [pc, #52]	@ (800262c <check_pwm_r+0x50>)
 80025f8:	601a      	str	r2, [r3, #0]
	} else if (speed_r <= -180) {
		speed_r = -180;
	}
}
 80025fa:	e00d      	b.n	8002618 <check_pwm_r+0x3c>
	} else if (speed_r <= -180) {
 80025fc:	4b09      	ldr	r3, [pc, #36]	@ (8002624 <check_pwm_r+0x48>)
 80025fe:	edd3 7a00 	vldr	s15, [r3]
 8002602:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002630 <check_pwm_r+0x54>
 8002606:	eef4 7ac7 	vcmpe.f32	s15, s14
 800260a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800260e:	d900      	bls.n	8002612 <check_pwm_r+0x36>
}
 8002610:	e002      	b.n	8002618 <check_pwm_r+0x3c>
		speed_r = -180;
 8002612:	4b04      	ldr	r3, [pc, #16]	@ (8002624 <check_pwm_r+0x48>)
 8002614:	4a07      	ldr	r2, [pc, #28]	@ (8002634 <check_pwm_r+0x58>)
 8002616:	601a      	str	r2, [r3, #0]
}
 8002618:	bf00      	nop
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	20000484 	.word	0x20000484
 8002628:	43340000 	.word	0x43340000
 800262c:	43340000 	.word	0x43340000
 8002630:	c3340000 	.word	0xc3340000
 8002634:	c3340000 	.word	0xc3340000

08002638 <Pwm_Left>:

//   PWM  (pwm_value: 0~PWM_MAX)
void Pwm_Left(int pwm_input)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]

    htim5.Instance->CCR1 = pwm_input;
 8002640:	4b04      	ldr	r3, [pc, #16]	@ (8002654 <Pwm_Left+0x1c>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002648:	bf00      	nop
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr
 8002654:	20000354 	.word	0x20000354

08002658 <Pwm_Right>:

//   PWM  (pwm_value: 0~PWM_MAX)
void Pwm_Right(int pwm_input)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]

    htim5.Instance->CCR2 = pwm_input;
 8002660:	4b04      	ldr	r3, [pc, #16]	@ (8002674 <Pwm_Right+0x1c>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002668:	bf00      	nop
 800266a:	370c      	adds	r7, #12
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr
 8002674:	20000354 	.word	0x20000354

08002678 <apply_sensor_config>:
/*=============================PWM=============================*/

/*=======================================RAZER=======================================*/
void apply_sensor_config(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0
    setSignalRateLimit(200);
 800267c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80026a0 <apply_sensor_config+0x28>
 8002680:	f005 fa2e 	bl	8007ae0 <setSignalRateLimit>
    setVcselPulsePeriod(VcselPeriodPreRange, 14);
 8002684:	210e      	movs	r1, #14
 8002686:	2000      	movs	r0, #0
 8002688:	f005 fb5a 	bl	8007d40 <setVcselPulsePeriod>
    setVcselPulsePeriod(VcselPeriodFinalRange, 10);
 800268c:	210a      	movs	r1, #10
 800268e:	2001      	movs	r0, #1
 8002690:	f005 fb56 	bl	8007d40 <setVcselPulsePeriod>
    setMeasurementTimingBudget(330000UL); // 330ms
 8002694:	4803      	ldr	r0, [pc, #12]	@ (80026a4 <apply_sensor_config+0x2c>)
 8002696:	f005 fa59 	bl	8007b4c <setMeasurementTimingBudget>
}
 800269a:	bf00      	nop
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	43480000 	.word	0x43480000
 80026a4:	00050910 	.word	0x00050910

080026a8 <get_filtered_distance>:

//        
uint16_t get_filtered_distance(volatile uint16_t* buffer, int* index, uint16_t new_distance)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b089      	sub	sp, #36	@ 0x24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	4613      	mov	r3, r2
 80026b4:	80fb      	strh	r3, [r7, #6]
    // 1.     (  )
    buffer[*index] = new_distance;
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	68fa      	ldr	r2, [r7, #12]
 80026be:	4413      	add	r3, r2
 80026c0:	88fa      	ldrh	r2, [r7, #6]
 80026c2:	801a      	strh	r2, [r3, #0]
    *index = (*index + 1) % FILTER_BUFFER_SIZE;
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	1c59      	adds	r1, r3, #1
 80026ca:	4b2a      	ldr	r3, [pc, #168]	@ (8002774 <get_filtered_distance+0xcc>)
 80026cc:	fb83 2301 	smull	r2, r3, r3, r1
 80026d0:	109a      	asrs	r2, r3, #2
 80026d2:	17cb      	asrs	r3, r1, #31
 80026d4:	1ad2      	subs	r2, r2, r3
 80026d6:	4613      	mov	r3, r2
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	4413      	add	r3, r2
 80026dc:	005b      	lsls	r3, r3, #1
 80026de:	1aca      	subs	r2, r1, r3
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	601a      	str	r2, [r3, #0]

    // 2.   
    long sum = 0;
 80026e4:	2300      	movs	r3, #0
 80026e6:	61fb      	str	r3, [r7, #28]
    int valid_samples = 0;
 80026e8:	2300      	movs	r3, #0
 80026ea:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < FILTER_BUFFER_SIZE; i++) {
 80026ec:	2300      	movs	r3, #0
 80026ee:	617b      	str	r3, [r7, #20]
 80026f0:	e020      	b.n	8002734 <get_filtered_distance+0x8c>
        //      
        if (buffer[i] > 0 && buffer[i] < 8000) {
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	005b      	lsls	r3, r3, #1
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	4413      	add	r3, r2
 80026fa:	881b      	ldrh	r3, [r3, #0]
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d015      	beq.n	800272e <get_filtered_distance+0x86>
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	4413      	add	r3, r2
 800270a:	881b      	ldrh	r3, [r3, #0]
 800270c:	b29b      	uxth	r3, r3
 800270e:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8002712:	d20c      	bcs.n	800272e <get_filtered_distance+0x86>
            sum += buffer[i];
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	005b      	lsls	r3, r3, #1
 8002718:	68fa      	ldr	r2, [r7, #12]
 800271a:	4413      	add	r3, r2
 800271c:	881b      	ldrh	r3, [r3, #0]
 800271e:	b29b      	uxth	r3, r3
 8002720:	461a      	mov	r2, r3
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	4413      	add	r3, r2
 8002726:	61fb      	str	r3, [r7, #28]
            valid_samples++;
 8002728:	69bb      	ldr	r3, [r7, #24]
 800272a:	3301      	adds	r3, #1
 800272c:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < FILTER_BUFFER_SIZE; i++) {
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	3301      	adds	r3, #1
 8002732:	617b      	str	r3, [r7, #20]
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	2b09      	cmp	r3, #9
 8002738:	dddb      	ble.n	80026f2 <get_filtered_distance+0x4a>
        }
    }

    uint16_t averaged_distance = 0;
 800273a:	2300      	movs	r3, #0
 800273c:	827b      	strh	r3, [r7, #18]
    if (valid_samples > 0) {
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	2b00      	cmp	r3, #0
 8002742:	dd09      	ble.n	8002758 <get_filtered_distance+0xb0>
        averaged_distance = sum / valid_samples;
 8002744:	69fa      	ldr	r2, [r7, #28]
 8002746:	69bb      	ldr	r3, [r7, #24]
 8002748:	fb92 f3f3 	sdiv	r3, r2, r3
 800274c:	827b      	strh	r3, [r7, #18]
    } else {
        return 8191; //        
    }

    // 3.   (0 ~ 1000mm)
    if (averaged_distance > 1000) {
 800274e:	8a7b      	ldrh	r3, [r7, #18]
 8002750:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002754:	d906      	bls.n	8002764 <get_filtered_distance+0xbc>
 8002756:	e002      	b.n	800275e <get_filtered_distance+0xb6>
        return 8191; //        
 8002758:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 800275c:	e003      	b.n	8002766 <get_filtered_distance+0xbe>
        averaged_distance = 1000;
 800275e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002762:	827b      	strh	r3, [r7, #18]
    }

    return averaged_distance;
 8002764:	8a7b      	ldrh	r3, [r7, #18]
}
 8002766:	4618      	mov	r0, r3
 8002768:	3724      	adds	r7, #36	@ 0x24
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	66666667 	.word	0x66666667

08002778 <limited_switch>:
/*=======================================RAZER=======================================*/

/*=======================================SWITCH=======================================*/
void limited_switch()
{
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7) == 0)
 800277c:	2180      	movs	r1, #128	@ 0x80
 800277e:	4805      	ldr	r0, [pc, #20]	@ (8002794 <limited_switch+0x1c>)
 8002780:	f000 ff5e 	bl	8003640 <HAL_GPIO_ReadPin>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d102      	bne.n	8002790 <limited_switch+0x18>
	{
		HAL_TIM_Base_Start_IT(&htim3);
 800278a:	4803      	ldr	r0, [pc, #12]	@ (8002798 <limited_switch+0x20>)
 800278c:	f002 fdfe 	bl	800538c <HAL_TIM_Base_Start_IT>
	}
}
 8002790:	bf00      	nop
 8002792:	bd80      	pop	{r7, pc}
 8002794:	40020800 	.word	0x40020800
 8002798:	2000030c 	.word	0x2000030c

0800279c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027a0:	b672      	cpsid	i
}
 80027a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80027a4:	bf00      	nop
 80027a6:	e7fd      	b.n	80027a4 <Error_Handler+0x8>

080027a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ae:	2300      	movs	r3, #0
 80027b0:	607b      	str	r3, [r7, #4]
 80027b2:	4b10      	ldr	r3, [pc, #64]	@ (80027f4 <HAL_MspInit+0x4c>)
 80027b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027b6:	4a0f      	ldr	r2, [pc, #60]	@ (80027f4 <HAL_MspInit+0x4c>)
 80027b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80027be:	4b0d      	ldr	r3, [pc, #52]	@ (80027f4 <HAL_MspInit+0x4c>)
 80027c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027c6:	607b      	str	r3, [r7, #4]
 80027c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027ca:	2300      	movs	r3, #0
 80027cc:	603b      	str	r3, [r7, #0]
 80027ce:	4b09      	ldr	r3, [pc, #36]	@ (80027f4 <HAL_MspInit+0x4c>)
 80027d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d2:	4a08      	ldr	r2, [pc, #32]	@ (80027f4 <HAL_MspInit+0x4c>)
 80027d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027da:	4b06      	ldr	r3, [pc, #24]	@ (80027f4 <HAL_MspInit+0x4c>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027e2:	603b      	str	r3, [r7, #0]
 80027e4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80027e6:	2007      	movs	r0, #7
 80027e8:	f000 fcc2 	bl	8003170 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027ec:	bf00      	nop
 80027ee:	3708      	adds	r7, #8
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	40023800 	.word	0x40023800

080027f8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b08c      	sub	sp, #48	@ 0x30
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002800:	f107 031c 	add.w	r3, r7, #28
 8002804:	2200      	movs	r2, #0
 8002806:	601a      	str	r2, [r3, #0]
 8002808:	605a      	str	r2, [r3, #4]
 800280a:	609a      	str	r2, [r3, #8]
 800280c:	60da      	str	r2, [r3, #12]
 800280e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a42      	ldr	r2, [pc, #264]	@ (8002920 <HAL_I2C_MspInit+0x128>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d12c      	bne.n	8002874 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800281a:	2300      	movs	r3, #0
 800281c:	61bb      	str	r3, [r7, #24]
 800281e:	4b41      	ldr	r3, [pc, #260]	@ (8002924 <HAL_I2C_MspInit+0x12c>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002822:	4a40      	ldr	r2, [pc, #256]	@ (8002924 <HAL_I2C_MspInit+0x12c>)
 8002824:	f043 0302 	orr.w	r3, r3, #2
 8002828:	6313      	str	r3, [r2, #48]	@ 0x30
 800282a:	4b3e      	ldr	r3, [pc, #248]	@ (8002924 <HAL_I2C_MspInit+0x12c>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	61bb      	str	r3, [r7, #24]
 8002834:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002836:	23c0      	movs	r3, #192	@ 0xc0
 8002838:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800283a:	2312      	movs	r3, #18
 800283c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283e:	2300      	movs	r3, #0
 8002840:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002842:	2303      	movs	r3, #3
 8002844:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002846:	2304      	movs	r3, #4
 8002848:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800284a:	f107 031c 	add.w	r3, r7, #28
 800284e:	4619      	mov	r1, r3
 8002850:	4835      	ldr	r0, [pc, #212]	@ (8002928 <HAL_I2C_MspInit+0x130>)
 8002852:	f000 fd61 	bl	8003318 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002856:	2300      	movs	r3, #0
 8002858:	617b      	str	r3, [r7, #20]
 800285a:	4b32      	ldr	r3, [pc, #200]	@ (8002924 <HAL_I2C_MspInit+0x12c>)
 800285c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285e:	4a31      	ldr	r2, [pc, #196]	@ (8002924 <HAL_I2C_MspInit+0x12c>)
 8002860:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002864:	6413      	str	r3, [r2, #64]	@ 0x40
 8002866:	4b2f      	ldr	r3, [pc, #188]	@ (8002924 <HAL_I2C_MspInit+0x12c>)
 8002868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800286e:	617b      	str	r3, [r7, #20]
 8002870:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002872:	e050      	b.n	8002916 <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C2)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a2c      	ldr	r2, [pc, #176]	@ (800292c <HAL_I2C_MspInit+0x134>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d14b      	bne.n	8002916 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	613b      	str	r3, [r7, #16]
 8002882:	4b28      	ldr	r3, [pc, #160]	@ (8002924 <HAL_I2C_MspInit+0x12c>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002886:	4a27      	ldr	r2, [pc, #156]	@ (8002924 <HAL_I2C_MspInit+0x12c>)
 8002888:	f043 0302 	orr.w	r3, r3, #2
 800288c:	6313      	str	r3, [r2, #48]	@ 0x30
 800288e:	4b25      	ldr	r3, [pc, #148]	@ (8002924 <HAL_I2C_MspInit+0x12c>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002892:	f003 0302 	and.w	r3, r3, #2
 8002896:	613b      	str	r3, [r7, #16]
 8002898:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	60fb      	str	r3, [r7, #12]
 800289e:	4b21      	ldr	r3, [pc, #132]	@ (8002924 <HAL_I2C_MspInit+0x12c>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	4a20      	ldr	r2, [pc, #128]	@ (8002924 <HAL_I2C_MspInit+0x12c>)
 80028a4:	f043 0304 	orr.w	r3, r3, #4
 80028a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028aa:	4b1e      	ldr	r3, [pc, #120]	@ (8002924 <HAL_I2C_MspInit+0x12c>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ae:	f003 0304 	and.w	r3, r3, #4
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80028b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80028ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028bc:	2312      	movs	r3, #18
 80028be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c0:	2300      	movs	r3, #0
 80028c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028c4:	2303      	movs	r3, #3
 80028c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80028c8:	2304      	movs	r3, #4
 80028ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028cc:	f107 031c 	add.w	r3, r7, #28
 80028d0:	4619      	mov	r1, r3
 80028d2:	4815      	ldr	r0, [pc, #84]	@ (8002928 <HAL_I2C_MspInit+0x130>)
 80028d4:	f000 fd20 	bl	8003318 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80028d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028de:	2312      	movs	r3, #18
 80028e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e2:	2300      	movs	r3, #0
 80028e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028e6:	2303      	movs	r3, #3
 80028e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80028ea:	2304      	movs	r3, #4
 80028ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028ee:	f107 031c 	add.w	r3, r7, #28
 80028f2:	4619      	mov	r1, r3
 80028f4:	480e      	ldr	r0, [pc, #56]	@ (8002930 <HAL_I2C_MspInit+0x138>)
 80028f6:	f000 fd0f 	bl	8003318 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80028fa:	2300      	movs	r3, #0
 80028fc:	60bb      	str	r3, [r7, #8]
 80028fe:	4b09      	ldr	r3, [pc, #36]	@ (8002924 <HAL_I2C_MspInit+0x12c>)
 8002900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002902:	4a08      	ldr	r2, [pc, #32]	@ (8002924 <HAL_I2C_MspInit+0x12c>)
 8002904:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002908:	6413      	str	r3, [r2, #64]	@ 0x40
 800290a:	4b06      	ldr	r3, [pc, #24]	@ (8002924 <HAL_I2C_MspInit+0x12c>)
 800290c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002912:	60bb      	str	r3, [r7, #8]
 8002914:	68bb      	ldr	r3, [r7, #8]
}
 8002916:	bf00      	nop
 8002918:	3730      	adds	r7, #48	@ 0x30
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	40005400 	.word	0x40005400
 8002924:	40023800 	.word	0x40023800
 8002928:	40020400 	.word	0x40020400
 800292c:	40005800 	.word	0x40005800
 8002930:	40020800 	.word	0x40020800

08002934 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b086      	sub	sp, #24
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002944:	d116      	bne.n	8002974 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002946:	2300      	movs	r3, #0
 8002948:	617b      	str	r3, [r7, #20]
 800294a:	4b28      	ldr	r3, [pc, #160]	@ (80029ec <HAL_TIM_Base_MspInit+0xb8>)
 800294c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294e:	4a27      	ldr	r2, [pc, #156]	@ (80029ec <HAL_TIM_Base_MspInit+0xb8>)
 8002950:	f043 0301 	orr.w	r3, r3, #1
 8002954:	6413      	str	r3, [r2, #64]	@ 0x40
 8002956:	4b25      	ldr	r3, [pc, #148]	@ (80029ec <HAL_TIM_Base_MspInit+0xb8>)
 8002958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295a:	f003 0301 	and.w	r3, r3, #1
 800295e:	617b      	str	r3, [r7, #20]
 8002960:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 1);
 8002962:	2201      	movs	r2, #1
 8002964:	2100      	movs	r1, #0
 8002966:	201c      	movs	r0, #28
 8002968:	f000 fc0d 	bl	8003186 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800296c:	201c      	movs	r0, #28
 800296e:	f000 fc26 	bl	80031be <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002972:	e036      	b.n	80029e2 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a1d      	ldr	r2, [pc, #116]	@ (80029f0 <HAL_TIM_Base_MspInit+0xbc>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d116      	bne.n	80029ac <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800297e:	2300      	movs	r3, #0
 8002980:	613b      	str	r3, [r7, #16]
 8002982:	4b1a      	ldr	r3, [pc, #104]	@ (80029ec <HAL_TIM_Base_MspInit+0xb8>)
 8002984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002986:	4a19      	ldr	r2, [pc, #100]	@ (80029ec <HAL_TIM_Base_MspInit+0xb8>)
 8002988:	f043 0302 	orr.w	r3, r3, #2
 800298c:	6413      	str	r3, [r2, #64]	@ 0x40
 800298e:	4b17      	ldr	r3, [pc, #92]	@ (80029ec <HAL_TIM_Base_MspInit+0xb8>)
 8002990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002992:	f003 0302 	and.w	r3, r3, #2
 8002996:	613b      	str	r3, [r7, #16]
 8002998:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800299a:	2200      	movs	r2, #0
 800299c:	2100      	movs	r1, #0
 800299e:	201d      	movs	r0, #29
 80029a0:	f000 fbf1 	bl	8003186 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80029a4:	201d      	movs	r0, #29
 80029a6:	f000 fc0a 	bl	80031be <HAL_NVIC_EnableIRQ>
}
 80029aa:	e01a      	b.n	80029e2 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM5)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a10      	ldr	r2, [pc, #64]	@ (80029f4 <HAL_TIM_Base_MspInit+0xc0>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d115      	bne.n	80029e2 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80029b6:	2300      	movs	r3, #0
 80029b8:	60fb      	str	r3, [r7, #12]
 80029ba:	4b0c      	ldr	r3, [pc, #48]	@ (80029ec <HAL_TIM_Base_MspInit+0xb8>)
 80029bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029be:	4a0b      	ldr	r2, [pc, #44]	@ (80029ec <HAL_TIM_Base_MspInit+0xb8>)
 80029c0:	f043 0308 	orr.w	r3, r3, #8
 80029c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80029c6:	4b09      	ldr	r3, [pc, #36]	@ (80029ec <HAL_TIM_Base_MspInit+0xb8>)
 80029c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ca:	f003 0308 	and.w	r3, r3, #8
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 1);
 80029d2:	2201      	movs	r2, #1
 80029d4:	2100      	movs	r1, #0
 80029d6:	2032      	movs	r0, #50	@ 0x32
 80029d8:	f000 fbd5 	bl	8003186 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80029dc:	2032      	movs	r0, #50	@ 0x32
 80029de:	f000 fbee 	bl	80031be <HAL_NVIC_EnableIRQ>
}
 80029e2:	bf00      	nop
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40023800 	.word	0x40023800
 80029f0:	40000400 	.word	0x40000400
 80029f4:	40000c00 	.word	0x40000c00

080029f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b088      	sub	sp, #32
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a00:	f107 030c 	add.w	r3, r7, #12
 8002a04:	2200      	movs	r2, #0
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	605a      	str	r2, [r3, #4]
 8002a0a:	609a      	str	r2, [r3, #8]
 8002a0c:	60da      	str	r2, [r3, #12]
 8002a0e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a12      	ldr	r2, [pc, #72]	@ (8002a60 <HAL_TIM_MspPostInit+0x68>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d11d      	bne.n	8002a56 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM5_MspPostInit 0 */

    /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	60bb      	str	r3, [r7, #8]
 8002a1e:	4b11      	ldr	r3, [pc, #68]	@ (8002a64 <HAL_TIM_MspPostInit+0x6c>)
 8002a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a22:	4a10      	ldr	r2, [pc, #64]	@ (8002a64 <HAL_TIM_MspPostInit+0x6c>)
 8002a24:	f043 0301 	orr.w	r3, r3, #1
 8002a28:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8002a64 <HAL_TIM_MspPostInit+0x6c>)
 8002a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a2e:	f003 0301 	and.w	r3, r3, #1
 8002a32:	60bb      	str	r3, [r7, #8]
 8002a34:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = Left_PWM_Pin|Right_PWM_Pin;
 8002a36:	2303      	movs	r3, #3
 8002a38:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a3a:	2302      	movs	r3, #2
 8002a3c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a42:	2300      	movs	r3, #0
 8002a44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002a46:	2302      	movs	r3, #2
 8002a48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a4a:	f107 030c 	add.w	r3, r7, #12
 8002a4e:	4619      	mov	r1, r3
 8002a50:	4805      	ldr	r0, [pc, #20]	@ (8002a68 <HAL_TIM_MspPostInit+0x70>)
 8002a52:	f000 fc61 	bl	8003318 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002a56:	bf00      	nop
 8002a58:	3720      	adds	r7, #32
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	40000c00 	.word	0x40000c00
 8002a64:	40023800 	.word	0x40023800
 8002a68:	40020000 	.word	0x40020000

08002a6c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b08a      	sub	sp, #40	@ 0x28
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a74:	f107 0314 	add.w	r3, r7, #20
 8002a78:	2200      	movs	r2, #0
 8002a7a:	601a      	str	r2, [r3, #0]
 8002a7c:	605a      	str	r2, [r3, #4]
 8002a7e:	609a      	str	r2, [r3, #8]
 8002a80:	60da      	str	r2, [r3, #12]
 8002a82:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a1d      	ldr	r2, [pc, #116]	@ (8002b00 <HAL_UART_MspInit+0x94>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d133      	bne.n	8002af6 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a8e:	2300      	movs	r3, #0
 8002a90:	613b      	str	r3, [r7, #16]
 8002a92:	4b1c      	ldr	r3, [pc, #112]	@ (8002b04 <HAL_UART_MspInit+0x98>)
 8002a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a96:	4a1b      	ldr	r2, [pc, #108]	@ (8002b04 <HAL_UART_MspInit+0x98>)
 8002a98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a9e:	4b19      	ldr	r3, [pc, #100]	@ (8002b04 <HAL_UART_MspInit+0x98>)
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa6:	613b      	str	r3, [r7, #16]
 8002aa8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aaa:	2300      	movs	r3, #0
 8002aac:	60fb      	str	r3, [r7, #12]
 8002aae:	4b15      	ldr	r3, [pc, #84]	@ (8002b04 <HAL_UART_MspInit+0x98>)
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab2:	4a14      	ldr	r2, [pc, #80]	@ (8002b04 <HAL_UART_MspInit+0x98>)
 8002ab4:	f043 0301 	orr.w	r3, r3, #1
 8002ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aba:	4b12      	ldr	r3, [pc, #72]	@ (8002b04 <HAL_UART_MspInit+0x98>)
 8002abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002abe:	f003 0301 	and.w	r3, r3, #1
 8002ac2:	60fb      	str	r3, [r7, #12]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002ac6:	230c      	movs	r3, #12
 8002ac8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aca:	2302      	movs	r3, #2
 8002acc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ad6:	2307      	movs	r3, #7
 8002ad8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ada:	f107 0314 	add.w	r3, r7, #20
 8002ade:	4619      	mov	r1, r3
 8002ae0:	4809      	ldr	r0, [pc, #36]	@ (8002b08 <HAL_UART_MspInit+0x9c>)
 8002ae2:	f000 fc19 	bl	8003318 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 1);
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	2100      	movs	r1, #0
 8002aea:	2026      	movs	r0, #38	@ 0x26
 8002aec:	f000 fb4b 	bl	8003186 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002af0:	2026      	movs	r0, #38	@ 0x26
 8002af2:	f000 fb64 	bl	80031be <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002af6:	bf00      	nop
 8002af8:	3728      	adds	r7, #40	@ 0x28
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	40004400 	.word	0x40004400
 8002b04:	40023800 	.word	0x40023800
 8002b08:	40020000 	.word	0x40020000

08002b0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b10:	bf00      	nop
 8002b12:	e7fd      	b.n	8002b10 <NMI_Handler+0x4>

08002b14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b18:	bf00      	nop
 8002b1a:	e7fd      	b.n	8002b18 <HardFault_Handler+0x4>

08002b1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b20:	bf00      	nop
 8002b22:	e7fd      	b.n	8002b20 <MemManage_Handler+0x4>

08002b24 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b28:	bf00      	nop
 8002b2a:	e7fd      	b.n	8002b28 <BusFault_Handler+0x4>

08002b2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b30:	bf00      	nop
 8002b32:	e7fd      	b.n	8002b30 <UsageFault_Handler+0x4>

08002b34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b38:	bf00      	nop
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr

08002b42 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b42:	b480      	push	{r7}
 8002b44:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b46:	bf00      	nop
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b54:	bf00      	nop
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
	...

08002b60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b64:	f000 fa14 	bl	8002f90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  msTicks++;
 8002b68:	4b03      	ldr	r3, [pc, #12]	@ (8002b78 <SysTick_Handler+0x18>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	4a02      	ldr	r2, [pc, #8]	@ (8002b78 <SysTick_Handler+0x18>)
 8002b70:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 8002b72:	bf00      	nop
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	20000620 	.word	0x20000620

08002b7c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b80:	4802      	ldr	r0, [pc, #8]	@ (8002b8c <TIM2_IRQHandler+0x10>)
 8002b82:	f002 fd95 	bl	80056b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002b86:	bf00      	nop
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	200002c4 	.word	0x200002c4

08002b90 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002b94:	4802      	ldr	r0, [pc, #8]	@ (8002ba0 <TIM3_IRQHandler+0x10>)
 8002b96:	f002 fd8b 	bl	80056b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002b9a:	bf00      	nop
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	2000030c 	.word	0x2000030c

08002ba4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ba8:	4802      	ldr	r0, [pc, #8]	@ (8002bb4 <USART2_IRQHandler+0x10>)
 8002baa:	f003 fcc9 	bl	8006540 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002bae:	bf00      	nop
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	2000039c 	.word	0x2000039c

08002bb8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Right_pulse_B_Pin);
 8002bbc:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002bc0:	f000 fd70 	bl	80036a4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Right_pulse_A_Pin);
 8002bc4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002bc8:	f000 fd6c 	bl	80036a4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002bcc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002bd0:	f000 fd68 	bl	80036a4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Left_pulse_B_Pin);
 8002bd4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002bd8:	f000 fd64 	bl	80036a4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Left_pulse_A_Pin);
 8002bdc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002be0:	f000 fd60 	bl	80036a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002be4:	bf00      	nop
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002bec:	4802      	ldr	r0, [pc, #8]	@ (8002bf8 <TIM5_IRQHandler+0x10>)
 8002bee:	f002 fd5f 	bl	80056b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002bf2:	bf00      	nop
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	20000354 	.word	0x20000354

08002bfc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  return 1;
 8002c00:	2301      	movs	r3, #1
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <_kill>:

int _kill(int pid, int sig)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c16:	f007 fab1 	bl	800a17c <__errno>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2216      	movs	r2, #22
 8002c1e:	601a      	str	r2, [r3, #0]
  return -1;
 8002c20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3708      	adds	r7, #8
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <_exit>:

void _exit (int status)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c34:	f04f 31ff 	mov.w	r1, #4294967295
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f7ff ffe7 	bl	8002c0c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c3e:	bf00      	nop
 8002c40:	e7fd      	b.n	8002c3e <_exit+0x12>

08002c42 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b086      	sub	sp, #24
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	60f8      	str	r0, [r7, #12]
 8002c4a:	60b9      	str	r1, [r7, #8]
 8002c4c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c4e:	2300      	movs	r3, #0
 8002c50:	617b      	str	r3, [r7, #20]
 8002c52:	e00a      	b.n	8002c6a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c54:	f3af 8000 	nop.w
 8002c58:	4601      	mov	r1, r0
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	1c5a      	adds	r2, r3, #1
 8002c5e:	60ba      	str	r2, [r7, #8]
 8002c60:	b2ca      	uxtb	r2, r1
 8002c62:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	3301      	adds	r3, #1
 8002c68:	617b      	str	r3, [r7, #20]
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	dbf0      	blt.n	8002c54 <_read+0x12>
  }

  return len;
 8002c72:	687b      	ldr	r3, [r7, #4]
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3718      	adds	r7, #24
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c88:	2300      	movs	r3, #0
 8002c8a:	617b      	str	r3, [r7, #20]
 8002c8c:	e009      	b.n	8002ca2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	1c5a      	adds	r2, r3, #1
 8002c92:	60ba      	str	r2, [r7, #8]
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7fe fa44 	bl	8001124 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	617b      	str	r3, [r7, #20]
 8002ca2:	697a      	ldr	r2, [r7, #20]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	dbf1      	blt.n	8002c8e <_write+0x12>
  }
  return len;
 8002caa:	687b      	ldr	r3, [r7, #4]
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3718      	adds	r7, #24
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <_close>:

int _close(int file)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002cbc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	370c      	adds	r7, #12
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr

08002ccc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b083      	sub	sp, #12
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
 8002cd4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002cdc:	605a      	str	r2, [r3, #4]
  return 0;
 8002cde:	2300      	movs	r3, #0
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr

08002cec <_isatty>:

int _isatty(int file)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002cf4:	2301      	movs	r3, #1
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	370c      	adds	r7, #12
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr

08002d02 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d02:	b480      	push	{r7}
 8002d04:	b085      	sub	sp, #20
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	60f8      	str	r0, [r7, #12]
 8002d0a:	60b9      	str	r1, [r7, #8]
 8002d0c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d0e:	2300      	movs	r3, #0
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3714      	adds	r7, #20
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b086      	sub	sp, #24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d24:	4a14      	ldr	r2, [pc, #80]	@ (8002d78 <_sbrk+0x5c>)
 8002d26:	4b15      	ldr	r3, [pc, #84]	@ (8002d7c <_sbrk+0x60>)
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d30:	4b13      	ldr	r3, [pc, #76]	@ (8002d80 <_sbrk+0x64>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d102      	bne.n	8002d3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d38:	4b11      	ldr	r3, [pc, #68]	@ (8002d80 <_sbrk+0x64>)
 8002d3a:	4a12      	ldr	r2, [pc, #72]	@ (8002d84 <_sbrk+0x68>)
 8002d3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d3e:	4b10      	ldr	r3, [pc, #64]	@ (8002d80 <_sbrk+0x64>)
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4413      	add	r3, r2
 8002d46:	693a      	ldr	r2, [r7, #16]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d207      	bcs.n	8002d5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d4c:	f007 fa16 	bl	800a17c <__errno>
 8002d50:	4603      	mov	r3, r0
 8002d52:	220c      	movs	r2, #12
 8002d54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d56:	f04f 33ff 	mov.w	r3, #4294967295
 8002d5a:	e009      	b.n	8002d70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d5c:	4b08      	ldr	r3, [pc, #32]	@ (8002d80 <_sbrk+0x64>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d62:	4b07      	ldr	r3, [pc, #28]	@ (8002d80 <_sbrk+0x64>)
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4413      	add	r3, r2
 8002d6a:	4a05      	ldr	r2, [pc, #20]	@ (8002d80 <_sbrk+0x64>)
 8002d6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3718      	adds	r7, #24
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	20020000 	.word	0x20020000
 8002d7c:	00000400 	.word	0x00000400
 8002d80:	20000624 	.word	0x20000624
 8002d84:	200007e0 	.word	0x200007e0

08002d88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d8c:	4b06      	ldr	r3, [pc, #24]	@ (8002da8 <SystemInit+0x20>)
 8002d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d92:	4a05      	ldr	r2, [pc, #20]	@ (8002da8 <SystemInit+0x20>)
 8002d94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d9c:	bf00      	nop
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	e000ed00 	.word	0xe000ed00

08002dac <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b087      	sub	sp, #28
 8002db0:	af00      	add	r7, sp, #0
  uint32_t tmp, pllvco, pllp, pllsource, pllm;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002db2:	4b34      	ldr	r3, [pc, #208]	@ (8002e84 <SystemCoreClockUpdate+0xd8>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f003 030c 	and.w	r3, r3, #12
 8002dba:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	2b08      	cmp	r3, #8
 8002dc0:	d011      	beq.n	8002de6 <SystemCoreClockUpdate+0x3a>
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	2b08      	cmp	r3, #8
 8002dc6:	d844      	bhi.n	8002e52 <SystemCoreClockUpdate+0xa6>
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d003      	beq.n	8002dd6 <SystemCoreClockUpdate+0x2a>
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	2b04      	cmp	r3, #4
 8002dd2:	d004      	beq.n	8002dde <SystemCoreClockUpdate+0x32>
 8002dd4:	e03d      	b.n	8002e52 <SystemCoreClockUpdate+0xa6>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8002dd6:	4b2c      	ldr	r3, [pc, #176]	@ (8002e88 <SystemCoreClockUpdate+0xdc>)
 8002dd8:	4a2c      	ldr	r2, [pc, #176]	@ (8002e8c <SystemCoreClockUpdate+0xe0>)
 8002dda:	601a      	str	r2, [r3, #0]
      break;
 8002ddc:	e03d      	b.n	8002e5a <SystemCoreClockUpdate+0xae>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8002dde:	4b2a      	ldr	r3, [pc, #168]	@ (8002e88 <SystemCoreClockUpdate+0xdc>)
 8002de0:	4a2b      	ldr	r2, [pc, #172]	@ (8002e90 <SystemCoreClockUpdate+0xe4>)
 8002de2:	601a      	str	r2, [r3, #0]
      break;
 8002de4:	e039      	b.n	8002e5a <SystemCoreClockUpdate+0xae>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8002de6:	4b27      	ldr	r3, [pc, #156]	@ (8002e84 <SystemCoreClockUpdate+0xd8>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	0d9b      	lsrs	r3, r3, #22
 8002dec:	f003 0301 	and.w	r3, r3, #1
 8002df0:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002df2:	4b24      	ldr	r3, [pc, #144]	@ (8002e84 <SystemCoreClockUpdate+0xd8>)
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002dfa:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d00c      	beq.n	8002e1c <SystemCoreClockUpdate+0x70>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8002e02:	4a23      	ldr	r2, [pc, #140]	@ (8002e90 <SystemCoreClockUpdate+0xe4>)
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e0a:	4a1e      	ldr	r2, [pc, #120]	@ (8002e84 <SystemCoreClockUpdate+0xd8>)
 8002e0c:	6852      	ldr	r2, [r2, #4]
 8002e0e:	0992      	lsrs	r2, r2, #6
 8002e10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e14:	fb02 f303 	mul.w	r3, r2, r3
 8002e18:	617b      	str	r3, [r7, #20]
 8002e1a:	e00b      	b.n	8002e34 <SystemCoreClockUpdate+0x88>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8002e1c:	4a1b      	ldr	r2, [pc, #108]	@ (8002e8c <SystemCoreClockUpdate+0xe0>)
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e24:	4a17      	ldr	r2, [pc, #92]	@ (8002e84 <SystemCoreClockUpdate+0xd8>)
 8002e26:	6852      	ldr	r2, [r2, #4]
 8002e28:	0992      	lsrs	r2, r2, #6
 8002e2a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e2e:	fb02 f303 	mul.w	r3, r2, r3
 8002e32:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8002e34:	4b13      	ldr	r3, [pc, #76]	@ (8002e84 <SystemCoreClockUpdate+0xd8>)
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	0c1b      	lsrs	r3, r3, #16
 8002e3a:	f003 0303 	and.w	r3, r3, #3
 8002e3e:	3301      	adds	r3, #1
 8002e40:	005b      	lsls	r3, r3, #1
 8002e42:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllp;
 8002e44:	697a      	ldr	r2, [r7, #20]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e4c:	4a0e      	ldr	r2, [pc, #56]	@ (8002e88 <SystemCoreClockUpdate+0xdc>)
 8002e4e:	6013      	str	r3, [r2, #0]
      break;
 8002e50:	e003      	b.n	8002e5a <SystemCoreClockUpdate+0xae>
    default:
      SystemCoreClock = HSI_VALUE;
 8002e52:	4b0d      	ldr	r3, [pc, #52]	@ (8002e88 <SystemCoreClockUpdate+0xdc>)
 8002e54:	4a0d      	ldr	r2, [pc, #52]	@ (8002e8c <SystemCoreClockUpdate+0xe0>)
 8002e56:	601a      	str	r2, [r3, #0]
      break;
 8002e58:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002e5a:	4b0a      	ldr	r3, [pc, #40]	@ (8002e84 <SystemCoreClockUpdate+0xd8>)
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	091b      	lsrs	r3, r3, #4
 8002e60:	f003 030f 	and.w	r3, r3, #15
 8002e64:	4a0b      	ldr	r2, [pc, #44]	@ (8002e94 <SystemCoreClockUpdate+0xe8>)
 8002e66:	5cd3      	ldrb	r3, [r2, r3]
 8002e68:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8002e6a:	4b07      	ldr	r3, [pc, #28]	@ (8002e88 <SystemCoreClockUpdate+0xdc>)
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	fa22 f303 	lsr.w	r3, r2, r3
 8002e74:	4a04      	ldr	r2, [pc, #16]	@ (8002e88 <SystemCoreClockUpdate+0xdc>)
 8002e76:	6013      	str	r3, [r2, #0]
}
 8002e78:	bf00      	nop
 8002e7a:	371c      	adds	r7, #28
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr
 8002e84:	40023800 	.word	0x40023800
 8002e88:	20000028 	.word	0x20000028
 8002e8c:	00f42400 	.word	0x00f42400
 8002e90:	007a1200 	.word	0x007a1200
 8002e94:	0800d784 	.word	0x0800d784

08002e98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002e98:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ed0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002e9c:	f7ff ff74 	bl	8002d88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ea0:	480c      	ldr	r0, [pc, #48]	@ (8002ed4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ea2:	490d      	ldr	r1, [pc, #52]	@ (8002ed8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ea4:	4a0d      	ldr	r2, [pc, #52]	@ (8002edc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ea6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ea8:	e002      	b.n	8002eb0 <LoopCopyDataInit>

08002eaa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002eaa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002eac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002eae:	3304      	adds	r3, #4

08002eb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002eb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002eb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002eb4:	d3f9      	bcc.n	8002eaa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002eb6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ee0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002eb8:	4c0a      	ldr	r4, [pc, #40]	@ (8002ee4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002eba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ebc:	e001      	b.n	8002ec2 <LoopFillZerobss>

08002ebe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ebe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ec0:	3204      	adds	r2, #4

08002ec2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ec2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ec4:	d3fb      	bcc.n	8002ebe <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002ec6:	f007 f95f 	bl	800a188 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002eca:	f7fe f949 	bl	8001160 <main>
  bx  lr    
 8002ece:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002ed0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ed4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ed8:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8002edc:	0800dfac 	.word	0x0800dfac
  ldr r2, =_sbss
 8002ee0:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8002ee4:	200007e0 	.word	0x200007e0

08002ee8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ee8:	e7fe      	b.n	8002ee8 <ADC_IRQHandler>
	...

08002eec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ef0:	4b0e      	ldr	r3, [pc, #56]	@ (8002f2c <HAL_Init+0x40>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a0d      	ldr	r2, [pc, #52]	@ (8002f2c <HAL_Init+0x40>)
 8002ef6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002efa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002efc:	4b0b      	ldr	r3, [pc, #44]	@ (8002f2c <HAL_Init+0x40>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a0a      	ldr	r2, [pc, #40]	@ (8002f2c <HAL_Init+0x40>)
 8002f02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f08:	4b08      	ldr	r3, [pc, #32]	@ (8002f2c <HAL_Init+0x40>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a07      	ldr	r2, [pc, #28]	@ (8002f2c <HAL_Init+0x40>)
 8002f0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f14:	2003      	movs	r0, #3
 8002f16:	f000 f92b 	bl	8003170 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f1a:	2000      	movs	r0, #0
 8002f1c:	f000 f808 	bl	8002f30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f20:	f7ff fc42 	bl	80027a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f24:	2300      	movs	r3, #0
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	40023c00 	.word	0x40023c00

08002f30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f38:	4b12      	ldr	r3, [pc, #72]	@ (8002f84 <HAL_InitTick+0x54>)
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	4b12      	ldr	r3, [pc, #72]	@ (8002f88 <HAL_InitTick+0x58>)
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	4619      	mov	r1, r3
 8002f42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f46:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f000 f943 	bl	80031da <HAL_SYSTICK_Config>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e00e      	b.n	8002f7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2b0f      	cmp	r3, #15
 8002f62:	d80a      	bhi.n	8002f7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f64:	2200      	movs	r2, #0
 8002f66:	6879      	ldr	r1, [r7, #4]
 8002f68:	f04f 30ff 	mov.w	r0, #4294967295
 8002f6c:	f000 f90b 	bl	8003186 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f70:	4a06      	ldr	r2, [pc, #24]	@ (8002f8c <HAL_InitTick+0x5c>)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f76:	2300      	movs	r3, #0
 8002f78:	e000      	b.n	8002f7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3708      	adds	r7, #8
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	20000028 	.word	0x20000028
 8002f88:	20000030 	.word	0x20000030
 8002f8c:	2000002c 	.word	0x2000002c

08002f90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f94:	4b06      	ldr	r3, [pc, #24]	@ (8002fb0 <HAL_IncTick+0x20>)
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	461a      	mov	r2, r3
 8002f9a:	4b06      	ldr	r3, [pc, #24]	@ (8002fb4 <HAL_IncTick+0x24>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4413      	add	r3, r2
 8002fa0:	4a04      	ldr	r2, [pc, #16]	@ (8002fb4 <HAL_IncTick+0x24>)
 8002fa2:	6013      	str	r3, [r2, #0]
}
 8002fa4:	bf00      	nop
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop
 8002fb0:	20000030 	.word	0x20000030
 8002fb4:	20000628 	.word	0x20000628

08002fb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
  return uwTick;
 8002fbc:	4b03      	ldr	r3, [pc, #12]	@ (8002fcc <HAL_GetTick+0x14>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	20000628 	.word	0x20000628

08002fd0 <__NVIC_SetPriorityGrouping>:
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f003 0307 	and.w	r3, r3, #7
 8002fde:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8003014 <__NVIC_SetPriorityGrouping+0x44>)
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fe6:	68ba      	ldr	r2, [r7, #8]
 8002fe8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fec:	4013      	ands	r3, r2
 8002fee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ff8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ffc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003000:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003002:	4a04      	ldr	r2, [pc, #16]	@ (8003014 <__NVIC_SetPriorityGrouping+0x44>)
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	60d3      	str	r3, [r2, #12]
}
 8003008:	bf00      	nop
 800300a:	3714      	adds	r7, #20
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr
 8003014:	e000ed00 	.word	0xe000ed00

08003018 <__NVIC_GetPriorityGrouping>:
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800301c:	4b04      	ldr	r3, [pc, #16]	@ (8003030 <__NVIC_GetPriorityGrouping+0x18>)
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	0a1b      	lsrs	r3, r3, #8
 8003022:	f003 0307 	and.w	r3, r3, #7
}
 8003026:	4618      	mov	r0, r3
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	e000ed00 	.word	0xe000ed00

08003034 <__NVIC_EnableIRQ>:
{
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
 800303a:	4603      	mov	r3, r0
 800303c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800303e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003042:	2b00      	cmp	r3, #0
 8003044:	db0b      	blt.n	800305e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003046:	79fb      	ldrb	r3, [r7, #7]
 8003048:	f003 021f 	and.w	r2, r3, #31
 800304c:	4907      	ldr	r1, [pc, #28]	@ (800306c <__NVIC_EnableIRQ+0x38>)
 800304e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003052:	095b      	lsrs	r3, r3, #5
 8003054:	2001      	movs	r0, #1
 8003056:	fa00 f202 	lsl.w	r2, r0, r2
 800305a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800305e:	bf00      	nop
 8003060:	370c      	adds	r7, #12
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	e000e100 	.word	0xe000e100

08003070 <__NVIC_SetPriority>:
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	4603      	mov	r3, r0
 8003078:	6039      	str	r1, [r7, #0]
 800307a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800307c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003080:	2b00      	cmp	r3, #0
 8003082:	db0a      	blt.n	800309a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	b2da      	uxtb	r2, r3
 8003088:	490c      	ldr	r1, [pc, #48]	@ (80030bc <__NVIC_SetPriority+0x4c>)
 800308a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800308e:	0112      	lsls	r2, r2, #4
 8003090:	b2d2      	uxtb	r2, r2
 8003092:	440b      	add	r3, r1
 8003094:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003098:	e00a      	b.n	80030b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	b2da      	uxtb	r2, r3
 800309e:	4908      	ldr	r1, [pc, #32]	@ (80030c0 <__NVIC_SetPriority+0x50>)
 80030a0:	79fb      	ldrb	r3, [r7, #7]
 80030a2:	f003 030f 	and.w	r3, r3, #15
 80030a6:	3b04      	subs	r3, #4
 80030a8:	0112      	lsls	r2, r2, #4
 80030aa:	b2d2      	uxtb	r2, r2
 80030ac:	440b      	add	r3, r1
 80030ae:	761a      	strb	r2, [r3, #24]
}
 80030b0:	bf00      	nop
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr
 80030bc:	e000e100 	.word	0xe000e100
 80030c0:	e000ed00 	.word	0xe000ed00

080030c4 <NVIC_EncodePriority>:
{
 80030c4:	b480      	push	{r7}
 80030c6:	b089      	sub	sp, #36	@ 0x24
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	60b9      	str	r1, [r7, #8]
 80030ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f003 0307 	and.w	r3, r3, #7
 80030d6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	f1c3 0307 	rsb	r3, r3, #7
 80030de:	2b04      	cmp	r3, #4
 80030e0:	bf28      	it	cs
 80030e2:	2304      	movcs	r3, #4
 80030e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030e6:	69fb      	ldr	r3, [r7, #28]
 80030e8:	3304      	adds	r3, #4
 80030ea:	2b06      	cmp	r3, #6
 80030ec:	d902      	bls.n	80030f4 <NVIC_EncodePriority+0x30>
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	3b03      	subs	r3, #3
 80030f2:	e000      	b.n	80030f6 <NVIC_EncodePriority+0x32>
 80030f4:	2300      	movs	r3, #0
 80030f6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030f8:	f04f 32ff 	mov.w	r2, #4294967295
 80030fc:	69bb      	ldr	r3, [r7, #24]
 80030fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003102:	43da      	mvns	r2, r3
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	401a      	ands	r2, r3
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800310c:	f04f 31ff 	mov.w	r1, #4294967295
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	fa01 f303 	lsl.w	r3, r1, r3
 8003116:	43d9      	mvns	r1, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800311c:	4313      	orrs	r3, r2
}
 800311e:	4618      	mov	r0, r3
 8003120:	3724      	adds	r7, #36	@ 0x24
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
	...

0800312c <SysTick_Config>:
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	3b01      	subs	r3, #1
 8003138:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800313c:	d301      	bcc.n	8003142 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800313e:	2301      	movs	r3, #1
 8003140:	e00f      	b.n	8003162 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003142:	4a0a      	ldr	r2, [pc, #40]	@ (800316c <SysTick_Config+0x40>)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	3b01      	subs	r3, #1
 8003148:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800314a:	210f      	movs	r1, #15
 800314c:	f04f 30ff 	mov.w	r0, #4294967295
 8003150:	f7ff ff8e 	bl	8003070 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003154:	4b05      	ldr	r3, [pc, #20]	@ (800316c <SysTick_Config+0x40>)
 8003156:	2200      	movs	r2, #0
 8003158:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800315a:	4b04      	ldr	r3, [pc, #16]	@ (800316c <SysTick_Config+0x40>)
 800315c:	2207      	movs	r2, #7
 800315e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	e000e010 	.word	0xe000e010

08003170 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f7ff ff29 	bl	8002fd0 <__NVIC_SetPriorityGrouping>
}
 800317e:	bf00      	nop
 8003180:	3708      	adds	r7, #8
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003186:	b580      	push	{r7, lr}
 8003188:	b086      	sub	sp, #24
 800318a:	af00      	add	r7, sp, #0
 800318c:	4603      	mov	r3, r0
 800318e:	60b9      	str	r1, [r7, #8]
 8003190:	607a      	str	r2, [r7, #4]
 8003192:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003194:	2300      	movs	r3, #0
 8003196:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003198:	f7ff ff3e 	bl	8003018 <__NVIC_GetPriorityGrouping>
 800319c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	68b9      	ldr	r1, [r7, #8]
 80031a2:	6978      	ldr	r0, [r7, #20]
 80031a4:	f7ff ff8e 	bl	80030c4 <NVIC_EncodePriority>
 80031a8:	4602      	mov	r2, r0
 80031aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031ae:	4611      	mov	r1, r2
 80031b0:	4618      	mov	r0, r3
 80031b2:	f7ff ff5d 	bl	8003070 <__NVIC_SetPriority>
}
 80031b6:	bf00      	nop
 80031b8:	3718      	adds	r7, #24
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b082      	sub	sp, #8
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	4603      	mov	r3, r0
 80031c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7ff ff31 	bl	8003034 <__NVIC_EnableIRQ>
}
 80031d2:	bf00      	nop
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}

080031da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031da:	b580      	push	{r7, lr}
 80031dc:	b082      	sub	sp, #8
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f7ff ffa2 	bl	800312c <SysTick_Config>
 80031e8:	4603      	mov	r3, r0
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3708      	adds	r7, #8
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80031f2:	b580      	push	{r7, lr}
 80031f4:	b084      	sub	sp, #16
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031fe:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003200:	f7ff feda 	bl	8002fb8 <HAL_GetTick>
 8003204:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b02      	cmp	r3, #2
 8003210:	d008      	beq.n	8003224 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2280      	movs	r2, #128	@ 0x80
 8003216:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e052      	b.n	80032ca <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f022 0216 	bic.w	r2, r2, #22
 8003232:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	695a      	ldr	r2, [r3, #20]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003242:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003248:	2b00      	cmp	r3, #0
 800324a:	d103      	bne.n	8003254 <HAL_DMA_Abort+0x62>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003250:	2b00      	cmp	r3, #0
 8003252:	d007      	beq.n	8003264 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 0208 	bic.w	r2, r2, #8
 8003262:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f022 0201 	bic.w	r2, r2, #1
 8003272:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003274:	e013      	b.n	800329e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003276:	f7ff fe9f 	bl	8002fb8 <HAL_GetTick>
 800327a:	4602      	mov	r2, r0
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	2b05      	cmp	r3, #5
 8003282:	d90c      	bls.n	800329e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2220      	movs	r2, #32
 8003288:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2203      	movs	r2, #3
 800328e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e015      	b.n	80032ca <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0301 	and.w	r3, r3, #1
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d1e4      	bne.n	8003276 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032b0:	223f      	movs	r2, #63	@ 0x3f
 80032b2:	409a      	lsls	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80032c8:	2300      	movs	r3, #0
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3710      	adds	r7, #16
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80032d2:	b480      	push	{r7}
 80032d4:	b083      	sub	sp, #12
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d004      	beq.n	80032f0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2280      	movs	r2, #128	@ 0x80
 80032ea:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e00c      	b.n	800330a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2205      	movs	r2, #5
 80032f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f022 0201 	bic.w	r2, r2, #1
 8003306:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	370c      	adds	r7, #12
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
	...

08003318 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003318:	b480      	push	{r7}
 800331a:	b089      	sub	sp, #36	@ 0x24
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003322:	2300      	movs	r3, #0
 8003324:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003326:	2300      	movs	r3, #0
 8003328:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800332a:	2300      	movs	r3, #0
 800332c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800332e:	2300      	movs	r3, #0
 8003330:	61fb      	str	r3, [r7, #28]
 8003332:	e165      	b.n	8003600 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003334:	2201      	movs	r2, #1
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	fa02 f303 	lsl.w	r3, r2, r3
 800333c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	697a      	ldr	r2, [r7, #20]
 8003344:	4013      	ands	r3, r2
 8003346:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003348:	693a      	ldr	r2, [r7, #16]
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	429a      	cmp	r2, r3
 800334e:	f040 8154 	bne.w	80035fa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	f003 0303 	and.w	r3, r3, #3
 800335a:	2b01      	cmp	r3, #1
 800335c:	d005      	beq.n	800336a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003366:	2b02      	cmp	r3, #2
 8003368:	d130      	bne.n	80033cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	005b      	lsls	r3, r3, #1
 8003374:	2203      	movs	r2, #3
 8003376:	fa02 f303 	lsl.w	r3, r2, r3
 800337a:	43db      	mvns	r3, r3
 800337c:	69ba      	ldr	r2, [r7, #24]
 800337e:	4013      	ands	r3, r2
 8003380:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	68da      	ldr	r2, [r3, #12]
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	005b      	lsls	r3, r3, #1
 800338a:	fa02 f303 	lsl.w	r3, r2, r3
 800338e:	69ba      	ldr	r2, [r7, #24]
 8003390:	4313      	orrs	r3, r2
 8003392:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	69ba      	ldr	r2, [r7, #24]
 8003398:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033a0:	2201      	movs	r2, #1
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	43db      	mvns	r3, r3
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	4013      	ands	r3, r2
 80033ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	091b      	lsrs	r3, r3, #4
 80033b6:	f003 0201 	and.w	r2, r3, #1
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	69ba      	ldr	r2, [r7, #24]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f003 0303 	and.w	r3, r3, #3
 80033d4:	2b03      	cmp	r3, #3
 80033d6:	d017      	beq.n	8003408 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	2203      	movs	r2, #3
 80033e4:	fa02 f303 	lsl.w	r3, r2, r3
 80033e8:	43db      	mvns	r3, r3
 80033ea:	69ba      	ldr	r2, [r7, #24]
 80033ec:	4013      	ands	r3, r2
 80033ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	689a      	ldr	r2, [r3, #8]
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	4313      	orrs	r3, r2
 8003400:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	69ba      	ldr	r2, [r7, #24]
 8003406:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f003 0303 	and.w	r3, r3, #3
 8003410:	2b02      	cmp	r3, #2
 8003412:	d123      	bne.n	800345c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	08da      	lsrs	r2, r3, #3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	3208      	adds	r2, #8
 800341c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003420:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	f003 0307 	and.w	r3, r3, #7
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	220f      	movs	r2, #15
 800342c:	fa02 f303 	lsl.w	r3, r2, r3
 8003430:	43db      	mvns	r3, r3
 8003432:	69ba      	ldr	r2, [r7, #24]
 8003434:	4013      	ands	r3, r2
 8003436:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	691a      	ldr	r2, [r3, #16]
 800343c:	69fb      	ldr	r3, [r7, #28]
 800343e:	f003 0307 	and.w	r3, r3, #7
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	fa02 f303 	lsl.w	r3, r2, r3
 8003448:	69ba      	ldr	r2, [r7, #24]
 800344a:	4313      	orrs	r3, r2
 800344c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	08da      	lsrs	r2, r3, #3
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	3208      	adds	r2, #8
 8003456:	69b9      	ldr	r1, [r7, #24]
 8003458:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	2203      	movs	r2, #3
 8003468:	fa02 f303 	lsl.w	r3, r2, r3
 800346c:	43db      	mvns	r3, r3
 800346e:	69ba      	ldr	r2, [r7, #24]
 8003470:	4013      	ands	r3, r2
 8003472:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f003 0203 	and.w	r2, r3, #3
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	005b      	lsls	r3, r3, #1
 8003480:	fa02 f303 	lsl.w	r3, r2, r3
 8003484:	69ba      	ldr	r2, [r7, #24]
 8003486:	4313      	orrs	r3, r2
 8003488:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003498:	2b00      	cmp	r3, #0
 800349a:	f000 80ae 	beq.w	80035fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800349e:	2300      	movs	r3, #0
 80034a0:	60fb      	str	r3, [r7, #12]
 80034a2:	4b5d      	ldr	r3, [pc, #372]	@ (8003618 <HAL_GPIO_Init+0x300>)
 80034a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034a6:	4a5c      	ldr	r2, [pc, #368]	@ (8003618 <HAL_GPIO_Init+0x300>)
 80034a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80034ae:	4b5a      	ldr	r3, [pc, #360]	@ (8003618 <HAL_GPIO_Init+0x300>)
 80034b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034b6:	60fb      	str	r3, [r7, #12]
 80034b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034ba:	4a58      	ldr	r2, [pc, #352]	@ (800361c <HAL_GPIO_Init+0x304>)
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	089b      	lsrs	r3, r3, #2
 80034c0:	3302      	adds	r3, #2
 80034c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	f003 0303 	and.w	r3, r3, #3
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	220f      	movs	r2, #15
 80034d2:	fa02 f303 	lsl.w	r3, r2, r3
 80034d6:	43db      	mvns	r3, r3
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	4013      	ands	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a4f      	ldr	r2, [pc, #316]	@ (8003620 <HAL_GPIO_Init+0x308>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d025      	beq.n	8003532 <HAL_GPIO_Init+0x21a>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a4e      	ldr	r2, [pc, #312]	@ (8003624 <HAL_GPIO_Init+0x30c>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d01f      	beq.n	800352e <HAL_GPIO_Init+0x216>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4a4d      	ldr	r2, [pc, #308]	@ (8003628 <HAL_GPIO_Init+0x310>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d019      	beq.n	800352a <HAL_GPIO_Init+0x212>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a4c      	ldr	r2, [pc, #304]	@ (800362c <HAL_GPIO_Init+0x314>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d013      	beq.n	8003526 <HAL_GPIO_Init+0x20e>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a4b      	ldr	r2, [pc, #300]	@ (8003630 <HAL_GPIO_Init+0x318>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d00d      	beq.n	8003522 <HAL_GPIO_Init+0x20a>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4a4a      	ldr	r2, [pc, #296]	@ (8003634 <HAL_GPIO_Init+0x31c>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d007      	beq.n	800351e <HAL_GPIO_Init+0x206>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4a49      	ldr	r2, [pc, #292]	@ (8003638 <HAL_GPIO_Init+0x320>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d101      	bne.n	800351a <HAL_GPIO_Init+0x202>
 8003516:	2306      	movs	r3, #6
 8003518:	e00c      	b.n	8003534 <HAL_GPIO_Init+0x21c>
 800351a:	2307      	movs	r3, #7
 800351c:	e00a      	b.n	8003534 <HAL_GPIO_Init+0x21c>
 800351e:	2305      	movs	r3, #5
 8003520:	e008      	b.n	8003534 <HAL_GPIO_Init+0x21c>
 8003522:	2304      	movs	r3, #4
 8003524:	e006      	b.n	8003534 <HAL_GPIO_Init+0x21c>
 8003526:	2303      	movs	r3, #3
 8003528:	e004      	b.n	8003534 <HAL_GPIO_Init+0x21c>
 800352a:	2302      	movs	r3, #2
 800352c:	e002      	b.n	8003534 <HAL_GPIO_Init+0x21c>
 800352e:	2301      	movs	r3, #1
 8003530:	e000      	b.n	8003534 <HAL_GPIO_Init+0x21c>
 8003532:	2300      	movs	r3, #0
 8003534:	69fa      	ldr	r2, [r7, #28]
 8003536:	f002 0203 	and.w	r2, r2, #3
 800353a:	0092      	lsls	r2, r2, #2
 800353c:	4093      	lsls	r3, r2
 800353e:	69ba      	ldr	r2, [r7, #24]
 8003540:	4313      	orrs	r3, r2
 8003542:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003544:	4935      	ldr	r1, [pc, #212]	@ (800361c <HAL_GPIO_Init+0x304>)
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	089b      	lsrs	r3, r3, #2
 800354a:	3302      	adds	r3, #2
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003552:	4b3a      	ldr	r3, [pc, #232]	@ (800363c <HAL_GPIO_Init+0x324>)
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	43db      	mvns	r3, r3
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	4013      	ands	r3, r2
 8003560:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d003      	beq.n	8003576 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800356e:	69ba      	ldr	r2, [r7, #24]
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	4313      	orrs	r3, r2
 8003574:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003576:	4a31      	ldr	r2, [pc, #196]	@ (800363c <HAL_GPIO_Init+0x324>)
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800357c:	4b2f      	ldr	r3, [pc, #188]	@ (800363c <HAL_GPIO_Init+0x324>)
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	43db      	mvns	r3, r3
 8003586:	69ba      	ldr	r2, [r7, #24]
 8003588:	4013      	ands	r3, r2
 800358a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003594:	2b00      	cmp	r3, #0
 8003596:	d003      	beq.n	80035a0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003598:	69ba      	ldr	r2, [r7, #24]
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	4313      	orrs	r3, r2
 800359e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035a0:	4a26      	ldr	r2, [pc, #152]	@ (800363c <HAL_GPIO_Init+0x324>)
 80035a2:	69bb      	ldr	r3, [r7, #24]
 80035a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035a6:	4b25      	ldr	r3, [pc, #148]	@ (800363c <HAL_GPIO_Init+0x324>)
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	43db      	mvns	r3, r3
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	4013      	ands	r3, r2
 80035b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d003      	beq.n	80035ca <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80035c2:	69ba      	ldr	r2, [r7, #24]
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80035ca:	4a1c      	ldr	r2, [pc, #112]	@ (800363c <HAL_GPIO_Init+0x324>)
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80035d0:	4b1a      	ldr	r3, [pc, #104]	@ (800363c <HAL_GPIO_Init+0x324>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	43db      	mvns	r3, r3
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	4013      	ands	r3, r2
 80035de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d003      	beq.n	80035f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80035ec:	69ba      	ldr	r2, [r7, #24]
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80035f4:	4a11      	ldr	r2, [pc, #68]	@ (800363c <HAL_GPIO_Init+0x324>)
 80035f6:	69bb      	ldr	r3, [r7, #24]
 80035f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	3301      	adds	r3, #1
 80035fe:	61fb      	str	r3, [r7, #28]
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	2b0f      	cmp	r3, #15
 8003604:	f67f ae96 	bls.w	8003334 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003608:	bf00      	nop
 800360a:	bf00      	nop
 800360c:	3724      	adds	r7, #36	@ 0x24
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr
 8003616:	bf00      	nop
 8003618:	40023800 	.word	0x40023800
 800361c:	40013800 	.word	0x40013800
 8003620:	40020000 	.word	0x40020000
 8003624:	40020400 	.word	0x40020400
 8003628:	40020800 	.word	0x40020800
 800362c:	40020c00 	.word	0x40020c00
 8003630:	40021000 	.word	0x40021000
 8003634:	40021400 	.word	0x40021400
 8003638:	40021800 	.word	0x40021800
 800363c:	40013c00 	.word	0x40013c00

08003640 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003640:	b480      	push	{r7}
 8003642:	b085      	sub	sp, #20
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	460b      	mov	r3, r1
 800364a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	691a      	ldr	r2, [r3, #16]
 8003650:	887b      	ldrh	r3, [r7, #2]
 8003652:	4013      	ands	r3, r2
 8003654:	2b00      	cmp	r3, #0
 8003656:	d002      	beq.n	800365e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003658:	2301      	movs	r3, #1
 800365a:	73fb      	strb	r3, [r7, #15]
 800365c:	e001      	b.n	8003662 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800365e:	2300      	movs	r3, #0
 8003660:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003662:	7bfb      	ldrb	r3, [r7, #15]
}
 8003664:	4618      	mov	r0, r3
 8003666:	3714      	adds	r7, #20
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	460b      	mov	r3, r1
 800367a:	807b      	strh	r3, [r7, #2]
 800367c:	4613      	mov	r3, r2
 800367e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003680:	787b      	ldrb	r3, [r7, #1]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d003      	beq.n	800368e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003686:	887a      	ldrh	r2, [r7, #2]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800368c:	e003      	b.n	8003696 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800368e:	887b      	ldrh	r3, [r7, #2]
 8003690:	041a      	lsls	r2, r3, #16
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	619a      	str	r2, [r3, #24]
}
 8003696:	bf00      	nop
 8003698:	370c      	adds	r7, #12
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
	...

080036a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	4603      	mov	r3, r0
 80036ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80036ae:	4b08      	ldr	r3, [pc, #32]	@ (80036d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80036b0:	695a      	ldr	r2, [r3, #20]
 80036b2:	88fb      	ldrh	r3, [r7, #6]
 80036b4:	4013      	ands	r3, r2
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d006      	beq.n	80036c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80036ba:	4a05      	ldr	r2, [pc, #20]	@ (80036d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80036bc:	88fb      	ldrh	r3, [r7, #6]
 80036be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80036c0:	88fb      	ldrh	r3, [r7, #6]
 80036c2:	4618      	mov	r0, r3
 80036c4:	f7fe fce8 	bl	8002098 <HAL_GPIO_EXTI_Callback>
  }
}
 80036c8:	bf00      	nop
 80036ca:	3708      	adds	r7, #8
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	40013c00 	.word	0x40013c00

080036d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d101      	bne.n	80036e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e12b      	b.n	800393e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d106      	bne.n	8003700 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f7ff f87c 	bl	80027f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2224      	movs	r2, #36	@ 0x24
 8003704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f022 0201 	bic.w	r2, r2, #1
 8003716:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003726:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003736:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003738:	f001 f8e2 	bl	8004900 <HAL_RCC_GetPCLK1Freq>
 800373c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	4a81      	ldr	r2, [pc, #516]	@ (8003948 <HAL_I2C_Init+0x274>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d807      	bhi.n	8003758 <HAL_I2C_Init+0x84>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	4a80      	ldr	r2, [pc, #512]	@ (800394c <HAL_I2C_Init+0x278>)
 800374c:	4293      	cmp	r3, r2
 800374e:	bf94      	ite	ls
 8003750:	2301      	movls	r3, #1
 8003752:	2300      	movhi	r3, #0
 8003754:	b2db      	uxtb	r3, r3
 8003756:	e006      	b.n	8003766 <HAL_I2C_Init+0x92>
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	4a7d      	ldr	r2, [pc, #500]	@ (8003950 <HAL_I2C_Init+0x27c>)
 800375c:	4293      	cmp	r3, r2
 800375e:	bf94      	ite	ls
 8003760:	2301      	movls	r3, #1
 8003762:	2300      	movhi	r3, #0
 8003764:	b2db      	uxtb	r3, r3
 8003766:	2b00      	cmp	r3, #0
 8003768:	d001      	beq.n	800376e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e0e7      	b.n	800393e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	4a78      	ldr	r2, [pc, #480]	@ (8003954 <HAL_I2C_Init+0x280>)
 8003772:	fba2 2303 	umull	r2, r3, r2, r3
 8003776:	0c9b      	lsrs	r3, r3, #18
 8003778:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	68ba      	ldr	r2, [r7, #8]
 800378a:	430a      	orrs	r2, r1
 800378c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	6a1b      	ldr	r3, [r3, #32]
 8003794:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	4a6a      	ldr	r2, [pc, #424]	@ (8003948 <HAL_I2C_Init+0x274>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d802      	bhi.n	80037a8 <HAL_I2C_Init+0xd4>
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	3301      	adds	r3, #1
 80037a6:	e009      	b.n	80037bc <HAL_I2C_Init+0xe8>
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80037ae:	fb02 f303 	mul.w	r3, r2, r3
 80037b2:	4a69      	ldr	r2, [pc, #420]	@ (8003958 <HAL_I2C_Init+0x284>)
 80037b4:	fba2 2303 	umull	r2, r3, r2, r3
 80037b8:	099b      	lsrs	r3, r3, #6
 80037ba:	3301      	adds	r3, #1
 80037bc:	687a      	ldr	r2, [r7, #4]
 80037be:	6812      	ldr	r2, [r2, #0]
 80037c0:	430b      	orrs	r3, r1
 80037c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	69db      	ldr	r3, [r3, #28]
 80037ca:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80037ce:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	495c      	ldr	r1, [pc, #368]	@ (8003948 <HAL_I2C_Init+0x274>)
 80037d8:	428b      	cmp	r3, r1
 80037da:	d819      	bhi.n	8003810 <HAL_I2C_Init+0x13c>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	1e59      	subs	r1, r3, #1
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80037ea:	1c59      	adds	r1, r3, #1
 80037ec:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80037f0:	400b      	ands	r3, r1
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d00a      	beq.n	800380c <HAL_I2C_Init+0x138>
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	1e59      	subs	r1, r3, #1
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	fbb1 f3f3 	udiv	r3, r1, r3
 8003804:	3301      	adds	r3, #1
 8003806:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800380a:	e051      	b.n	80038b0 <HAL_I2C_Init+0x1dc>
 800380c:	2304      	movs	r3, #4
 800380e:	e04f      	b.n	80038b0 <HAL_I2C_Init+0x1dc>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d111      	bne.n	800383c <HAL_I2C_Init+0x168>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	1e58      	subs	r0, r3, #1
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6859      	ldr	r1, [r3, #4]
 8003820:	460b      	mov	r3, r1
 8003822:	005b      	lsls	r3, r3, #1
 8003824:	440b      	add	r3, r1
 8003826:	fbb0 f3f3 	udiv	r3, r0, r3
 800382a:	3301      	adds	r3, #1
 800382c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003830:	2b00      	cmp	r3, #0
 8003832:	bf0c      	ite	eq
 8003834:	2301      	moveq	r3, #1
 8003836:	2300      	movne	r3, #0
 8003838:	b2db      	uxtb	r3, r3
 800383a:	e012      	b.n	8003862 <HAL_I2C_Init+0x18e>
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	1e58      	subs	r0, r3, #1
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6859      	ldr	r1, [r3, #4]
 8003844:	460b      	mov	r3, r1
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	440b      	add	r3, r1
 800384a:	0099      	lsls	r1, r3, #2
 800384c:	440b      	add	r3, r1
 800384e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003852:	3301      	adds	r3, #1
 8003854:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003858:	2b00      	cmp	r3, #0
 800385a:	bf0c      	ite	eq
 800385c:	2301      	moveq	r3, #1
 800385e:	2300      	movne	r3, #0
 8003860:	b2db      	uxtb	r3, r3
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <HAL_I2C_Init+0x196>
 8003866:	2301      	movs	r3, #1
 8003868:	e022      	b.n	80038b0 <HAL_I2C_Init+0x1dc>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d10e      	bne.n	8003890 <HAL_I2C_Init+0x1bc>
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	1e58      	subs	r0, r3, #1
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6859      	ldr	r1, [r3, #4]
 800387a:	460b      	mov	r3, r1
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	440b      	add	r3, r1
 8003880:	fbb0 f3f3 	udiv	r3, r0, r3
 8003884:	3301      	adds	r3, #1
 8003886:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800388a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800388e:	e00f      	b.n	80038b0 <HAL_I2C_Init+0x1dc>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	1e58      	subs	r0, r3, #1
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6859      	ldr	r1, [r3, #4]
 8003898:	460b      	mov	r3, r1
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	440b      	add	r3, r1
 800389e:	0099      	lsls	r1, r3, #2
 80038a0:	440b      	add	r3, r1
 80038a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80038a6:	3301      	adds	r3, #1
 80038a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038ac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80038b0:	6879      	ldr	r1, [r7, #4]
 80038b2:	6809      	ldr	r1, [r1, #0]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	69da      	ldr	r2, [r3, #28]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a1b      	ldr	r3, [r3, #32]
 80038ca:	431a      	orrs	r2, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	430a      	orrs	r2, r1
 80038d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80038de:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	6911      	ldr	r1, [r2, #16]
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	68d2      	ldr	r2, [r2, #12]
 80038ea:	4311      	orrs	r1, r2
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	6812      	ldr	r2, [r2, #0]
 80038f0:	430b      	orrs	r3, r1
 80038f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	695a      	ldr	r2, [r3, #20]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	699b      	ldr	r3, [r3, #24]
 8003906:	431a      	orrs	r2, r3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	430a      	orrs	r2, r1
 800390e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f042 0201 	orr.w	r2, r2, #1
 800391e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2220      	movs	r2, #32
 800392a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800393c:	2300      	movs	r3, #0
}
 800393e:	4618      	mov	r0, r3
 8003940:	3710      	adds	r7, #16
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	000186a0 	.word	0x000186a0
 800394c:	001e847f 	.word	0x001e847f
 8003950:	003d08ff 	.word	0x003d08ff
 8003954:	431bde83 	.word	0x431bde83
 8003958:	10624dd3 	.word	0x10624dd3

0800395c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b088      	sub	sp, #32
 8003960:	af02      	add	r7, sp, #8
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	4608      	mov	r0, r1
 8003966:	4611      	mov	r1, r2
 8003968:	461a      	mov	r2, r3
 800396a:	4603      	mov	r3, r0
 800396c:	817b      	strh	r3, [r7, #10]
 800396e:	460b      	mov	r3, r1
 8003970:	813b      	strh	r3, [r7, #8]
 8003972:	4613      	mov	r3, r2
 8003974:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003976:	f7ff fb1f 	bl	8002fb8 <HAL_GetTick>
 800397a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b20      	cmp	r3, #32
 8003986:	f040 80d9 	bne.w	8003b3c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	9300      	str	r3, [sp, #0]
 800398e:	2319      	movs	r3, #25
 8003990:	2201      	movs	r2, #1
 8003992:	496d      	ldr	r1, [pc, #436]	@ (8003b48 <HAL_I2C_Mem_Write+0x1ec>)
 8003994:	68f8      	ldr	r0, [r7, #12]
 8003996:	f000 fc8b 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 800399a:	4603      	mov	r3, r0
 800399c:	2b00      	cmp	r3, #0
 800399e:	d001      	beq.n	80039a4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80039a0:	2302      	movs	r3, #2
 80039a2:	e0cc      	b.n	8003b3e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d101      	bne.n	80039b2 <HAL_I2C_Mem_Write+0x56>
 80039ae:	2302      	movs	r3, #2
 80039b0:	e0c5      	b.n	8003b3e <HAL_I2C_Mem_Write+0x1e2>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2201      	movs	r2, #1
 80039b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0301 	and.w	r3, r3, #1
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d007      	beq.n	80039d8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f042 0201 	orr.w	r2, r2, #1
 80039d6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039e6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2221      	movs	r2, #33	@ 0x21
 80039ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2240      	movs	r2, #64	@ 0x40
 80039f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6a3a      	ldr	r2, [r7, #32]
 8003a02:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003a08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a0e:	b29a      	uxth	r2, r3
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	4a4d      	ldr	r2, [pc, #308]	@ (8003b4c <HAL_I2C_Mem_Write+0x1f0>)
 8003a18:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a1a:	88f8      	ldrh	r0, [r7, #6]
 8003a1c:	893a      	ldrh	r2, [r7, #8]
 8003a1e:	8979      	ldrh	r1, [r7, #10]
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	9301      	str	r3, [sp, #4]
 8003a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a26:	9300      	str	r3, [sp, #0]
 8003a28:	4603      	mov	r3, r0
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f000 fac2 	bl	8003fb4 <I2C_RequestMemoryWrite>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d052      	beq.n	8003adc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e081      	b.n	8003b3e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a3a:	697a      	ldr	r2, [r7, #20]
 8003a3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a3e:	68f8      	ldr	r0, [r7, #12]
 8003a40:	f000 fd50 	bl	80044e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00d      	beq.n	8003a66 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4e:	2b04      	cmp	r3, #4
 8003a50:	d107      	bne.n	8003a62 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a60:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e06b      	b.n	8003b3e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6a:	781a      	ldrb	r2, [r3, #0]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a76:	1c5a      	adds	r2, r3, #1
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a80:	3b01      	subs	r3, #1
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	3b01      	subs	r3, #1
 8003a90:	b29a      	uxth	r2, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	695b      	ldr	r3, [r3, #20]
 8003a9c:	f003 0304 	and.w	r3, r3, #4
 8003aa0:	2b04      	cmp	r3, #4
 8003aa2:	d11b      	bne.n	8003adc <HAL_I2C_Mem_Write+0x180>
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d017      	beq.n	8003adc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab0:	781a      	ldrb	r2, [r3, #0]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003abc:	1c5a      	adds	r2, r3, #1
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ac6:	3b01      	subs	r3, #1
 8003ac8:	b29a      	uxth	r2, r3
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	b29a      	uxth	r2, r3
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d1aa      	bne.n	8003a3a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ae4:	697a      	ldr	r2, [r7, #20]
 8003ae6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ae8:	68f8      	ldr	r0, [r7, #12]
 8003aea:	f000 fd43 	bl	8004574 <I2C_WaitOnBTFFlagUntilTimeout>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00d      	beq.n	8003b10 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af8:	2b04      	cmp	r3, #4
 8003afa:	d107      	bne.n	8003b0c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b0a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e016      	b.n	8003b3e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2220      	movs	r2, #32
 8003b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2200      	movs	r2, #0
 8003b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	e000      	b.n	8003b3e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003b3c:	2302      	movs	r3, #2
  }
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3718      	adds	r7, #24
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	00100002 	.word	0x00100002
 8003b4c:	ffff0000 	.word	0xffff0000

08003b50 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b08c      	sub	sp, #48	@ 0x30
 8003b54:	af02      	add	r7, sp, #8
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	4608      	mov	r0, r1
 8003b5a:	4611      	mov	r1, r2
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	4603      	mov	r3, r0
 8003b60:	817b      	strh	r3, [r7, #10]
 8003b62:	460b      	mov	r3, r1
 8003b64:	813b      	strh	r3, [r7, #8]
 8003b66:	4613      	mov	r3, r2
 8003b68:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b6a:	f7ff fa25 	bl	8002fb8 <HAL_GetTick>
 8003b6e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	2b20      	cmp	r3, #32
 8003b7a:	f040 8214 	bne.w	8003fa6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b80:	9300      	str	r3, [sp, #0]
 8003b82:	2319      	movs	r3, #25
 8003b84:	2201      	movs	r2, #1
 8003b86:	497b      	ldr	r1, [pc, #492]	@ (8003d74 <HAL_I2C_Mem_Read+0x224>)
 8003b88:	68f8      	ldr	r0, [r7, #12]
 8003b8a:	f000 fb91 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d001      	beq.n	8003b98 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003b94:	2302      	movs	r3, #2
 8003b96:	e207      	b.n	8003fa8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d101      	bne.n	8003ba6 <HAL_I2C_Mem_Read+0x56>
 8003ba2:	2302      	movs	r3, #2
 8003ba4:	e200      	b.n	8003fa8 <HAL_I2C_Mem_Read+0x458>
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2201      	movs	r2, #1
 8003baa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0301 	and.w	r3, r3, #1
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d007      	beq.n	8003bcc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f042 0201 	orr.w	r2, r2, #1
 8003bca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bda:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2222      	movs	r2, #34	@ 0x22
 8003be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2240      	movs	r2, #64	@ 0x40
 8003be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bf6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003bfc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c02:	b29a      	uxth	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	4a5b      	ldr	r2, [pc, #364]	@ (8003d78 <HAL_I2C_Mem_Read+0x228>)
 8003c0c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c0e:	88f8      	ldrh	r0, [r7, #6]
 8003c10:	893a      	ldrh	r2, [r7, #8]
 8003c12:	8979      	ldrh	r1, [r7, #10]
 8003c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c16:	9301      	str	r3, [sp, #4]
 8003c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c1a:	9300      	str	r3, [sp, #0]
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	68f8      	ldr	r0, [r7, #12]
 8003c20:	f000 fa5e 	bl	80040e0 <I2C_RequestMemoryRead>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d001      	beq.n	8003c2e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e1bc      	b.n	8003fa8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d113      	bne.n	8003c5e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c36:	2300      	movs	r3, #0
 8003c38:	623b      	str	r3, [r7, #32]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	695b      	ldr	r3, [r3, #20]
 8003c40:	623b      	str	r3, [r7, #32]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	699b      	ldr	r3, [r3, #24]
 8003c48:	623b      	str	r3, [r7, #32]
 8003c4a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c5a:	601a      	str	r2, [r3, #0]
 8003c5c:	e190      	b.n	8003f80 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d11b      	bne.n	8003c9e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c74:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c76:	2300      	movs	r3, #0
 8003c78:	61fb      	str	r3, [r7, #28]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	695b      	ldr	r3, [r3, #20]
 8003c80:	61fb      	str	r3, [r7, #28]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	61fb      	str	r3, [r7, #28]
 8003c8a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c9a:	601a      	str	r2, [r3, #0]
 8003c9c:	e170      	b.n	8003f80 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d11b      	bne.n	8003cde <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cb4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cc4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	61bb      	str	r3, [r7, #24]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	695b      	ldr	r3, [r3, #20]
 8003cd0:	61bb      	str	r3, [r7, #24]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	61bb      	str	r3, [r7, #24]
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	e150      	b.n	8003f80 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cde:	2300      	movs	r3, #0
 8003ce0:	617b      	str	r3, [r7, #20]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	695b      	ldr	r3, [r3, #20]
 8003ce8:	617b      	str	r3, [r7, #20]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	699b      	ldr	r3, [r3, #24]
 8003cf0:	617b      	str	r3, [r7, #20]
 8003cf2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003cf4:	e144      	b.n	8003f80 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cfa:	2b03      	cmp	r3, #3
 8003cfc:	f200 80f1 	bhi.w	8003ee2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d123      	bne.n	8003d50 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d0a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003d0c:	68f8      	ldr	r0, [r7, #12]
 8003d0e:	f000 fc79 	bl	8004604 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d001      	beq.n	8003d1c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e145      	b.n	8003fa8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	691a      	ldr	r2, [r3, #16]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d26:	b2d2      	uxtb	r2, r2
 8003d28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2e:	1c5a      	adds	r2, r3, #1
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d38:	3b01      	subs	r3, #1
 8003d3a:	b29a      	uxth	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	3b01      	subs	r3, #1
 8003d48:	b29a      	uxth	r2, r3
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003d4e:	e117      	b.n	8003f80 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d54:	2b02      	cmp	r3, #2
 8003d56:	d14e      	bne.n	8003df6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5a:	9300      	str	r3, [sp, #0]
 8003d5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d5e:	2200      	movs	r2, #0
 8003d60:	4906      	ldr	r1, [pc, #24]	@ (8003d7c <HAL_I2C_Mem_Read+0x22c>)
 8003d62:	68f8      	ldr	r0, [r7, #12]
 8003d64:	f000 faa4 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d008      	beq.n	8003d80 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e11a      	b.n	8003fa8 <HAL_I2C_Mem_Read+0x458>
 8003d72:	bf00      	nop
 8003d74:	00100002 	.word	0x00100002
 8003d78:	ffff0000 	.word	0xffff0000
 8003d7c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	691a      	ldr	r2, [r3, #16]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9a:	b2d2      	uxtb	r2, r2
 8003d9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003da2:	1c5a      	adds	r2, r3, #1
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dac:	3b01      	subs	r3, #1
 8003dae:	b29a      	uxth	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	3b01      	subs	r3, #1
 8003dbc:	b29a      	uxth	r2, r3
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	691a      	ldr	r2, [r3, #16]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dcc:	b2d2      	uxtb	r2, r2
 8003dce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd4:	1c5a      	adds	r2, r3, #1
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dde:	3b01      	subs	r3, #1
 8003de0:	b29a      	uxth	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	3b01      	subs	r3, #1
 8003dee:	b29a      	uxth	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003df4:	e0c4      	b.n	8003f80 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df8:	9300      	str	r3, [sp, #0]
 8003dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	496c      	ldr	r1, [pc, #432]	@ (8003fb0 <HAL_I2C_Mem_Read+0x460>)
 8003e00:	68f8      	ldr	r0, [r7, #12]
 8003e02:	f000 fa55 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 8003e06:	4603      	mov	r3, r0
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d001      	beq.n	8003e10 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e0cb      	b.n	8003fa8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e1e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	691a      	ldr	r2, [r3, #16]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e2a:	b2d2      	uxtb	r2, r2
 8003e2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e32:	1c5a      	adds	r2, r3, #1
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e3c:	3b01      	subs	r3, #1
 8003e3e:	b29a      	uxth	r2, r3
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	3b01      	subs	r3, #1
 8003e4c:	b29a      	uxth	r2, r3
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e54:	9300      	str	r3, [sp, #0]
 8003e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e58:	2200      	movs	r2, #0
 8003e5a:	4955      	ldr	r1, [pc, #340]	@ (8003fb0 <HAL_I2C_Mem_Read+0x460>)
 8003e5c:	68f8      	ldr	r0, [r7, #12]
 8003e5e:	f000 fa27 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d001      	beq.n	8003e6c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e09d      	b.n	8003fa8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	691a      	ldr	r2, [r3, #16]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e86:	b2d2      	uxtb	r2, r2
 8003e88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e8e:	1c5a      	adds	r2, r3, #1
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e98:	3b01      	subs	r3, #1
 8003e9a:	b29a      	uxth	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	b29a      	uxth	r2, r3
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	691a      	ldr	r2, [r3, #16]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb8:	b2d2      	uxtb	r2, r2
 8003eba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec0:	1c5a      	adds	r2, r3, #1
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eca:	3b01      	subs	r3, #1
 8003ecc:	b29a      	uxth	r2, r3
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	3b01      	subs	r3, #1
 8003eda:	b29a      	uxth	r2, r3
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003ee0:	e04e      	b.n	8003f80 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ee4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003ee6:	68f8      	ldr	r0, [r7, #12]
 8003ee8:	f000 fb8c 	bl	8004604 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003eec:	4603      	mov	r3, r0
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d001      	beq.n	8003ef6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e058      	b.n	8003fa8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	691a      	ldr	r2, [r3, #16]
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f00:	b2d2      	uxtb	r2, r2
 8003f02:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f08:	1c5a      	adds	r2, r3, #1
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f12:	3b01      	subs	r3, #1
 8003f14:	b29a      	uxth	r2, r3
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	3b01      	subs	r3, #1
 8003f22:	b29a      	uxth	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	f003 0304 	and.w	r3, r3, #4
 8003f32:	2b04      	cmp	r3, #4
 8003f34:	d124      	bne.n	8003f80 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f3a:	2b03      	cmp	r3, #3
 8003f3c:	d107      	bne.n	8003f4e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f4c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	691a      	ldr	r2, [r3, #16]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f58:	b2d2      	uxtb	r2, r2
 8003f5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f60:	1c5a      	adds	r2, r3, #1
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f6a:	3b01      	subs	r3, #1
 8003f6c:	b29a      	uxth	r2, r3
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f76:	b29b      	uxth	r3, r3
 8003f78:	3b01      	subs	r3, #1
 8003f7a:	b29a      	uxth	r2, r3
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	f47f aeb6 	bne.w	8003cf6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2220      	movs	r2, #32
 8003f8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	e000      	b.n	8003fa8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003fa6:	2302      	movs	r3, #2
  }
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3728      	adds	r7, #40	@ 0x28
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	00010004 	.word	0x00010004

08003fb4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b088      	sub	sp, #32
 8003fb8:	af02      	add	r7, sp, #8
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	4608      	mov	r0, r1
 8003fbe:	4611      	mov	r1, r2
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	817b      	strh	r3, [r7, #10]
 8003fc6:	460b      	mov	r3, r1
 8003fc8:	813b      	strh	r3, [r7, #8]
 8003fca:	4613      	mov	r3, r2
 8003fcc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003fdc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe0:	9300      	str	r3, [sp, #0]
 8003fe2:	6a3b      	ldr	r3, [r7, #32]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003fea:	68f8      	ldr	r0, [r7, #12]
 8003fec:	f000 f960 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d00d      	beq.n	8004012 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004000:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004004:	d103      	bne.n	800400e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800400c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e05f      	b.n	80040d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004012:	897b      	ldrh	r3, [r7, #10]
 8004014:	b2db      	uxtb	r3, r3
 8004016:	461a      	mov	r2, r3
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004020:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004024:	6a3a      	ldr	r2, [r7, #32]
 8004026:	492d      	ldr	r1, [pc, #180]	@ (80040dc <I2C_RequestMemoryWrite+0x128>)
 8004028:	68f8      	ldr	r0, [r7, #12]
 800402a:	f000 f9bb 	bl	80043a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e04c      	b.n	80040d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004038:	2300      	movs	r3, #0
 800403a:	617b      	str	r3, [r7, #20]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	617b      	str	r3, [r7, #20]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	699b      	ldr	r3, [r3, #24]
 800404a:	617b      	str	r3, [r7, #20]
 800404c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800404e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004050:	6a39      	ldr	r1, [r7, #32]
 8004052:	68f8      	ldr	r0, [r7, #12]
 8004054:	f000 fa46 	bl	80044e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d00d      	beq.n	800407a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004062:	2b04      	cmp	r3, #4
 8004064:	d107      	bne.n	8004076 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004074:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e02b      	b.n	80040d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800407a:	88fb      	ldrh	r3, [r7, #6]
 800407c:	2b01      	cmp	r3, #1
 800407e:	d105      	bne.n	800408c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004080:	893b      	ldrh	r3, [r7, #8]
 8004082:	b2da      	uxtb	r2, r3
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	611a      	str	r2, [r3, #16]
 800408a:	e021      	b.n	80040d0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800408c:	893b      	ldrh	r3, [r7, #8]
 800408e:	0a1b      	lsrs	r3, r3, #8
 8004090:	b29b      	uxth	r3, r3
 8004092:	b2da      	uxtb	r2, r3
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800409a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800409c:	6a39      	ldr	r1, [r7, #32]
 800409e:	68f8      	ldr	r0, [r7, #12]
 80040a0:	f000 fa20 	bl	80044e4 <I2C_WaitOnTXEFlagUntilTimeout>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d00d      	beq.n	80040c6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ae:	2b04      	cmp	r3, #4
 80040b0:	d107      	bne.n	80040c2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040c0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e005      	b.n	80040d2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040c6:	893b      	ldrh	r3, [r7, #8]
 80040c8:	b2da      	uxtb	r2, r3
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3718      	adds	r7, #24
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	bf00      	nop
 80040dc:	00010002 	.word	0x00010002

080040e0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b088      	sub	sp, #32
 80040e4:	af02      	add	r7, sp, #8
 80040e6:	60f8      	str	r0, [r7, #12]
 80040e8:	4608      	mov	r0, r1
 80040ea:	4611      	mov	r1, r2
 80040ec:	461a      	mov	r2, r3
 80040ee:	4603      	mov	r3, r0
 80040f0:	817b      	strh	r3, [r7, #10]
 80040f2:	460b      	mov	r3, r1
 80040f4:	813b      	strh	r3, [r7, #8]
 80040f6:	4613      	mov	r3, r2
 80040f8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004108:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004118:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800411a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800411c:	9300      	str	r3, [sp, #0]
 800411e:	6a3b      	ldr	r3, [r7, #32]
 8004120:	2200      	movs	r2, #0
 8004122:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004126:	68f8      	ldr	r0, [r7, #12]
 8004128:	f000 f8c2 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 800412c:	4603      	mov	r3, r0
 800412e:	2b00      	cmp	r3, #0
 8004130:	d00d      	beq.n	800414e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800413c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004140:	d103      	bne.n	800414a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004148:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e0aa      	b.n	80042a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800414e:	897b      	ldrh	r3, [r7, #10]
 8004150:	b2db      	uxtb	r3, r3
 8004152:	461a      	mov	r2, r3
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800415c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800415e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004160:	6a3a      	ldr	r2, [r7, #32]
 8004162:	4952      	ldr	r1, [pc, #328]	@ (80042ac <I2C_RequestMemoryRead+0x1cc>)
 8004164:	68f8      	ldr	r0, [r7, #12]
 8004166:	f000 f91d 	bl	80043a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d001      	beq.n	8004174 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e097      	b.n	80042a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004174:	2300      	movs	r3, #0
 8004176:	617b      	str	r3, [r7, #20]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	695b      	ldr	r3, [r3, #20]
 800417e:	617b      	str	r3, [r7, #20]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	699b      	ldr	r3, [r3, #24]
 8004186:	617b      	str	r3, [r7, #20]
 8004188:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800418a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800418c:	6a39      	ldr	r1, [r7, #32]
 800418e:	68f8      	ldr	r0, [r7, #12]
 8004190:	f000 f9a8 	bl	80044e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00d      	beq.n	80041b6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419e:	2b04      	cmp	r3, #4
 80041a0:	d107      	bne.n	80041b2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041b0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	e076      	b.n	80042a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041b6:	88fb      	ldrh	r3, [r7, #6]
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d105      	bne.n	80041c8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041bc:	893b      	ldrh	r3, [r7, #8]
 80041be:	b2da      	uxtb	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	611a      	str	r2, [r3, #16]
 80041c6:	e021      	b.n	800420c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80041c8:	893b      	ldrh	r3, [r7, #8]
 80041ca:	0a1b      	lsrs	r3, r3, #8
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	b2da      	uxtb	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041d8:	6a39      	ldr	r1, [r7, #32]
 80041da:	68f8      	ldr	r0, [r7, #12]
 80041dc:	f000 f982 	bl	80044e4 <I2C_WaitOnTXEFlagUntilTimeout>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d00d      	beq.n	8004202 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ea:	2b04      	cmp	r3, #4
 80041ec:	d107      	bne.n	80041fe <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041fc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e050      	b.n	80042a4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004202:	893b      	ldrh	r3, [r7, #8]
 8004204:	b2da      	uxtb	r2, r3
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800420c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800420e:	6a39      	ldr	r1, [r7, #32]
 8004210:	68f8      	ldr	r0, [r7, #12]
 8004212:	f000 f967 	bl	80044e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004216:	4603      	mov	r3, r0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d00d      	beq.n	8004238 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004220:	2b04      	cmp	r3, #4
 8004222:	d107      	bne.n	8004234 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	681a      	ldr	r2, [r3, #0]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004232:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e035      	b.n	80042a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004246:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800424a:	9300      	str	r3, [sp, #0]
 800424c:	6a3b      	ldr	r3, [r7, #32]
 800424e:	2200      	movs	r2, #0
 8004250:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004254:	68f8      	ldr	r0, [r7, #12]
 8004256:	f000 f82b 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d00d      	beq.n	800427c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800426a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800426e:	d103      	bne.n	8004278 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004276:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004278:	2303      	movs	r3, #3
 800427a:	e013      	b.n	80042a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800427c:	897b      	ldrh	r3, [r7, #10]
 800427e:	b2db      	uxtb	r3, r3
 8004280:	f043 0301 	orr.w	r3, r3, #1
 8004284:	b2da      	uxtb	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800428c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800428e:	6a3a      	ldr	r2, [r7, #32]
 8004290:	4906      	ldr	r1, [pc, #24]	@ (80042ac <I2C_RequestMemoryRead+0x1cc>)
 8004292:	68f8      	ldr	r0, [r7, #12]
 8004294:	f000 f886 	bl	80043a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d001      	beq.n	80042a2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e000      	b.n	80042a4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3718      	adds	r7, #24
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	00010002 	.word	0x00010002

080042b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	60b9      	str	r1, [r7, #8]
 80042ba:	603b      	str	r3, [r7, #0]
 80042bc:	4613      	mov	r3, r2
 80042be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042c0:	e048      	b.n	8004354 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042c8:	d044      	beq.n	8004354 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042ca:	f7fe fe75 	bl	8002fb8 <HAL_GetTick>
 80042ce:	4602      	mov	r2, r0
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	683a      	ldr	r2, [r7, #0]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d302      	bcc.n	80042e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d139      	bne.n	8004354 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	0c1b      	lsrs	r3, r3, #16
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d10d      	bne.n	8004306 <I2C_WaitOnFlagUntilTimeout+0x56>
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	695b      	ldr	r3, [r3, #20]
 80042f0:	43da      	mvns	r2, r3
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	4013      	ands	r3, r2
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	bf0c      	ite	eq
 80042fc:	2301      	moveq	r3, #1
 80042fe:	2300      	movne	r3, #0
 8004300:	b2db      	uxtb	r3, r3
 8004302:	461a      	mov	r2, r3
 8004304:	e00c      	b.n	8004320 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	43da      	mvns	r2, r3
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	4013      	ands	r3, r2
 8004312:	b29b      	uxth	r3, r3
 8004314:	2b00      	cmp	r3, #0
 8004316:	bf0c      	ite	eq
 8004318:	2301      	moveq	r3, #1
 800431a:	2300      	movne	r3, #0
 800431c:	b2db      	uxtb	r3, r3
 800431e:	461a      	mov	r2, r3
 8004320:	79fb      	ldrb	r3, [r7, #7]
 8004322:	429a      	cmp	r2, r3
 8004324:	d116      	bne.n	8004354 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2200      	movs	r2, #0
 800432a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2220      	movs	r2, #32
 8004330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2200      	movs	r2, #0
 8004338:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004340:	f043 0220 	orr.w	r2, r3, #32
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e023      	b.n	800439c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	0c1b      	lsrs	r3, r3, #16
 8004358:	b2db      	uxtb	r3, r3
 800435a:	2b01      	cmp	r3, #1
 800435c:	d10d      	bne.n	800437a <I2C_WaitOnFlagUntilTimeout+0xca>
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	695b      	ldr	r3, [r3, #20]
 8004364:	43da      	mvns	r2, r3
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	4013      	ands	r3, r2
 800436a:	b29b      	uxth	r3, r3
 800436c:	2b00      	cmp	r3, #0
 800436e:	bf0c      	ite	eq
 8004370:	2301      	moveq	r3, #1
 8004372:	2300      	movne	r3, #0
 8004374:	b2db      	uxtb	r3, r3
 8004376:	461a      	mov	r2, r3
 8004378:	e00c      	b.n	8004394 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	699b      	ldr	r3, [r3, #24]
 8004380:	43da      	mvns	r2, r3
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	4013      	ands	r3, r2
 8004386:	b29b      	uxth	r3, r3
 8004388:	2b00      	cmp	r3, #0
 800438a:	bf0c      	ite	eq
 800438c:	2301      	moveq	r3, #1
 800438e:	2300      	movne	r3, #0
 8004390:	b2db      	uxtb	r3, r3
 8004392:	461a      	mov	r2, r3
 8004394:	79fb      	ldrb	r3, [r7, #7]
 8004396:	429a      	cmp	r2, r3
 8004398:	d093      	beq.n	80042c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800439a:	2300      	movs	r3, #0
}
 800439c:	4618      	mov	r0, r3
 800439e:	3710      	adds	r7, #16
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}

080043a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b084      	sub	sp, #16
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	607a      	str	r2, [r7, #4]
 80043b0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80043b2:	e071      	b.n	8004498 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	695b      	ldr	r3, [r3, #20]
 80043ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043c2:	d123      	bne.n	800440c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043d2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80043dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2200      	movs	r2, #0
 80043e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2220      	movs	r2, #32
 80043e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2200      	movs	r2, #0
 80043f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f8:	f043 0204 	orr.w	r2, r3, #4
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e067      	b.n	80044dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004412:	d041      	beq.n	8004498 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004414:	f7fe fdd0 	bl	8002fb8 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	429a      	cmp	r2, r3
 8004422:	d302      	bcc.n	800442a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d136      	bne.n	8004498 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	0c1b      	lsrs	r3, r3, #16
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2b01      	cmp	r3, #1
 8004432:	d10c      	bne.n	800444e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	43da      	mvns	r2, r3
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	4013      	ands	r3, r2
 8004440:	b29b      	uxth	r3, r3
 8004442:	2b00      	cmp	r3, #0
 8004444:	bf14      	ite	ne
 8004446:	2301      	movne	r3, #1
 8004448:	2300      	moveq	r3, #0
 800444a:	b2db      	uxtb	r3, r3
 800444c:	e00b      	b.n	8004466 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	699b      	ldr	r3, [r3, #24]
 8004454:	43da      	mvns	r2, r3
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	4013      	ands	r3, r2
 800445a:	b29b      	uxth	r3, r3
 800445c:	2b00      	cmp	r3, #0
 800445e:	bf14      	ite	ne
 8004460:	2301      	movne	r3, #1
 8004462:	2300      	moveq	r3, #0
 8004464:	b2db      	uxtb	r3, r3
 8004466:	2b00      	cmp	r3, #0
 8004468:	d016      	beq.n	8004498 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2220      	movs	r2, #32
 8004474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004484:	f043 0220 	orr.w	r2, r3, #32
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e021      	b.n	80044dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	0c1b      	lsrs	r3, r3, #16
 800449c:	b2db      	uxtb	r3, r3
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d10c      	bne.n	80044bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	43da      	mvns	r2, r3
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	4013      	ands	r3, r2
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	bf14      	ite	ne
 80044b4:	2301      	movne	r3, #1
 80044b6:	2300      	moveq	r3, #0
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	e00b      	b.n	80044d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	699b      	ldr	r3, [r3, #24]
 80044c2:	43da      	mvns	r2, r3
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	4013      	ands	r3, r2
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	bf14      	ite	ne
 80044ce:	2301      	movne	r3, #1
 80044d0:	2300      	moveq	r3, #0
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f47f af6d 	bne.w	80043b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80044da:	2300      	movs	r3, #0
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3710      	adds	r7, #16
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80044f0:	e034      	b.n	800455c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80044f2:	68f8      	ldr	r0, [r7, #12]
 80044f4:	f000 f8e3 	bl	80046be <I2C_IsAcknowledgeFailed>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d001      	beq.n	8004502 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e034      	b.n	800456c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004508:	d028      	beq.n	800455c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800450a:	f7fe fd55 	bl	8002fb8 <HAL_GetTick>
 800450e:	4602      	mov	r2, r0
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	1ad3      	subs	r3, r2, r3
 8004514:	68ba      	ldr	r2, [r7, #8]
 8004516:	429a      	cmp	r2, r3
 8004518:	d302      	bcc.n	8004520 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d11d      	bne.n	800455c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800452a:	2b80      	cmp	r3, #128	@ 0x80
 800452c:	d016      	beq.n	800455c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2200      	movs	r2, #0
 8004532:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2220      	movs	r2, #32
 8004538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2200      	movs	r2, #0
 8004540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004548:	f043 0220 	orr.w	r2, r3, #32
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2200      	movs	r2, #0
 8004554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	e007      	b.n	800456c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004566:	2b80      	cmp	r3, #128	@ 0x80
 8004568:	d1c3      	bne.n	80044f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800456a:	2300      	movs	r3, #0
}
 800456c:	4618      	mov	r0, r3
 800456e:	3710      	adds	r7, #16
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}

08004574 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	60b9      	str	r1, [r7, #8]
 800457e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004580:	e034      	b.n	80045ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004582:	68f8      	ldr	r0, [r7, #12]
 8004584:	f000 f89b 	bl	80046be <I2C_IsAcknowledgeFailed>
 8004588:	4603      	mov	r3, r0
 800458a:	2b00      	cmp	r3, #0
 800458c:	d001      	beq.n	8004592 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e034      	b.n	80045fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004598:	d028      	beq.n	80045ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800459a:	f7fe fd0d 	bl	8002fb8 <HAL_GetTick>
 800459e:	4602      	mov	r2, r0
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	68ba      	ldr	r2, [r7, #8]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d302      	bcc.n	80045b0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d11d      	bne.n	80045ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	f003 0304 	and.w	r3, r3, #4
 80045ba:	2b04      	cmp	r3, #4
 80045bc:	d016      	beq.n	80045ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2220      	movs	r2, #32
 80045c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d8:	f043 0220 	orr.w	r2, r3, #32
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e007      	b.n	80045fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	695b      	ldr	r3, [r3, #20]
 80045f2:	f003 0304 	and.w	r3, r3, #4
 80045f6:	2b04      	cmp	r3, #4
 80045f8:	d1c3      	bne.n	8004582 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80045fa:	2300      	movs	r3, #0
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3710      	adds	r7, #16
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004610:	e049      	b.n	80046a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	695b      	ldr	r3, [r3, #20]
 8004618:	f003 0310 	and.w	r3, r3, #16
 800461c:	2b10      	cmp	r3, #16
 800461e:	d119      	bne.n	8004654 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f06f 0210 	mvn.w	r2, #16
 8004628:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2200      	movs	r2, #0
 800462e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2220      	movs	r2, #32
 8004634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2200      	movs	r2, #0
 800463c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e030      	b.n	80046b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004654:	f7fe fcb0 	bl	8002fb8 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	68ba      	ldr	r2, [r7, #8]
 8004660:	429a      	cmp	r2, r3
 8004662:	d302      	bcc.n	800466a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d11d      	bne.n	80046a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	695b      	ldr	r3, [r3, #20]
 8004670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004674:	2b40      	cmp	r3, #64	@ 0x40
 8004676:	d016      	beq.n	80046a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2200      	movs	r2, #0
 800467c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2220      	movs	r2, #32
 8004682:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004692:	f043 0220 	orr.w	r2, r3, #32
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e007      	b.n	80046b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	695b      	ldr	r3, [r3, #20]
 80046ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046b0:	2b40      	cmp	r3, #64	@ 0x40
 80046b2:	d1ae      	bne.n	8004612 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80046be:	b480      	push	{r7}
 80046c0:	b083      	sub	sp, #12
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	695b      	ldr	r3, [r3, #20]
 80046cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046d4:	d11b      	bne.n	800470e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80046de:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2220      	movs	r2, #32
 80046ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046fa:	f043 0204 	orr.w	r2, r3, #4
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e000      	b.n	8004710 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800470e:	2300      	movs	r3, #0
}
 8004710:	4618      	mov	r0, r3
 8004712:	370c      	adds	r7, #12
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr

0800471c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b084      	sub	sp, #16
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d101      	bne.n	8004730 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e0cc      	b.n	80048ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004730:	4b68      	ldr	r3, [pc, #416]	@ (80048d4 <HAL_RCC_ClockConfig+0x1b8>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 030f 	and.w	r3, r3, #15
 8004738:	683a      	ldr	r2, [r7, #0]
 800473a:	429a      	cmp	r2, r3
 800473c:	d90c      	bls.n	8004758 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800473e:	4b65      	ldr	r3, [pc, #404]	@ (80048d4 <HAL_RCC_ClockConfig+0x1b8>)
 8004740:	683a      	ldr	r2, [r7, #0]
 8004742:	b2d2      	uxtb	r2, r2
 8004744:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004746:	4b63      	ldr	r3, [pc, #396]	@ (80048d4 <HAL_RCC_ClockConfig+0x1b8>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 030f 	and.w	r3, r3, #15
 800474e:	683a      	ldr	r2, [r7, #0]
 8004750:	429a      	cmp	r2, r3
 8004752:	d001      	beq.n	8004758 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	e0b8      	b.n	80048ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 0302 	and.w	r3, r3, #2
 8004760:	2b00      	cmp	r3, #0
 8004762:	d020      	beq.n	80047a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0304 	and.w	r3, r3, #4
 800476c:	2b00      	cmp	r3, #0
 800476e:	d005      	beq.n	800477c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004770:	4b59      	ldr	r3, [pc, #356]	@ (80048d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	4a58      	ldr	r2, [pc, #352]	@ (80048d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004776:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800477a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 0308 	and.w	r3, r3, #8
 8004784:	2b00      	cmp	r3, #0
 8004786:	d005      	beq.n	8004794 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004788:	4b53      	ldr	r3, [pc, #332]	@ (80048d8 <HAL_RCC_ClockConfig+0x1bc>)
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	4a52      	ldr	r2, [pc, #328]	@ (80048d8 <HAL_RCC_ClockConfig+0x1bc>)
 800478e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004792:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004794:	4b50      	ldr	r3, [pc, #320]	@ (80048d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	494d      	ldr	r1, [pc, #308]	@ (80048d8 <HAL_RCC_ClockConfig+0x1bc>)
 80047a2:	4313      	orrs	r3, r2
 80047a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 0301 	and.w	r3, r3, #1
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d044      	beq.n	800483c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d107      	bne.n	80047ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047ba:	4b47      	ldr	r3, [pc, #284]	@ (80048d8 <HAL_RCC_ClockConfig+0x1bc>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d119      	bne.n	80047fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e07f      	b.n	80048ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d003      	beq.n	80047da <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047d6:	2b03      	cmp	r3, #3
 80047d8:	d107      	bne.n	80047ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047da:	4b3f      	ldr	r3, [pc, #252]	@ (80048d8 <HAL_RCC_ClockConfig+0x1bc>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d109      	bne.n	80047fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e06f      	b.n	80048ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047ea:	4b3b      	ldr	r3, [pc, #236]	@ (80048d8 <HAL_RCC_ClockConfig+0x1bc>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0302 	and.w	r3, r3, #2
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d101      	bne.n	80047fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e067      	b.n	80048ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047fa:	4b37      	ldr	r3, [pc, #220]	@ (80048d8 <HAL_RCC_ClockConfig+0x1bc>)
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	f023 0203 	bic.w	r2, r3, #3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	4934      	ldr	r1, [pc, #208]	@ (80048d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004808:	4313      	orrs	r3, r2
 800480a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800480c:	f7fe fbd4 	bl	8002fb8 <HAL_GetTick>
 8004810:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004812:	e00a      	b.n	800482a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004814:	f7fe fbd0 	bl	8002fb8 <HAL_GetTick>
 8004818:	4602      	mov	r2, r0
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004822:	4293      	cmp	r3, r2
 8004824:	d901      	bls.n	800482a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004826:	2303      	movs	r3, #3
 8004828:	e04f      	b.n	80048ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800482a:	4b2b      	ldr	r3, [pc, #172]	@ (80048d8 <HAL_RCC_ClockConfig+0x1bc>)
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f003 020c 	and.w	r2, r3, #12
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	429a      	cmp	r2, r3
 800483a:	d1eb      	bne.n	8004814 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800483c:	4b25      	ldr	r3, [pc, #148]	@ (80048d4 <HAL_RCC_ClockConfig+0x1b8>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 030f 	and.w	r3, r3, #15
 8004844:	683a      	ldr	r2, [r7, #0]
 8004846:	429a      	cmp	r2, r3
 8004848:	d20c      	bcs.n	8004864 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800484a:	4b22      	ldr	r3, [pc, #136]	@ (80048d4 <HAL_RCC_ClockConfig+0x1b8>)
 800484c:	683a      	ldr	r2, [r7, #0]
 800484e:	b2d2      	uxtb	r2, r2
 8004850:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004852:	4b20      	ldr	r3, [pc, #128]	@ (80048d4 <HAL_RCC_ClockConfig+0x1b8>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 030f 	and.w	r3, r3, #15
 800485a:	683a      	ldr	r2, [r7, #0]
 800485c:	429a      	cmp	r2, r3
 800485e:	d001      	beq.n	8004864 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e032      	b.n	80048ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0304 	and.w	r3, r3, #4
 800486c:	2b00      	cmp	r3, #0
 800486e:	d008      	beq.n	8004882 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004870:	4b19      	ldr	r3, [pc, #100]	@ (80048d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	4916      	ldr	r1, [pc, #88]	@ (80048d8 <HAL_RCC_ClockConfig+0x1bc>)
 800487e:	4313      	orrs	r3, r2
 8004880:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0308 	and.w	r3, r3, #8
 800488a:	2b00      	cmp	r3, #0
 800488c:	d009      	beq.n	80048a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800488e:	4b12      	ldr	r3, [pc, #72]	@ (80048d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	00db      	lsls	r3, r3, #3
 800489c:	490e      	ldr	r1, [pc, #56]	@ (80048d8 <HAL_RCC_ClockConfig+0x1bc>)
 800489e:	4313      	orrs	r3, r2
 80048a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80048a2:	f000 f855 	bl	8004950 <HAL_RCC_GetSysClockFreq>
 80048a6:	4602      	mov	r2, r0
 80048a8:	4b0b      	ldr	r3, [pc, #44]	@ (80048d8 <HAL_RCC_ClockConfig+0x1bc>)
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	091b      	lsrs	r3, r3, #4
 80048ae:	f003 030f 	and.w	r3, r3, #15
 80048b2:	490a      	ldr	r1, [pc, #40]	@ (80048dc <HAL_RCC_ClockConfig+0x1c0>)
 80048b4:	5ccb      	ldrb	r3, [r1, r3]
 80048b6:	fa22 f303 	lsr.w	r3, r2, r3
 80048ba:	4a09      	ldr	r2, [pc, #36]	@ (80048e0 <HAL_RCC_ClockConfig+0x1c4>)
 80048bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80048be:	4b09      	ldr	r3, [pc, #36]	@ (80048e4 <HAL_RCC_ClockConfig+0x1c8>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4618      	mov	r0, r3
 80048c4:	f7fe fb34 	bl	8002f30 <HAL_InitTick>

  return HAL_OK;
 80048c8:	2300      	movs	r3, #0
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3710      	adds	r7, #16
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	40023c00 	.word	0x40023c00
 80048d8:	40023800 	.word	0x40023800
 80048dc:	0800d784 	.word	0x0800d784
 80048e0:	20000028 	.word	0x20000028
 80048e4:	2000002c 	.word	0x2000002c

080048e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048e8:	b480      	push	{r7}
 80048ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048ec:	4b03      	ldr	r3, [pc, #12]	@ (80048fc <HAL_RCC_GetHCLKFreq+0x14>)
 80048ee:	681b      	ldr	r3, [r3, #0]
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr
 80048fa:	bf00      	nop
 80048fc:	20000028 	.word	0x20000028

08004900 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004904:	f7ff fff0 	bl	80048e8 <HAL_RCC_GetHCLKFreq>
 8004908:	4602      	mov	r2, r0
 800490a:	4b05      	ldr	r3, [pc, #20]	@ (8004920 <HAL_RCC_GetPCLK1Freq+0x20>)
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	0a9b      	lsrs	r3, r3, #10
 8004910:	f003 0307 	and.w	r3, r3, #7
 8004914:	4903      	ldr	r1, [pc, #12]	@ (8004924 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004916:	5ccb      	ldrb	r3, [r1, r3]
 8004918:	fa22 f303 	lsr.w	r3, r2, r3
}
 800491c:	4618      	mov	r0, r3
 800491e:	bd80      	pop	{r7, pc}
 8004920:	40023800 	.word	0x40023800
 8004924:	0800d794 	.word	0x0800d794

08004928 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800492c:	f7ff ffdc 	bl	80048e8 <HAL_RCC_GetHCLKFreq>
 8004930:	4602      	mov	r2, r0
 8004932:	4b05      	ldr	r3, [pc, #20]	@ (8004948 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	0b5b      	lsrs	r3, r3, #13
 8004938:	f003 0307 	and.w	r3, r3, #7
 800493c:	4903      	ldr	r1, [pc, #12]	@ (800494c <HAL_RCC_GetPCLK2Freq+0x24>)
 800493e:	5ccb      	ldrb	r3, [r1, r3]
 8004940:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004944:	4618      	mov	r0, r3
 8004946:	bd80      	pop	{r7, pc}
 8004948:	40023800 	.word	0x40023800
 800494c:	0800d794 	.word	0x0800d794

08004950 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004950:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004954:	b0ae      	sub	sp, #184	@ 0xb8
 8004956:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004958:	2300      	movs	r3, #0
 800495a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800495e:	2300      	movs	r3, #0
 8004960:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004964:	2300      	movs	r3, #0
 8004966:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800496a:	2300      	movs	r3, #0
 800496c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004970:	2300      	movs	r3, #0
 8004972:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004976:	4bcb      	ldr	r3, [pc, #812]	@ (8004ca4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	f003 030c 	and.w	r3, r3, #12
 800497e:	2b0c      	cmp	r3, #12
 8004980:	f200 8206 	bhi.w	8004d90 <HAL_RCC_GetSysClockFreq+0x440>
 8004984:	a201      	add	r2, pc, #4	@ (adr r2, 800498c <HAL_RCC_GetSysClockFreq+0x3c>)
 8004986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800498a:	bf00      	nop
 800498c:	080049c1 	.word	0x080049c1
 8004990:	08004d91 	.word	0x08004d91
 8004994:	08004d91 	.word	0x08004d91
 8004998:	08004d91 	.word	0x08004d91
 800499c:	080049c9 	.word	0x080049c9
 80049a0:	08004d91 	.word	0x08004d91
 80049a4:	08004d91 	.word	0x08004d91
 80049a8:	08004d91 	.word	0x08004d91
 80049ac:	080049d1 	.word	0x080049d1
 80049b0:	08004d91 	.word	0x08004d91
 80049b4:	08004d91 	.word	0x08004d91
 80049b8:	08004d91 	.word	0x08004d91
 80049bc:	08004bc1 	.word	0x08004bc1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049c0:	4bb9      	ldr	r3, [pc, #740]	@ (8004ca8 <HAL_RCC_GetSysClockFreq+0x358>)
 80049c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80049c6:	e1e7      	b.n	8004d98 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049c8:	4bb8      	ldr	r3, [pc, #736]	@ (8004cac <HAL_RCC_GetSysClockFreq+0x35c>)
 80049ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80049ce:	e1e3      	b.n	8004d98 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049d0:	4bb4      	ldr	r3, [pc, #720]	@ (8004ca4 <HAL_RCC_GetSysClockFreq+0x354>)
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80049dc:	4bb1      	ldr	r3, [pc, #708]	@ (8004ca4 <HAL_RCC_GetSysClockFreq+0x354>)
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d071      	beq.n	8004acc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049e8:	4bae      	ldr	r3, [pc, #696]	@ (8004ca4 <HAL_RCC_GetSysClockFreq+0x354>)
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	099b      	lsrs	r3, r3, #6
 80049ee:	2200      	movs	r2, #0
 80049f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80049f4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80049f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80049fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a00:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004a04:	2300      	movs	r3, #0
 8004a06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004a0a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004a0e:	4622      	mov	r2, r4
 8004a10:	462b      	mov	r3, r5
 8004a12:	f04f 0000 	mov.w	r0, #0
 8004a16:	f04f 0100 	mov.w	r1, #0
 8004a1a:	0159      	lsls	r1, r3, #5
 8004a1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a20:	0150      	lsls	r0, r2, #5
 8004a22:	4602      	mov	r2, r0
 8004a24:	460b      	mov	r3, r1
 8004a26:	4621      	mov	r1, r4
 8004a28:	1a51      	subs	r1, r2, r1
 8004a2a:	6439      	str	r1, [r7, #64]	@ 0x40
 8004a2c:	4629      	mov	r1, r5
 8004a2e:	eb63 0301 	sbc.w	r3, r3, r1
 8004a32:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a34:	f04f 0200 	mov.w	r2, #0
 8004a38:	f04f 0300 	mov.w	r3, #0
 8004a3c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004a40:	4649      	mov	r1, r9
 8004a42:	018b      	lsls	r3, r1, #6
 8004a44:	4641      	mov	r1, r8
 8004a46:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004a4a:	4641      	mov	r1, r8
 8004a4c:	018a      	lsls	r2, r1, #6
 8004a4e:	4641      	mov	r1, r8
 8004a50:	1a51      	subs	r1, r2, r1
 8004a52:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a54:	4649      	mov	r1, r9
 8004a56:	eb63 0301 	sbc.w	r3, r3, r1
 8004a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a5c:	f04f 0200 	mov.w	r2, #0
 8004a60:	f04f 0300 	mov.w	r3, #0
 8004a64:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004a68:	4649      	mov	r1, r9
 8004a6a:	00cb      	lsls	r3, r1, #3
 8004a6c:	4641      	mov	r1, r8
 8004a6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a72:	4641      	mov	r1, r8
 8004a74:	00ca      	lsls	r2, r1, #3
 8004a76:	4610      	mov	r0, r2
 8004a78:	4619      	mov	r1, r3
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	4622      	mov	r2, r4
 8004a7e:	189b      	adds	r3, r3, r2
 8004a80:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a82:	462b      	mov	r3, r5
 8004a84:	460a      	mov	r2, r1
 8004a86:	eb42 0303 	adc.w	r3, r2, r3
 8004a8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a8c:	f04f 0200 	mov.w	r2, #0
 8004a90:	f04f 0300 	mov.w	r3, #0
 8004a94:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004a98:	4629      	mov	r1, r5
 8004a9a:	024b      	lsls	r3, r1, #9
 8004a9c:	4621      	mov	r1, r4
 8004a9e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004aa2:	4621      	mov	r1, r4
 8004aa4:	024a      	lsls	r2, r1, #9
 8004aa6:	4610      	mov	r0, r2
 8004aa8:	4619      	mov	r1, r3
 8004aaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004ab4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004ab8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004abc:	f7fc f904 	bl	8000cc8 <__aeabi_uldivmod>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	460b      	mov	r3, r1
 8004ac4:	4613      	mov	r3, r2
 8004ac6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004aca:	e067      	b.n	8004b9c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004acc:	4b75      	ldr	r3, [pc, #468]	@ (8004ca4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	099b      	lsrs	r3, r3, #6
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004ad8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004adc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004ae0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ae4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004aea:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004aee:	4622      	mov	r2, r4
 8004af0:	462b      	mov	r3, r5
 8004af2:	f04f 0000 	mov.w	r0, #0
 8004af6:	f04f 0100 	mov.w	r1, #0
 8004afa:	0159      	lsls	r1, r3, #5
 8004afc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b00:	0150      	lsls	r0, r2, #5
 8004b02:	4602      	mov	r2, r0
 8004b04:	460b      	mov	r3, r1
 8004b06:	4621      	mov	r1, r4
 8004b08:	1a51      	subs	r1, r2, r1
 8004b0a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004b0c:	4629      	mov	r1, r5
 8004b0e:	eb63 0301 	sbc.w	r3, r3, r1
 8004b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b14:	f04f 0200 	mov.w	r2, #0
 8004b18:	f04f 0300 	mov.w	r3, #0
 8004b1c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004b20:	4649      	mov	r1, r9
 8004b22:	018b      	lsls	r3, r1, #6
 8004b24:	4641      	mov	r1, r8
 8004b26:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b2a:	4641      	mov	r1, r8
 8004b2c:	018a      	lsls	r2, r1, #6
 8004b2e:	4641      	mov	r1, r8
 8004b30:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b34:	4649      	mov	r1, r9
 8004b36:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b3a:	f04f 0200 	mov.w	r2, #0
 8004b3e:	f04f 0300 	mov.w	r3, #0
 8004b42:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004b46:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004b4a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b4e:	4692      	mov	sl, r2
 8004b50:	469b      	mov	fp, r3
 8004b52:	4623      	mov	r3, r4
 8004b54:	eb1a 0303 	adds.w	r3, sl, r3
 8004b58:	623b      	str	r3, [r7, #32]
 8004b5a:	462b      	mov	r3, r5
 8004b5c:	eb4b 0303 	adc.w	r3, fp, r3
 8004b60:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b62:	f04f 0200 	mov.w	r2, #0
 8004b66:	f04f 0300 	mov.w	r3, #0
 8004b6a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004b6e:	4629      	mov	r1, r5
 8004b70:	028b      	lsls	r3, r1, #10
 8004b72:	4621      	mov	r1, r4
 8004b74:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b78:	4621      	mov	r1, r4
 8004b7a:	028a      	lsls	r2, r1, #10
 8004b7c:	4610      	mov	r0, r2
 8004b7e:	4619      	mov	r1, r3
 8004b80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b84:	2200      	movs	r2, #0
 8004b86:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b88:	677a      	str	r2, [r7, #116]	@ 0x74
 8004b8a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004b8e:	f7fc f89b 	bl	8000cc8 <__aeabi_uldivmod>
 8004b92:	4602      	mov	r2, r0
 8004b94:	460b      	mov	r3, r1
 8004b96:	4613      	mov	r3, r2
 8004b98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004b9c:	4b41      	ldr	r3, [pc, #260]	@ (8004ca4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	0c1b      	lsrs	r3, r3, #16
 8004ba2:	f003 0303 	and.w	r3, r3, #3
 8004ba6:	3301      	adds	r3, #1
 8004ba8:	005b      	lsls	r3, r3, #1
 8004baa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004bae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004bb2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004bbe:	e0eb      	b.n	8004d98 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bc0:	4b38      	ldr	r3, [pc, #224]	@ (8004ca4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004bc8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bcc:	4b35      	ldr	r3, [pc, #212]	@ (8004ca4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d06b      	beq.n	8004cb0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bd8:	4b32      	ldr	r3, [pc, #200]	@ (8004ca4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	099b      	lsrs	r3, r3, #6
 8004bde:	2200      	movs	r2, #0
 8004be0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004be2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004be4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004be6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bea:	663b      	str	r3, [r7, #96]	@ 0x60
 8004bec:	2300      	movs	r3, #0
 8004bee:	667b      	str	r3, [r7, #100]	@ 0x64
 8004bf0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004bf4:	4622      	mov	r2, r4
 8004bf6:	462b      	mov	r3, r5
 8004bf8:	f04f 0000 	mov.w	r0, #0
 8004bfc:	f04f 0100 	mov.w	r1, #0
 8004c00:	0159      	lsls	r1, r3, #5
 8004c02:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c06:	0150      	lsls	r0, r2, #5
 8004c08:	4602      	mov	r2, r0
 8004c0a:	460b      	mov	r3, r1
 8004c0c:	4621      	mov	r1, r4
 8004c0e:	1a51      	subs	r1, r2, r1
 8004c10:	61b9      	str	r1, [r7, #24]
 8004c12:	4629      	mov	r1, r5
 8004c14:	eb63 0301 	sbc.w	r3, r3, r1
 8004c18:	61fb      	str	r3, [r7, #28]
 8004c1a:	f04f 0200 	mov.w	r2, #0
 8004c1e:	f04f 0300 	mov.w	r3, #0
 8004c22:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004c26:	4659      	mov	r1, fp
 8004c28:	018b      	lsls	r3, r1, #6
 8004c2a:	4651      	mov	r1, sl
 8004c2c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c30:	4651      	mov	r1, sl
 8004c32:	018a      	lsls	r2, r1, #6
 8004c34:	4651      	mov	r1, sl
 8004c36:	ebb2 0801 	subs.w	r8, r2, r1
 8004c3a:	4659      	mov	r1, fp
 8004c3c:	eb63 0901 	sbc.w	r9, r3, r1
 8004c40:	f04f 0200 	mov.w	r2, #0
 8004c44:	f04f 0300 	mov.w	r3, #0
 8004c48:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c4c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c50:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c54:	4690      	mov	r8, r2
 8004c56:	4699      	mov	r9, r3
 8004c58:	4623      	mov	r3, r4
 8004c5a:	eb18 0303 	adds.w	r3, r8, r3
 8004c5e:	613b      	str	r3, [r7, #16]
 8004c60:	462b      	mov	r3, r5
 8004c62:	eb49 0303 	adc.w	r3, r9, r3
 8004c66:	617b      	str	r3, [r7, #20]
 8004c68:	f04f 0200 	mov.w	r2, #0
 8004c6c:	f04f 0300 	mov.w	r3, #0
 8004c70:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004c74:	4629      	mov	r1, r5
 8004c76:	024b      	lsls	r3, r1, #9
 8004c78:	4621      	mov	r1, r4
 8004c7a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c7e:	4621      	mov	r1, r4
 8004c80:	024a      	lsls	r2, r1, #9
 8004c82:	4610      	mov	r0, r2
 8004c84:	4619      	mov	r1, r3
 8004c86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c8e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004c90:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004c94:	f7fc f818 	bl	8000cc8 <__aeabi_uldivmod>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	460b      	mov	r3, r1
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ca2:	e065      	b.n	8004d70 <HAL_RCC_GetSysClockFreq+0x420>
 8004ca4:	40023800 	.word	0x40023800
 8004ca8:	00f42400 	.word	0x00f42400
 8004cac:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cb0:	4b3d      	ldr	r3, [pc, #244]	@ (8004da8 <HAL_RCC_GetSysClockFreq+0x458>)
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	099b      	lsrs	r3, r3, #6
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	4618      	mov	r0, r3
 8004cba:	4611      	mov	r1, r2
 8004cbc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004cc0:	653b      	str	r3, [r7, #80]	@ 0x50
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	657b      	str	r3, [r7, #84]	@ 0x54
 8004cc6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004cca:	4642      	mov	r2, r8
 8004ccc:	464b      	mov	r3, r9
 8004cce:	f04f 0000 	mov.w	r0, #0
 8004cd2:	f04f 0100 	mov.w	r1, #0
 8004cd6:	0159      	lsls	r1, r3, #5
 8004cd8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cdc:	0150      	lsls	r0, r2, #5
 8004cde:	4602      	mov	r2, r0
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	4641      	mov	r1, r8
 8004ce4:	1a51      	subs	r1, r2, r1
 8004ce6:	60b9      	str	r1, [r7, #8]
 8004ce8:	4649      	mov	r1, r9
 8004cea:	eb63 0301 	sbc.w	r3, r3, r1
 8004cee:	60fb      	str	r3, [r7, #12]
 8004cf0:	f04f 0200 	mov.w	r2, #0
 8004cf4:	f04f 0300 	mov.w	r3, #0
 8004cf8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004cfc:	4659      	mov	r1, fp
 8004cfe:	018b      	lsls	r3, r1, #6
 8004d00:	4651      	mov	r1, sl
 8004d02:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d06:	4651      	mov	r1, sl
 8004d08:	018a      	lsls	r2, r1, #6
 8004d0a:	4651      	mov	r1, sl
 8004d0c:	1a54      	subs	r4, r2, r1
 8004d0e:	4659      	mov	r1, fp
 8004d10:	eb63 0501 	sbc.w	r5, r3, r1
 8004d14:	f04f 0200 	mov.w	r2, #0
 8004d18:	f04f 0300 	mov.w	r3, #0
 8004d1c:	00eb      	lsls	r3, r5, #3
 8004d1e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d22:	00e2      	lsls	r2, r4, #3
 8004d24:	4614      	mov	r4, r2
 8004d26:	461d      	mov	r5, r3
 8004d28:	4643      	mov	r3, r8
 8004d2a:	18e3      	adds	r3, r4, r3
 8004d2c:	603b      	str	r3, [r7, #0]
 8004d2e:	464b      	mov	r3, r9
 8004d30:	eb45 0303 	adc.w	r3, r5, r3
 8004d34:	607b      	str	r3, [r7, #4]
 8004d36:	f04f 0200 	mov.w	r2, #0
 8004d3a:	f04f 0300 	mov.w	r3, #0
 8004d3e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d42:	4629      	mov	r1, r5
 8004d44:	028b      	lsls	r3, r1, #10
 8004d46:	4621      	mov	r1, r4
 8004d48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d4c:	4621      	mov	r1, r4
 8004d4e:	028a      	lsls	r2, r1, #10
 8004d50:	4610      	mov	r0, r2
 8004d52:	4619      	mov	r1, r3
 8004d54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d58:	2200      	movs	r2, #0
 8004d5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d5c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004d5e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004d62:	f7fb ffb1 	bl	8000cc8 <__aeabi_uldivmod>
 8004d66:	4602      	mov	r2, r0
 8004d68:	460b      	mov	r3, r1
 8004d6a:	4613      	mov	r3, r2
 8004d6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004d70:	4b0d      	ldr	r3, [pc, #52]	@ (8004da8 <HAL_RCC_GetSysClockFreq+0x458>)
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	0f1b      	lsrs	r3, r3, #28
 8004d76:	f003 0307 	and.w	r3, r3, #7
 8004d7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004d7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004d82:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d8a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004d8e:	e003      	b.n	8004d98 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d90:	4b06      	ldr	r3, [pc, #24]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x45c>)
 8004d92:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004d96:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d98:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	37b8      	adds	r7, #184	@ 0xb8
 8004da0:	46bd      	mov	sp, r7
 8004da2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004da6:	bf00      	nop
 8004da8:	40023800 	.word	0x40023800
 8004dac:	00f42400 	.word	0x00f42400

08004db0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d101      	bne.n	8004dc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e28d      	b.n	80052de <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f003 0301 	and.w	r3, r3, #1
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	f000 8083 	beq.w	8004ed6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004dd0:	4b94      	ldr	r3, [pc, #592]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f003 030c 	and.w	r3, r3, #12
 8004dd8:	2b04      	cmp	r3, #4
 8004dda:	d019      	beq.n	8004e10 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004ddc:	4b91      	ldr	r3, [pc, #580]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	f003 030c 	and.w	r3, r3, #12
        || \
 8004de4:	2b08      	cmp	r3, #8
 8004de6:	d106      	bne.n	8004df6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004de8:	4b8e      	ldr	r3, [pc, #568]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004df0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004df4:	d00c      	beq.n	8004e10 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004df6:	4b8b      	ldr	r3, [pc, #556]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004dfe:	2b0c      	cmp	r3, #12
 8004e00:	d112      	bne.n	8004e28 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e02:	4b88      	ldr	r3, [pc, #544]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e0e:	d10b      	bne.n	8004e28 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e10:	4b84      	ldr	r3, [pc, #528]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d05b      	beq.n	8004ed4 <HAL_RCC_OscConfig+0x124>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d157      	bne.n	8004ed4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e25a      	b.n	80052de <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e30:	d106      	bne.n	8004e40 <HAL_RCC_OscConfig+0x90>
 8004e32:	4b7c      	ldr	r3, [pc, #496]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a7b      	ldr	r2, [pc, #492]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004e38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e3c:	6013      	str	r3, [r2, #0]
 8004e3e:	e01d      	b.n	8004e7c <HAL_RCC_OscConfig+0xcc>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e48:	d10c      	bne.n	8004e64 <HAL_RCC_OscConfig+0xb4>
 8004e4a:	4b76      	ldr	r3, [pc, #472]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a75      	ldr	r2, [pc, #468]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004e50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e54:	6013      	str	r3, [r2, #0]
 8004e56:	4b73      	ldr	r3, [pc, #460]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a72      	ldr	r2, [pc, #456]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004e5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e60:	6013      	str	r3, [r2, #0]
 8004e62:	e00b      	b.n	8004e7c <HAL_RCC_OscConfig+0xcc>
 8004e64:	4b6f      	ldr	r3, [pc, #444]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a6e      	ldr	r2, [pc, #440]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004e6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e6e:	6013      	str	r3, [r2, #0]
 8004e70:	4b6c      	ldr	r3, [pc, #432]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a6b      	ldr	r2, [pc, #428]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004e76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d013      	beq.n	8004eac <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e84:	f7fe f898 	bl	8002fb8 <HAL_GetTick>
 8004e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e8a:	e008      	b.n	8004e9e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e8c:	f7fe f894 	bl	8002fb8 <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	2b64      	cmp	r3, #100	@ 0x64
 8004e98:	d901      	bls.n	8004e9e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e21f      	b.n	80052de <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e9e:	4b61      	ldr	r3, [pc, #388]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d0f0      	beq.n	8004e8c <HAL_RCC_OscConfig+0xdc>
 8004eaa:	e014      	b.n	8004ed6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eac:	f7fe f884 	bl	8002fb8 <HAL_GetTick>
 8004eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004eb2:	e008      	b.n	8004ec6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004eb4:	f7fe f880 	bl	8002fb8 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	2b64      	cmp	r3, #100	@ 0x64
 8004ec0:	d901      	bls.n	8004ec6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e20b      	b.n	80052de <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ec6:	4b57      	ldr	r3, [pc, #348]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1f0      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x104>
 8004ed2:	e000      	b.n	8004ed6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ed4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 0302 	and.w	r3, r3, #2
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d06f      	beq.n	8004fc2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004ee2:	4b50      	ldr	r3, [pc, #320]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	f003 030c 	and.w	r3, r3, #12
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d017      	beq.n	8004f1e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004eee:	4b4d      	ldr	r3, [pc, #308]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	f003 030c 	and.w	r3, r3, #12
        || \
 8004ef6:	2b08      	cmp	r3, #8
 8004ef8:	d105      	bne.n	8004f06 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004efa:	4b4a      	ldr	r3, [pc, #296]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d00b      	beq.n	8004f1e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f06:	4b47      	ldr	r3, [pc, #284]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004f0e:	2b0c      	cmp	r3, #12
 8004f10:	d11c      	bne.n	8004f4c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f12:	4b44      	ldr	r3, [pc, #272]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d116      	bne.n	8004f4c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f1e:	4b41      	ldr	r3, [pc, #260]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0302 	and.w	r3, r3, #2
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d005      	beq.n	8004f36 <HAL_RCC_OscConfig+0x186>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d001      	beq.n	8004f36 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e1d3      	b.n	80052de <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f36:	4b3b      	ldr	r3, [pc, #236]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	691b      	ldr	r3, [r3, #16]
 8004f42:	00db      	lsls	r3, r3, #3
 8004f44:	4937      	ldr	r1, [pc, #220]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f4a:	e03a      	b.n	8004fc2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	68db      	ldr	r3, [r3, #12]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d020      	beq.n	8004f96 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f54:	4b34      	ldr	r3, [pc, #208]	@ (8005028 <HAL_RCC_OscConfig+0x278>)
 8004f56:	2201      	movs	r2, #1
 8004f58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f5a:	f7fe f82d 	bl	8002fb8 <HAL_GetTick>
 8004f5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f60:	e008      	b.n	8004f74 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f62:	f7fe f829 	bl	8002fb8 <HAL_GetTick>
 8004f66:	4602      	mov	r2, r0
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	1ad3      	subs	r3, r2, r3
 8004f6c:	2b02      	cmp	r3, #2
 8004f6e:	d901      	bls.n	8004f74 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e1b4      	b.n	80052de <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f74:	4b2b      	ldr	r3, [pc, #172]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 0302 	and.w	r3, r3, #2
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d0f0      	beq.n	8004f62 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f80:	4b28      	ldr	r3, [pc, #160]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	691b      	ldr	r3, [r3, #16]
 8004f8c:	00db      	lsls	r3, r3, #3
 8004f8e:	4925      	ldr	r1, [pc, #148]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004f90:	4313      	orrs	r3, r2
 8004f92:	600b      	str	r3, [r1, #0]
 8004f94:	e015      	b.n	8004fc2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f96:	4b24      	ldr	r3, [pc, #144]	@ (8005028 <HAL_RCC_OscConfig+0x278>)
 8004f98:	2200      	movs	r2, #0
 8004f9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f9c:	f7fe f80c 	bl	8002fb8 <HAL_GetTick>
 8004fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fa2:	e008      	b.n	8004fb6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fa4:	f7fe f808 	bl	8002fb8 <HAL_GetTick>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	1ad3      	subs	r3, r2, r3
 8004fae:	2b02      	cmp	r3, #2
 8004fb0:	d901      	bls.n	8004fb6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	e193      	b.n	80052de <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fb6:	4b1b      	ldr	r3, [pc, #108]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 0302 	and.w	r3, r3, #2
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d1f0      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0308 	and.w	r3, r3, #8
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d036      	beq.n	800503c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d016      	beq.n	8005004 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fd6:	4b15      	ldr	r3, [pc, #84]	@ (800502c <HAL_RCC_OscConfig+0x27c>)
 8004fd8:	2201      	movs	r2, #1
 8004fda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fdc:	f7fd ffec 	bl	8002fb8 <HAL_GetTick>
 8004fe0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fe2:	e008      	b.n	8004ff6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fe4:	f7fd ffe8 	bl	8002fb8 <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d901      	bls.n	8004ff6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e173      	b.n	80052de <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8005024 <HAL_RCC_OscConfig+0x274>)
 8004ff8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ffa:	f003 0302 	and.w	r3, r3, #2
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d0f0      	beq.n	8004fe4 <HAL_RCC_OscConfig+0x234>
 8005002:	e01b      	b.n	800503c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005004:	4b09      	ldr	r3, [pc, #36]	@ (800502c <HAL_RCC_OscConfig+0x27c>)
 8005006:	2200      	movs	r2, #0
 8005008:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800500a:	f7fd ffd5 	bl	8002fb8 <HAL_GetTick>
 800500e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005010:	e00e      	b.n	8005030 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005012:	f7fd ffd1 	bl	8002fb8 <HAL_GetTick>
 8005016:	4602      	mov	r2, r0
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	2b02      	cmp	r3, #2
 800501e:	d907      	bls.n	8005030 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005020:	2303      	movs	r3, #3
 8005022:	e15c      	b.n	80052de <HAL_RCC_OscConfig+0x52e>
 8005024:	40023800 	.word	0x40023800
 8005028:	42470000 	.word	0x42470000
 800502c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005030:	4b8a      	ldr	r3, [pc, #552]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 8005032:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005034:	f003 0302 	and.w	r3, r3, #2
 8005038:	2b00      	cmp	r3, #0
 800503a:	d1ea      	bne.n	8005012 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0304 	and.w	r3, r3, #4
 8005044:	2b00      	cmp	r3, #0
 8005046:	f000 8097 	beq.w	8005178 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800504a:	2300      	movs	r3, #0
 800504c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800504e:	4b83      	ldr	r3, [pc, #524]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 8005050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005052:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d10f      	bne.n	800507a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800505a:	2300      	movs	r3, #0
 800505c:	60bb      	str	r3, [r7, #8]
 800505e:	4b7f      	ldr	r3, [pc, #508]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 8005060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005062:	4a7e      	ldr	r2, [pc, #504]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 8005064:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005068:	6413      	str	r3, [r2, #64]	@ 0x40
 800506a:	4b7c      	ldr	r3, [pc, #496]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 800506c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800506e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005072:	60bb      	str	r3, [r7, #8]
 8005074:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005076:	2301      	movs	r3, #1
 8005078:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800507a:	4b79      	ldr	r3, [pc, #484]	@ (8005260 <HAL_RCC_OscConfig+0x4b0>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005082:	2b00      	cmp	r3, #0
 8005084:	d118      	bne.n	80050b8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005086:	4b76      	ldr	r3, [pc, #472]	@ (8005260 <HAL_RCC_OscConfig+0x4b0>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a75      	ldr	r2, [pc, #468]	@ (8005260 <HAL_RCC_OscConfig+0x4b0>)
 800508c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005090:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005092:	f7fd ff91 	bl	8002fb8 <HAL_GetTick>
 8005096:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005098:	e008      	b.n	80050ac <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800509a:	f7fd ff8d 	bl	8002fb8 <HAL_GetTick>
 800509e:	4602      	mov	r2, r0
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	1ad3      	subs	r3, r2, r3
 80050a4:	2b02      	cmp	r3, #2
 80050a6:	d901      	bls.n	80050ac <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80050a8:	2303      	movs	r3, #3
 80050aa:	e118      	b.n	80052de <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050ac:	4b6c      	ldr	r3, [pc, #432]	@ (8005260 <HAL_RCC_OscConfig+0x4b0>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d0f0      	beq.n	800509a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d106      	bne.n	80050ce <HAL_RCC_OscConfig+0x31e>
 80050c0:	4b66      	ldr	r3, [pc, #408]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 80050c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050c4:	4a65      	ldr	r2, [pc, #404]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 80050c6:	f043 0301 	orr.w	r3, r3, #1
 80050ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80050cc:	e01c      	b.n	8005108 <HAL_RCC_OscConfig+0x358>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	2b05      	cmp	r3, #5
 80050d4:	d10c      	bne.n	80050f0 <HAL_RCC_OscConfig+0x340>
 80050d6:	4b61      	ldr	r3, [pc, #388]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 80050d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050da:	4a60      	ldr	r2, [pc, #384]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 80050dc:	f043 0304 	orr.w	r3, r3, #4
 80050e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80050e2:	4b5e      	ldr	r3, [pc, #376]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 80050e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050e6:	4a5d      	ldr	r2, [pc, #372]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 80050e8:	f043 0301 	orr.w	r3, r3, #1
 80050ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80050ee:	e00b      	b.n	8005108 <HAL_RCC_OscConfig+0x358>
 80050f0:	4b5a      	ldr	r3, [pc, #360]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 80050f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050f4:	4a59      	ldr	r2, [pc, #356]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 80050f6:	f023 0301 	bic.w	r3, r3, #1
 80050fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80050fc:	4b57      	ldr	r3, [pc, #348]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 80050fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005100:	4a56      	ldr	r2, [pc, #344]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 8005102:	f023 0304 	bic.w	r3, r3, #4
 8005106:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d015      	beq.n	800513c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005110:	f7fd ff52 	bl	8002fb8 <HAL_GetTick>
 8005114:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005116:	e00a      	b.n	800512e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005118:	f7fd ff4e 	bl	8002fb8 <HAL_GetTick>
 800511c:	4602      	mov	r2, r0
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	1ad3      	subs	r3, r2, r3
 8005122:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005126:	4293      	cmp	r3, r2
 8005128:	d901      	bls.n	800512e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800512a:	2303      	movs	r3, #3
 800512c:	e0d7      	b.n	80052de <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800512e:	4b4b      	ldr	r3, [pc, #300]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 8005130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005132:	f003 0302 	and.w	r3, r3, #2
 8005136:	2b00      	cmp	r3, #0
 8005138:	d0ee      	beq.n	8005118 <HAL_RCC_OscConfig+0x368>
 800513a:	e014      	b.n	8005166 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800513c:	f7fd ff3c 	bl	8002fb8 <HAL_GetTick>
 8005140:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005142:	e00a      	b.n	800515a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005144:	f7fd ff38 	bl	8002fb8 <HAL_GetTick>
 8005148:	4602      	mov	r2, r0
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005152:	4293      	cmp	r3, r2
 8005154:	d901      	bls.n	800515a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005156:	2303      	movs	r3, #3
 8005158:	e0c1      	b.n	80052de <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800515a:	4b40      	ldr	r3, [pc, #256]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 800515c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800515e:	f003 0302 	and.w	r3, r3, #2
 8005162:	2b00      	cmp	r3, #0
 8005164:	d1ee      	bne.n	8005144 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005166:	7dfb      	ldrb	r3, [r7, #23]
 8005168:	2b01      	cmp	r3, #1
 800516a:	d105      	bne.n	8005178 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800516c:	4b3b      	ldr	r3, [pc, #236]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 800516e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005170:	4a3a      	ldr	r2, [pc, #232]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 8005172:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005176:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	699b      	ldr	r3, [r3, #24]
 800517c:	2b00      	cmp	r3, #0
 800517e:	f000 80ad 	beq.w	80052dc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005182:	4b36      	ldr	r3, [pc, #216]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	f003 030c 	and.w	r3, r3, #12
 800518a:	2b08      	cmp	r3, #8
 800518c:	d060      	beq.n	8005250 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	699b      	ldr	r3, [r3, #24]
 8005192:	2b02      	cmp	r3, #2
 8005194:	d145      	bne.n	8005222 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005196:	4b33      	ldr	r3, [pc, #204]	@ (8005264 <HAL_RCC_OscConfig+0x4b4>)
 8005198:	2200      	movs	r2, #0
 800519a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800519c:	f7fd ff0c 	bl	8002fb8 <HAL_GetTick>
 80051a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051a2:	e008      	b.n	80051b6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051a4:	f7fd ff08 	bl	8002fb8 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	2b02      	cmp	r3, #2
 80051b0:	d901      	bls.n	80051b6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80051b2:	2303      	movs	r3, #3
 80051b4:	e093      	b.n	80052de <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051b6:	4b29      	ldr	r3, [pc, #164]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d1f0      	bne.n	80051a4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	69da      	ldr	r2, [r3, #28]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a1b      	ldr	r3, [r3, #32]
 80051ca:	431a      	orrs	r2, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d0:	019b      	lsls	r3, r3, #6
 80051d2:	431a      	orrs	r2, r3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051d8:	085b      	lsrs	r3, r3, #1
 80051da:	3b01      	subs	r3, #1
 80051dc:	041b      	lsls	r3, r3, #16
 80051de:	431a      	orrs	r2, r3
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051e4:	061b      	lsls	r3, r3, #24
 80051e6:	431a      	orrs	r2, r3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ec:	071b      	lsls	r3, r3, #28
 80051ee:	491b      	ldr	r1, [pc, #108]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 80051f0:	4313      	orrs	r3, r2
 80051f2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051f4:	4b1b      	ldr	r3, [pc, #108]	@ (8005264 <HAL_RCC_OscConfig+0x4b4>)
 80051f6:	2201      	movs	r2, #1
 80051f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051fa:	f7fd fedd 	bl	8002fb8 <HAL_GetTick>
 80051fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005200:	e008      	b.n	8005214 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005202:	f7fd fed9 	bl	8002fb8 <HAL_GetTick>
 8005206:	4602      	mov	r2, r0
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	1ad3      	subs	r3, r2, r3
 800520c:	2b02      	cmp	r3, #2
 800520e:	d901      	bls.n	8005214 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005210:	2303      	movs	r3, #3
 8005212:	e064      	b.n	80052de <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005214:	4b11      	ldr	r3, [pc, #68]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800521c:	2b00      	cmp	r3, #0
 800521e:	d0f0      	beq.n	8005202 <HAL_RCC_OscConfig+0x452>
 8005220:	e05c      	b.n	80052dc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005222:	4b10      	ldr	r3, [pc, #64]	@ (8005264 <HAL_RCC_OscConfig+0x4b4>)
 8005224:	2200      	movs	r2, #0
 8005226:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005228:	f7fd fec6 	bl	8002fb8 <HAL_GetTick>
 800522c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800522e:	e008      	b.n	8005242 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005230:	f7fd fec2 	bl	8002fb8 <HAL_GetTick>
 8005234:	4602      	mov	r2, r0
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	1ad3      	subs	r3, r2, r3
 800523a:	2b02      	cmp	r3, #2
 800523c:	d901      	bls.n	8005242 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	e04d      	b.n	80052de <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005242:	4b06      	ldr	r3, [pc, #24]	@ (800525c <HAL_RCC_OscConfig+0x4ac>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1f0      	bne.n	8005230 <HAL_RCC_OscConfig+0x480>
 800524e:	e045      	b.n	80052dc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	699b      	ldr	r3, [r3, #24]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d107      	bne.n	8005268 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	e040      	b.n	80052de <HAL_RCC_OscConfig+0x52e>
 800525c:	40023800 	.word	0x40023800
 8005260:	40007000 	.word	0x40007000
 8005264:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005268:	4b1f      	ldr	r3, [pc, #124]	@ (80052e8 <HAL_RCC_OscConfig+0x538>)
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	2b01      	cmp	r3, #1
 8005274:	d030      	beq.n	80052d8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005280:	429a      	cmp	r2, r3
 8005282:	d129      	bne.n	80052d8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800528e:	429a      	cmp	r2, r3
 8005290:	d122      	bne.n	80052d8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005292:	68fa      	ldr	r2, [r7, #12]
 8005294:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005298:	4013      	ands	r3, r2
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800529e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d119      	bne.n	80052d8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ae:	085b      	lsrs	r3, r3, #1
 80052b0:	3b01      	subs	r3, #1
 80052b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d10f      	bne.n	80052d8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d107      	bne.n	80052d8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052d2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d001      	beq.n	80052dc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	e000      	b.n	80052de <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3718      	adds	r7, #24
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	40023800 	.word	0x40023800

080052ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d101      	bne.n	80052fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e041      	b.n	8005382 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005304:	b2db      	uxtb	r3, r3
 8005306:	2b00      	cmp	r3, #0
 8005308:	d106      	bne.n	8005318 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f7fd fb0e 	bl	8002934 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2202      	movs	r2, #2
 800531c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	3304      	adds	r3, #4
 8005328:	4619      	mov	r1, r3
 800532a:	4610      	mov	r0, r2
 800532c:	f000 fc62 	bl	8005bf4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2201      	movs	r2, #1
 800536c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005380:	2300      	movs	r3, #0
}
 8005382:	4618      	mov	r0, r3
 8005384:	3708      	adds	r7, #8
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
	...

0800538c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800538c:	b480      	push	{r7}
 800538e:	b085      	sub	sp, #20
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800539a:	b2db      	uxtb	r3, r3
 800539c:	2b01      	cmp	r3, #1
 800539e:	d001      	beq.n	80053a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	e04e      	b.n	8005442 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2202      	movs	r2, #2
 80053a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	68da      	ldr	r2, [r3, #12]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f042 0201 	orr.w	r2, r2, #1
 80053ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a23      	ldr	r2, [pc, #140]	@ (8005450 <HAL_TIM_Base_Start_IT+0xc4>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d022      	beq.n	800540c <HAL_TIM_Base_Start_IT+0x80>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053ce:	d01d      	beq.n	800540c <HAL_TIM_Base_Start_IT+0x80>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a1f      	ldr	r2, [pc, #124]	@ (8005454 <HAL_TIM_Base_Start_IT+0xc8>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d018      	beq.n	800540c <HAL_TIM_Base_Start_IT+0x80>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a1e      	ldr	r2, [pc, #120]	@ (8005458 <HAL_TIM_Base_Start_IT+0xcc>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d013      	beq.n	800540c <HAL_TIM_Base_Start_IT+0x80>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a1c      	ldr	r2, [pc, #112]	@ (800545c <HAL_TIM_Base_Start_IT+0xd0>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d00e      	beq.n	800540c <HAL_TIM_Base_Start_IT+0x80>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a1b      	ldr	r2, [pc, #108]	@ (8005460 <HAL_TIM_Base_Start_IT+0xd4>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d009      	beq.n	800540c <HAL_TIM_Base_Start_IT+0x80>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a19      	ldr	r2, [pc, #100]	@ (8005464 <HAL_TIM_Base_Start_IT+0xd8>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d004      	beq.n	800540c <HAL_TIM_Base_Start_IT+0x80>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a18      	ldr	r2, [pc, #96]	@ (8005468 <HAL_TIM_Base_Start_IT+0xdc>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d111      	bne.n	8005430 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	f003 0307 	and.w	r3, r3, #7
 8005416:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2b06      	cmp	r3, #6
 800541c:	d010      	beq.n	8005440 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f042 0201 	orr.w	r2, r2, #1
 800542c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800542e:	e007      	b.n	8005440 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f042 0201 	orr.w	r2, r2, #1
 800543e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	4618      	mov	r0, r3
 8005444:	3714      	adds	r7, #20
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	40010000 	.word	0x40010000
 8005454:	40000400 	.word	0x40000400
 8005458:	40000800 	.word	0x40000800
 800545c:	40000c00 	.word	0x40000c00
 8005460:	40010400 	.word	0x40010400
 8005464:	40014000 	.word	0x40014000
 8005468:	40001800 	.word	0x40001800

0800546c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b082      	sub	sp, #8
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d101      	bne.n	800547e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	e041      	b.n	8005502 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005484:	b2db      	uxtb	r3, r3
 8005486:	2b00      	cmp	r3, #0
 8005488:	d106      	bne.n	8005498 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2200      	movs	r2, #0
 800548e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 f839 	bl	800550a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2202      	movs	r2, #2
 800549c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	3304      	adds	r3, #4
 80054a8:	4619      	mov	r1, r3
 80054aa:	4610      	mov	r0, r2
 80054ac:	f000 fba2 	bl	8005bf4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005500:	2300      	movs	r3, #0
}
 8005502:	4618      	mov	r0, r3
 8005504:	3708      	adds	r7, #8
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}

0800550a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800550a:	b480      	push	{r7}
 800550c:	b083      	sub	sp, #12
 800550e:	af00      	add	r7, sp, #0
 8005510:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005512:	bf00      	nop
 8005514:	370c      	adds	r7, #12
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr
	...

08005520 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d109      	bne.n	8005544 <HAL_TIM_PWM_Start+0x24>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005536:	b2db      	uxtb	r3, r3
 8005538:	2b01      	cmp	r3, #1
 800553a:	bf14      	ite	ne
 800553c:	2301      	movne	r3, #1
 800553e:	2300      	moveq	r3, #0
 8005540:	b2db      	uxtb	r3, r3
 8005542:	e022      	b.n	800558a <HAL_TIM_PWM_Start+0x6a>
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	2b04      	cmp	r3, #4
 8005548:	d109      	bne.n	800555e <HAL_TIM_PWM_Start+0x3e>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005550:	b2db      	uxtb	r3, r3
 8005552:	2b01      	cmp	r3, #1
 8005554:	bf14      	ite	ne
 8005556:	2301      	movne	r3, #1
 8005558:	2300      	moveq	r3, #0
 800555a:	b2db      	uxtb	r3, r3
 800555c:	e015      	b.n	800558a <HAL_TIM_PWM_Start+0x6a>
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	2b08      	cmp	r3, #8
 8005562:	d109      	bne.n	8005578 <HAL_TIM_PWM_Start+0x58>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800556a:	b2db      	uxtb	r3, r3
 800556c:	2b01      	cmp	r3, #1
 800556e:	bf14      	ite	ne
 8005570:	2301      	movne	r3, #1
 8005572:	2300      	moveq	r3, #0
 8005574:	b2db      	uxtb	r3, r3
 8005576:	e008      	b.n	800558a <HAL_TIM_PWM_Start+0x6a>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800557e:	b2db      	uxtb	r3, r3
 8005580:	2b01      	cmp	r3, #1
 8005582:	bf14      	ite	ne
 8005584:	2301      	movne	r3, #1
 8005586:	2300      	moveq	r3, #0
 8005588:	b2db      	uxtb	r3, r3
 800558a:	2b00      	cmp	r3, #0
 800558c:	d001      	beq.n	8005592 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e07c      	b.n	800568c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d104      	bne.n	80055a2 <HAL_TIM_PWM_Start+0x82>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2202      	movs	r2, #2
 800559c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055a0:	e013      	b.n	80055ca <HAL_TIM_PWM_Start+0xaa>
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	2b04      	cmp	r3, #4
 80055a6:	d104      	bne.n	80055b2 <HAL_TIM_PWM_Start+0x92>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2202      	movs	r2, #2
 80055ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055b0:	e00b      	b.n	80055ca <HAL_TIM_PWM_Start+0xaa>
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	2b08      	cmp	r3, #8
 80055b6:	d104      	bne.n	80055c2 <HAL_TIM_PWM_Start+0xa2>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2202      	movs	r2, #2
 80055bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055c0:	e003      	b.n	80055ca <HAL_TIM_PWM_Start+0xaa>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2202      	movs	r2, #2
 80055c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	2201      	movs	r2, #1
 80055d0:	6839      	ldr	r1, [r7, #0]
 80055d2:	4618      	mov	r0, r3
 80055d4:	f000 fdfe 	bl	80061d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a2d      	ldr	r2, [pc, #180]	@ (8005694 <HAL_TIM_PWM_Start+0x174>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d004      	beq.n	80055ec <HAL_TIM_PWM_Start+0xcc>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a2c      	ldr	r2, [pc, #176]	@ (8005698 <HAL_TIM_PWM_Start+0x178>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d101      	bne.n	80055f0 <HAL_TIM_PWM_Start+0xd0>
 80055ec:	2301      	movs	r3, #1
 80055ee:	e000      	b.n	80055f2 <HAL_TIM_PWM_Start+0xd2>
 80055f0:	2300      	movs	r3, #0
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d007      	beq.n	8005606 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005604:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a22      	ldr	r2, [pc, #136]	@ (8005694 <HAL_TIM_PWM_Start+0x174>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d022      	beq.n	8005656 <HAL_TIM_PWM_Start+0x136>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005618:	d01d      	beq.n	8005656 <HAL_TIM_PWM_Start+0x136>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a1f      	ldr	r2, [pc, #124]	@ (800569c <HAL_TIM_PWM_Start+0x17c>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d018      	beq.n	8005656 <HAL_TIM_PWM_Start+0x136>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a1d      	ldr	r2, [pc, #116]	@ (80056a0 <HAL_TIM_PWM_Start+0x180>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d013      	beq.n	8005656 <HAL_TIM_PWM_Start+0x136>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a1c      	ldr	r2, [pc, #112]	@ (80056a4 <HAL_TIM_PWM_Start+0x184>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d00e      	beq.n	8005656 <HAL_TIM_PWM_Start+0x136>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a16      	ldr	r2, [pc, #88]	@ (8005698 <HAL_TIM_PWM_Start+0x178>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d009      	beq.n	8005656 <HAL_TIM_PWM_Start+0x136>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a18      	ldr	r2, [pc, #96]	@ (80056a8 <HAL_TIM_PWM_Start+0x188>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d004      	beq.n	8005656 <HAL_TIM_PWM_Start+0x136>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a16      	ldr	r2, [pc, #88]	@ (80056ac <HAL_TIM_PWM_Start+0x18c>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d111      	bne.n	800567a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	f003 0307 	and.w	r3, r3, #7
 8005660:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2b06      	cmp	r3, #6
 8005666:	d010      	beq.n	800568a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f042 0201 	orr.w	r2, r2, #1
 8005676:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005678:	e007      	b.n	800568a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f042 0201 	orr.w	r2, r2, #1
 8005688:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800568a:	2300      	movs	r3, #0
}
 800568c:	4618      	mov	r0, r3
 800568e:	3710      	adds	r7, #16
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}
 8005694:	40010000 	.word	0x40010000
 8005698:	40010400 	.word	0x40010400
 800569c:	40000400 	.word	0x40000400
 80056a0:	40000800 	.word	0x40000800
 80056a4:	40000c00 	.word	0x40000c00
 80056a8:	40014000 	.word	0x40014000
 80056ac:	40001800 	.word	0x40001800

080056b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b084      	sub	sp, #16
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	68db      	ldr	r3, [r3, #12]
 80056be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	691b      	ldr	r3, [r3, #16]
 80056c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	f003 0302 	and.w	r3, r3, #2
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d020      	beq.n	8005714 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f003 0302 	and.w	r3, r3, #2
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d01b      	beq.n	8005714 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f06f 0202 	mvn.w	r2, #2
 80056e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2201      	movs	r2, #1
 80056ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	699b      	ldr	r3, [r3, #24]
 80056f2:	f003 0303 	and.w	r3, r3, #3
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d003      	beq.n	8005702 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 fa5b 	bl	8005bb6 <HAL_TIM_IC_CaptureCallback>
 8005700:	e005      	b.n	800570e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 fa4d 	bl	8005ba2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f000 fa5e 	bl	8005bca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2200      	movs	r2, #0
 8005712:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	f003 0304 	and.w	r3, r3, #4
 800571a:	2b00      	cmp	r3, #0
 800571c:	d020      	beq.n	8005760 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f003 0304 	and.w	r3, r3, #4
 8005724:	2b00      	cmp	r3, #0
 8005726:	d01b      	beq.n	8005760 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f06f 0204 	mvn.w	r2, #4
 8005730:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2202      	movs	r2, #2
 8005736:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	699b      	ldr	r3, [r3, #24]
 800573e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005742:	2b00      	cmp	r3, #0
 8005744:	d003      	beq.n	800574e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 fa35 	bl	8005bb6 <HAL_TIM_IC_CaptureCallback>
 800574c:	e005      	b.n	800575a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 fa27 	bl	8005ba2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 fa38 	bl	8005bca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2200      	movs	r2, #0
 800575e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	f003 0308 	and.w	r3, r3, #8
 8005766:	2b00      	cmp	r3, #0
 8005768:	d020      	beq.n	80057ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	f003 0308 	and.w	r3, r3, #8
 8005770:	2b00      	cmp	r3, #0
 8005772:	d01b      	beq.n	80057ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f06f 0208 	mvn.w	r2, #8
 800577c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2204      	movs	r2, #4
 8005782:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	69db      	ldr	r3, [r3, #28]
 800578a:	f003 0303 	and.w	r3, r3, #3
 800578e:	2b00      	cmp	r3, #0
 8005790:	d003      	beq.n	800579a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 fa0f 	bl	8005bb6 <HAL_TIM_IC_CaptureCallback>
 8005798:	e005      	b.n	80057a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 fa01 	bl	8005ba2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f000 fa12 	bl	8005bca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	f003 0310 	and.w	r3, r3, #16
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d020      	beq.n	80057f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f003 0310 	and.w	r3, r3, #16
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d01b      	beq.n	80057f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f06f 0210 	mvn.w	r2, #16
 80057c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2208      	movs	r2, #8
 80057ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	69db      	ldr	r3, [r3, #28]
 80057d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d003      	beq.n	80057e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 f9e9 	bl	8005bb6 <HAL_TIM_IC_CaptureCallback>
 80057e4:	e005      	b.n	80057f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 f9db 	bl	8005ba2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f000 f9ec 	bl	8005bca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	f003 0301 	and.w	r3, r3, #1
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d00c      	beq.n	800581c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f003 0301 	and.w	r3, r3, #1
 8005808:	2b00      	cmp	r3, #0
 800580a:	d007      	beq.n	800581c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f06f 0201 	mvn.w	r2, #1
 8005814:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f7fc fdb8 	bl	800238c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005822:	2b00      	cmp	r3, #0
 8005824:	d00c      	beq.n	8005840 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800582c:	2b00      	cmp	r3, #0
 800582e:	d007      	beq.n	8005840 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005838:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 fd76 	bl	800632c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005846:	2b00      	cmp	r3, #0
 8005848:	d00c      	beq.n	8005864 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005850:	2b00      	cmp	r3, #0
 8005852:	d007      	beq.n	8005864 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800585c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 f9bd 	bl	8005bde <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	f003 0320 	and.w	r3, r3, #32
 800586a:	2b00      	cmp	r3, #0
 800586c:	d00c      	beq.n	8005888 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f003 0320 	and.w	r3, r3, #32
 8005874:	2b00      	cmp	r3, #0
 8005876:	d007      	beq.n	8005888 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f06f 0220 	mvn.w	r2, #32
 8005880:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 fd48 	bl	8006318 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005888:	bf00      	nop
 800588a:	3710      	adds	r7, #16
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}

08005890 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b086      	sub	sp, #24
 8005894:	af00      	add	r7, sp, #0
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800589c:	2300      	movs	r3, #0
 800589e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058a6:	2b01      	cmp	r3, #1
 80058a8:	d101      	bne.n	80058ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80058aa:	2302      	movs	r3, #2
 80058ac:	e0ae      	b.n	8005a0c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2201      	movs	r2, #1
 80058b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2b0c      	cmp	r3, #12
 80058ba:	f200 809f 	bhi.w	80059fc <HAL_TIM_PWM_ConfigChannel+0x16c>
 80058be:	a201      	add	r2, pc, #4	@ (adr r2, 80058c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80058c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058c4:	080058f9 	.word	0x080058f9
 80058c8:	080059fd 	.word	0x080059fd
 80058cc:	080059fd 	.word	0x080059fd
 80058d0:	080059fd 	.word	0x080059fd
 80058d4:	08005939 	.word	0x08005939
 80058d8:	080059fd 	.word	0x080059fd
 80058dc:	080059fd 	.word	0x080059fd
 80058e0:	080059fd 	.word	0x080059fd
 80058e4:	0800597b 	.word	0x0800597b
 80058e8:	080059fd 	.word	0x080059fd
 80058ec:	080059fd 	.word	0x080059fd
 80058f0:	080059fd 	.word	0x080059fd
 80058f4:	080059bb 	.word	0x080059bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	68b9      	ldr	r1, [r7, #8]
 80058fe:	4618      	mov	r0, r3
 8005900:	f000 fa1e 	bl	8005d40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	699a      	ldr	r2, [r3, #24]
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f042 0208 	orr.w	r2, r2, #8
 8005912:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	699a      	ldr	r2, [r3, #24]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f022 0204 	bic.w	r2, r2, #4
 8005922:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	6999      	ldr	r1, [r3, #24]
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	691a      	ldr	r2, [r3, #16]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	430a      	orrs	r2, r1
 8005934:	619a      	str	r2, [r3, #24]
      break;
 8005936:	e064      	b.n	8005a02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	68b9      	ldr	r1, [r7, #8]
 800593e:	4618      	mov	r0, r3
 8005940:	f000 fa6e 	bl	8005e20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	699a      	ldr	r2, [r3, #24]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005952:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	699a      	ldr	r2, [r3, #24]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005962:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	6999      	ldr	r1, [r3, #24]
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	021a      	lsls	r2, r3, #8
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	430a      	orrs	r2, r1
 8005976:	619a      	str	r2, [r3, #24]
      break;
 8005978:	e043      	b.n	8005a02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	68b9      	ldr	r1, [r7, #8]
 8005980:	4618      	mov	r0, r3
 8005982:	f000 fac3 	bl	8005f0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	69da      	ldr	r2, [r3, #28]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f042 0208 	orr.w	r2, r2, #8
 8005994:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	69da      	ldr	r2, [r3, #28]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f022 0204 	bic.w	r2, r2, #4
 80059a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	69d9      	ldr	r1, [r3, #28]
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	691a      	ldr	r2, [r3, #16]
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	430a      	orrs	r2, r1
 80059b6:	61da      	str	r2, [r3, #28]
      break;
 80059b8:	e023      	b.n	8005a02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	68b9      	ldr	r1, [r7, #8]
 80059c0:	4618      	mov	r0, r3
 80059c2:	f000 fb17 	bl	8005ff4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	69da      	ldr	r2, [r3, #28]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	69da      	ldr	r2, [r3, #28]
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	69d9      	ldr	r1, [r3, #28]
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	021a      	lsls	r2, r3, #8
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	430a      	orrs	r2, r1
 80059f8:	61da      	str	r2, [r3, #28]
      break;
 80059fa:	e002      	b.n	8005a02 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	75fb      	strb	r3, [r7, #23]
      break;
 8005a00:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3718      	adds	r7, #24
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d101      	bne.n	8005a30 <HAL_TIM_ConfigClockSource+0x1c>
 8005a2c:	2302      	movs	r3, #2
 8005a2e:	e0b4      	b.n	8005b9a <HAL_TIM_ConfigClockSource+0x186>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2201      	movs	r2, #1
 8005a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2202      	movs	r2, #2
 8005a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005a4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a56:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68ba      	ldr	r2, [r7, #8]
 8005a5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a68:	d03e      	beq.n	8005ae8 <HAL_TIM_ConfigClockSource+0xd4>
 8005a6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a6e:	f200 8087 	bhi.w	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
 8005a72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a76:	f000 8086 	beq.w	8005b86 <HAL_TIM_ConfigClockSource+0x172>
 8005a7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a7e:	d87f      	bhi.n	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
 8005a80:	2b70      	cmp	r3, #112	@ 0x70
 8005a82:	d01a      	beq.n	8005aba <HAL_TIM_ConfigClockSource+0xa6>
 8005a84:	2b70      	cmp	r3, #112	@ 0x70
 8005a86:	d87b      	bhi.n	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
 8005a88:	2b60      	cmp	r3, #96	@ 0x60
 8005a8a:	d050      	beq.n	8005b2e <HAL_TIM_ConfigClockSource+0x11a>
 8005a8c:	2b60      	cmp	r3, #96	@ 0x60
 8005a8e:	d877      	bhi.n	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
 8005a90:	2b50      	cmp	r3, #80	@ 0x50
 8005a92:	d03c      	beq.n	8005b0e <HAL_TIM_ConfigClockSource+0xfa>
 8005a94:	2b50      	cmp	r3, #80	@ 0x50
 8005a96:	d873      	bhi.n	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
 8005a98:	2b40      	cmp	r3, #64	@ 0x40
 8005a9a:	d058      	beq.n	8005b4e <HAL_TIM_ConfigClockSource+0x13a>
 8005a9c:	2b40      	cmp	r3, #64	@ 0x40
 8005a9e:	d86f      	bhi.n	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
 8005aa0:	2b30      	cmp	r3, #48	@ 0x30
 8005aa2:	d064      	beq.n	8005b6e <HAL_TIM_ConfigClockSource+0x15a>
 8005aa4:	2b30      	cmp	r3, #48	@ 0x30
 8005aa6:	d86b      	bhi.n	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
 8005aa8:	2b20      	cmp	r3, #32
 8005aaa:	d060      	beq.n	8005b6e <HAL_TIM_ConfigClockSource+0x15a>
 8005aac:	2b20      	cmp	r3, #32
 8005aae:	d867      	bhi.n	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d05c      	beq.n	8005b6e <HAL_TIM_ConfigClockSource+0x15a>
 8005ab4:	2b10      	cmp	r3, #16
 8005ab6:	d05a      	beq.n	8005b6e <HAL_TIM_ConfigClockSource+0x15a>
 8005ab8:	e062      	b.n	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005aca:	f000 fb63 	bl	8006194 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005adc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68ba      	ldr	r2, [r7, #8]
 8005ae4:	609a      	str	r2, [r3, #8]
      break;
 8005ae6:	e04f      	b.n	8005b88 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005af8:	f000 fb4c 	bl	8006194 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	689a      	ldr	r2, [r3, #8]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b0a:	609a      	str	r2, [r3, #8]
      break;
 8005b0c:	e03c      	b.n	8005b88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	f000 fac0 	bl	80060a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2150      	movs	r1, #80	@ 0x50
 8005b26:	4618      	mov	r0, r3
 8005b28:	f000 fb19 	bl	800615e <TIM_ITRx_SetConfig>
      break;
 8005b2c:	e02c      	b.n	8005b88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	f000 fadf 	bl	80060fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	2160      	movs	r1, #96	@ 0x60
 8005b46:	4618      	mov	r0, r3
 8005b48:	f000 fb09 	bl	800615e <TIM_ITRx_SetConfig>
      break;
 8005b4c:	e01c      	b.n	8005b88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	f000 faa0 	bl	80060a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2140      	movs	r1, #64	@ 0x40
 8005b66:	4618      	mov	r0, r3
 8005b68:	f000 faf9 	bl	800615e <TIM_ITRx_SetConfig>
      break;
 8005b6c:	e00c      	b.n	8005b88 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4619      	mov	r1, r3
 8005b78:	4610      	mov	r0, r2
 8005b7a:	f000 faf0 	bl	800615e <TIM_ITRx_SetConfig>
      break;
 8005b7e:	e003      	b.n	8005b88 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	73fb      	strb	r3, [r7, #15]
      break;
 8005b84:	e000      	b.n	8005b88 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005b86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2200      	movs	r2, #0
 8005b94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3710      	adds	r7, #16
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}

08005ba2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ba2:	b480      	push	{r7}
 8005ba4:	b083      	sub	sp, #12
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005baa:	bf00      	nop
 8005bac:	370c      	adds	r7, #12
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr

08005bb6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005bb6:	b480      	push	{r7}
 8005bb8:	b083      	sub	sp, #12
 8005bba:	af00      	add	r7, sp, #0
 8005bbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005bbe:	bf00      	nop
 8005bc0:	370c      	adds	r7, #12
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr

08005bca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005bca:	b480      	push	{r7}
 8005bcc:	b083      	sub	sp, #12
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bd2:	bf00      	nop
 8005bd4:	370c      	adds	r7, #12
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr

08005bde <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005bde:	b480      	push	{r7}
 8005be0:	b083      	sub	sp, #12
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005be6:	bf00      	nop
 8005be8:	370c      	adds	r7, #12
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr
	...

08005bf4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b085      	sub	sp, #20
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
 8005bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	4a43      	ldr	r2, [pc, #268]	@ (8005d14 <TIM_Base_SetConfig+0x120>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d013      	beq.n	8005c34 <TIM_Base_SetConfig+0x40>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c12:	d00f      	beq.n	8005c34 <TIM_Base_SetConfig+0x40>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	4a40      	ldr	r2, [pc, #256]	@ (8005d18 <TIM_Base_SetConfig+0x124>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d00b      	beq.n	8005c34 <TIM_Base_SetConfig+0x40>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4a3f      	ldr	r2, [pc, #252]	@ (8005d1c <TIM_Base_SetConfig+0x128>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d007      	beq.n	8005c34 <TIM_Base_SetConfig+0x40>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	4a3e      	ldr	r2, [pc, #248]	@ (8005d20 <TIM_Base_SetConfig+0x12c>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d003      	beq.n	8005c34 <TIM_Base_SetConfig+0x40>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	4a3d      	ldr	r2, [pc, #244]	@ (8005d24 <TIM_Base_SetConfig+0x130>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d108      	bne.n	8005c46 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	68fa      	ldr	r2, [r7, #12]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	4a32      	ldr	r2, [pc, #200]	@ (8005d14 <TIM_Base_SetConfig+0x120>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d02b      	beq.n	8005ca6 <TIM_Base_SetConfig+0xb2>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c54:	d027      	beq.n	8005ca6 <TIM_Base_SetConfig+0xb2>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4a2f      	ldr	r2, [pc, #188]	@ (8005d18 <TIM_Base_SetConfig+0x124>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d023      	beq.n	8005ca6 <TIM_Base_SetConfig+0xb2>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a2e      	ldr	r2, [pc, #184]	@ (8005d1c <TIM_Base_SetConfig+0x128>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d01f      	beq.n	8005ca6 <TIM_Base_SetConfig+0xb2>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a2d      	ldr	r2, [pc, #180]	@ (8005d20 <TIM_Base_SetConfig+0x12c>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d01b      	beq.n	8005ca6 <TIM_Base_SetConfig+0xb2>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a2c      	ldr	r2, [pc, #176]	@ (8005d24 <TIM_Base_SetConfig+0x130>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d017      	beq.n	8005ca6 <TIM_Base_SetConfig+0xb2>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	4a2b      	ldr	r2, [pc, #172]	@ (8005d28 <TIM_Base_SetConfig+0x134>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d013      	beq.n	8005ca6 <TIM_Base_SetConfig+0xb2>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a2a      	ldr	r2, [pc, #168]	@ (8005d2c <TIM_Base_SetConfig+0x138>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d00f      	beq.n	8005ca6 <TIM_Base_SetConfig+0xb2>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4a29      	ldr	r2, [pc, #164]	@ (8005d30 <TIM_Base_SetConfig+0x13c>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d00b      	beq.n	8005ca6 <TIM_Base_SetConfig+0xb2>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a28      	ldr	r2, [pc, #160]	@ (8005d34 <TIM_Base_SetConfig+0x140>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d007      	beq.n	8005ca6 <TIM_Base_SetConfig+0xb2>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	4a27      	ldr	r2, [pc, #156]	@ (8005d38 <TIM_Base_SetConfig+0x144>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d003      	beq.n	8005ca6 <TIM_Base_SetConfig+0xb2>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	4a26      	ldr	r2, [pc, #152]	@ (8005d3c <TIM_Base_SetConfig+0x148>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d108      	bne.n	8005cb8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	68db      	ldr	r3, [r3, #12]
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	695b      	ldr	r3, [r3, #20]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	689a      	ldr	r2, [r3, #8]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a0e      	ldr	r2, [pc, #56]	@ (8005d14 <TIM_Base_SetConfig+0x120>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d003      	beq.n	8005ce6 <TIM_Base_SetConfig+0xf2>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a10      	ldr	r2, [pc, #64]	@ (8005d24 <TIM_Base_SetConfig+0x130>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d103      	bne.n	8005cee <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	691a      	ldr	r2, [r3, #16]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f043 0204 	orr.w	r2, r3, #4
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	68fa      	ldr	r2, [r7, #12]
 8005d04:	601a      	str	r2, [r3, #0]
}
 8005d06:	bf00      	nop
 8005d08:	3714      	adds	r7, #20
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d10:	4770      	bx	lr
 8005d12:	bf00      	nop
 8005d14:	40010000 	.word	0x40010000
 8005d18:	40000400 	.word	0x40000400
 8005d1c:	40000800 	.word	0x40000800
 8005d20:	40000c00 	.word	0x40000c00
 8005d24:	40010400 	.word	0x40010400
 8005d28:	40014000 	.word	0x40014000
 8005d2c:	40014400 	.word	0x40014400
 8005d30:	40014800 	.word	0x40014800
 8005d34:	40001800 	.word	0x40001800
 8005d38:	40001c00 	.word	0x40001c00
 8005d3c:	40002000 	.word	0x40002000

08005d40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b087      	sub	sp, #28
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6a1b      	ldr	r3, [r3, #32]
 8005d4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6a1b      	ldr	r3, [r3, #32]
 8005d54:	f023 0201 	bic.w	r2, r3, #1
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	699b      	ldr	r3, [r3, #24]
 8005d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f023 0303 	bic.w	r3, r3, #3
 8005d76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	68fa      	ldr	r2, [r7, #12]
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	f023 0302 	bic.w	r3, r3, #2
 8005d88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	697a      	ldr	r2, [r7, #20]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	4a20      	ldr	r2, [pc, #128]	@ (8005e18 <TIM_OC1_SetConfig+0xd8>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d003      	beq.n	8005da4 <TIM_OC1_SetConfig+0x64>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	4a1f      	ldr	r2, [pc, #124]	@ (8005e1c <TIM_OC1_SetConfig+0xdc>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d10c      	bne.n	8005dbe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	f023 0308 	bic.w	r3, r3, #8
 8005daa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	697a      	ldr	r2, [r7, #20]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	f023 0304 	bic.w	r3, r3, #4
 8005dbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	4a15      	ldr	r2, [pc, #84]	@ (8005e18 <TIM_OC1_SetConfig+0xd8>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d003      	beq.n	8005dce <TIM_OC1_SetConfig+0x8e>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	4a14      	ldr	r2, [pc, #80]	@ (8005e1c <TIM_OC1_SetConfig+0xdc>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d111      	bne.n	8005df2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005dd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ddc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	695b      	ldr	r3, [r3, #20]
 8005de2:	693a      	ldr	r2, [r7, #16]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	699b      	ldr	r3, [r3, #24]
 8005dec:	693a      	ldr	r2, [r7, #16]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	693a      	ldr	r2, [r7, #16]
 8005df6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	68fa      	ldr	r2, [r7, #12]
 8005dfc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	685a      	ldr	r2, [r3, #4]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	697a      	ldr	r2, [r7, #20]
 8005e0a:	621a      	str	r2, [r3, #32]
}
 8005e0c:	bf00      	nop
 8005e0e:	371c      	adds	r7, #28
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr
 8005e18:	40010000 	.word	0x40010000
 8005e1c:	40010400 	.word	0x40010400

08005e20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b087      	sub	sp, #28
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
 8005e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6a1b      	ldr	r3, [r3, #32]
 8005e2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6a1b      	ldr	r3, [r3, #32]
 8005e34:	f023 0210 	bic.w	r2, r3, #16
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	699b      	ldr	r3, [r3, #24]
 8005e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	021b      	lsls	r3, r3, #8
 8005e5e:	68fa      	ldr	r2, [r7, #12]
 8005e60:	4313      	orrs	r3, r2
 8005e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	f023 0320 	bic.w	r3, r3, #32
 8005e6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	011b      	lsls	r3, r3, #4
 8005e72:	697a      	ldr	r2, [r7, #20]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a22      	ldr	r2, [pc, #136]	@ (8005f04 <TIM_OC2_SetConfig+0xe4>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d003      	beq.n	8005e88 <TIM_OC2_SetConfig+0x68>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a21      	ldr	r2, [pc, #132]	@ (8005f08 <TIM_OC2_SetConfig+0xe8>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d10d      	bne.n	8005ea4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	011b      	lsls	r3, r3, #4
 8005e96:	697a      	ldr	r2, [r7, #20]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ea2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a17      	ldr	r2, [pc, #92]	@ (8005f04 <TIM_OC2_SetConfig+0xe4>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d003      	beq.n	8005eb4 <TIM_OC2_SetConfig+0x94>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	4a16      	ldr	r2, [pc, #88]	@ (8005f08 <TIM_OC2_SetConfig+0xe8>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d113      	bne.n	8005edc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005eba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005ec2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	695b      	ldr	r3, [r3, #20]
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	693a      	ldr	r2, [r7, #16]
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	699b      	ldr	r3, [r3, #24]
 8005ed4:	009b      	lsls	r3, r3, #2
 8005ed6:	693a      	ldr	r2, [r7, #16]
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	693a      	ldr	r2, [r7, #16]
 8005ee0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	685a      	ldr	r2, [r3, #4]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	697a      	ldr	r2, [r7, #20]
 8005ef4:	621a      	str	r2, [r3, #32]
}
 8005ef6:	bf00      	nop
 8005ef8:	371c      	adds	r7, #28
 8005efa:	46bd      	mov	sp, r7
 8005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f00:	4770      	bx	lr
 8005f02:	bf00      	nop
 8005f04:	40010000 	.word	0x40010000
 8005f08:	40010400 	.word	0x40010400

08005f0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b087      	sub	sp, #28
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a1b      	ldr	r3, [r3, #32]
 8005f20:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	69db      	ldr	r3, [r3, #28]
 8005f32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f023 0303 	bic.w	r3, r3, #3
 8005f42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005f54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	021b      	lsls	r3, r3, #8
 8005f5c:	697a      	ldr	r2, [r7, #20]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a21      	ldr	r2, [pc, #132]	@ (8005fec <TIM_OC3_SetConfig+0xe0>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d003      	beq.n	8005f72 <TIM_OC3_SetConfig+0x66>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a20      	ldr	r2, [pc, #128]	@ (8005ff0 <TIM_OC3_SetConfig+0xe4>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d10d      	bne.n	8005f8e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005f78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	68db      	ldr	r3, [r3, #12]
 8005f7e:	021b      	lsls	r3, r3, #8
 8005f80:	697a      	ldr	r2, [r7, #20]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	4a16      	ldr	r2, [pc, #88]	@ (8005fec <TIM_OC3_SetConfig+0xe0>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d003      	beq.n	8005f9e <TIM_OC3_SetConfig+0x92>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	4a15      	ldr	r2, [pc, #84]	@ (8005ff0 <TIM_OC3_SetConfig+0xe4>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d113      	bne.n	8005fc6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005fa4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005fac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	695b      	ldr	r3, [r3, #20]
 8005fb2:	011b      	lsls	r3, r3, #4
 8005fb4:	693a      	ldr	r2, [r7, #16]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	699b      	ldr	r3, [r3, #24]
 8005fbe:	011b      	lsls	r3, r3, #4
 8005fc0:	693a      	ldr	r2, [r7, #16]
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	693a      	ldr	r2, [r7, #16]
 8005fca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	68fa      	ldr	r2, [r7, #12]
 8005fd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	685a      	ldr	r2, [r3, #4]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	697a      	ldr	r2, [r7, #20]
 8005fde:	621a      	str	r2, [r3, #32]
}
 8005fe0:	bf00      	nop
 8005fe2:	371c      	adds	r7, #28
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr
 8005fec:	40010000 	.word	0x40010000
 8005ff0:	40010400 	.word	0x40010400

08005ff4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b087      	sub	sp, #28
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6a1b      	ldr	r3, [r3, #32]
 8006002:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6a1b      	ldr	r3, [r3, #32]
 8006008:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	69db      	ldr	r3, [r3, #28]
 800601a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006022:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800602a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	021b      	lsls	r3, r3, #8
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	4313      	orrs	r3, r2
 8006036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800603e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	031b      	lsls	r3, r3, #12
 8006046:	693a      	ldr	r2, [r7, #16]
 8006048:	4313      	orrs	r3, r2
 800604a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	4a12      	ldr	r2, [pc, #72]	@ (8006098 <TIM_OC4_SetConfig+0xa4>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d003      	beq.n	800605c <TIM_OC4_SetConfig+0x68>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	4a11      	ldr	r2, [pc, #68]	@ (800609c <TIM_OC4_SetConfig+0xa8>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d109      	bne.n	8006070 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006062:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	695b      	ldr	r3, [r3, #20]
 8006068:	019b      	lsls	r3, r3, #6
 800606a:	697a      	ldr	r2, [r7, #20]
 800606c:	4313      	orrs	r3, r2
 800606e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	697a      	ldr	r2, [r7, #20]
 8006074:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	68fa      	ldr	r2, [r7, #12]
 800607a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	685a      	ldr	r2, [r3, #4]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	693a      	ldr	r2, [r7, #16]
 8006088:	621a      	str	r2, [r3, #32]
}
 800608a:	bf00      	nop
 800608c:	371c      	adds	r7, #28
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr
 8006096:	bf00      	nop
 8006098:	40010000 	.word	0x40010000
 800609c:	40010400 	.word	0x40010400

080060a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b087      	sub	sp, #28
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6a1b      	ldr	r3, [r3, #32]
 80060b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	6a1b      	ldr	r3, [r3, #32]
 80060b6:	f023 0201 	bic.w	r2, r3, #1
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	699b      	ldr	r3, [r3, #24]
 80060c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	011b      	lsls	r3, r3, #4
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	f023 030a 	bic.w	r3, r3, #10
 80060dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060de:	697a      	ldr	r2, [r7, #20]
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	693a      	ldr	r2, [r7, #16]
 80060ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	697a      	ldr	r2, [r7, #20]
 80060f0:	621a      	str	r2, [r3, #32]
}
 80060f2:	bf00      	nop
 80060f4:	371c      	adds	r7, #28
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr

080060fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060fe:	b480      	push	{r7}
 8006100:	b087      	sub	sp, #28
 8006102:	af00      	add	r7, sp, #0
 8006104:	60f8      	str	r0, [r7, #12]
 8006106:	60b9      	str	r1, [r7, #8]
 8006108:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6a1b      	ldr	r3, [r3, #32]
 800610e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	6a1b      	ldr	r3, [r3, #32]
 8006114:	f023 0210 	bic.w	r2, r3, #16
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	699b      	ldr	r3, [r3, #24]
 8006120:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006128:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	031b      	lsls	r3, r3, #12
 800612e:	693a      	ldr	r2, [r7, #16]
 8006130:	4313      	orrs	r3, r2
 8006132:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800613a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	011b      	lsls	r3, r3, #4
 8006140:	697a      	ldr	r2, [r7, #20]
 8006142:	4313      	orrs	r3, r2
 8006144:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	693a      	ldr	r2, [r7, #16]
 800614a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	697a      	ldr	r2, [r7, #20]
 8006150:	621a      	str	r2, [r3, #32]
}
 8006152:	bf00      	nop
 8006154:	371c      	adds	r7, #28
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr

0800615e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800615e:	b480      	push	{r7}
 8006160:	b085      	sub	sp, #20
 8006162:	af00      	add	r7, sp, #0
 8006164:	6078      	str	r0, [r7, #4]
 8006166:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	689b      	ldr	r3, [r3, #8]
 800616c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006174:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006176:	683a      	ldr	r2, [r7, #0]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	4313      	orrs	r3, r2
 800617c:	f043 0307 	orr.w	r3, r3, #7
 8006180:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	68fa      	ldr	r2, [r7, #12]
 8006186:	609a      	str	r2, [r3, #8]
}
 8006188:	bf00      	nop
 800618a:	3714      	adds	r7, #20
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr

08006194 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006194:	b480      	push	{r7}
 8006196:	b087      	sub	sp, #28
 8006198:	af00      	add	r7, sp, #0
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	607a      	str	r2, [r7, #4]
 80061a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80061ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	021a      	lsls	r2, r3, #8
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	431a      	orrs	r2, r3
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	4313      	orrs	r3, r2
 80061bc:	697a      	ldr	r2, [r7, #20]
 80061be:	4313      	orrs	r3, r2
 80061c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	697a      	ldr	r2, [r7, #20]
 80061c6:	609a      	str	r2, [r3, #8]
}
 80061c8:	bf00      	nop
 80061ca:	371c      	adds	r7, #28
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr

080061d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b087      	sub	sp, #28
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	f003 031f 	and.w	r3, r3, #31
 80061e6:	2201      	movs	r2, #1
 80061e8:	fa02 f303 	lsl.w	r3, r2, r3
 80061ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	6a1a      	ldr	r2, [r3, #32]
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	43db      	mvns	r3, r3
 80061f6:	401a      	ands	r2, r3
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6a1a      	ldr	r2, [r3, #32]
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	f003 031f 	and.w	r3, r3, #31
 8006206:	6879      	ldr	r1, [r7, #4]
 8006208:	fa01 f303 	lsl.w	r3, r1, r3
 800620c:	431a      	orrs	r2, r3
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	621a      	str	r2, [r3, #32]
}
 8006212:	bf00      	nop
 8006214:	371c      	adds	r7, #28
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr
	...

08006220 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006220:	b480      	push	{r7}
 8006222:	b085      	sub	sp, #20
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006230:	2b01      	cmp	r3, #1
 8006232:	d101      	bne.n	8006238 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006234:	2302      	movs	r3, #2
 8006236:	e05a      	b.n	80062ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2201      	movs	r2, #1
 800623c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2202      	movs	r2, #2
 8006244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800625e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68fa      	ldr	r2, [r7, #12]
 8006266:	4313      	orrs	r3, r2
 8006268:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	68fa      	ldr	r2, [r7, #12]
 8006270:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a21      	ldr	r2, [pc, #132]	@ (80062fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d022      	beq.n	80062c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006284:	d01d      	beq.n	80062c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4a1d      	ldr	r2, [pc, #116]	@ (8006300 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d018      	beq.n	80062c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a1b      	ldr	r2, [pc, #108]	@ (8006304 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d013      	beq.n	80062c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4a1a      	ldr	r2, [pc, #104]	@ (8006308 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d00e      	beq.n	80062c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a18      	ldr	r2, [pc, #96]	@ (800630c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d009      	beq.n	80062c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a17      	ldr	r2, [pc, #92]	@ (8006310 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d004      	beq.n	80062c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a15      	ldr	r2, [pc, #84]	@ (8006314 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d10c      	bne.n	80062dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	68ba      	ldr	r2, [r7, #8]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68ba      	ldr	r2, [r7, #8]
 80062da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2201      	movs	r2, #1
 80062e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062ec:	2300      	movs	r3, #0
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3714      	adds	r7, #20
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr
 80062fa:	bf00      	nop
 80062fc:	40010000 	.word	0x40010000
 8006300:	40000400 	.word	0x40000400
 8006304:	40000800 	.word	0x40000800
 8006308:	40000c00 	.word	0x40000c00
 800630c:	40010400 	.word	0x40010400
 8006310:	40014000 	.word	0x40014000
 8006314:	40001800 	.word	0x40001800

08006318 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006318:	b480      	push	{r7}
 800631a:	b083      	sub	sp, #12
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006320:	bf00      	nop
 8006322:	370c      	adds	r7, #12
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr

0800632c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800632c:	b480      	push	{r7}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006334:	bf00      	nop
 8006336:	370c      	adds	r7, #12
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr

08006340 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b082      	sub	sp, #8
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d101      	bne.n	8006352 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	e042      	b.n	80063d8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006358:	b2db      	uxtb	r3, r3
 800635a:	2b00      	cmp	r3, #0
 800635c:	d106      	bne.n	800636c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2200      	movs	r2, #0
 8006362:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f7fc fb80 	bl	8002a6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2224      	movs	r2, #36	@ 0x24
 8006370:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	68da      	ldr	r2, [r3, #12]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006382:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	f000 fdd3 	bl	8006f30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	691a      	ldr	r2, [r3, #16]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006398:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	695a      	ldr	r2, [r3, #20]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	68da      	ldr	r2, [r3, #12]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2200      	movs	r2, #0
 80063be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2220      	movs	r2, #32
 80063c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2220      	movs	r2, #32
 80063cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80063d6:	2300      	movs	r3, #0
}
 80063d8:	4618      	mov	r0, r3
 80063da:	3708      	adds	r7, #8
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}

080063e0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b08a      	sub	sp, #40	@ 0x28
 80063e4:	af02      	add	r7, sp, #8
 80063e6:	60f8      	str	r0, [r7, #12]
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	603b      	str	r3, [r7, #0]
 80063ec:	4613      	mov	r3, r2
 80063ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80063f0:	2300      	movs	r3, #0
 80063f2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063fa:	b2db      	uxtb	r3, r3
 80063fc:	2b20      	cmp	r3, #32
 80063fe:	d175      	bne.n	80064ec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d002      	beq.n	800640c <HAL_UART_Transmit+0x2c>
 8006406:	88fb      	ldrh	r3, [r7, #6]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d101      	bne.n	8006410 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e06e      	b.n	80064ee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2200      	movs	r2, #0
 8006414:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2221      	movs	r2, #33	@ 0x21
 800641a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800641e:	f7fc fdcb 	bl	8002fb8 <HAL_GetTick>
 8006422:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	88fa      	ldrh	r2, [r7, #6]
 8006428:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	88fa      	ldrh	r2, [r7, #6]
 800642e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	689b      	ldr	r3, [r3, #8]
 8006434:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006438:	d108      	bne.n	800644c <HAL_UART_Transmit+0x6c>
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	691b      	ldr	r3, [r3, #16]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d104      	bne.n	800644c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006442:	2300      	movs	r3, #0
 8006444:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	61bb      	str	r3, [r7, #24]
 800644a:	e003      	b.n	8006454 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006450:	2300      	movs	r3, #0
 8006452:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006454:	e02e      	b.n	80064b4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	9300      	str	r3, [sp, #0]
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	2200      	movs	r2, #0
 800645e:	2180      	movs	r1, #128	@ 0x80
 8006460:	68f8      	ldr	r0, [r7, #12]
 8006462:	f000 fb37 	bl	8006ad4 <UART_WaitOnFlagUntilTimeout>
 8006466:	4603      	mov	r3, r0
 8006468:	2b00      	cmp	r3, #0
 800646a:	d005      	beq.n	8006478 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2220      	movs	r2, #32
 8006470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006474:	2303      	movs	r3, #3
 8006476:	e03a      	b.n	80064ee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d10b      	bne.n	8006496 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800647e:	69bb      	ldr	r3, [r7, #24]
 8006480:	881b      	ldrh	r3, [r3, #0]
 8006482:	461a      	mov	r2, r3
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800648c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800648e:	69bb      	ldr	r3, [r7, #24]
 8006490:	3302      	adds	r3, #2
 8006492:	61bb      	str	r3, [r7, #24]
 8006494:	e007      	b.n	80064a6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006496:	69fb      	ldr	r3, [r7, #28]
 8006498:	781a      	ldrb	r2, [r3, #0]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	3301      	adds	r3, #1
 80064a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	3b01      	subs	r3, #1
 80064ae:	b29a      	uxth	r2, r3
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064b8:	b29b      	uxth	r3, r3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d1cb      	bne.n	8006456 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	9300      	str	r3, [sp, #0]
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	2200      	movs	r2, #0
 80064c6:	2140      	movs	r1, #64	@ 0x40
 80064c8:	68f8      	ldr	r0, [r7, #12]
 80064ca:	f000 fb03 	bl	8006ad4 <UART_WaitOnFlagUntilTimeout>
 80064ce:	4603      	mov	r3, r0
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d005      	beq.n	80064e0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2220      	movs	r2, #32
 80064d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80064dc:	2303      	movs	r3, #3
 80064de:	e006      	b.n	80064ee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2220      	movs	r2, #32
 80064e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80064e8:	2300      	movs	r3, #0
 80064ea:	e000      	b.n	80064ee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80064ec:	2302      	movs	r3, #2
  }
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3720      	adds	r7, #32
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}

080064f6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064f6:	b580      	push	{r7, lr}
 80064f8:	b084      	sub	sp, #16
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	60f8      	str	r0, [r7, #12]
 80064fe:	60b9      	str	r1, [r7, #8]
 8006500:	4613      	mov	r3, r2
 8006502:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800650a:	b2db      	uxtb	r3, r3
 800650c:	2b20      	cmp	r3, #32
 800650e:	d112      	bne.n	8006536 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d002      	beq.n	800651c <HAL_UART_Receive_IT+0x26>
 8006516:	88fb      	ldrh	r3, [r7, #6]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d101      	bne.n	8006520 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	e00b      	b.n	8006538 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2200      	movs	r2, #0
 8006524:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006526:	88fb      	ldrh	r3, [r7, #6]
 8006528:	461a      	mov	r2, r3
 800652a:	68b9      	ldr	r1, [r7, #8]
 800652c:	68f8      	ldr	r0, [r7, #12]
 800652e:	f000 fb2a 	bl	8006b86 <UART_Start_Receive_IT>
 8006532:	4603      	mov	r3, r0
 8006534:	e000      	b.n	8006538 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006536:	2302      	movs	r3, #2
  }
}
 8006538:	4618      	mov	r0, r3
 800653a:	3710      	adds	r7, #16
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}

08006540 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b0ba      	sub	sp, #232	@ 0xe8
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	695b      	ldr	r3, [r3, #20]
 8006562:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006566:	2300      	movs	r3, #0
 8006568:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800656c:	2300      	movs	r3, #0
 800656e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006576:	f003 030f 	and.w	r3, r3, #15
 800657a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800657e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006582:	2b00      	cmp	r3, #0
 8006584:	d10f      	bne.n	80065a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800658a:	f003 0320 	and.w	r3, r3, #32
 800658e:	2b00      	cmp	r3, #0
 8006590:	d009      	beq.n	80065a6 <HAL_UART_IRQHandler+0x66>
 8006592:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006596:	f003 0320 	and.w	r3, r3, #32
 800659a:	2b00      	cmp	r3, #0
 800659c:	d003      	beq.n	80065a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 fc07 	bl	8006db2 <UART_Receive_IT>
      return;
 80065a4:	e273      	b.n	8006a8e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80065a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	f000 80de 	beq.w	800676c <HAL_UART_IRQHandler+0x22c>
 80065b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065b4:	f003 0301 	and.w	r3, r3, #1
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d106      	bne.n	80065ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80065bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065c0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f000 80d1 	beq.w	800676c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80065ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065ce:	f003 0301 	and.w	r3, r3, #1
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d00b      	beq.n	80065ee <HAL_UART_IRQHandler+0xae>
 80065d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d005      	beq.n	80065ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065e6:	f043 0201 	orr.w	r2, r3, #1
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065f2:	f003 0304 	and.w	r3, r3, #4
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d00b      	beq.n	8006612 <HAL_UART_IRQHandler+0xd2>
 80065fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065fe:	f003 0301 	and.w	r3, r3, #1
 8006602:	2b00      	cmp	r3, #0
 8006604:	d005      	beq.n	8006612 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800660a:	f043 0202 	orr.w	r2, r3, #2
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006616:	f003 0302 	and.w	r3, r3, #2
 800661a:	2b00      	cmp	r3, #0
 800661c:	d00b      	beq.n	8006636 <HAL_UART_IRQHandler+0xf6>
 800661e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006622:	f003 0301 	and.w	r3, r3, #1
 8006626:	2b00      	cmp	r3, #0
 8006628:	d005      	beq.n	8006636 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800662e:	f043 0204 	orr.w	r2, r3, #4
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006636:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800663a:	f003 0308 	and.w	r3, r3, #8
 800663e:	2b00      	cmp	r3, #0
 8006640:	d011      	beq.n	8006666 <HAL_UART_IRQHandler+0x126>
 8006642:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006646:	f003 0320 	and.w	r3, r3, #32
 800664a:	2b00      	cmp	r3, #0
 800664c:	d105      	bne.n	800665a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800664e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006652:	f003 0301 	and.w	r3, r3, #1
 8006656:	2b00      	cmp	r3, #0
 8006658:	d005      	beq.n	8006666 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800665e:	f043 0208 	orr.w	r2, r3, #8
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800666a:	2b00      	cmp	r3, #0
 800666c:	f000 820a 	beq.w	8006a84 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006670:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006674:	f003 0320 	and.w	r3, r3, #32
 8006678:	2b00      	cmp	r3, #0
 800667a:	d008      	beq.n	800668e <HAL_UART_IRQHandler+0x14e>
 800667c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006680:	f003 0320 	and.w	r3, r3, #32
 8006684:	2b00      	cmp	r3, #0
 8006686:	d002      	beq.n	800668e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f000 fb92 	bl	8006db2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	695b      	ldr	r3, [r3, #20]
 8006694:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006698:	2b40      	cmp	r3, #64	@ 0x40
 800669a:	bf0c      	ite	eq
 800669c:	2301      	moveq	r3, #1
 800669e:	2300      	movne	r3, #0
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066aa:	f003 0308 	and.w	r3, r3, #8
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d103      	bne.n	80066ba <HAL_UART_IRQHandler+0x17a>
 80066b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d04f      	beq.n	800675a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f000 fa9d 	bl	8006bfa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	695b      	ldr	r3, [r3, #20]
 80066c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066ca:	2b40      	cmp	r3, #64	@ 0x40
 80066cc:	d141      	bne.n	8006752 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	3314      	adds	r3, #20
 80066d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80066dc:	e853 3f00 	ldrex	r3, [r3]
 80066e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80066e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80066e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	3314      	adds	r3, #20
 80066f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80066fa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80066fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006702:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006706:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800670a:	e841 2300 	strex	r3, r2, [r1]
 800670e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006712:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d1d9      	bne.n	80066ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800671e:	2b00      	cmp	r3, #0
 8006720:	d013      	beq.n	800674a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006726:	4a8a      	ldr	r2, [pc, #552]	@ (8006950 <HAL_UART_IRQHandler+0x410>)
 8006728:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800672e:	4618      	mov	r0, r3
 8006730:	f7fc fdcf 	bl	80032d2 <HAL_DMA_Abort_IT>
 8006734:	4603      	mov	r3, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d016      	beq.n	8006768 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800673e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006740:	687a      	ldr	r2, [r7, #4]
 8006742:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006744:	4610      	mov	r0, r2
 8006746:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006748:	e00e      	b.n	8006768 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f000 f9ac 	bl	8006aa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006750:	e00a      	b.n	8006768 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f000 f9a8 	bl	8006aa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006758:	e006      	b.n	8006768 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f000 f9a4 	bl	8006aa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006766:	e18d      	b.n	8006a84 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006768:	bf00      	nop
    return;
 800676a:	e18b      	b.n	8006a84 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006770:	2b01      	cmp	r3, #1
 8006772:	f040 8167 	bne.w	8006a44 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800677a:	f003 0310 	and.w	r3, r3, #16
 800677e:	2b00      	cmp	r3, #0
 8006780:	f000 8160 	beq.w	8006a44 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006784:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006788:	f003 0310 	and.w	r3, r3, #16
 800678c:	2b00      	cmp	r3, #0
 800678e:	f000 8159 	beq.w	8006a44 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006792:	2300      	movs	r3, #0
 8006794:	60bb      	str	r3, [r7, #8]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	60bb      	str	r3, [r7, #8]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	60bb      	str	r3, [r7, #8]
 80067a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	695b      	ldr	r3, [r3, #20]
 80067ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067b2:	2b40      	cmp	r3, #64	@ 0x40
 80067b4:	f040 80ce 	bne.w	8006954 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80067c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	f000 80a9 	beq.w	8006920 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80067d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067d6:	429a      	cmp	r2, r3
 80067d8:	f080 80a2 	bcs.w	8006920 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067e2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067e8:	69db      	ldr	r3, [r3, #28]
 80067ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067ee:	f000 8088 	beq.w	8006902 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	330c      	adds	r3, #12
 80067f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006800:	e853 3f00 	ldrex	r3, [r3]
 8006804:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006808:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800680c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006810:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	330c      	adds	r3, #12
 800681a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800681e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006822:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006826:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800682a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800682e:	e841 2300 	strex	r3, r2, [r1]
 8006832:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006836:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800683a:	2b00      	cmp	r3, #0
 800683c:	d1d9      	bne.n	80067f2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	3314      	adds	r3, #20
 8006844:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006846:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006848:	e853 3f00 	ldrex	r3, [r3]
 800684c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800684e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006850:	f023 0301 	bic.w	r3, r3, #1
 8006854:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	3314      	adds	r3, #20
 800685e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006862:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006866:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006868:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800686a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800686e:	e841 2300 	strex	r3, r2, [r1]
 8006872:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006874:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006876:	2b00      	cmp	r3, #0
 8006878:	d1e1      	bne.n	800683e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	3314      	adds	r3, #20
 8006880:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006882:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006884:	e853 3f00 	ldrex	r3, [r3]
 8006888:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800688a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800688c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006890:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	3314      	adds	r3, #20
 800689a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800689e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80068a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80068a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80068a6:	e841 2300 	strex	r3, r2, [r1]
 80068aa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80068ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d1e3      	bne.n	800687a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2220      	movs	r2, #32
 80068b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2200      	movs	r2, #0
 80068be:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	330c      	adds	r3, #12
 80068c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068ca:	e853 3f00 	ldrex	r3, [r3]
 80068ce:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80068d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068d2:	f023 0310 	bic.w	r3, r3, #16
 80068d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	330c      	adds	r3, #12
 80068e0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80068e4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80068e6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80068ea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80068ec:	e841 2300 	strex	r3, r2, [r1]
 80068f0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80068f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d1e3      	bne.n	80068c0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068fc:	4618      	mov	r0, r3
 80068fe:	f7fc fc78 	bl	80031f2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2202      	movs	r2, #2
 8006906:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006910:	b29b      	uxth	r3, r3
 8006912:	1ad3      	subs	r3, r2, r3
 8006914:	b29b      	uxth	r3, r3
 8006916:	4619      	mov	r1, r3
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f000 f8cf 	bl	8006abc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800691e:	e0b3      	b.n	8006a88 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006924:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006928:	429a      	cmp	r2, r3
 800692a:	f040 80ad 	bne.w	8006a88 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006932:	69db      	ldr	r3, [r3, #28]
 8006934:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006938:	f040 80a6 	bne.w	8006a88 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2202      	movs	r2, #2
 8006940:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006946:	4619      	mov	r1, r3
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	f000 f8b7 	bl	8006abc <HAL_UARTEx_RxEventCallback>
      return;
 800694e:	e09b      	b.n	8006a88 <HAL_UART_IRQHandler+0x548>
 8006950:	08006cc1 	.word	0x08006cc1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800695c:	b29b      	uxth	r3, r3
 800695e:	1ad3      	subs	r3, r2, r3
 8006960:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006968:	b29b      	uxth	r3, r3
 800696a:	2b00      	cmp	r3, #0
 800696c:	f000 808e 	beq.w	8006a8c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006970:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006974:	2b00      	cmp	r3, #0
 8006976:	f000 8089 	beq.w	8006a8c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	330c      	adds	r3, #12
 8006980:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006984:	e853 3f00 	ldrex	r3, [r3]
 8006988:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800698a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800698c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006990:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	330c      	adds	r3, #12
 800699a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800699e:	647a      	str	r2, [r7, #68]	@ 0x44
 80069a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80069a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80069a6:	e841 2300 	strex	r3, r2, [r1]
 80069aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80069ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d1e3      	bne.n	800697a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	3314      	adds	r3, #20
 80069b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069bc:	e853 3f00 	ldrex	r3, [r3]
 80069c0:	623b      	str	r3, [r7, #32]
   return(result);
 80069c2:	6a3b      	ldr	r3, [r7, #32]
 80069c4:	f023 0301 	bic.w	r3, r3, #1
 80069c8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	3314      	adds	r3, #20
 80069d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80069d6:	633a      	str	r2, [r7, #48]	@ 0x30
 80069d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069de:	e841 2300 	strex	r3, r2, [r1]
 80069e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80069e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d1e3      	bne.n	80069b2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2220      	movs	r2, #32
 80069ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	330c      	adds	r3, #12
 80069fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	e853 3f00 	ldrex	r3, [r3]
 8006a06:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f023 0310 	bic.w	r3, r3, #16
 8006a0e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	330c      	adds	r3, #12
 8006a18:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006a1c:	61fa      	str	r2, [r7, #28]
 8006a1e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a20:	69b9      	ldr	r1, [r7, #24]
 8006a22:	69fa      	ldr	r2, [r7, #28]
 8006a24:	e841 2300 	strex	r3, r2, [r1]
 8006a28:	617b      	str	r3, [r7, #20]
   return(result);
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1e3      	bne.n	80069f8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2202      	movs	r2, #2
 8006a34:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006a36:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a3a:	4619      	mov	r1, r3
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f000 f83d 	bl	8006abc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006a42:	e023      	b.n	8006a8c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006a44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d009      	beq.n	8006a64 <HAL_UART_IRQHandler+0x524>
 8006a50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d003      	beq.n	8006a64 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f000 f940 	bl	8006ce2 <UART_Transmit_IT>
    return;
 8006a62:	e014      	b.n	8006a8e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006a64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d00e      	beq.n	8006a8e <HAL_UART_IRQHandler+0x54e>
 8006a70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d008      	beq.n	8006a8e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006a7c:	6878      	ldr	r0, [r7, #4]
 8006a7e:	f000 f980 	bl	8006d82 <UART_EndTransmit_IT>
    return;
 8006a82:	e004      	b.n	8006a8e <HAL_UART_IRQHandler+0x54e>
    return;
 8006a84:	bf00      	nop
 8006a86:	e002      	b.n	8006a8e <HAL_UART_IRQHandler+0x54e>
      return;
 8006a88:	bf00      	nop
 8006a8a:	e000      	b.n	8006a8e <HAL_UART_IRQHandler+0x54e>
      return;
 8006a8c:	bf00      	nop
  }
}
 8006a8e:	37e8      	adds	r7, #232	@ 0xe8
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b083      	sub	sp, #12
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006a9c:	bf00      	nop
 8006a9e:	370c      	adds	r7, #12
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr

08006aa8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b083      	sub	sp, #12
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006ab0:	bf00      	nop
 8006ab2:	370c      	adds	r7, #12
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr

08006abc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b083      	sub	sp, #12
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	460b      	mov	r3, r1
 8006ac6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006ac8:	bf00      	nop
 8006aca:	370c      	adds	r7, #12
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr

08006ad4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b086      	sub	sp, #24
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	60f8      	str	r0, [r7, #12]
 8006adc:	60b9      	str	r1, [r7, #8]
 8006ade:	603b      	str	r3, [r7, #0]
 8006ae0:	4613      	mov	r3, r2
 8006ae2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ae4:	e03b      	b.n	8006b5e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ae6:	6a3b      	ldr	r3, [r7, #32]
 8006ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aec:	d037      	beq.n	8006b5e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006aee:	f7fc fa63 	bl	8002fb8 <HAL_GetTick>
 8006af2:	4602      	mov	r2, r0
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	1ad3      	subs	r3, r2, r3
 8006af8:	6a3a      	ldr	r2, [r7, #32]
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d302      	bcc.n	8006b04 <UART_WaitOnFlagUntilTimeout+0x30>
 8006afe:	6a3b      	ldr	r3, [r7, #32]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d101      	bne.n	8006b08 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006b04:	2303      	movs	r3, #3
 8006b06:	e03a      	b.n	8006b7e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	68db      	ldr	r3, [r3, #12]
 8006b0e:	f003 0304 	and.w	r3, r3, #4
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d023      	beq.n	8006b5e <UART_WaitOnFlagUntilTimeout+0x8a>
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	2b80      	cmp	r3, #128	@ 0x80
 8006b1a:	d020      	beq.n	8006b5e <UART_WaitOnFlagUntilTimeout+0x8a>
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	2b40      	cmp	r3, #64	@ 0x40
 8006b20:	d01d      	beq.n	8006b5e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f003 0308 	and.w	r3, r3, #8
 8006b2c:	2b08      	cmp	r3, #8
 8006b2e:	d116      	bne.n	8006b5e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006b30:	2300      	movs	r3, #0
 8006b32:	617b      	str	r3, [r7, #20]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	617b      	str	r3, [r7, #20]
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	617b      	str	r3, [r7, #20]
 8006b44:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b46:	68f8      	ldr	r0, [r7, #12]
 8006b48:	f000 f857 	bl	8006bfa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2208      	movs	r2, #8
 8006b50:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2200      	movs	r2, #0
 8006b56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e00f      	b.n	8006b7e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	4013      	ands	r3, r2
 8006b68:	68ba      	ldr	r2, [r7, #8]
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	bf0c      	ite	eq
 8006b6e:	2301      	moveq	r3, #1
 8006b70:	2300      	movne	r3, #0
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	461a      	mov	r2, r3
 8006b76:	79fb      	ldrb	r3, [r7, #7]
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	d0b4      	beq.n	8006ae6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b7c:	2300      	movs	r3, #0
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3718      	adds	r7, #24
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}

08006b86 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b86:	b480      	push	{r7}
 8006b88:	b085      	sub	sp, #20
 8006b8a:	af00      	add	r7, sp, #0
 8006b8c:	60f8      	str	r0, [r7, #12]
 8006b8e:	60b9      	str	r1, [r7, #8]
 8006b90:	4613      	mov	r3, r2
 8006b92:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	68ba      	ldr	r2, [r7, #8]
 8006b98:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	88fa      	ldrh	r2, [r7, #6]
 8006b9e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	88fa      	ldrh	r2, [r7, #6]
 8006ba4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2222      	movs	r2, #34	@ 0x22
 8006bb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	691b      	ldr	r3, [r3, #16]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d007      	beq.n	8006bcc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	68da      	ldr	r2, [r3, #12]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006bca:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	695a      	ldr	r2, [r3, #20]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f042 0201 	orr.w	r2, r2, #1
 8006bda:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	68da      	ldr	r2, [r3, #12]
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f042 0220 	orr.w	r2, r2, #32
 8006bea:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006bec:	2300      	movs	r3, #0
}
 8006bee:	4618      	mov	r0, r3
 8006bf0:	3714      	adds	r7, #20
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf8:	4770      	bx	lr

08006bfa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006bfa:	b480      	push	{r7}
 8006bfc:	b095      	sub	sp, #84	@ 0x54
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	330c      	adds	r3, #12
 8006c08:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c0c:	e853 3f00 	ldrex	r3, [r3]
 8006c10:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	330c      	adds	r3, #12
 8006c20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006c22:	643a      	str	r2, [r7, #64]	@ 0x40
 8006c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c2a:	e841 2300 	strex	r3, r2, [r1]
 8006c2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d1e5      	bne.n	8006c02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	3314      	adds	r3, #20
 8006c3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c3e:	6a3b      	ldr	r3, [r7, #32]
 8006c40:	e853 3f00 	ldrex	r3, [r3]
 8006c44:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c46:	69fb      	ldr	r3, [r7, #28]
 8006c48:	f023 0301 	bic.w	r3, r3, #1
 8006c4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	3314      	adds	r3, #20
 8006c54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c58:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c5e:	e841 2300 	strex	r3, r2, [r1]
 8006c62:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d1e5      	bne.n	8006c36 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d119      	bne.n	8006ca6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	330c      	adds	r3, #12
 8006c78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	e853 3f00 	ldrex	r3, [r3]
 8006c80:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	f023 0310 	bic.w	r3, r3, #16
 8006c88:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	330c      	adds	r3, #12
 8006c90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c92:	61ba      	str	r2, [r7, #24]
 8006c94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c96:	6979      	ldr	r1, [r7, #20]
 8006c98:	69ba      	ldr	r2, [r7, #24]
 8006c9a:	e841 2300 	strex	r3, r2, [r1]
 8006c9e:	613b      	str	r3, [r7, #16]
   return(result);
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d1e5      	bne.n	8006c72 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2220      	movs	r2, #32
 8006caa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006cb4:	bf00      	nop
 8006cb6:	3754      	adds	r7, #84	@ 0x54
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr

08006cc0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b084      	sub	sp, #16
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ccc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006cd4:	68f8      	ldr	r0, [r7, #12]
 8006cd6:	f7ff fee7 	bl	8006aa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006cda:	bf00      	nop
 8006cdc:	3710      	adds	r7, #16
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}

08006ce2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006ce2:	b480      	push	{r7}
 8006ce4:	b085      	sub	sp, #20
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cf0:	b2db      	uxtb	r3, r3
 8006cf2:	2b21      	cmp	r3, #33	@ 0x21
 8006cf4:	d13e      	bne.n	8006d74 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	689b      	ldr	r3, [r3, #8]
 8006cfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cfe:	d114      	bne.n	8006d2a <UART_Transmit_IT+0x48>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	691b      	ldr	r3, [r3, #16]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d110      	bne.n	8006d2a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6a1b      	ldr	r3, [r3, #32]
 8006d0c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	881b      	ldrh	r3, [r3, #0]
 8006d12:	461a      	mov	r2, r3
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d1c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6a1b      	ldr	r3, [r3, #32]
 8006d22:	1c9a      	adds	r2, r3, #2
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	621a      	str	r2, [r3, #32]
 8006d28:	e008      	b.n	8006d3c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a1b      	ldr	r3, [r3, #32]
 8006d2e:	1c59      	adds	r1, r3, #1
 8006d30:	687a      	ldr	r2, [r7, #4]
 8006d32:	6211      	str	r1, [r2, #32]
 8006d34:	781a      	ldrb	r2, [r3, #0]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	3b01      	subs	r3, #1
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	687a      	ldr	r2, [r7, #4]
 8006d48:	4619      	mov	r1, r3
 8006d4a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d10f      	bne.n	8006d70 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	68da      	ldr	r2, [r3, #12]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d5e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	68da      	ldr	r2, [r3, #12]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d6e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006d70:	2300      	movs	r3, #0
 8006d72:	e000      	b.n	8006d76 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006d74:	2302      	movs	r3, #2
  }
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	3714      	adds	r7, #20
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d80:	4770      	bx	lr

08006d82 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006d82:	b580      	push	{r7, lr}
 8006d84:	b082      	sub	sp, #8
 8006d86:	af00      	add	r7, sp, #0
 8006d88:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	68da      	ldr	r2, [r3, #12]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d98:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2220      	movs	r2, #32
 8006d9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f7ff fe76 	bl	8006a94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006da8:	2300      	movs	r3, #0
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3708      	adds	r7, #8
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}

08006db2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006db2:	b580      	push	{r7, lr}
 8006db4:	b08c      	sub	sp, #48	@ 0x30
 8006db6:	af00      	add	r7, sp, #0
 8006db8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006dba:	2300      	movs	r3, #0
 8006dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	2b22      	cmp	r3, #34	@ 0x22
 8006dcc:	f040 80aa 	bne.w	8006f24 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	689b      	ldr	r3, [r3, #8]
 8006dd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006dd8:	d115      	bne.n	8006e06 <UART_Receive_IT+0x54>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	691b      	ldr	r3, [r3, #16]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d111      	bne.n	8006e06 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006de6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006df4:	b29a      	uxth	r2, r3
 8006df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dfe:	1c9a      	adds	r2, r3, #2
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	629a      	str	r2, [r3, #40]	@ 0x28
 8006e04:	e024      	b.n	8006e50 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e14:	d007      	beq.n	8006e26 <UART_Receive_IT+0x74>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	689b      	ldr	r3, [r3, #8]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d10a      	bne.n	8006e34 <UART_Receive_IT+0x82>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	691b      	ldr	r3, [r3, #16]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d106      	bne.n	8006e34 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	b2da      	uxtb	r2, r3
 8006e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e30:	701a      	strb	r2, [r3, #0]
 8006e32:	e008      	b.n	8006e46 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e40:	b2da      	uxtb	r2, r3
 8006e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e44:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e4a:	1c5a      	adds	r2, r3, #1
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	3b01      	subs	r3, #1
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	4619      	mov	r1, r3
 8006e5e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d15d      	bne.n	8006f20 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68da      	ldr	r2, [r3, #12]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f022 0220 	bic.w	r2, r2, #32
 8006e72:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	68da      	ldr	r2, [r3, #12]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e82:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	695a      	ldr	r2, [r3, #20]
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f022 0201 	bic.w	r2, r2, #1
 8006e92:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2220      	movs	r2, #32
 8006e98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d135      	bne.n	8006f16 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2200      	movs	r2, #0
 8006eae:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	330c      	adds	r3, #12
 8006eb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	e853 3f00 	ldrex	r3, [r3]
 8006ebe:	613b      	str	r3, [r7, #16]
   return(result);
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	f023 0310 	bic.w	r3, r3, #16
 8006ec6:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	330c      	adds	r3, #12
 8006ece:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ed0:	623a      	str	r2, [r7, #32]
 8006ed2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ed4:	69f9      	ldr	r1, [r7, #28]
 8006ed6:	6a3a      	ldr	r2, [r7, #32]
 8006ed8:	e841 2300 	strex	r3, r2, [r1]
 8006edc:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d1e5      	bne.n	8006eb0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f003 0310 	and.w	r3, r3, #16
 8006eee:	2b10      	cmp	r3, #16
 8006ef0:	d10a      	bne.n	8006f08 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	60fb      	str	r3, [r7, #12]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	60fb      	str	r3, [r7, #12]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	60fb      	str	r3, [r7, #12]
 8006f06:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f0c:	4619      	mov	r1, r3
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f7ff fdd4 	bl	8006abc <HAL_UARTEx_RxEventCallback>
 8006f14:	e002      	b.n	8006f1c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f7fb f94a 	bl	80021b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	e002      	b.n	8006f26 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006f20:	2300      	movs	r3, #0
 8006f22:	e000      	b.n	8006f26 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006f24:	2302      	movs	r3, #2
  }
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	3730      	adds	r7, #48	@ 0x30
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}
	...

08006f30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f34:	b0c0      	sub	sp, #256	@ 0x100
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	691b      	ldr	r3, [r3, #16]
 8006f44:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f4c:	68d9      	ldr	r1, [r3, #12]
 8006f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f52:	681a      	ldr	r2, [r3, #0]
 8006f54:	ea40 0301 	orr.w	r3, r0, r1
 8006f58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006f5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f5e:	689a      	ldr	r2, [r3, #8]
 8006f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f64:	691b      	ldr	r3, [r3, #16]
 8006f66:	431a      	orrs	r2, r3
 8006f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f6c:	695b      	ldr	r3, [r3, #20]
 8006f6e:	431a      	orrs	r2, r3
 8006f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f74:	69db      	ldr	r3, [r3, #28]
 8006f76:	4313      	orrs	r3, r2
 8006f78:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	68db      	ldr	r3, [r3, #12]
 8006f84:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006f88:	f021 010c 	bic.w	r1, r1, #12
 8006f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006f96:	430b      	orrs	r3, r1
 8006f98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	695b      	ldr	r3, [r3, #20]
 8006fa2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006faa:	6999      	ldr	r1, [r3, #24]
 8006fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	ea40 0301 	orr.w	r3, r0, r1
 8006fb6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	4b8f      	ldr	r3, [pc, #572]	@ (80071fc <UART_SetConfig+0x2cc>)
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d005      	beq.n	8006fd0 <UART_SetConfig+0xa0>
 8006fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fc8:	681a      	ldr	r2, [r3, #0]
 8006fca:	4b8d      	ldr	r3, [pc, #564]	@ (8007200 <UART_SetConfig+0x2d0>)
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d104      	bne.n	8006fda <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006fd0:	f7fd fcaa 	bl	8004928 <HAL_RCC_GetPCLK2Freq>
 8006fd4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006fd8:	e003      	b.n	8006fe2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006fda:	f7fd fc91 	bl	8004900 <HAL_RCC_GetPCLK1Freq>
 8006fde:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fe6:	69db      	ldr	r3, [r3, #28]
 8006fe8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fec:	f040 810c 	bne.w	8007208 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006ff0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006ffa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006ffe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007002:	4622      	mov	r2, r4
 8007004:	462b      	mov	r3, r5
 8007006:	1891      	adds	r1, r2, r2
 8007008:	65b9      	str	r1, [r7, #88]	@ 0x58
 800700a:	415b      	adcs	r3, r3
 800700c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800700e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007012:	4621      	mov	r1, r4
 8007014:	eb12 0801 	adds.w	r8, r2, r1
 8007018:	4629      	mov	r1, r5
 800701a:	eb43 0901 	adc.w	r9, r3, r1
 800701e:	f04f 0200 	mov.w	r2, #0
 8007022:	f04f 0300 	mov.w	r3, #0
 8007026:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800702a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800702e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007032:	4690      	mov	r8, r2
 8007034:	4699      	mov	r9, r3
 8007036:	4623      	mov	r3, r4
 8007038:	eb18 0303 	adds.w	r3, r8, r3
 800703c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007040:	462b      	mov	r3, r5
 8007042:	eb49 0303 	adc.w	r3, r9, r3
 8007046:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800704a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	2200      	movs	r2, #0
 8007052:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007056:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800705a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800705e:	460b      	mov	r3, r1
 8007060:	18db      	adds	r3, r3, r3
 8007062:	653b      	str	r3, [r7, #80]	@ 0x50
 8007064:	4613      	mov	r3, r2
 8007066:	eb42 0303 	adc.w	r3, r2, r3
 800706a:	657b      	str	r3, [r7, #84]	@ 0x54
 800706c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007070:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007074:	f7f9 fe28 	bl	8000cc8 <__aeabi_uldivmod>
 8007078:	4602      	mov	r2, r0
 800707a:	460b      	mov	r3, r1
 800707c:	4b61      	ldr	r3, [pc, #388]	@ (8007204 <UART_SetConfig+0x2d4>)
 800707e:	fba3 2302 	umull	r2, r3, r3, r2
 8007082:	095b      	lsrs	r3, r3, #5
 8007084:	011c      	lsls	r4, r3, #4
 8007086:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800708a:	2200      	movs	r2, #0
 800708c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007090:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007094:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007098:	4642      	mov	r2, r8
 800709a:	464b      	mov	r3, r9
 800709c:	1891      	adds	r1, r2, r2
 800709e:	64b9      	str	r1, [r7, #72]	@ 0x48
 80070a0:	415b      	adcs	r3, r3
 80070a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80070a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80070a8:	4641      	mov	r1, r8
 80070aa:	eb12 0a01 	adds.w	sl, r2, r1
 80070ae:	4649      	mov	r1, r9
 80070b0:	eb43 0b01 	adc.w	fp, r3, r1
 80070b4:	f04f 0200 	mov.w	r2, #0
 80070b8:	f04f 0300 	mov.w	r3, #0
 80070bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80070c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80070c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80070c8:	4692      	mov	sl, r2
 80070ca:	469b      	mov	fp, r3
 80070cc:	4643      	mov	r3, r8
 80070ce:	eb1a 0303 	adds.w	r3, sl, r3
 80070d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80070d6:	464b      	mov	r3, r9
 80070d8:	eb4b 0303 	adc.w	r3, fp, r3
 80070dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80070e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	2200      	movs	r2, #0
 80070e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80070ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80070f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80070f4:	460b      	mov	r3, r1
 80070f6:	18db      	adds	r3, r3, r3
 80070f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80070fa:	4613      	mov	r3, r2
 80070fc:	eb42 0303 	adc.w	r3, r2, r3
 8007100:	647b      	str	r3, [r7, #68]	@ 0x44
 8007102:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007106:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800710a:	f7f9 fddd 	bl	8000cc8 <__aeabi_uldivmod>
 800710e:	4602      	mov	r2, r0
 8007110:	460b      	mov	r3, r1
 8007112:	4611      	mov	r1, r2
 8007114:	4b3b      	ldr	r3, [pc, #236]	@ (8007204 <UART_SetConfig+0x2d4>)
 8007116:	fba3 2301 	umull	r2, r3, r3, r1
 800711a:	095b      	lsrs	r3, r3, #5
 800711c:	2264      	movs	r2, #100	@ 0x64
 800711e:	fb02 f303 	mul.w	r3, r2, r3
 8007122:	1acb      	subs	r3, r1, r3
 8007124:	00db      	lsls	r3, r3, #3
 8007126:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800712a:	4b36      	ldr	r3, [pc, #216]	@ (8007204 <UART_SetConfig+0x2d4>)
 800712c:	fba3 2302 	umull	r2, r3, r3, r2
 8007130:	095b      	lsrs	r3, r3, #5
 8007132:	005b      	lsls	r3, r3, #1
 8007134:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007138:	441c      	add	r4, r3
 800713a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800713e:	2200      	movs	r2, #0
 8007140:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007144:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007148:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800714c:	4642      	mov	r2, r8
 800714e:	464b      	mov	r3, r9
 8007150:	1891      	adds	r1, r2, r2
 8007152:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007154:	415b      	adcs	r3, r3
 8007156:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007158:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800715c:	4641      	mov	r1, r8
 800715e:	1851      	adds	r1, r2, r1
 8007160:	6339      	str	r1, [r7, #48]	@ 0x30
 8007162:	4649      	mov	r1, r9
 8007164:	414b      	adcs	r3, r1
 8007166:	637b      	str	r3, [r7, #52]	@ 0x34
 8007168:	f04f 0200 	mov.w	r2, #0
 800716c:	f04f 0300 	mov.w	r3, #0
 8007170:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007174:	4659      	mov	r1, fp
 8007176:	00cb      	lsls	r3, r1, #3
 8007178:	4651      	mov	r1, sl
 800717a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800717e:	4651      	mov	r1, sl
 8007180:	00ca      	lsls	r2, r1, #3
 8007182:	4610      	mov	r0, r2
 8007184:	4619      	mov	r1, r3
 8007186:	4603      	mov	r3, r0
 8007188:	4642      	mov	r2, r8
 800718a:	189b      	adds	r3, r3, r2
 800718c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007190:	464b      	mov	r3, r9
 8007192:	460a      	mov	r2, r1
 8007194:	eb42 0303 	adc.w	r3, r2, r3
 8007198:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800719c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	2200      	movs	r2, #0
 80071a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80071a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80071ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80071b0:	460b      	mov	r3, r1
 80071b2:	18db      	adds	r3, r3, r3
 80071b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80071b6:	4613      	mov	r3, r2
 80071b8:	eb42 0303 	adc.w	r3, r2, r3
 80071bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80071be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80071c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80071c6:	f7f9 fd7f 	bl	8000cc8 <__aeabi_uldivmod>
 80071ca:	4602      	mov	r2, r0
 80071cc:	460b      	mov	r3, r1
 80071ce:	4b0d      	ldr	r3, [pc, #52]	@ (8007204 <UART_SetConfig+0x2d4>)
 80071d0:	fba3 1302 	umull	r1, r3, r3, r2
 80071d4:	095b      	lsrs	r3, r3, #5
 80071d6:	2164      	movs	r1, #100	@ 0x64
 80071d8:	fb01 f303 	mul.w	r3, r1, r3
 80071dc:	1ad3      	subs	r3, r2, r3
 80071de:	00db      	lsls	r3, r3, #3
 80071e0:	3332      	adds	r3, #50	@ 0x32
 80071e2:	4a08      	ldr	r2, [pc, #32]	@ (8007204 <UART_SetConfig+0x2d4>)
 80071e4:	fba2 2303 	umull	r2, r3, r2, r3
 80071e8:	095b      	lsrs	r3, r3, #5
 80071ea:	f003 0207 	and.w	r2, r3, #7
 80071ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4422      	add	r2, r4
 80071f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80071f8:	e106      	b.n	8007408 <UART_SetConfig+0x4d8>
 80071fa:	bf00      	nop
 80071fc:	40011000 	.word	0x40011000
 8007200:	40011400 	.word	0x40011400
 8007204:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007208:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800720c:	2200      	movs	r2, #0
 800720e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007212:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007216:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800721a:	4642      	mov	r2, r8
 800721c:	464b      	mov	r3, r9
 800721e:	1891      	adds	r1, r2, r2
 8007220:	6239      	str	r1, [r7, #32]
 8007222:	415b      	adcs	r3, r3
 8007224:	627b      	str	r3, [r7, #36]	@ 0x24
 8007226:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800722a:	4641      	mov	r1, r8
 800722c:	1854      	adds	r4, r2, r1
 800722e:	4649      	mov	r1, r9
 8007230:	eb43 0501 	adc.w	r5, r3, r1
 8007234:	f04f 0200 	mov.w	r2, #0
 8007238:	f04f 0300 	mov.w	r3, #0
 800723c:	00eb      	lsls	r3, r5, #3
 800723e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007242:	00e2      	lsls	r2, r4, #3
 8007244:	4614      	mov	r4, r2
 8007246:	461d      	mov	r5, r3
 8007248:	4643      	mov	r3, r8
 800724a:	18e3      	adds	r3, r4, r3
 800724c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007250:	464b      	mov	r3, r9
 8007252:	eb45 0303 	adc.w	r3, r5, r3
 8007256:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800725a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	2200      	movs	r2, #0
 8007262:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007266:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800726a:	f04f 0200 	mov.w	r2, #0
 800726e:	f04f 0300 	mov.w	r3, #0
 8007272:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007276:	4629      	mov	r1, r5
 8007278:	008b      	lsls	r3, r1, #2
 800727a:	4621      	mov	r1, r4
 800727c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007280:	4621      	mov	r1, r4
 8007282:	008a      	lsls	r2, r1, #2
 8007284:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007288:	f7f9 fd1e 	bl	8000cc8 <__aeabi_uldivmod>
 800728c:	4602      	mov	r2, r0
 800728e:	460b      	mov	r3, r1
 8007290:	4b60      	ldr	r3, [pc, #384]	@ (8007414 <UART_SetConfig+0x4e4>)
 8007292:	fba3 2302 	umull	r2, r3, r3, r2
 8007296:	095b      	lsrs	r3, r3, #5
 8007298:	011c      	lsls	r4, r3, #4
 800729a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800729e:	2200      	movs	r2, #0
 80072a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80072a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80072a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80072ac:	4642      	mov	r2, r8
 80072ae:	464b      	mov	r3, r9
 80072b0:	1891      	adds	r1, r2, r2
 80072b2:	61b9      	str	r1, [r7, #24]
 80072b4:	415b      	adcs	r3, r3
 80072b6:	61fb      	str	r3, [r7, #28]
 80072b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80072bc:	4641      	mov	r1, r8
 80072be:	1851      	adds	r1, r2, r1
 80072c0:	6139      	str	r1, [r7, #16]
 80072c2:	4649      	mov	r1, r9
 80072c4:	414b      	adcs	r3, r1
 80072c6:	617b      	str	r3, [r7, #20]
 80072c8:	f04f 0200 	mov.w	r2, #0
 80072cc:	f04f 0300 	mov.w	r3, #0
 80072d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80072d4:	4659      	mov	r1, fp
 80072d6:	00cb      	lsls	r3, r1, #3
 80072d8:	4651      	mov	r1, sl
 80072da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80072de:	4651      	mov	r1, sl
 80072e0:	00ca      	lsls	r2, r1, #3
 80072e2:	4610      	mov	r0, r2
 80072e4:	4619      	mov	r1, r3
 80072e6:	4603      	mov	r3, r0
 80072e8:	4642      	mov	r2, r8
 80072ea:	189b      	adds	r3, r3, r2
 80072ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80072f0:	464b      	mov	r3, r9
 80072f2:	460a      	mov	r2, r1
 80072f4:	eb42 0303 	adc.w	r3, r2, r3
 80072f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80072fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	2200      	movs	r2, #0
 8007304:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007306:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007308:	f04f 0200 	mov.w	r2, #0
 800730c:	f04f 0300 	mov.w	r3, #0
 8007310:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007314:	4649      	mov	r1, r9
 8007316:	008b      	lsls	r3, r1, #2
 8007318:	4641      	mov	r1, r8
 800731a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800731e:	4641      	mov	r1, r8
 8007320:	008a      	lsls	r2, r1, #2
 8007322:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007326:	f7f9 fccf 	bl	8000cc8 <__aeabi_uldivmod>
 800732a:	4602      	mov	r2, r0
 800732c:	460b      	mov	r3, r1
 800732e:	4611      	mov	r1, r2
 8007330:	4b38      	ldr	r3, [pc, #224]	@ (8007414 <UART_SetConfig+0x4e4>)
 8007332:	fba3 2301 	umull	r2, r3, r3, r1
 8007336:	095b      	lsrs	r3, r3, #5
 8007338:	2264      	movs	r2, #100	@ 0x64
 800733a:	fb02 f303 	mul.w	r3, r2, r3
 800733e:	1acb      	subs	r3, r1, r3
 8007340:	011b      	lsls	r3, r3, #4
 8007342:	3332      	adds	r3, #50	@ 0x32
 8007344:	4a33      	ldr	r2, [pc, #204]	@ (8007414 <UART_SetConfig+0x4e4>)
 8007346:	fba2 2303 	umull	r2, r3, r2, r3
 800734a:	095b      	lsrs	r3, r3, #5
 800734c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007350:	441c      	add	r4, r3
 8007352:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007356:	2200      	movs	r2, #0
 8007358:	673b      	str	r3, [r7, #112]	@ 0x70
 800735a:	677a      	str	r2, [r7, #116]	@ 0x74
 800735c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007360:	4642      	mov	r2, r8
 8007362:	464b      	mov	r3, r9
 8007364:	1891      	adds	r1, r2, r2
 8007366:	60b9      	str	r1, [r7, #8]
 8007368:	415b      	adcs	r3, r3
 800736a:	60fb      	str	r3, [r7, #12]
 800736c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007370:	4641      	mov	r1, r8
 8007372:	1851      	adds	r1, r2, r1
 8007374:	6039      	str	r1, [r7, #0]
 8007376:	4649      	mov	r1, r9
 8007378:	414b      	adcs	r3, r1
 800737a:	607b      	str	r3, [r7, #4]
 800737c:	f04f 0200 	mov.w	r2, #0
 8007380:	f04f 0300 	mov.w	r3, #0
 8007384:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007388:	4659      	mov	r1, fp
 800738a:	00cb      	lsls	r3, r1, #3
 800738c:	4651      	mov	r1, sl
 800738e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007392:	4651      	mov	r1, sl
 8007394:	00ca      	lsls	r2, r1, #3
 8007396:	4610      	mov	r0, r2
 8007398:	4619      	mov	r1, r3
 800739a:	4603      	mov	r3, r0
 800739c:	4642      	mov	r2, r8
 800739e:	189b      	adds	r3, r3, r2
 80073a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073a2:	464b      	mov	r3, r9
 80073a4:	460a      	mov	r2, r1
 80073a6:	eb42 0303 	adc.w	r3, r2, r3
 80073aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80073ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	2200      	movs	r2, #0
 80073b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80073b6:	667a      	str	r2, [r7, #100]	@ 0x64
 80073b8:	f04f 0200 	mov.w	r2, #0
 80073bc:	f04f 0300 	mov.w	r3, #0
 80073c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80073c4:	4649      	mov	r1, r9
 80073c6:	008b      	lsls	r3, r1, #2
 80073c8:	4641      	mov	r1, r8
 80073ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073ce:	4641      	mov	r1, r8
 80073d0:	008a      	lsls	r2, r1, #2
 80073d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80073d6:	f7f9 fc77 	bl	8000cc8 <__aeabi_uldivmod>
 80073da:	4602      	mov	r2, r0
 80073dc:	460b      	mov	r3, r1
 80073de:	4b0d      	ldr	r3, [pc, #52]	@ (8007414 <UART_SetConfig+0x4e4>)
 80073e0:	fba3 1302 	umull	r1, r3, r3, r2
 80073e4:	095b      	lsrs	r3, r3, #5
 80073e6:	2164      	movs	r1, #100	@ 0x64
 80073e8:	fb01 f303 	mul.w	r3, r1, r3
 80073ec:	1ad3      	subs	r3, r2, r3
 80073ee:	011b      	lsls	r3, r3, #4
 80073f0:	3332      	adds	r3, #50	@ 0x32
 80073f2:	4a08      	ldr	r2, [pc, #32]	@ (8007414 <UART_SetConfig+0x4e4>)
 80073f4:	fba2 2303 	umull	r2, r3, r2, r3
 80073f8:	095b      	lsrs	r3, r3, #5
 80073fa:	f003 020f 	and.w	r2, r3, #15
 80073fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4422      	add	r2, r4
 8007406:	609a      	str	r2, [r3, #8]
}
 8007408:	bf00      	nop
 800740a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800740e:	46bd      	mov	sp, r7
 8007410:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007414:	51eb851f 	.word	0x51eb851f

08007418 <writeReg>:

//---------------------------------------------------------
// I2C communication Functions
//---------------------------------------------------------
// Write an 8-bit register
void writeReg(uint8_t reg, uint8_t value) {
 8007418:	b580      	push	{r7, lr}
 800741a:	b086      	sub	sp, #24
 800741c:	af04      	add	r7, sp, #16
 800741e:	4603      	mov	r3, r0
 8007420:	460a      	mov	r2, r1
 8007422:	71fb      	strb	r3, [r7, #7]
 8007424:	4613      	mov	r3, r2
 8007426:	71bb      	strb	r3, [r7, #6]

  msgBuffer[0] = value; // Assign the value to the buffer.
 8007428:	4a0c      	ldr	r2, [pc, #48]	@ (800745c <writeReg+0x44>)
 800742a:	79bb      	ldrb	r3, [r7, #6]
 800742c:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 800742e:	4b0c      	ldr	r3, [pc, #48]	@ (8007460 <writeReg+0x48>)
 8007430:	781b      	ldrb	r3, [r3, #0]
 8007432:	4619      	mov	r1, r3
 8007434:	79fb      	ldrb	r3, [r7, #7]
 8007436:	b29a      	uxth	r2, r3
 8007438:	2364      	movs	r3, #100	@ 0x64
 800743a:	9302      	str	r3, [sp, #8]
 800743c:	2301      	movs	r3, #1
 800743e:	9301      	str	r3, [sp, #4]
 8007440:	4b06      	ldr	r3, [pc, #24]	@ (800745c <writeReg+0x44>)
 8007442:	9300      	str	r3, [sp, #0]
 8007444:	2301      	movs	r3, #1
 8007446:	4807      	ldr	r0, [pc, #28]	@ (8007464 <writeReg+0x4c>)
 8007448:	f7fc fa88 	bl	800395c <HAL_I2C_Mem_Write>
 800744c:	4603      	mov	r3, r0
 800744e:	461a      	mov	r2, r3
 8007450:	4b05      	ldr	r3, [pc, #20]	@ (8007468 <writeReg+0x50>)
 8007452:	701a      	strb	r2, [r3, #0]
}
 8007454:	bf00      	nop
 8007456:	3708      	adds	r7, #8
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}
 800745c:	2000068c 	.word	0x2000068c
 8007460:	20000031 	.word	0x20000031
 8007464:	20000638 	.word	0x20000638
 8007468:	20000690 	.word	0x20000690

0800746c <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value){
 800746c:	b580      	push	{r7, lr}
 800746e:	b086      	sub	sp, #24
 8007470:	af04      	add	r7, sp, #16
 8007472:	4603      	mov	r3, r0
 8007474:	460a      	mov	r2, r1
 8007476:	71fb      	strb	r3, [r7, #7]
 8007478:	4613      	mov	r3, r2
 800747a:	80bb      	strh	r3, [r7, #4]

  memcpy(msgBuffer, &value, 2); // Assign the value to the buffer.
 800747c:	88ba      	ldrh	r2, [r7, #4]
 800747e:	4b0c      	ldr	r3, [pc, #48]	@ (80074b0 <writeReg16Bit+0x44>)
 8007480:	801a      	strh	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8007482:	4b0c      	ldr	r3, [pc, #48]	@ (80074b4 <writeReg16Bit+0x48>)
 8007484:	781b      	ldrb	r3, [r3, #0]
 8007486:	4619      	mov	r1, r3
 8007488:	79fb      	ldrb	r3, [r7, #7]
 800748a:	b29a      	uxth	r2, r3
 800748c:	2364      	movs	r3, #100	@ 0x64
 800748e:	9302      	str	r3, [sp, #8]
 8007490:	2302      	movs	r3, #2
 8007492:	9301      	str	r3, [sp, #4]
 8007494:	4b06      	ldr	r3, [pc, #24]	@ (80074b0 <writeReg16Bit+0x44>)
 8007496:	9300      	str	r3, [sp, #0]
 8007498:	2301      	movs	r3, #1
 800749a:	4807      	ldr	r0, [pc, #28]	@ (80074b8 <writeReg16Bit+0x4c>)
 800749c:	f7fc fa5e 	bl	800395c <HAL_I2C_Mem_Write>
 80074a0:	4603      	mov	r3, r0
 80074a2:	461a      	mov	r2, r3
 80074a4:	4b05      	ldr	r3, [pc, #20]	@ (80074bc <writeReg16Bit+0x50>)
 80074a6:	701a      	strb	r2, [r3, #0]
}
 80074a8:	bf00      	nop
 80074aa:	3708      	adds	r7, #8
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}
 80074b0:	2000068c 	.word	0x2000068c
 80074b4:	20000031 	.word	0x20000031
 80074b8:	20000638 	.word	0x20000638
 80074bc:	20000690 	.word	0x20000690

080074c0 <readReg>:
  memcpy(msgBuffer, &value, 4); // Assign the value to the buffer.
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
}

// Read an 8-bit register
uint8_t readReg(uint8_t reg) {
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b088      	sub	sp, #32
 80074c4:	af04      	add	r7, sp, #16
 80074c6:	4603      	mov	r3, r0
 80074c8:	71fb      	strb	r3, [r7, #7]
  uint8_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 80074ca:	4b0f      	ldr	r3, [pc, #60]	@ (8007508 <readReg+0x48>)
 80074cc:	781b      	ldrb	r3, [r3, #0]
 80074ce:	f043 0301 	orr.w	r3, r3, #1
 80074d2:	b2db      	uxtb	r3, r3
 80074d4:	4619      	mov	r1, r3
 80074d6:	79fb      	ldrb	r3, [r7, #7]
 80074d8:	b29a      	uxth	r2, r3
 80074da:	2364      	movs	r3, #100	@ 0x64
 80074dc:	9302      	str	r3, [sp, #8]
 80074de:	2301      	movs	r3, #1
 80074e0:	9301      	str	r3, [sp, #4]
 80074e2:	4b0a      	ldr	r3, [pc, #40]	@ (800750c <readReg+0x4c>)
 80074e4:	9300      	str	r3, [sp, #0]
 80074e6:	2301      	movs	r3, #1
 80074e8:	4809      	ldr	r0, [pc, #36]	@ (8007510 <readReg+0x50>)
 80074ea:	f7fc fb31 	bl	8003b50 <HAL_I2C_Mem_Read>
 80074ee:	4603      	mov	r3, r0
 80074f0:	461a      	mov	r2, r3
 80074f2:	4b08      	ldr	r3, [pc, #32]	@ (8007514 <readReg+0x54>)
 80074f4:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 80074f6:	4b05      	ldr	r3, [pc, #20]	@ (800750c <readReg+0x4c>)
 80074f8:	781b      	ldrb	r3, [r3, #0]
 80074fa:	73fb      	strb	r3, [r7, #15]

  return value;
 80074fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3710      	adds	r7, #16
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}
 8007506:	bf00      	nop
 8007508:	20000031 	.word	0x20000031
 800750c:	2000068c 	.word	0x2000068c
 8007510:	20000638 	.word	0x20000638
 8007514:	20000690 	.word	0x20000690

08007518 <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg) {
 8007518:	b580      	push	{r7, lr}
 800751a:	b088      	sub	sp, #32
 800751c:	af04      	add	r7, sp, #16
 800751e:	4603      	mov	r3, r0
 8007520:	71fb      	strb	r3, [r7, #7]
  uint16_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8007522:	4b0f      	ldr	r3, [pc, #60]	@ (8007560 <readReg16Bit+0x48>)
 8007524:	781b      	ldrb	r3, [r3, #0]
 8007526:	f043 0301 	orr.w	r3, r3, #1
 800752a:	b2db      	uxtb	r3, r3
 800752c:	4619      	mov	r1, r3
 800752e:	79fb      	ldrb	r3, [r7, #7]
 8007530:	b29a      	uxth	r2, r3
 8007532:	2364      	movs	r3, #100	@ 0x64
 8007534:	9302      	str	r3, [sp, #8]
 8007536:	2302      	movs	r3, #2
 8007538:	9301      	str	r3, [sp, #4]
 800753a:	4b0a      	ldr	r3, [pc, #40]	@ (8007564 <readReg16Bit+0x4c>)
 800753c:	9300      	str	r3, [sp, #0]
 800753e:	2301      	movs	r3, #1
 8007540:	4809      	ldr	r0, [pc, #36]	@ (8007568 <readReg16Bit+0x50>)
 8007542:	f7fc fb05 	bl	8003b50 <HAL_I2C_Mem_Read>
 8007546:	4603      	mov	r3, r0
 8007548:	461a      	mov	r2, r3
 800754a:	4b08      	ldr	r3, [pc, #32]	@ (800756c <readReg16Bit+0x54>)
 800754c:	701a      	strb	r2, [r3, #0]
  memcpy(&value, msgBuffer, 2);
 800754e:	4b05      	ldr	r3, [pc, #20]	@ (8007564 <readReg16Bit+0x4c>)
 8007550:	881b      	ldrh	r3, [r3, #0]
 8007552:	81fb      	strh	r3, [r7, #14]

  return value;
 8007554:	89fb      	ldrh	r3, [r7, #14]
}
 8007556:	4618      	mov	r0, r3
 8007558:	3710      	adds	r7, #16
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}
 800755e:	bf00      	nop
 8007560:	20000031 	.word	0x20000031
 8007564:	2000068c 	.word	0x2000068c
 8007568:	20000638 	.word	0x20000638
 800756c:	20000690 	.word	0x20000690

08007570 <writeMulti>:
  return value;
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(uint8_t reg, uint8_t const *src, uint8_t count){
 8007570:	b580      	push	{r7, lr}
 8007572:	b086      	sub	sp, #24
 8007574:	af04      	add	r7, sp, #16
 8007576:	4603      	mov	r3, r0
 8007578:	6039      	str	r1, [r7, #0]
 800757a:	71fb      	strb	r3, [r7, #7]
 800757c:	4613      	mov	r3, r2
 800757e:	71bb      	strb	r3, [r7, #6]

  memcpy(msgBuffer, src, 4);
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	461a      	mov	r2, r3
 8007586:	4b0d      	ldr	r3, [pc, #52]	@ (80075bc <writeMulti+0x4c>)
 8007588:	601a      	str	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, count, I2C_TIMEOUT);
 800758a:	4b0d      	ldr	r3, [pc, #52]	@ (80075c0 <writeMulti+0x50>)
 800758c:	781b      	ldrb	r3, [r3, #0]
 800758e:	4618      	mov	r0, r3
 8007590:	79fb      	ldrb	r3, [r7, #7]
 8007592:	b29a      	uxth	r2, r3
 8007594:	79bb      	ldrb	r3, [r7, #6]
 8007596:	b29b      	uxth	r3, r3
 8007598:	2164      	movs	r1, #100	@ 0x64
 800759a:	9102      	str	r1, [sp, #8]
 800759c:	9301      	str	r3, [sp, #4]
 800759e:	4b07      	ldr	r3, [pc, #28]	@ (80075bc <writeMulti+0x4c>)
 80075a0:	9300      	str	r3, [sp, #0]
 80075a2:	2301      	movs	r3, #1
 80075a4:	4601      	mov	r1, r0
 80075a6:	4807      	ldr	r0, [pc, #28]	@ (80075c4 <writeMulti+0x54>)
 80075a8:	f7fc f9d8 	bl	800395c <HAL_I2C_Mem_Write>
 80075ac:	4603      	mov	r3, r0
 80075ae:	461a      	mov	r2, r3
 80075b0:	4b05      	ldr	r3, [pc, #20]	@ (80075c8 <writeMulti+0x58>)
 80075b2:	701a      	strb	r2, [r3, #0]
}
 80075b4:	bf00      	nop
 80075b6:	3708      	adds	r7, #8
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}
 80075bc:	2000068c 	.word	0x2000068c
 80075c0:	20000031 	.word	0x20000031
 80075c4:	20000638 	.word	0x20000638
 80075c8:	20000690 	.word	0x20000690

080075cc <readMulti>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void readMulti(uint8_t reg, uint8_t * dst, uint8_t count) {
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b086      	sub	sp, #24
 80075d0:	af04      	add	r7, sp, #16
 80075d2:	4603      	mov	r3, r0
 80075d4:	6039      	str	r1, [r7, #0]
 80075d6:	71fb      	strb	r3, [r7, #7]
 80075d8:	4613      	mov	r3, r2
 80075da:	71bb      	strb	r3, [r7, #6]

	i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 80075dc:	4b0d      	ldr	r3, [pc, #52]	@ (8007614 <readMulti+0x48>)
 80075de:	781b      	ldrb	r3, [r3, #0]
 80075e0:	f043 0301 	orr.w	r3, r3, #1
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	4618      	mov	r0, r3
 80075e8:	79fb      	ldrb	r3, [r7, #7]
 80075ea:	b29a      	uxth	r2, r3
 80075ec:	79bb      	ldrb	r3, [r7, #6]
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	2164      	movs	r1, #100	@ 0x64
 80075f2:	9102      	str	r1, [sp, #8]
 80075f4:	9301      	str	r3, [sp, #4]
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	9300      	str	r3, [sp, #0]
 80075fa:	2301      	movs	r3, #1
 80075fc:	4601      	mov	r1, r0
 80075fe:	4806      	ldr	r0, [pc, #24]	@ (8007618 <readMulti+0x4c>)
 8007600:	f7fc faa6 	bl	8003b50 <HAL_I2C_Mem_Read>
 8007604:	4603      	mov	r3, r0
 8007606:	461a      	mov	r2, r3
 8007608:	4b04      	ldr	r3, [pc, #16]	@ (800761c <readMulti+0x50>)
 800760a:	701a      	strb	r2, [r3, #0]
}
 800760c:	bf00      	nop
 800760e:	3708      	adds	r7, #8
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}
 8007614:	20000031 	.word	0x20000031
 8007618:	20000638 	.word	0x20000638
 800761c:	20000690 	.word	0x20000690

08007620 <initVL53L0X>:
// (VL53L0X_PerformRefSpadManagement()), since the API user manual says that it
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
bool initVL53L0X(bool io_2v8, I2C_HandleTypeDef *handler){
 8007620:	b580      	push	{r7, lr}
 8007622:	b086      	sub	sp, #24
 8007624:	af00      	add	r7, sp, #0
 8007626:	4603      	mov	r3, r0
 8007628:	6039      	str	r1, [r7, #0]
 800762a:	71fb      	strb	r3, [r7, #7]
  // VL53L0X_DataInit() begin

  // Handler
  memcpy(&VL53L0X_I2C_Handler, handler, sizeof(*handler));
 800762c:	2254      	movs	r2, #84	@ 0x54
 800762e:	6839      	ldr	r1, [r7, #0]
 8007630:	4854      	ldr	r0, [pc, #336]	@ (8007784 <initVL53L0X+0x164>)
 8007632:	f002 fdd0 	bl	800a1d6 <memcpy>

  // Reset the message buffer.
  msgBuffer[0] = 0;
 8007636:	4b54      	ldr	r3, [pc, #336]	@ (8007788 <initVL53L0X+0x168>)
 8007638:	2200      	movs	r2, #0
 800763a:	701a      	strb	r2, [r3, #0]
  msgBuffer[1] = 0;
 800763c:	4b52      	ldr	r3, [pc, #328]	@ (8007788 <initVL53L0X+0x168>)
 800763e:	2200      	movs	r2, #0
 8007640:	705a      	strb	r2, [r3, #1]
  msgBuffer[2] = 0;
 8007642:	4b51      	ldr	r3, [pc, #324]	@ (8007788 <initVL53L0X+0x168>)
 8007644:	2200      	movs	r2, #0
 8007646:	709a      	strb	r2, [r3, #2]
  msgBuffer[3] = 0;
 8007648:	4b4f      	ldr	r3, [pc, #316]	@ (8007788 <initVL53L0X+0x168>)
 800764a:	2200      	movs	r2, #0
 800764c:	70da      	strb	r2, [r3, #3]

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 800764e:	79fb      	ldrb	r3, [r7, #7]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d00a      	beq.n	800766a <initVL53L0X+0x4a>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 8007654:	2089      	movs	r0, #137	@ 0x89
 8007656:	f7ff ff33 	bl	80074c0 <readReg>
 800765a:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 800765c:	f043 0301 	orr.w	r3, r3, #1
 8007660:	b2db      	uxtb	r3, r3
 8007662:	4619      	mov	r1, r3
 8007664:	2089      	movs	r0, #137	@ 0x89
 8007666:	f7ff fed7 	bl	8007418 <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 800766a:	2100      	movs	r1, #0
 800766c:	2088      	movs	r0, #136	@ 0x88
 800766e:	f7ff fed3 	bl	8007418 <writeReg>

  writeReg(0x80, 0x01);
 8007672:	2101      	movs	r1, #1
 8007674:	2080      	movs	r0, #128	@ 0x80
 8007676:	f7ff fecf 	bl	8007418 <writeReg>
  writeReg(0xFF, 0x01);
 800767a:	2101      	movs	r1, #1
 800767c:	20ff      	movs	r0, #255	@ 0xff
 800767e:	f7ff fecb 	bl	8007418 <writeReg>
  writeReg(0x00, 0x00);
 8007682:	2100      	movs	r1, #0
 8007684:	2000      	movs	r0, #0
 8007686:	f7ff fec7 	bl	8007418 <writeReg>
  g_stopVariable = readReg(0x91);
 800768a:	2091      	movs	r0, #145	@ 0x91
 800768c:	f7ff ff18 	bl	80074c0 <readReg>
 8007690:	4603      	mov	r3, r0
 8007692:	461a      	mov	r2, r3
 8007694:	4b3d      	ldr	r3, [pc, #244]	@ (800778c <initVL53L0X+0x16c>)
 8007696:	701a      	strb	r2, [r3, #0]
  writeReg(0x00, 0x01);
 8007698:	2101      	movs	r1, #1
 800769a:	2000      	movs	r0, #0
 800769c:	f7ff febc 	bl	8007418 <writeReg>
  writeReg(0xFF, 0x00);
 80076a0:	2100      	movs	r1, #0
 80076a2:	20ff      	movs	r0, #255	@ 0xff
 80076a4:	f7ff feb8 	bl	8007418 <writeReg>
  writeReg(0x80, 0x00);
 80076a8:	2100      	movs	r1, #0
 80076aa:	2080      	movs	r0, #128	@ 0x80
 80076ac:	f7ff feb4 	bl	8007418 <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 80076b0:	2060      	movs	r0, #96	@ 0x60
 80076b2:	f7ff ff05 	bl	80074c0 <readReg>
 80076b6:	4603      	mov	r3, r0
 80076b8:	f043 0312 	orr.w	r3, r3, #18
 80076bc:	b2db      	uxtb	r3, r3
 80076be:	4619      	mov	r1, r3
 80076c0:	2060      	movs	r0, #96	@ 0x60
 80076c2:	f7ff fea9 	bl	8007418 <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 80076c6:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 80076ca:	f000 fa09 	bl	8007ae0 <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 80076ce:	21ff      	movs	r1, #255	@ 0xff
 80076d0:	2001      	movs	r0, #1
 80076d2:	f7ff fea1 	bl	8007418 <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 80076d6:	f107 0213 	add.w	r2, r7, #19
 80076da:	f107 0314 	add.w	r3, r7, #20
 80076de:	4611      	mov	r1, r2
 80076e0:	4618      	mov	r0, r3
 80076e2:	f000 fd27 	bl	8008134 <getSpadInfo>
 80076e6:	4603      	mov	r3, r0
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d101      	bne.n	80076f0 <initVL53L0X+0xd0>
 80076ec:	2300      	movs	r3, #0
 80076ee:	e1ee      	b.n	8007ace <initVL53L0X+0x4ae>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 80076f0:	f107 030c 	add.w	r3, r7, #12
 80076f4:	2206      	movs	r2, #6
 80076f6:	4619      	mov	r1, r3
 80076f8:	20b0      	movs	r0, #176	@ 0xb0
 80076fa:	f7ff ff67 	bl	80075cc <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 80076fe:	2101      	movs	r1, #1
 8007700:	20ff      	movs	r0, #255	@ 0xff
 8007702:	f7ff fe89 	bl	8007418 <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8007706:	2100      	movs	r1, #0
 8007708:	204f      	movs	r0, #79	@ 0x4f
 800770a:	f7ff fe85 	bl	8007418 <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 800770e:	212c      	movs	r1, #44	@ 0x2c
 8007710:	204e      	movs	r0, #78	@ 0x4e
 8007712:	f7ff fe81 	bl	8007418 <writeReg>
  writeReg(0xFF, 0x00);
 8007716:	2100      	movs	r1, #0
 8007718:	20ff      	movs	r0, #255	@ 0xff
 800771a:	f7ff fe7d 	bl	8007418 <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 800771e:	21b4      	movs	r1, #180	@ 0xb4
 8007720:	20b6      	movs	r0, #182	@ 0xb6
 8007722:	f7ff fe79 	bl	8007418 <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 8007726:	7cfb      	ldrb	r3, [r7, #19]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d001      	beq.n	8007730 <initVL53L0X+0x110>
 800772c:	230c      	movs	r3, #12
 800772e:	e000      	b.n	8007732 <initVL53L0X+0x112>
 8007730:	2300      	movs	r3, #0
 8007732:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 8007734:	2300      	movs	r3, #0
 8007736:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 8007738:	2300      	movs	r3, #0
 800773a:	75bb      	strb	r3, [r7, #22]
 800773c:	e03f      	b.n	80077be <initVL53L0X+0x19e>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 800773e:	7dba      	ldrb	r2, [r7, #22]
 8007740:	7d7b      	ldrb	r3, [r7, #21]
 8007742:	429a      	cmp	r2, r3
 8007744:	d303      	bcc.n	800774e <initVL53L0X+0x12e>
 8007746:	7d3b      	ldrb	r3, [r7, #20]
 8007748:	7dfa      	ldrb	r2, [r7, #23]
 800774a:	429a      	cmp	r2, r3
 800774c:	d120      	bne.n	8007790 <initVL53L0X+0x170>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 800774e:	7dbb      	ldrb	r3, [r7, #22]
 8007750:	08db      	lsrs	r3, r3, #3
 8007752:	b2d8      	uxtb	r0, r3
 8007754:	4603      	mov	r3, r0
 8007756:	3318      	adds	r3, #24
 8007758:	443b      	add	r3, r7
 800775a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800775e:	b25a      	sxtb	r2, r3
 8007760:	7dbb      	ldrb	r3, [r7, #22]
 8007762:	f003 0307 	and.w	r3, r3, #7
 8007766:	2101      	movs	r1, #1
 8007768:	fa01 f303 	lsl.w	r3, r1, r3
 800776c:	b25b      	sxtb	r3, r3
 800776e:	43db      	mvns	r3, r3
 8007770:	b25b      	sxtb	r3, r3
 8007772:	4013      	ands	r3, r2
 8007774:	b25a      	sxtb	r2, r3
 8007776:	4603      	mov	r3, r0
 8007778:	b2d2      	uxtb	r2, r2
 800777a:	3318      	adds	r3, #24
 800777c:	443b      	add	r3, r7
 800777e:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8007782:	e019      	b.n	80077b8 <initVL53L0X+0x198>
 8007784:	20000638 	.word	0x20000638
 8007788:	2000068c 	.word	0x2000068c
 800778c:	20000630 	.word	0x20000630
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 8007790:	7dbb      	ldrb	r3, [r7, #22]
 8007792:	08db      	lsrs	r3, r3, #3
 8007794:	b2db      	uxtb	r3, r3
 8007796:	3318      	adds	r3, #24
 8007798:	443b      	add	r3, r7
 800779a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800779e:	461a      	mov	r2, r3
 80077a0:	7dbb      	ldrb	r3, [r7, #22]
 80077a2:	f003 0307 	and.w	r3, r3, #7
 80077a6:	fa42 f303 	asr.w	r3, r2, r3
 80077aa:	f003 0301 	and.w	r3, r3, #1
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d002      	beq.n	80077b8 <initVL53L0X+0x198>
    {
      spads_enabled++;
 80077b2:	7dfb      	ldrb	r3, [r7, #23]
 80077b4:	3301      	adds	r3, #1
 80077b6:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 80077b8:	7dbb      	ldrb	r3, [r7, #22]
 80077ba:	3301      	adds	r3, #1
 80077bc:	75bb      	strb	r3, [r7, #22]
 80077be:	7dbb      	ldrb	r3, [r7, #22]
 80077c0:	2b2f      	cmp	r3, #47	@ 0x2f
 80077c2:	d9bc      	bls.n	800773e <initVL53L0X+0x11e>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 80077c4:	f107 030c 	add.w	r3, r7, #12
 80077c8:	2206      	movs	r2, #6
 80077ca:	4619      	mov	r1, r3
 80077cc:	20b0      	movs	r0, #176	@ 0xb0
 80077ce:	f7ff fecf 	bl	8007570 <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 80077d2:	2101      	movs	r1, #1
 80077d4:	20ff      	movs	r0, #255	@ 0xff
 80077d6:	f7ff fe1f 	bl	8007418 <writeReg>
  writeReg(0x00, 0x00);
 80077da:	2100      	movs	r1, #0
 80077dc:	2000      	movs	r0, #0
 80077de:	f7ff fe1b 	bl	8007418 <writeReg>

  writeReg(0xFF, 0x00);
 80077e2:	2100      	movs	r1, #0
 80077e4:	20ff      	movs	r0, #255	@ 0xff
 80077e6:	f7ff fe17 	bl	8007418 <writeReg>
  writeReg(0x09, 0x00);
 80077ea:	2100      	movs	r1, #0
 80077ec:	2009      	movs	r0, #9
 80077ee:	f7ff fe13 	bl	8007418 <writeReg>
  writeReg(0x10, 0x00);
 80077f2:	2100      	movs	r1, #0
 80077f4:	2010      	movs	r0, #16
 80077f6:	f7ff fe0f 	bl	8007418 <writeReg>
  writeReg(0x11, 0x00);
 80077fa:	2100      	movs	r1, #0
 80077fc:	2011      	movs	r0, #17
 80077fe:	f7ff fe0b 	bl	8007418 <writeReg>

  writeReg(0x24, 0x01);
 8007802:	2101      	movs	r1, #1
 8007804:	2024      	movs	r0, #36	@ 0x24
 8007806:	f7ff fe07 	bl	8007418 <writeReg>
  writeReg(0x25, 0xFF);
 800780a:	21ff      	movs	r1, #255	@ 0xff
 800780c:	2025      	movs	r0, #37	@ 0x25
 800780e:	f7ff fe03 	bl	8007418 <writeReg>
  writeReg(0x75, 0x00);
 8007812:	2100      	movs	r1, #0
 8007814:	2075      	movs	r0, #117	@ 0x75
 8007816:	f7ff fdff 	bl	8007418 <writeReg>

  writeReg(0xFF, 0x01);
 800781a:	2101      	movs	r1, #1
 800781c:	20ff      	movs	r0, #255	@ 0xff
 800781e:	f7ff fdfb 	bl	8007418 <writeReg>
  writeReg(0x4E, 0x2C);
 8007822:	212c      	movs	r1, #44	@ 0x2c
 8007824:	204e      	movs	r0, #78	@ 0x4e
 8007826:	f7ff fdf7 	bl	8007418 <writeReg>
  writeReg(0x48, 0x00);
 800782a:	2100      	movs	r1, #0
 800782c:	2048      	movs	r0, #72	@ 0x48
 800782e:	f7ff fdf3 	bl	8007418 <writeReg>
  writeReg(0x30, 0x20);
 8007832:	2120      	movs	r1, #32
 8007834:	2030      	movs	r0, #48	@ 0x30
 8007836:	f7ff fdef 	bl	8007418 <writeReg>

  writeReg(0xFF, 0x00);
 800783a:	2100      	movs	r1, #0
 800783c:	20ff      	movs	r0, #255	@ 0xff
 800783e:	f7ff fdeb 	bl	8007418 <writeReg>
  writeReg(0x30, 0x09);
 8007842:	2109      	movs	r1, #9
 8007844:	2030      	movs	r0, #48	@ 0x30
 8007846:	f7ff fde7 	bl	8007418 <writeReg>
  writeReg(0x54, 0x00);
 800784a:	2100      	movs	r1, #0
 800784c:	2054      	movs	r0, #84	@ 0x54
 800784e:	f7ff fde3 	bl	8007418 <writeReg>
  writeReg(0x31, 0x04);
 8007852:	2104      	movs	r1, #4
 8007854:	2031      	movs	r0, #49	@ 0x31
 8007856:	f7ff fddf 	bl	8007418 <writeReg>
  writeReg(0x32, 0x03);
 800785a:	2103      	movs	r1, #3
 800785c:	2032      	movs	r0, #50	@ 0x32
 800785e:	f7ff fddb 	bl	8007418 <writeReg>
  writeReg(0x40, 0x83);
 8007862:	2183      	movs	r1, #131	@ 0x83
 8007864:	2040      	movs	r0, #64	@ 0x40
 8007866:	f7ff fdd7 	bl	8007418 <writeReg>
  writeReg(0x46, 0x25);
 800786a:	2125      	movs	r1, #37	@ 0x25
 800786c:	2046      	movs	r0, #70	@ 0x46
 800786e:	f7ff fdd3 	bl	8007418 <writeReg>
  writeReg(0x60, 0x00);
 8007872:	2100      	movs	r1, #0
 8007874:	2060      	movs	r0, #96	@ 0x60
 8007876:	f7ff fdcf 	bl	8007418 <writeReg>
  writeReg(0x27, 0x00);
 800787a:	2100      	movs	r1, #0
 800787c:	2027      	movs	r0, #39	@ 0x27
 800787e:	f7ff fdcb 	bl	8007418 <writeReg>
  writeReg(0x50, 0x06);
 8007882:	2106      	movs	r1, #6
 8007884:	2050      	movs	r0, #80	@ 0x50
 8007886:	f7ff fdc7 	bl	8007418 <writeReg>
  writeReg(0x51, 0x00);
 800788a:	2100      	movs	r1, #0
 800788c:	2051      	movs	r0, #81	@ 0x51
 800788e:	f7ff fdc3 	bl	8007418 <writeReg>
  writeReg(0x52, 0x96);
 8007892:	2196      	movs	r1, #150	@ 0x96
 8007894:	2052      	movs	r0, #82	@ 0x52
 8007896:	f7ff fdbf 	bl	8007418 <writeReg>
  writeReg(0x56, 0x08);
 800789a:	2108      	movs	r1, #8
 800789c:	2056      	movs	r0, #86	@ 0x56
 800789e:	f7ff fdbb 	bl	8007418 <writeReg>
  writeReg(0x57, 0x30);
 80078a2:	2130      	movs	r1, #48	@ 0x30
 80078a4:	2057      	movs	r0, #87	@ 0x57
 80078a6:	f7ff fdb7 	bl	8007418 <writeReg>
  writeReg(0x61, 0x00);
 80078aa:	2100      	movs	r1, #0
 80078ac:	2061      	movs	r0, #97	@ 0x61
 80078ae:	f7ff fdb3 	bl	8007418 <writeReg>
  writeReg(0x62, 0x00);
 80078b2:	2100      	movs	r1, #0
 80078b4:	2062      	movs	r0, #98	@ 0x62
 80078b6:	f7ff fdaf 	bl	8007418 <writeReg>
  writeReg(0x64, 0x00);
 80078ba:	2100      	movs	r1, #0
 80078bc:	2064      	movs	r0, #100	@ 0x64
 80078be:	f7ff fdab 	bl	8007418 <writeReg>
  writeReg(0x65, 0x00);
 80078c2:	2100      	movs	r1, #0
 80078c4:	2065      	movs	r0, #101	@ 0x65
 80078c6:	f7ff fda7 	bl	8007418 <writeReg>
  writeReg(0x66, 0xA0);
 80078ca:	21a0      	movs	r1, #160	@ 0xa0
 80078cc:	2066      	movs	r0, #102	@ 0x66
 80078ce:	f7ff fda3 	bl	8007418 <writeReg>

  writeReg(0xFF, 0x01);
 80078d2:	2101      	movs	r1, #1
 80078d4:	20ff      	movs	r0, #255	@ 0xff
 80078d6:	f7ff fd9f 	bl	8007418 <writeReg>
  writeReg(0x22, 0x32);
 80078da:	2132      	movs	r1, #50	@ 0x32
 80078dc:	2022      	movs	r0, #34	@ 0x22
 80078de:	f7ff fd9b 	bl	8007418 <writeReg>
  writeReg(0x47, 0x14);
 80078e2:	2114      	movs	r1, #20
 80078e4:	2047      	movs	r0, #71	@ 0x47
 80078e6:	f7ff fd97 	bl	8007418 <writeReg>
  writeReg(0x49, 0xFF);
 80078ea:	21ff      	movs	r1, #255	@ 0xff
 80078ec:	2049      	movs	r0, #73	@ 0x49
 80078ee:	f7ff fd93 	bl	8007418 <writeReg>
  writeReg(0x4A, 0x00);
 80078f2:	2100      	movs	r1, #0
 80078f4:	204a      	movs	r0, #74	@ 0x4a
 80078f6:	f7ff fd8f 	bl	8007418 <writeReg>

  writeReg(0xFF, 0x00);
 80078fa:	2100      	movs	r1, #0
 80078fc:	20ff      	movs	r0, #255	@ 0xff
 80078fe:	f7ff fd8b 	bl	8007418 <writeReg>
  writeReg(0x7A, 0x0A);
 8007902:	210a      	movs	r1, #10
 8007904:	207a      	movs	r0, #122	@ 0x7a
 8007906:	f7ff fd87 	bl	8007418 <writeReg>
  writeReg(0x7B, 0x00);
 800790a:	2100      	movs	r1, #0
 800790c:	207b      	movs	r0, #123	@ 0x7b
 800790e:	f7ff fd83 	bl	8007418 <writeReg>
  writeReg(0x78, 0x21);
 8007912:	2121      	movs	r1, #33	@ 0x21
 8007914:	2078      	movs	r0, #120	@ 0x78
 8007916:	f7ff fd7f 	bl	8007418 <writeReg>

  writeReg(0xFF, 0x01);
 800791a:	2101      	movs	r1, #1
 800791c:	20ff      	movs	r0, #255	@ 0xff
 800791e:	f7ff fd7b 	bl	8007418 <writeReg>
  writeReg(0x23, 0x34);
 8007922:	2134      	movs	r1, #52	@ 0x34
 8007924:	2023      	movs	r0, #35	@ 0x23
 8007926:	f7ff fd77 	bl	8007418 <writeReg>
  writeReg(0x42, 0x00);
 800792a:	2100      	movs	r1, #0
 800792c:	2042      	movs	r0, #66	@ 0x42
 800792e:	f7ff fd73 	bl	8007418 <writeReg>
  writeReg(0x44, 0xFF);
 8007932:	21ff      	movs	r1, #255	@ 0xff
 8007934:	2044      	movs	r0, #68	@ 0x44
 8007936:	f7ff fd6f 	bl	8007418 <writeReg>
  writeReg(0x45, 0x26);
 800793a:	2126      	movs	r1, #38	@ 0x26
 800793c:	2045      	movs	r0, #69	@ 0x45
 800793e:	f7ff fd6b 	bl	8007418 <writeReg>
  writeReg(0x46, 0x05);
 8007942:	2105      	movs	r1, #5
 8007944:	2046      	movs	r0, #70	@ 0x46
 8007946:	f7ff fd67 	bl	8007418 <writeReg>
  writeReg(0x40, 0x40);
 800794a:	2140      	movs	r1, #64	@ 0x40
 800794c:	2040      	movs	r0, #64	@ 0x40
 800794e:	f7ff fd63 	bl	8007418 <writeReg>
  writeReg(0x0E, 0x06);
 8007952:	2106      	movs	r1, #6
 8007954:	200e      	movs	r0, #14
 8007956:	f7ff fd5f 	bl	8007418 <writeReg>
  writeReg(0x20, 0x1A);
 800795a:	211a      	movs	r1, #26
 800795c:	2020      	movs	r0, #32
 800795e:	f7ff fd5b 	bl	8007418 <writeReg>
  writeReg(0x43, 0x40);
 8007962:	2140      	movs	r1, #64	@ 0x40
 8007964:	2043      	movs	r0, #67	@ 0x43
 8007966:	f7ff fd57 	bl	8007418 <writeReg>

  writeReg(0xFF, 0x00);
 800796a:	2100      	movs	r1, #0
 800796c:	20ff      	movs	r0, #255	@ 0xff
 800796e:	f7ff fd53 	bl	8007418 <writeReg>
  writeReg(0x34, 0x03);
 8007972:	2103      	movs	r1, #3
 8007974:	2034      	movs	r0, #52	@ 0x34
 8007976:	f7ff fd4f 	bl	8007418 <writeReg>
  writeReg(0x35, 0x44);
 800797a:	2144      	movs	r1, #68	@ 0x44
 800797c:	2035      	movs	r0, #53	@ 0x35
 800797e:	f7ff fd4b 	bl	8007418 <writeReg>

  writeReg(0xFF, 0x01);
 8007982:	2101      	movs	r1, #1
 8007984:	20ff      	movs	r0, #255	@ 0xff
 8007986:	f7ff fd47 	bl	8007418 <writeReg>
  writeReg(0x31, 0x04);
 800798a:	2104      	movs	r1, #4
 800798c:	2031      	movs	r0, #49	@ 0x31
 800798e:	f7ff fd43 	bl	8007418 <writeReg>
  writeReg(0x4B, 0x09);
 8007992:	2109      	movs	r1, #9
 8007994:	204b      	movs	r0, #75	@ 0x4b
 8007996:	f7ff fd3f 	bl	8007418 <writeReg>
  writeReg(0x4C, 0x05);
 800799a:	2105      	movs	r1, #5
 800799c:	204c      	movs	r0, #76	@ 0x4c
 800799e:	f7ff fd3b 	bl	8007418 <writeReg>
  writeReg(0x4D, 0x04);
 80079a2:	2104      	movs	r1, #4
 80079a4:	204d      	movs	r0, #77	@ 0x4d
 80079a6:	f7ff fd37 	bl	8007418 <writeReg>

  writeReg(0xFF, 0x00);
 80079aa:	2100      	movs	r1, #0
 80079ac:	20ff      	movs	r0, #255	@ 0xff
 80079ae:	f7ff fd33 	bl	8007418 <writeReg>
  writeReg(0x44, 0x00);
 80079b2:	2100      	movs	r1, #0
 80079b4:	2044      	movs	r0, #68	@ 0x44
 80079b6:	f7ff fd2f 	bl	8007418 <writeReg>
  writeReg(0x45, 0x20);
 80079ba:	2120      	movs	r1, #32
 80079bc:	2045      	movs	r0, #69	@ 0x45
 80079be:	f7ff fd2b 	bl	8007418 <writeReg>
  writeReg(0x47, 0x08);
 80079c2:	2108      	movs	r1, #8
 80079c4:	2047      	movs	r0, #71	@ 0x47
 80079c6:	f7ff fd27 	bl	8007418 <writeReg>
  writeReg(0x48, 0x28);
 80079ca:	2128      	movs	r1, #40	@ 0x28
 80079cc:	2048      	movs	r0, #72	@ 0x48
 80079ce:	f7ff fd23 	bl	8007418 <writeReg>
  writeReg(0x67, 0x00);
 80079d2:	2100      	movs	r1, #0
 80079d4:	2067      	movs	r0, #103	@ 0x67
 80079d6:	f7ff fd1f 	bl	8007418 <writeReg>
  writeReg(0x70, 0x04);
 80079da:	2104      	movs	r1, #4
 80079dc:	2070      	movs	r0, #112	@ 0x70
 80079de:	f7ff fd1b 	bl	8007418 <writeReg>
  writeReg(0x71, 0x01);
 80079e2:	2101      	movs	r1, #1
 80079e4:	2071      	movs	r0, #113	@ 0x71
 80079e6:	f7ff fd17 	bl	8007418 <writeReg>
  writeReg(0x72, 0xFE);
 80079ea:	21fe      	movs	r1, #254	@ 0xfe
 80079ec:	2072      	movs	r0, #114	@ 0x72
 80079ee:	f7ff fd13 	bl	8007418 <writeReg>
  writeReg(0x76, 0x00);
 80079f2:	2100      	movs	r1, #0
 80079f4:	2076      	movs	r0, #118	@ 0x76
 80079f6:	f7ff fd0f 	bl	8007418 <writeReg>
  writeReg(0x77, 0x00);
 80079fa:	2100      	movs	r1, #0
 80079fc:	2077      	movs	r0, #119	@ 0x77
 80079fe:	f7ff fd0b 	bl	8007418 <writeReg>

  writeReg(0xFF, 0x01);
 8007a02:	2101      	movs	r1, #1
 8007a04:	20ff      	movs	r0, #255	@ 0xff
 8007a06:	f7ff fd07 	bl	8007418 <writeReg>
  writeReg(0x0D, 0x01);
 8007a0a:	2101      	movs	r1, #1
 8007a0c:	200d      	movs	r0, #13
 8007a0e:	f7ff fd03 	bl	8007418 <writeReg>

  writeReg(0xFF, 0x00);
 8007a12:	2100      	movs	r1, #0
 8007a14:	20ff      	movs	r0, #255	@ 0xff
 8007a16:	f7ff fcff 	bl	8007418 <writeReg>
  writeReg(0x80, 0x01);
 8007a1a:	2101      	movs	r1, #1
 8007a1c:	2080      	movs	r0, #128	@ 0x80
 8007a1e:	f7ff fcfb 	bl	8007418 <writeReg>
  writeReg(0x01, 0xF8);
 8007a22:	21f8      	movs	r1, #248	@ 0xf8
 8007a24:	2001      	movs	r0, #1
 8007a26:	f7ff fcf7 	bl	8007418 <writeReg>

  writeReg(0xFF, 0x01);
 8007a2a:	2101      	movs	r1, #1
 8007a2c:	20ff      	movs	r0, #255	@ 0xff
 8007a2e:	f7ff fcf3 	bl	8007418 <writeReg>
  writeReg(0x8E, 0x01);
 8007a32:	2101      	movs	r1, #1
 8007a34:	208e      	movs	r0, #142	@ 0x8e
 8007a36:	f7ff fcef 	bl	8007418 <writeReg>
  writeReg(0x00, 0x01);
 8007a3a:	2101      	movs	r1, #1
 8007a3c:	2000      	movs	r0, #0
 8007a3e:	f7ff fceb 	bl	8007418 <writeReg>
  writeReg(0xFF, 0x00);
 8007a42:	2100      	movs	r1, #0
 8007a44:	20ff      	movs	r0, #255	@ 0xff
 8007a46:	f7ff fce7 	bl	8007418 <writeReg>
  writeReg(0x80, 0x00);
 8007a4a:	2100      	movs	r1, #0
 8007a4c:	2080      	movs	r0, #128	@ 0x80
 8007a4e:	f7ff fce3 	bl	8007418 <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8007a52:	2104      	movs	r1, #4
 8007a54:	200a      	movs	r0, #10
 8007a56:	f7ff fcdf 	bl	8007418 <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 8007a5a:	2084      	movs	r0, #132	@ 0x84
 8007a5c:	f7ff fd30 	bl	80074c0 <readReg>
 8007a60:	4603      	mov	r3, r0
 8007a62:	f023 0310 	bic.w	r3, r3, #16
 8007a66:	b2db      	uxtb	r3, r3
 8007a68:	4619      	mov	r1, r3
 8007a6a:	2084      	movs	r0, #132	@ 0x84
 8007a6c:	f7ff fcd4 	bl	8007418 <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8007a70:	2101      	movs	r1, #1
 8007a72:	200b      	movs	r0, #11
 8007a74:	f7ff fcd0 	bl	8007418 <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  g_measTimBudUs = getMeasurementTimingBudget();
 8007a78:	f000 f900 	bl	8007c7c <getMeasurementTimingBudget>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	4a16      	ldr	r2, [pc, #88]	@ (8007ad8 <initVL53L0X+0x4b8>)
 8007a80:	6013      	str	r3, [r2, #0]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8007a82:	21e8      	movs	r1, #232	@ 0xe8
 8007a84:	2001      	movs	r0, #1
 8007a86:	f7ff fcc7 	bl	8007418 <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(g_measTimBudUs);
 8007a8a:	4b13      	ldr	r3, [pc, #76]	@ (8007ad8 <initVL53L0X+0x4b8>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f000 f85c 	bl	8007b4c <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8007a94:	2101      	movs	r1, #1
 8007a96:	2001      	movs	r0, #1
 8007a98:	f7ff fcbe 	bl	8007418 <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
 8007a9c:	2040      	movs	r0, #64	@ 0x40
 8007a9e:	f000 fd01 	bl	80084a4 <performSingleRefCalibration>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d101      	bne.n	8007aac <initVL53L0X+0x48c>
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	e010      	b.n	8007ace <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8007aac:	2102      	movs	r1, #2
 8007aae:	2001      	movs	r0, #1
 8007ab0:	f7ff fcb2 	bl	8007418 <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
 8007ab4:	2000      	movs	r0, #0
 8007ab6:	f000 fcf5 	bl	80084a4 <performSingleRefCalibration>
 8007aba:	4603      	mov	r3, r0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d101      	bne.n	8007ac4 <initVL53L0X+0x4a4>
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	e004      	b.n	8007ace <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8007ac4:	21e8      	movs	r1, #232	@ 0xe8
 8007ac6:	2001      	movs	r0, #1
 8007ac8:	f7ff fca6 	bl	8007418 <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 8007acc:	2301      	movs	r3, #1
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3718      	adds	r7, #24
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}
 8007ad6:	bf00      	nop
 8007ad8:	20000634 	.word	0x20000634
 8007adc:	00000000 	.word	0x00000000

08007ae0 <setSignalRateLimit>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
bool setSignalRateLimit(float limit_Mcps)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b082      	sub	sp, #8
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	ed87 0a01 	vstr	s0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 8007aea:	edd7 7a01 	vldr	s15, [r7, #4]
 8007aee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007af6:	d40a      	bmi.n	8007b0e <setSignalRateLimit+0x2e>
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	f7f8 fd45 	bl	8000588 <__aeabi_f2d>
 8007afe:	a311      	add	r3, pc, #68	@ (adr r3, 8007b44 <setSignalRateLimit+0x64>)
 8007b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b04:	f7f9 f828 	bl	8000b58 <__aeabi_dcmpgt>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d001      	beq.n	8007b12 <setSignalRateLimit+0x32>
 8007b0e:	2300      	movs	r3, #0
 8007b10:	e00f      	b.n	8007b32 <setSignalRateLimit+0x52>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8007b12:	edd7 7a01 	vldr	s15, [r7, #4]
 8007b16:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8007b40 <setSignalRateLimit+0x60>
 8007b1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007b1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b22:	ee17 3a90 	vmov	r3, s15
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	4619      	mov	r1, r3
 8007b2a:	2044      	movs	r0, #68	@ 0x44
 8007b2c:	f7ff fc9e 	bl	800746c <writeReg16Bit>
  return true;
 8007b30:	2301      	movs	r3, #1
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3708      	adds	r7, #8
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}
 8007b3a:	bf00      	nop
 8007b3c:	f3af 8000 	nop.w
 8007b40:	43000000 	.word	0x43000000
 8007b44:	0a3d70a4 	.word	0x0a3d70a4
 8007b48:	407fffd7 	.word	0x407fffd7

08007b4c <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool setMeasurementTimingBudget(uint32_t budget_us)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b092      	sub	sp, #72	@ 0x48
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 8007b54:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8007b58:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 8007b5c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8007b60:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 8007b62:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8007b66:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 8007b68:	f240 234e 	movw	r3, #590	@ 0x24e
 8007b6c:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 8007b6e:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8007b72:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 8007b74:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8007b78:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 8007b7a:	f240 2326 	movw	r3, #550	@ 0x226
 8007b7e:	86bb      	strh	r3, [r7, #52]	@ 0x34

  uint32_t const MinTimingBudget = 20000;
 8007b80:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8007b84:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 8007b86:	687a      	ldr	r2, [r7, #4]
 8007b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b8a:	429a      	cmp	r2, r3
 8007b8c:	d201      	bcs.n	8007b92 <setMeasurementTimingBudget+0x46>
 8007b8e:	2300      	movs	r3, #0
 8007b90:	e06e      	b.n	8007c70 <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 8007b92:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8007b96:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007b98:	4413      	add	r3, r2
 8007b9a:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(&enables);
 8007b9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	f000 fb5b 	bl	800825c <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8007ba6:	f107 020c 	add.w	r2, r7, #12
 8007baa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007bae:	4611      	mov	r1, r2
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f000 fb85 	bl	80082c0 <getSequenceStepTimeouts>

  if (enables.tcc)
 8007bb6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d005      	beq.n	8007bca <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8007bbe:	69ba      	ldr	r2, [r7, #24]
 8007bc0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007bc2:	4413      	add	r3, r2
 8007bc4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bc6:	4413      	add	r3, r2
 8007bc8:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.dss)
 8007bca:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d007      	beq.n	8007be2 <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8007bd2:	69ba      	ldr	r2, [r7, #24]
 8007bd4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007bd6:	4413      	add	r3, r2
 8007bd8:	005b      	lsls	r3, r3, #1
 8007bda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bdc:	4413      	add	r3, r2
 8007bde:	647b      	str	r3, [r7, #68]	@ 0x44
 8007be0:	e009      	b.n	8007bf6 <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 8007be2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d005      	beq.n	8007bf6 <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8007bea:	69ba      	ldr	r2, [r7, #24]
 8007bec:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007bee:	4413      	add	r3, r2
 8007bf0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bf2:	4413      	add	r3, r2
 8007bf4:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.pre_range)
 8007bf6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d005      	beq.n	8007c0a <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8007bfe:	69fa      	ldr	r2, [r7, #28]
 8007c00:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007c02:	4413      	add	r3, r2
 8007c04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c06:	4413      	add	r3, r2
 8007c08:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.final_range)
 8007c0a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d02d      	beq.n	8007c6e <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 8007c12:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007c14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c16:	4413      	add	r3, r2
 8007c18:	647b      	str	r3, [r7, #68]	@ 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 8007c1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	d901      	bls.n	8007c26 <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 8007c22:	2300      	movs	r3, #0
 8007c24:	e024      	b.n	8007c70 <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8007c26:	687a      	ldr	r2, [r7, #4]
 8007c28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c2a:	1ad3      	subs	r3, r2, r3
 8007c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 8007c2e:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8007c30:	b2db      	uxtb	r3, r3
 8007c32:	4619      	mov	r1, r3
 8007c34:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007c36:	f000 fc0f 	bl	8008458 <timeoutMicrosecondsToMclks>
 8007c3a:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 8007c3c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 8007c40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d005      	beq.n	8007c54 <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 8007c48:	8a7a      	ldrh	r2, [r7, #18]
 8007c4a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8007c4e:	4413      	add	r3, r2
 8007c50:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8007c54:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8007c58:	4618      	mov	r0, r3
 8007c5a:	f000 fbaa 	bl	80083b2 <encodeTimeout>
 8007c5e:	4603      	mov	r3, r0
 8007c60:	4619      	mov	r1, r3
 8007c62:	2071      	movs	r0, #113	@ 0x71
 8007c64:	f7ff fc02 	bl	800746c <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    g_measTimBudUs = budget_us; // store for internal reuse
 8007c68:	4a03      	ldr	r2, [pc, #12]	@ (8007c78 <setMeasurementTimingBudget+0x12c>)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6013      	str	r3, [r2, #0]
  }
  return true;
 8007c6e:	2301      	movs	r3, #1
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3748      	adds	r7, #72	@ 0x48
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}
 8007c78:	20000634 	.word	0x20000634

08007c7c <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b08c      	sub	sp, #48	@ 0x30
 8007c80:	af00      	add	r7, sp, #0
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 8007c82:	f240 7376 	movw	r3, #1910	@ 0x776
 8007c86:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const EndOverhead        = 960;
 8007c88:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8007c8c:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const MsrcOverhead       = 660;
 8007c8e:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8007c92:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const TccOverhead        = 590;
 8007c94:	f240 234e 	movw	r3, #590	@ 0x24e
 8007c98:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t const DssOverhead        = 690;
 8007c9a:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8007c9e:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t const PreRangeOverhead   = 660;
 8007ca0:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8007ca4:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 8007ca6:	f240 2326 	movw	r3, #550	@ 0x226
 8007caa:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 8007cac:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8007cae:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007cb0:	4413      	add	r3, r2
 8007cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  getSequenceStepEnables(&enables);
 8007cb4:	f107 0318 	add.w	r3, r7, #24
 8007cb8:	4618      	mov	r0, r3
 8007cba:	f000 facf 	bl	800825c <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8007cbe:	463a      	mov	r2, r7
 8007cc0:	f107 0318 	add.w	r3, r7, #24
 8007cc4:	4611      	mov	r1, r2
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f000 fafa 	bl	80082c0 <getSequenceStepTimeouts>

  if (enables.tcc)
 8007ccc:	7e3b      	ldrb	r3, [r7, #24]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d005      	beq.n	8007cde <getMeasurementTimingBudget+0x62>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8007cd2:	68fa      	ldr	r2, [r7, #12]
 8007cd4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007cd6:	4413      	add	r3, r2
 8007cd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007cda:	4413      	add	r3, r2
 8007cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.dss)
 8007cde:	7ebb      	ldrb	r3, [r7, #26]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d007      	beq.n	8007cf4 <getMeasurementTimingBudget+0x78>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007ce8:	4413      	add	r3, r2
 8007cea:	005b      	lsls	r3, r3, #1
 8007cec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007cee:	4413      	add	r3, r2
 8007cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007cf2:	e008      	b.n	8007d06 <getMeasurementTimingBudget+0x8a>
  }
  else if (enables.msrc)
 8007cf4:	7e7b      	ldrb	r3, [r7, #25]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d005      	beq.n	8007d06 <getMeasurementTimingBudget+0x8a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8007cfa:	68fa      	ldr	r2, [r7, #12]
 8007cfc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007cfe:	4413      	add	r3, r2
 8007d00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d02:	4413      	add	r3, r2
 8007d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.pre_range)
 8007d06:	7efb      	ldrb	r3, [r7, #27]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d005      	beq.n	8007d18 <getMeasurementTimingBudget+0x9c>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8007d0c:	693a      	ldr	r2, [r7, #16]
 8007d0e:	8c3b      	ldrh	r3, [r7, #32]
 8007d10:	4413      	add	r3, r2
 8007d12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d14:	4413      	add	r3, r2
 8007d16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.final_range)
 8007d18:	7f3b      	ldrb	r3, [r7, #28]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d005      	beq.n	8007d2a <getMeasurementTimingBudget+0xae>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 8007d1e:	697a      	ldr	r2, [r7, #20]
 8007d20:	8bfb      	ldrh	r3, [r7, #30]
 8007d22:	4413      	add	r3, r2
 8007d24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d26:	4413      	add	r3, r2
 8007d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  g_measTimBudUs = budget_us; // store for internal reuse
 8007d2a:	4a04      	ldr	r2, [pc, #16]	@ (8007d3c <getMeasurementTimingBudget+0xc0>)
 8007d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d2e:	6013      	str	r3, [r2, #0]
  return budget_us;
 8007d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8007d32:	4618      	mov	r0, r3
 8007d34:	3730      	adds	r7, #48	@ 0x30
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bd80      	pop	{r7, pc}
 8007d3a:	bf00      	nop
 8007d3c:	20000634 	.word	0x20000634

08007d40 <setVcselPulsePeriod>:
// Valid values are (even numbers only):
//  pre:  12 to 18 (initialized default: 14)
//  final: 8 to 14 (initialized default: 10)
// based on VL53L0X_set_vcsel_pulse_period()
bool setVcselPulsePeriod(vcselPeriodType type, uint8_t period_pclks)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b08c      	sub	sp, #48	@ 0x30
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	4603      	mov	r3, r0
 8007d48:	460a      	mov	r2, r1
 8007d4a:	71fb      	strb	r3, [r7, #7]
 8007d4c:	4613      	mov	r3, r2
 8007d4e:	71bb      	strb	r3, [r7, #6]
  uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
 8007d50:	79bb      	ldrb	r3, [r7, #6]
 8007d52:	085b      	lsrs	r3, r3, #1
 8007d54:	b2db      	uxtb	r3, r3
 8007d56:	3b01      	subs	r3, #1
 8007d58:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  getSequenceStepEnables(&enables);
 8007d5c:	f107 0320 	add.w	r3, r7, #32
 8007d60:	4618      	mov	r0, r3
 8007d62:	f000 fa7b 	bl	800825c <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8007d66:	f107 0208 	add.w	r2, r7, #8
 8007d6a:	f107 0320 	add.w	r3, r7, #32
 8007d6e:	4611      	mov	r1, r2
 8007d70:	4618      	mov	r0, r3
 8007d72:	f000 faa5 	bl	80082c0 <getSequenceStepTimeouts>
  //
  // For the MSRC timeout, the same applies - this timeout being
  // dependant on the pre-range vcsel period."


  if (type == VcselPeriodPreRange)
 8007d76:	79fb      	ldrb	r3, [r7, #7]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d15d      	bne.n	8007e38 <setVcselPulsePeriod+0xf8>
  {
    // "Set phase check limits"
    switch (period_pclks)
 8007d7c:	79bb      	ldrb	r3, [r7, #6]
 8007d7e:	3b0c      	subs	r3, #12
 8007d80:	2b06      	cmp	r3, #6
 8007d82:	d825      	bhi.n	8007dd0 <setVcselPulsePeriod+0x90>
 8007d84:	a201      	add	r2, pc, #4	@ (adr r2, 8007d8c <setVcselPulsePeriod+0x4c>)
 8007d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d8a:	bf00      	nop
 8007d8c:	08007da9 	.word	0x08007da9
 8007d90:	08007dd1 	.word	0x08007dd1
 8007d94:	08007db3 	.word	0x08007db3
 8007d98:	08007dd1 	.word	0x08007dd1
 8007d9c:	08007dbd 	.word	0x08007dbd
 8007da0:	08007dd1 	.word	0x08007dd1
 8007da4:	08007dc7 	.word	0x08007dc7
    {
      case 12:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18);
 8007da8:	2118      	movs	r1, #24
 8007daa:	2057      	movs	r0, #87	@ 0x57
 8007dac:	f7ff fb34 	bl	8007418 <writeReg>
        break;
 8007db0:	e010      	b.n	8007dd4 <setVcselPulsePeriod+0x94>

      case 14:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30);
 8007db2:	2130      	movs	r1, #48	@ 0x30
 8007db4:	2057      	movs	r0, #87	@ 0x57
 8007db6:	f7ff fb2f 	bl	8007418 <writeReg>
        break;
 8007dba:	e00b      	b.n	8007dd4 <setVcselPulsePeriod+0x94>

      case 16:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40);
 8007dbc:	2140      	movs	r1, #64	@ 0x40
 8007dbe:	2057      	movs	r0, #87	@ 0x57
 8007dc0:	f7ff fb2a 	bl	8007418 <writeReg>
        break;
 8007dc4:	e006      	b.n	8007dd4 <setVcselPulsePeriod+0x94>

      case 18:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50);
 8007dc6:	2150      	movs	r1, #80	@ 0x50
 8007dc8:	2057      	movs	r0, #87	@ 0x57
 8007dca:	f7ff fb25 	bl	8007418 <writeReg>
        break;
 8007dce:	e001      	b.n	8007dd4 <setVcselPulsePeriod+0x94>

      default:
        // invalid period
        return false;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	e0fc      	b.n	8007fce <setVcselPulsePeriod+0x28e>
    }
    writeReg(PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 8007dd4:	2108      	movs	r1, #8
 8007dd6:	2056      	movs	r0, #86	@ 0x56
 8007dd8:	f7ff fb1e 	bl	8007418 <writeReg>

    // apply new VCSEL period
    writeReg(PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8007ddc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8007de0:	4619      	mov	r1, r3
 8007de2:	2050      	movs	r0, #80	@ 0x50
 8007de4:	f7ff fb18 	bl	8007418 <writeReg>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE)

    uint16_t new_pre_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.pre_range_us, period_pclks);
 8007de8:	69bb      	ldr	r3, [r7, #24]
 8007dea:	79ba      	ldrb	r2, [r7, #6]
 8007dec:	4611      	mov	r1, r2
 8007dee:	4618      	mov	r0, r3
 8007df0:	f000 fb32 	bl	8008458 <timeoutMicrosecondsToMclks>
 8007df4:	4603      	mov	r3, r0
    uint16_t new_pre_range_timeout_mclks =
 8007df6:	857b      	strh	r3, [r7, #42]	@ 0x2a

    writeReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8007df8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	f000 fad9 	bl	80083b2 <encodeTimeout>
 8007e00:	4603      	mov	r3, r0
 8007e02:	4619      	mov	r1, r3
 8007e04:	2051      	movs	r0, #81	@ 0x51
 8007e06:	f7ff fb31 	bl	800746c <writeReg16Bit>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)

    uint16_t new_msrc_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.msrc_dss_tcc_us, period_pclks);
 8007e0a:	697b      	ldr	r3, [r7, #20]
 8007e0c:	79ba      	ldrb	r2, [r7, #6]
 8007e0e:	4611      	mov	r1, r2
 8007e10:	4618      	mov	r0, r3
 8007e12:	f000 fb21 	bl	8008458 <timeoutMicrosecondsToMclks>
 8007e16:	4603      	mov	r3, r0
    uint16_t new_msrc_timeout_mclks =
 8007e18:	853b      	strh	r3, [r7, #40]	@ 0x28

    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 8007e1a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007e1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e20:	d804      	bhi.n	8007e2c <setVcselPulsePeriod+0xec>
      (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));
 8007e22:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007e24:	b2db      	uxtb	r3, r3
    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 8007e26:	3b01      	subs	r3, #1
 8007e28:	b2db      	uxtb	r3, r3
 8007e2a:	e000      	b.n	8007e2e <setVcselPulsePeriod+0xee>
 8007e2c:	23ff      	movs	r3, #255	@ 0xff
 8007e2e:	4619      	mov	r1, r3
 8007e30:	2046      	movs	r0, #70	@ 0x46
 8007e32:	f7ff faf1 	bl	8007418 <writeReg>
 8007e36:	e0b1      	b.n	8007f9c <setVcselPulsePeriod+0x25c>

    // set_sequence_step_timeout() end
  }
  else if (type == VcselPeriodFinalRange)
 8007e38:	79fb      	ldrb	r3, [r7, #7]
 8007e3a:	2b01      	cmp	r3, #1
 8007e3c:	f040 80ac 	bne.w	8007f98 <setVcselPulsePeriod+0x258>
  {
    switch (period_pclks)
 8007e40:	79bb      	ldrb	r3, [r7, #6]
 8007e42:	3b08      	subs	r3, #8
 8007e44:	2b06      	cmp	r3, #6
 8007e46:	f200 8085 	bhi.w	8007f54 <setVcselPulsePeriod+0x214>
 8007e4a:	a201      	add	r2, pc, #4	@ (adr r2, 8007e50 <setVcselPulsePeriod+0x110>)
 8007e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e50:	08007e6d 	.word	0x08007e6d
 8007e54:	08007f55 	.word	0x08007f55
 8007e58:	08007ea7 	.word	0x08007ea7
 8007e5c:	08007f55 	.word	0x08007f55
 8007e60:	08007ee1 	.word	0x08007ee1
 8007e64:	08007f55 	.word	0x08007f55
 8007e68:	08007f1b 	.word	0x08007f1b
    {
      case 8:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10);
 8007e6c:	2110      	movs	r1, #16
 8007e6e:	2048      	movs	r0, #72	@ 0x48
 8007e70:	f7ff fad2 	bl	8007418 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8007e74:	2108      	movs	r1, #8
 8007e76:	2047      	movs	r0, #71	@ 0x47
 8007e78:	f7ff face 	bl	8007418 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
 8007e7c:	2102      	movs	r1, #2
 8007e7e:	2032      	movs	r0, #50	@ 0x32
 8007e80:	f7ff faca 	bl	8007418 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);
 8007e84:	210c      	movs	r1, #12
 8007e86:	2030      	movs	r0, #48	@ 0x30
 8007e88:	f7ff fac6 	bl	8007418 <writeReg>
        writeReg(0xFF, 0x01);
 8007e8c:	2101      	movs	r1, #1
 8007e8e:	20ff      	movs	r0, #255	@ 0xff
 8007e90:	f7ff fac2 	bl	8007418 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x30);
 8007e94:	2130      	movs	r1, #48	@ 0x30
 8007e96:	2030      	movs	r0, #48	@ 0x30
 8007e98:	f7ff fabe 	bl	8007418 <writeReg>
        writeReg(0xFF, 0x00);
 8007e9c:	2100      	movs	r1, #0
 8007e9e:	20ff      	movs	r0, #255	@ 0xff
 8007ea0:	f7ff faba 	bl	8007418 <writeReg>
        break;
 8007ea4:	e058      	b.n	8007f58 <setVcselPulsePeriod+0x218>

      case 10:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28);
 8007ea6:	2128      	movs	r1, #40	@ 0x28
 8007ea8:	2048      	movs	r0, #72	@ 0x48
 8007eaa:	f7ff fab5 	bl	8007418 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8007eae:	2108      	movs	r1, #8
 8007eb0:	2047      	movs	r0, #71	@ 0x47
 8007eb2:	f7ff fab1 	bl	8007418 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8007eb6:	2103      	movs	r1, #3
 8007eb8:	2032      	movs	r0, #50	@ 0x32
 8007eba:	f7ff faad 	bl	8007418 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);
 8007ebe:	2109      	movs	r1, #9
 8007ec0:	2030      	movs	r0, #48	@ 0x30
 8007ec2:	f7ff faa9 	bl	8007418 <writeReg>
        writeReg(0xFF, 0x01);
 8007ec6:	2101      	movs	r1, #1
 8007ec8:	20ff      	movs	r0, #255	@ 0xff
 8007eca:	f7ff faa5 	bl	8007418 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8007ece:	2120      	movs	r1, #32
 8007ed0:	2030      	movs	r0, #48	@ 0x30
 8007ed2:	f7ff faa1 	bl	8007418 <writeReg>
        writeReg(0xFF, 0x00);
 8007ed6:	2100      	movs	r1, #0
 8007ed8:	20ff      	movs	r0, #255	@ 0xff
 8007eda:	f7ff fa9d 	bl	8007418 <writeReg>
        break;
 8007ede:	e03b      	b.n	8007f58 <setVcselPulsePeriod+0x218>

      case 12:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38);
 8007ee0:	2138      	movs	r1, #56	@ 0x38
 8007ee2:	2048      	movs	r0, #72	@ 0x48
 8007ee4:	f7ff fa98 	bl	8007418 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8007ee8:	2108      	movs	r1, #8
 8007eea:	2047      	movs	r0, #71	@ 0x47
 8007eec:	f7ff fa94 	bl	8007418 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8007ef0:	2103      	movs	r1, #3
 8007ef2:	2032      	movs	r0, #50	@ 0x32
 8007ef4:	f7ff fa90 	bl	8007418 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);
 8007ef8:	2108      	movs	r1, #8
 8007efa:	2030      	movs	r0, #48	@ 0x30
 8007efc:	f7ff fa8c 	bl	8007418 <writeReg>
        writeReg(0xFF, 0x01);
 8007f00:	2101      	movs	r1, #1
 8007f02:	20ff      	movs	r0, #255	@ 0xff
 8007f04:	f7ff fa88 	bl	8007418 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8007f08:	2120      	movs	r1, #32
 8007f0a:	2030      	movs	r0, #48	@ 0x30
 8007f0c:	f7ff fa84 	bl	8007418 <writeReg>
        writeReg(0xFF, 0x00);
 8007f10:	2100      	movs	r1, #0
 8007f12:	20ff      	movs	r0, #255	@ 0xff
 8007f14:	f7ff fa80 	bl	8007418 <writeReg>
        break;
 8007f18:	e01e      	b.n	8007f58 <setVcselPulsePeriod+0x218>

      case 14:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48);
 8007f1a:	2148      	movs	r1, #72	@ 0x48
 8007f1c:	2048      	movs	r0, #72	@ 0x48
 8007f1e:	f7ff fa7b 	bl	8007418 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8007f22:	2108      	movs	r1, #8
 8007f24:	2047      	movs	r0, #71	@ 0x47
 8007f26:	f7ff fa77 	bl	8007418 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8007f2a:	2103      	movs	r1, #3
 8007f2c:	2032      	movs	r0, #50	@ 0x32
 8007f2e:	f7ff fa73 	bl	8007418 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);
 8007f32:	2107      	movs	r1, #7
 8007f34:	2030      	movs	r0, #48	@ 0x30
 8007f36:	f7ff fa6f 	bl	8007418 <writeReg>
        writeReg(0xFF, 0x01);
 8007f3a:	2101      	movs	r1, #1
 8007f3c:	20ff      	movs	r0, #255	@ 0xff
 8007f3e:	f7ff fa6b 	bl	8007418 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8007f42:	2120      	movs	r1, #32
 8007f44:	2030      	movs	r0, #48	@ 0x30
 8007f46:	f7ff fa67 	bl	8007418 <writeReg>
        writeReg(0xFF, 0x00);
 8007f4a:	2100      	movs	r1, #0
 8007f4c:	20ff      	movs	r0, #255	@ 0xff
 8007f4e:	f7ff fa63 	bl	8007418 <writeReg>
        break;
 8007f52:	e001      	b.n	8007f58 <setVcselPulsePeriod+0x218>

      default:
        // invalid period
        return false;
 8007f54:	2300      	movs	r3, #0
 8007f56:	e03a      	b.n	8007fce <setVcselPulsePeriod+0x28e>
    }

    // apply new VCSEL period
    writeReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8007f58:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8007f5c:	4619      	mov	r1, r3
 8007f5e:	2070      	movs	r0, #112	@ 0x70
 8007f60:	f7ff fa5a 	bl	8007418 <writeReg>
    //  must be added. To do this both final and pre-range
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t new_final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.final_range_us, period_pclks);
 8007f64:	69fb      	ldr	r3, [r7, #28]
 8007f66:	79ba      	ldrb	r2, [r7, #6]
 8007f68:	4611      	mov	r1, r2
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f000 fa74 	bl	8008458 <timeoutMicrosecondsToMclks>
 8007f70:	4603      	mov	r3, r0
    uint16_t new_final_range_timeout_mclks =
 8007f72:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    if (enables.pre_range)
 8007f74:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d003      	beq.n	8007f84 <setVcselPulsePeriod+0x244>
    {
      new_final_range_timeout_mclks += timeouts.pre_range_mclks;
 8007f7c:	89fa      	ldrh	r2, [r7, #14]
 8007f7e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007f80:	4413      	add	r3, r2
 8007f82:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8007f84:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007f86:	4618      	mov	r0, r3
 8007f88:	f000 fa13 	bl	80083b2 <encodeTimeout>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	4619      	mov	r1, r3
 8007f90:	2071      	movs	r0, #113	@ 0x71
 8007f92:	f7ff fa6b 	bl	800746c <writeReg16Bit>
 8007f96:	e001      	b.n	8007f9c <setVcselPulsePeriod+0x25c>
    // set_sequence_step_timeout end
  }
  else
  {
    // invalid type
    return false;
 8007f98:	2300      	movs	r3, #0
 8007f9a:	e018      	b.n	8007fce <setVcselPulsePeriod+0x28e>
  }

  // "Finally, the timing budget must be re-applied"

  setMeasurementTimingBudget(g_measTimBudUs);
 8007f9c:	4b0e      	ldr	r3, [pc, #56]	@ (8007fd8 <setVcselPulsePeriod+0x298>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	f7ff fdd3 	bl	8007b4c <setMeasurementTimingBudget>

  // "Perform the phase calibration. This is needed after changing on vcsel period."
  // VL53L0X_perform_phase_calibration() begin

  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8007fa6:	2001      	movs	r0, #1
 8007fa8:	f7ff fa8a 	bl	80074c0 <readReg>
 8007fac:	4603      	mov	r3, r0
 8007fae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8007fb2:	2102      	movs	r1, #2
 8007fb4:	2001      	movs	r0, #1
 8007fb6:	f7ff fa2f 	bl	8007418 <writeReg>
  performSingleRefCalibration(0x0);
 8007fba:	2000      	movs	r0, #0
 8007fbc:	f000 fa72 	bl	80084a4 <performSingleRefCalibration>
  writeReg(SYSTEM_SEQUENCE_CONFIG, sequence_config);
 8007fc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007fc4:	4619      	mov	r1, r3
 8007fc6:	2001      	movs	r0, #1
 8007fc8:	f7ff fa26 	bl	8007418 <writeReg>

  // VL53L0X_perform_phase_calibration() end

  return true;
 8007fcc:	2301      	movs	r3, #1
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	3730      	adds	r7, #48	@ 0x30
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd80      	pop	{r7, pc}
 8007fd6:	bf00      	nop
 8007fd8:	20000634 	.word	0x20000634

08007fdc <getVcselPulsePeriod>:

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b082      	sub	sp, #8
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 8007fe6:	79fb      	ldrb	r3, [r7, #7]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d108      	bne.n	8007ffe <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 8007fec:	2050      	movs	r0, #80	@ 0x50
 8007fee:	f7ff fa67 	bl	80074c0 <readReg>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	3301      	adds	r3, #1
 8007ff6:	b2db      	uxtb	r3, r3
 8007ff8:	005b      	lsls	r3, r3, #1
 8007ffa:	b2db      	uxtb	r3, r3
 8007ffc:	e00c      	b.n	8008018 <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 8007ffe:	79fb      	ldrb	r3, [r7, #7]
 8008000:	2b01      	cmp	r3, #1
 8008002:	d108      	bne.n	8008016 <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 8008004:	2070      	movs	r0, #112	@ 0x70
 8008006:	f7ff fa5b 	bl	80074c0 <readReg>
 800800a:	4603      	mov	r3, r0
 800800c:	3301      	adds	r3, #1
 800800e:	b2db      	uxtb	r3, r3
 8008010:	005b      	lsls	r3, r3, #1
 8008012:	b2db      	uxtb	r3, r3
 8008014:	e000      	b.n	8008018 <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 8008016:	23ff      	movs	r3, #255	@ 0xff
}
 8008018:	4618      	mov	r0, r3
 800801a:	3708      	adds	r7, #8
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <startSingleMeasurement_nonBlocking>:
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
  return temp;
}
// [  1]     
void startSingleMeasurement_nonBlocking(void)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	af00      	add	r7, sp, #0
  writeReg(0x80, 0x01);
 8008024:	2101      	movs	r1, #1
 8008026:	2080      	movs	r0, #128	@ 0x80
 8008028:	f7ff f9f6 	bl	8007418 <writeReg>
  writeReg(0xFF, 0x01);
 800802c:	2101      	movs	r1, #1
 800802e:	20ff      	movs	r0, #255	@ 0xff
 8008030:	f7ff f9f2 	bl	8007418 <writeReg>
  writeReg(0x00, 0x00);
 8008034:	2100      	movs	r1, #0
 8008036:	2000      	movs	r0, #0
 8008038:	f7ff f9ee 	bl	8007418 <writeReg>
  writeReg(0x91, g_stopVariable);
 800803c:	4b0b      	ldr	r3, [pc, #44]	@ (800806c <startSingleMeasurement_nonBlocking+0x4c>)
 800803e:	781b      	ldrb	r3, [r3, #0]
 8008040:	4619      	mov	r1, r3
 8008042:	2091      	movs	r0, #145	@ 0x91
 8008044:	f7ff f9e8 	bl	8007418 <writeReg>
  writeReg(0x00, 0x01);
 8008048:	2101      	movs	r1, #1
 800804a:	2000      	movs	r0, #0
 800804c:	f7ff f9e4 	bl	8007418 <writeReg>
  writeReg(0xFF, 0x00);
 8008050:	2100      	movs	r1, #0
 8008052:	20ff      	movs	r0, #255	@ 0xff
 8008054:	f7ff f9e0 	bl	8007418 <writeReg>
  writeReg(0x80, 0x00);
 8008058:	2100      	movs	r1, #0
 800805a:	2080      	movs	r0, #128	@ 0x80
 800805c:	f7ff f9dc 	bl	8007418 <writeReg>
  writeReg(SYSRANGE_START, 0x01);
 8008060:	2101      	movs	r1, #1
 8008062:	2000      	movs	r0, #0
 8008064:	f7ff f9d8 	bl	8007418 <writeReg>
}
 8008068:	bf00      	nop
 800806a:	bd80      	pop	{r7, pc}
 800806c:	20000630 	.word	0x20000630

08008070 <isMeasurementReady>:

// [  2]     
bool isMeasurementReady(void)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	af00      	add	r7, sp, #0
  // RESULT_INTERRUPT_STATUS  0~2  1  
  if ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) != 0) {
 8008074:	2013      	movs	r0, #19
 8008076:	f7ff fa23 	bl	80074c0 <readReg>
 800807a:	4603      	mov	r3, r0
 800807c:	f003 0307 	and.w	r3, r3, #7
 8008080:	2b00      	cmp	r3, #0
 8008082:	d001      	beq.n	8008088 <isMeasurementReady+0x18>
    return true;
 8008084:	2301      	movs	r3, #1
 8008086:	e000      	b.n	800808a <isMeasurementReady+0x1a>
  }
  return false;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	bd80      	pop	{r7, pc}

0800808e <readMeasurementResult>:

// [  3]    
uint16_t readMeasurementResult(statInfo_t_VL53L0X *extraStats)
{
 800808e:	b580      	push	{r7, lr}
 8008090:	b086      	sub	sp, #24
 8008092:	af00      	add	r7, sp, #0
 8008094:	6078      	str	r0, [r7, #4]
    uint8_t tempBuffer[12];
    uint16_t temp;

    readMulti(0x14, tempBuffer, 12);
 8008096:	f107 0308 	add.w	r3, r7, #8
 800809a:	220c      	movs	r2, #12
 800809c:	4619      	mov	r1, r3
 800809e:	2014      	movs	r0, #20
 80080a0:	f7ff fa94 	bl	80075cc <readMulti>
    if (extraStats != NULL) {
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d032      	beq.n	8008110 <readMeasurementResult+0x82>
        extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 80080aa:	7a3b      	ldrb	r3, [r7, #8]
 80080ac:	08db      	lsrs	r3, r3, #3
 80080ae:	b2da      	uxtb	r2, r3
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	721a      	strb	r2, [r3, #8]
        extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 80080b4:	7abb      	ldrb	r3, [r7, #10]
 80080b6:	b21b      	sxth	r3, r3
 80080b8:	021b      	lsls	r3, r3, #8
 80080ba:	b21a      	sxth	r2, r3
 80080bc:	7afb      	ldrb	r3, [r7, #11]
 80080be:	b21b      	sxth	r3, r3
 80080c0:	4313      	orrs	r3, r2
 80080c2:	b21b      	sxth	r3, r3
 80080c4:	b29a      	uxth	r2, r3
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	80da      	strh	r2, [r3, #6]
        extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 80080ca:	7bbb      	ldrb	r3, [r7, #14]
 80080cc:	b21b      	sxth	r3, r3
 80080ce:	021b      	lsls	r3, r3, #8
 80080d0:	b21a      	sxth	r2, r3
 80080d2:	7bfb      	ldrb	r3, [r7, #15]
 80080d4:	b21b      	sxth	r3, r3
 80080d6:	4313      	orrs	r3, r2
 80080d8:	b21b      	sxth	r3, r3
 80080da:	b29a      	uxth	r2, r3
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	805a      	strh	r2, [r3, #2]
        extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];
 80080e0:	7c3b      	ldrb	r3, [r7, #16]
 80080e2:	b21b      	sxth	r3, r3
 80080e4:	021b      	lsls	r3, r3, #8
 80080e6:	b21a      	sxth	r2, r3
 80080e8:	7c7b      	ldrb	r3, [r7, #17]
 80080ea:	b21b      	sxth	r3, r3
 80080ec:	4313      	orrs	r3, r2
 80080ee:	b21b      	sxth	r3, r3
 80080f0:	b29a      	uxth	r2, r3
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	809a      	strh	r2, [r3, #4]
        temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 80080f6:	7cbb      	ldrb	r3, [r7, #18]
 80080f8:	b21b      	sxth	r3, r3
 80080fa:	021b      	lsls	r3, r3, #8
 80080fc:	b21a      	sxth	r2, r3
 80080fe:	7cfb      	ldrb	r3, [r7, #19]
 8008100:	b21b      	sxth	r3, r3
 8008102:	4313      	orrs	r3, r2
 8008104:	b21b      	sxth	r3, r3
 8008106:	82fb      	strh	r3, [r7, #22]
        extraStats->rawDistance = temp;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	8afa      	ldrh	r2, [r7, #22]
 800810c:	801a      	strh	r2, [r3, #0]
 800810e:	e008      	b.n	8008122 <readMeasurementResult+0x94>
    } else {
        temp = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 8008110:	7cbb      	ldrb	r3, [r7, #18]
 8008112:	b21b      	sxth	r3, r3
 8008114:	021b      	lsls	r3, r3, #8
 8008116:	b21a      	sxth	r2, r3
 8008118:	7cfb      	ldrb	r3, [r7, #19]
 800811a:	b21b      	sxth	r3, r3
 800811c:	4313      	orrs	r3, r2
 800811e:	b21b      	sxth	r3, r3
 8008120:	82fb      	strh	r3, [r7, #22]
    }

    writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8008122:	2101      	movs	r1, #1
 8008124:	200b      	movs	r0, #11
 8008126:	f7ff f977 	bl	8007418 <writeReg>
    return temp;
 800812a:	8afb      	ldrh	r3, [r7, #22]
}
 800812c:	4618      	mov	r0, r3
 800812e:	3718      	adds	r7, #24
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}

08008134 <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
bool getSpadInfo(uint8_t * count, bool * type_is_aperture)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b084      	sub	sp, #16
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
 800813c:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 800813e:	2101      	movs	r1, #1
 8008140:	2080      	movs	r0, #128	@ 0x80
 8008142:	f7ff f969 	bl	8007418 <writeReg>
  writeReg(0xFF, 0x01);
 8008146:	2101      	movs	r1, #1
 8008148:	20ff      	movs	r0, #255	@ 0xff
 800814a:	f7ff f965 	bl	8007418 <writeReg>
  writeReg(0x00, 0x00);
 800814e:	2100      	movs	r1, #0
 8008150:	2000      	movs	r0, #0
 8008152:	f7ff f961 	bl	8007418 <writeReg>

  writeReg(0xFF, 0x06);
 8008156:	2106      	movs	r1, #6
 8008158:	20ff      	movs	r0, #255	@ 0xff
 800815a:	f7ff f95d 	bl	8007418 <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
 800815e:	2083      	movs	r0, #131	@ 0x83
 8008160:	f7ff f9ae 	bl	80074c0 <readReg>
 8008164:	4603      	mov	r3, r0
 8008166:	f043 0304 	orr.w	r3, r3, #4
 800816a:	b2db      	uxtb	r3, r3
 800816c:	4619      	mov	r1, r3
 800816e:	2083      	movs	r0, #131	@ 0x83
 8008170:	f7ff f952 	bl	8007418 <writeReg>
  writeReg(0xFF, 0x07);
 8008174:	2107      	movs	r1, #7
 8008176:	20ff      	movs	r0, #255	@ 0xff
 8008178:	f7ff f94e 	bl	8007418 <writeReg>
  writeReg(0x81, 0x01);
 800817c:	2101      	movs	r1, #1
 800817e:	2081      	movs	r0, #129	@ 0x81
 8008180:	f7ff f94a 	bl	8007418 <writeReg>

  writeReg(0x80, 0x01);
 8008184:	2101      	movs	r1, #1
 8008186:	2080      	movs	r0, #128	@ 0x80
 8008188:	f7ff f946 	bl	8007418 <writeReg>

  writeReg(0x94, 0x6b);
 800818c:	216b      	movs	r1, #107	@ 0x6b
 800818e:	2094      	movs	r0, #148	@ 0x94
 8008190:	f7ff f942 	bl	8007418 <writeReg>
  writeReg(0x83, 0x00);
 8008194:	2100      	movs	r1, #0
 8008196:	2083      	movs	r0, #131	@ 0x83
 8008198:	f7ff f93e 	bl	8007418 <writeReg>
  startTimeout();
 800819c:	f7fa ff0c 	bl	8002fb8 <HAL_GetTick>
 80081a0:	4603      	mov	r3, r0
 80081a2:	b29a      	uxth	r2, r3
 80081a4:	4b2b      	ldr	r3, [pc, #172]	@ (8008254 <getSpadInfo+0x120>)
 80081a6:	801a      	strh	r2, [r3, #0]
  while (readReg(0x83) == 0x00)
 80081a8:	e011      	b.n	80081ce <getSpadInfo+0x9a>
  {
    if (checkTimeoutExpired()) { return false; }
 80081aa:	4b2b      	ldr	r3, [pc, #172]	@ (8008258 <getSpadInfo+0x124>)
 80081ac:	881b      	ldrh	r3, [r3, #0]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d00d      	beq.n	80081ce <getSpadInfo+0x9a>
 80081b2:	f7fa ff01 	bl	8002fb8 <HAL_GetTick>
 80081b6:	4603      	mov	r3, r0
 80081b8:	b29b      	uxth	r3, r3
 80081ba:	461a      	mov	r2, r3
 80081bc:	4b25      	ldr	r3, [pc, #148]	@ (8008254 <getSpadInfo+0x120>)
 80081be:	881b      	ldrh	r3, [r3, #0]
 80081c0:	1ad3      	subs	r3, r2, r3
 80081c2:	4a25      	ldr	r2, [pc, #148]	@ (8008258 <getSpadInfo+0x124>)
 80081c4:	8812      	ldrh	r2, [r2, #0]
 80081c6:	4293      	cmp	r3, r2
 80081c8:	dd01      	ble.n	80081ce <getSpadInfo+0x9a>
 80081ca:	2300      	movs	r3, #0
 80081cc:	e03d      	b.n	800824a <getSpadInfo+0x116>
  while (readReg(0x83) == 0x00)
 80081ce:	2083      	movs	r0, #131	@ 0x83
 80081d0:	f7ff f976 	bl	80074c0 <readReg>
 80081d4:	4603      	mov	r3, r0
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d0e7      	beq.n	80081aa <getSpadInfo+0x76>
  }
  writeReg(0x83, 0x01);
 80081da:	2101      	movs	r1, #1
 80081dc:	2083      	movs	r0, #131	@ 0x83
 80081de:	f7ff f91b 	bl	8007418 <writeReg>
  tmp = readReg(0x92);
 80081e2:	2092      	movs	r0, #146	@ 0x92
 80081e4:	f7ff f96c 	bl	80074c0 <readReg>
 80081e8:	4603      	mov	r3, r0
 80081ea:	73fb      	strb	r3, [r7, #15]

  *count = tmp & 0x7f;
 80081ec:	7bfb      	ldrb	r3, [r7, #15]
 80081ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80081f2:	b2da      	uxtb	r2, r3
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 80081f8:	7bfb      	ldrb	r3, [r7, #15]
 80081fa:	09db      	lsrs	r3, r3, #7
 80081fc:	b2da      	uxtb	r2, r3
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 8008202:	2100      	movs	r1, #0
 8008204:	2081      	movs	r0, #129	@ 0x81
 8008206:	f7ff f907 	bl	8007418 <writeReg>
  writeReg(0xFF, 0x06);
 800820a:	2106      	movs	r1, #6
 800820c:	20ff      	movs	r0, #255	@ 0xff
 800820e:	f7ff f903 	bl	8007418 <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 8008212:	2083      	movs	r0, #131	@ 0x83
 8008214:	f7ff f954 	bl	80074c0 <readReg>
 8008218:	4603      	mov	r3, r0
 800821a:	f023 0304 	bic.w	r3, r3, #4
 800821e:	b2db      	uxtb	r3, r3
 8008220:	4619      	mov	r1, r3
 8008222:	2083      	movs	r0, #131	@ 0x83
 8008224:	f7ff f8f8 	bl	8007418 <writeReg>
  writeReg(0xFF, 0x01);
 8008228:	2101      	movs	r1, #1
 800822a:	20ff      	movs	r0, #255	@ 0xff
 800822c:	f7ff f8f4 	bl	8007418 <writeReg>
  writeReg(0x00, 0x01);
 8008230:	2101      	movs	r1, #1
 8008232:	2000      	movs	r0, #0
 8008234:	f7ff f8f0 	bl	8007418 <writeReg>

  writeReg(0xFF, 0x00);
 8008238:	2100      	movs	r1, #0
 800823a:	20ff      	movs	r0, #255	@ 0xff
 800823c:	f7ff f8ec 	bl	8007418 <writeReg>
  writeReg(0x80, 0x00);
 8008240:	2100      	movs	r1, #0
 8008242:	2080      	movs	r0, #128	@ 0x80
 8008244:	f7ff f8e8 	bl	8007418 <writeReg>

  return true;
 8008248:	2301      	movs	r3, #1
}
 800824a:	4618      	mov	r0, r3
 800824c:	3710      	adds	r7, #16
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}
 8008252:	bf00      	nop
 8008254:	2000062e 	.word	0x2000062e
 8008258:	2000062c 	.word	0x2000062c

0800825c <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(SequenceStepEnables * enables)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b084      	sub	sp, #16
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8008264:	2001      	movs	r0, #1
 8008266:	f7ff f92b 	bl	80074c0 <readReg>
 800826a:	4603      	mov	r3, r0
 800826c:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 800826e:	7bfb      	ldrb	r3, [r7, #15]
 8008270:	091b      	lsrs	r3, r3, #4
 8008272:	b2db      	uxtb	r3, r3
 8008274:	f003 0301 	and.w	r3, r3, #1
 8008278:	b2da      	uxtb	r2, r3
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 800827e:	7bfb      	ldrb	r3, [r7, #15]
 8008280:	08db      	lsrs	r3, r3, #3
 8008282:	b2db      	uxtb	r3, r3
 8008284:	f003 0301 	and.w	r3, r3, #1
 8008288:	b2da      	uxtb	r2, r3
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 800828e:	7bfb      	ldrb	r3, [r7, #15]
 8008290:	089b      	lsrs	r3, r3, #2
 8008292:	b2db      	uxtb	r3, r3
 8008294:	f003 0301 	and.w	r3, r3, #1
 8008298:	b2da      	uxtb	r2, r3
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 800829e:	7bfb      	ldrb	r3, [r7, #15]
 80082a0:	099b      	lsrs	r3, r3, #6
 80082a2:	b2db      	uxtb	r3, r3
 80082a4:	f003 0301 	and.w	r3, r3, #1
 80082a8:	b2da      	uxtb	r2, r3
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 80082ae:	7bfb      	ldrb	r3, [r7, #15]
 80082b0:	09db      	lsrs	r3, r3, #7
 80082b2:	b2da      	uxtb	r2, r3
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	711a      	strb	r2, [r3, #4]
}
 80082b8:	bf00      	nop
 80082ba:	3710      	adds	r7, #16
 80082bc:	46bd      	mov	sp, r7
 80082be:	bd80      	pop	{r7, pc}

080082c0 <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b082      	sub	sp, #8
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
 80082c8:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 80082ca:	2000      	movs	r0, #0
 80082cc:	f7ff fe86 	bl	8007fdc <getVcselPulsePeriod>
 80082d0:	4603      	mov	r3, r0
 80082d2:	461a      	mov	r2, r3
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 80082d8:	2046      	movs	r0, #70	@ 0x46
 80082da:	f7ff f8f1 	bl	80074c0 <readReg>
 80082de:	4603      	mov	r3, r0
 80082e0:	3301      	adds	r3, #1
 80082e2:	b29a      	uxth	r2, r3
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80082f0:	b2db      	uxtb	r3, r3
 80082f2:	4619      	mov	r1, r3
 80082f4:	4610      	mov	r0, r2
 80082f6:	f000 f887 	bl	8008408 <timeoutMclksToMicroseconds>
 80082fa:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8008300:	2051      	movs	r0, #81	@ 0x51
 8008302:	f7ff f909 	bl	8007518 <readReg16Bit>
 8008306:	4603      	mov	r3, r0
 8008308:	4618      	mov	r0, r3
 800830a:	f000 f83e 	bl	800838a <decodeTimeout>
 800830e:	4603      	mov	r3, r0
 8008310:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 800831e:	b2db      	uxtb	r3, r3
 8008320:	4619      	mov	r1, r3
 8008322:	4610      	mov	r0, r2
 8008324:	f000 f870 	bl	8008408 <timeoutMclksToMicroseconds>
 8008328:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 800832e:	2001      	movs	r0, #1
 8008330:	f7ff fe54 	bl	8007fdc <getVcselPulsePeriod>
 8008334:	4603      	mov	r3, r0
 8008336:	461a      	mov	r2, r3
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 800833c:	2071      	movs	r0, #113	@ 0x71
 800833e:	f7ff f8eb 	bl	8007518 <readReg16Bit>
 8008342:	4603      	mov	r3, r0
 8008344:	4618      	mov	r0, r3
 8008346:	f000 f820 	bl	800838a <decodeTimeout>
 800834a:	4603      	mov	r3, r0
 800834c:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	78db      	ldrb	r3, [r3, #3]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d007      	beq.n	800836a <getSequenceStepTimeouts+0xaa>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	891a      	ldrh	r2, [r3, #8]
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	88db      	ldrh	r3, [r3, #6]
 8008362:	1ad3      	subs	r3, r2, r3
 8008364:	b29a      	uxth	r2, r3
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8008372:	b2db      	uxtb	r3, r3
 8008374:	4619      	mov	r1, r3
 8008376:	4610      	mov	r0, r2
 8008378:	f000 f846 	bl	8008408 <timeoutMclksToMicroseconds>
 800837c:	4602      	mov	r2, r0
  timeouts->final_range_us =
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	615a      	str	r2, [r3, #20]
}
 8008382:	bf00      	nop
 8008384:	3708      	adds	r7, #8
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}

0800838a <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 800838a:	b480      	push	{r7}
 800838c:	b083      	sub	sp, #12
 800838e:	af00      	add	r7, sp, #0
 8008390:	4603      	mov	r3, r0
 8008392:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8008394:	88fb      	ldrh	r3, [r7, #6]
 8008396:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8008398:	88fa      	ldrh	r2, [r7, #6]
 800839a:	0a12      	lsrs	r2, r2, #8
 800839c:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 800839e:	4093      	lsls	r3, r2
 80083a0:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 80083a2:	3301      	adds	r3, #1
 80083a4:	b29b      	uxth	r3, r3
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	370c      	adds	r7, #12
 80083aa:	46bd      	mov	sp, r7
 80083ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b0:	4770      	bx	lr

080083b2 <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 80083b2:	b480      	push	{r7}
 80083b4:	b085      	sub	sp, #20
 80083b6:	af00      	add	r7, sp, #0
 80083b8:	4603      	mov	r3, r0
 80083ba:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 80083bc:	2300      	movs	r3, #0
 80083be:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 80083c0:	2300      	movs	r3, #0
 80083c2:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 80083c4:	88fb      	ldrh	r3, [r7, #6]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d016      	beq.n	80083f8 <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 80083ca:	88fb      	ldrh	r3, [r7, #6]
 80083cc:	3b01      	subs	r3, #1
 80083ce:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 80083d0:	e005      	b.n	80083de <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	085b      	lsrs	r3, r3, #1
 80083d6:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 80083d8:	897b      	ldrh	r3, [r7, #10]
 80083da:	3301      	adds	r3, #1
 80083dc:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2bff      	cmp	r3, #255	@ 0xff
 80083e2:	d8f6      	bhi.n	80083d2 <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 80083e4:	897b      	ldrh	r3, [r7, #10]
 80083e6:	021b      	lsls	r3, r3, #8
 80083e8:	b29a      	uxth	r2, r3
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	b29b      	uxth	r3, r3
 80083ee:	b2db      	uxtb	r3, r3
 80083f0:	b29b      	uxth	r3, r3
 80083f2:	4313      	orrs	r3, r2
 80083f4:	b29b      	uxth	r3, r3
 80083f6:	e000      	b.n	80083fa <encodeTimeout+0x48>
  }
  else { return 0; }
 80083f8:	2300      	movs	r3, #0
}
 80083fa:	4618      	mov	r0, r3
 80083fc:	3714      	adds	r7, #20
 80083fe:	46bd      	mov	sp, r7
 8008400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008404:	4770      	bx	lr
	...

08008408 <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8008408:	b480      	push	{r7}
 800840a:	b085      	sub	sp, #20
 800840c:	af00      	add	r7, sp, #0
 800840e:	4603      	mov	r3, r0
 8008410:	460a      	mov	r2, r1
 8008412:	80fb      	strh	r3, [r7, #6]
 8008414:	4613      	mov	r3, r2
 8008416:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8008418:	797b      	ldrb	r3, [r7, #5]
 800841a:	4a0d      	ldr	r2, [pc, #52]	@ (8008450 <timeoutMclksToMicroseconds+0x48>)
 800841c:	fb02 f303 	mul.w	r3, r2, r3
 8008420:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8008424:	4a0b      	ldr	r2, [pc, #44]	@ (8008454 <timeoutMclksToMicroseconds+0x4c>)
 8008426:	fba2 2303 	umull	r2, r3, r2, r3
 800842a:	099b      	lsrs	r3, r3, #6
 800842c:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 800842e:	88fb      	ldrh	r3, [r7, #6]
 8008430:	68fa      	ldr	r2, [r7, #12]
 8008432:	fb03 f202 	mul.w	r2, r3, r2
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	085b      	lsrs	r3, r3, #1
 800843a:	4413      	add	r3, r2
 800843c:	4a05      	ldr	r2, [pc, #20]	@ (8008454 <timeoutMclksToMicroseconds+0x4c>)
 800843e:	fba2 2303 	umull	r2, r3, r2, r3
 8008442:	099b      	lsrs	r3, r3, #6
}
 8008444:	4618      	mov	r0, r3
 8008446:	3714      	adds	r7, #20
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr
 8008450:	003a2f00 	.word	0x003a2f00
 8008454:	10624dd3 	.word	0x10624dd3

08008458 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8008458:	b480      	push	{r7}
 800845a:	b085      	sub	sp, #20
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	460b      	mov	r3, r1
 8008462:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8008464:	78fb      	ldrb	r3, [r7, #3]
 8008466:	4a0d      	ldr	r2, [pc, #52]	@ (800849c <timeoutMicrosecondsToMclks+0x44>)
 8008468:	fb02 f303 	mul.w	r3, r2, r3
 800846c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8008470:	4a0b      	ldr	r2, [pc, #44]	@ (80084a0 <timeoutMicrosecondsToMclks+0x48>)
 8008472:	fba2 2303 	umull	r2, r3, r2, r3
 8008476:	099b      	lsrs	r3, r3, #6
 8008478:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008480:	fb03 f202 	mul.w	r2, r3, r2
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	085b      	lsrs	r3, r3, #1
 8008488:	441a      	add	r2, r3
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8008490:	4618      	mov	r0, r3
 8008492:	3714      	adds	r7, #20
 8008494:	46bd      	mov	sp, r7
 8008496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849a:	4770      	bx	lr
 800849c:	003a2f00 	.word	0x003a2f00
 80084a0:	10624dd3 	.word	0x10624dd3

080084a4 <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
bool performSingleRefCalibration(uint8_t vhv_init_byte)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b082      	sub	sp, #8
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	4603      	mov	r3, r0
 80084ac:	71fb      	strb	r3, [r7, #7]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 80084ae:	79fb      	ldrb	r3, [r7, #7]
 80084b0:	f043 0301 	orr.w	r3, r3, #1
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	4619      	mov	r1, r3
 80084b8:	2000      	movs	r0, #0
 80084ba:	f7fe ffad 	bl	8007418 <writeReg>

  startTimeout();
 80084be:	f7fa fd7b 	bl	8002fb8 <HAL_GetTick>
 80084c2:	4603      	mov	r3, r0
 80084c4:	b29a      	uxth	r2, r3
 80084c6:	4b15      	ldr	r3, [pc, #84]	@ (800851c <performSingleRefCalibration+0x78>)
 80084c8:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 80084ca:	e011      	b.n	80084f0 <performSingleRefCalibration+0x4c>
  {
    if (checkTimeoutExpired()) { return false; }
 80084cc:	4b14      	ldr	r3, [pc, #80]	@ (8008520 <performSingleRefCalibration+0x7c>)
 80084ce:	881b      	ldrh	r3, [r3, #0]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d00d      	beq.n	80084f0 <performSingleRefCalibration+0x4c>
 80084d4:	f7fa fd70 	bl	8002fb8 <HAL_GetTick>
 80084d8:	4603      	mov	r3, r0
 80084da:	b29b      	uxth	r3, r3
 80084dc:	461a      	mov	r2, r3
 80084de:	4b0f      	ldr	r3, [pc, #60]	@ (800851c <performSingleRefCalibration+0x78>)
 80084e0:	881b      	ldrh	r3, [r3, #0]
 80084e2:	1ad3      	subs	r3, r2, r3
 80084e4:	4a0e      	ldr	r2, [pc, #56]	@ (8008520 <performSingleRefCalibration+0x7c>)
 80084e6:	8812      	ldrh	r2, [r2, #0]
 80084e8:	4293      	cmp	r3, r2
 80084ea:	dd01      	ble.n	80084f0 <performSingleRefCalibration+0x4c>
 80084ec:	2300      	movs	r3, #0
 80084ee:	e010      	b.n	8008512 <performSingleRefCalibration+0x6e>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 80084f0:	2013      	movs	r0, #19
 80084f2:	f7fe ffe5 	bl	80074c0 <readReg>
 80084f6:	4603      	mov	r3, r0
 80084f8:	f003 0307 	and.w	r3, r3, #7
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d0e5      	beq.n	80084cc <performSingleRefCalibration+0x28>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8008500:	2101      	movs	r1, #1
 8008502:	200b      	movs	r0, #11
 8008504:	f7fe ff88 	bl	8007418 <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 8008508:	2100      	movs	r1, #0
 800850a:	2000      	movs	r0, #0
 800850c:	f7fe ff84 	bl	8007418 <writeReg>

  return true;
 8008510:	2301      	movs	r3, #1
}
 8008512:	4618      	mov	r0, r3
 8008514:	3708      	adds	r7, #8
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}
 800851a:	bf00      	nop
 800851c:	2000062e 	.word	0x2000062e
 8008520:	2000062c 	.word	0x2000062c

08008524 <atof>:
 8008524:	2100      	movs	r1, #0
 8008526:	f000 be09 	b.w	800913c <strtod>

0800852a <sulp>:
 800852a:	b570      	push	{r4, r5, r6, lr}
 800852c:	4604      	mov	r4, r0
 800852e:	460d      	mov	r5, r1
 8008530:	ec45 4b10 	vmov	d0, r4, r5
 8008534:	4616      	mov	r6, r2
 8008536:	f003 fc7f 	bl	800be38 <__ulp>
 800853a:	ec51 0b10 	vmov	r0, r1, d0
 800853e:	b17e      	cbz	r6, 8008560 <sulp+0x36>
 8008540:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008544:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008548:	2b00      	cmp	r3, #0
 800854a:	dd09      	ble.n	8008560 <sulp+0x36>
 800854c:	051b      	lsls	r3, r3, #20
 800854e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008552:	2400      	movs	r4, #0
 8008554:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008558:	4622      	mov	r2, r4
 800855a:	462b      	mov	r3, r5
 800855c:	f7f8 f86c 	bl	8000638 <__aeabi_dmul>
 8008560:	ec41 0b10 	vmov	d0, r0, r1
 8008564:	bd70      	pop	{r4, r5, r6, pc}
	...

08008568 <_strtod_l>:
 8008568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800856c:	b09f      	sub	sp, #124	@ 0x7c
 800856e:	460c      	mov	r4, r1
 8008570:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008572:	2200      	movs	r2, #0
 8008574:	921a      	str	r2, [sp, #104]	@ 0x68
 8008576:	9005      	str	r0, [sp, #20]
 8008578:	f04f 0a00 	mov.w	sl, #0
 800857c:	f04f 0b00 	mov.w	fp, #0
 8008580:	460a      	mov	r2, r1
 8008582:	9219      	str	r2, [sp, #100]	@ 0x64
 8008584:	7811      	ldrb	r1, [r2, #0]
 8008586:	292b      	cmp	r1, #43	@ 0x2b
 8008588:	d04a      	beq.n	8008620 <_strtod_l+0xb8>
 800858a:	d838      	bhi.n	80085fe <_strtod_l+0x96>
 800858c:	290d      	cmp	r1, #13
 800858e:	d832      	bhi.n	80085f6 <_strtod_l+0x8e>
 8008590:	2908      	cmp	r1, #8
 8008592:	d832      	bhi.n	80085fa <_strtod_l+0x92>
 8008594:	2900      	cmp	r1, #0
 8008596:	d03b      	beq.n	8008610 <_strtod_l+0xa8>
 8008598:	2200      	movs	r2, #0
 800859a:	920e      	str	r2, [sp, #56]	@ 0x38
 800859c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800859e:	782a      	ldrb	r2, [r5, #0]
 80085a0:	2a30      	cmp	r2, #48	@ 0x30
 80085a2:	f040 80b2 	bne.w	800870a <_strtod_l+0x1a2>
 80085a6:	786a      	ldrb	r2, [r5, #1]
 80085a8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80085ac:	2a58      	cmp	r2, #88	@ 0x58
 80085ae:	d16e      	bne.n	800868e <_strtod_l+0x126>
 80085b0:	9302      	str	r3, [sp, #8]
 80085b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085b4:	9301      	str	r3, [sp, #4]
 80085b6:	ab1a      	add	r3, sp, #104	@ 0x68
 80085b8:	9300      	str	r3, [sp, #0]
 80085ba:	4a8f      	ldr	r2, [pc, #572]	@ (80087f8 <_strtod_l+0x290>)
 80085bc:	9805      	ldr	r0, [sp, #20]
 80085be:	ab1b      	add	r3, sp, #108	@ 0x6c
 80085c0:	a919      	add	r1, sp, #100	@ 0x64
 80085c2:	f002 fd33 	bl	800b02c <__gethex>
 80085c6:	f010 060f 	ands.w	r6, r0, #15
 80085ca:	4604      	mov	r4, r0
 80085cc:	d005      	beq.n	80085da <_strtod_l+0x72>
 80085ce:	2e06      	cmp	r6, #6
 80085d0:	d128      	bne.n	8008624 <_strtod_l+0xbc>
 80085d2:	3501      	adds	r5, #1
 80085d4:	2300      	movs	r3, #0
 80085d6:	9519      	str	r5, [sp, #100]	@ 0x64
 80085d8:	930e      	str	r3, [sp, #56]	@ 0x38
 80085da:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80085dc:	2b00      	cmp	r3, #0
 80085de:	f040 858e 	bne.w	80090fe <_strtod_l+0xb96>
 80085e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085e4:	b1cb      	cbz	r3, 800861a <_strtod_l+0xb2>
 80085e6:	4652      	mov	r2, sl
 80085e8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80085ec:	ec43 2b10 	vmov	d0, r2, r3
 80085f0:	b01f      	add	sp, #124	@ 0x7c
 80085f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085f6:	2920      	cmp	r1, #32
 80085f8:	d1ce      	bne.n	8008598 <_strtod_l+0x30>
 80085fa:	3201      	adds	r2, #1
 80085fc:	e7c1      	b.n	8008582 <_strtod_l+0x1a>
 80085fe:	292d      	cmp	r1, #45	@ 0x2d
 8008600:	d1ca      	bne.n	8008598 <_strtod_l+0x30>
 8008602:	2101      	movs	r1, #1
 8008604:	910e      	str	r1, [sp, #56]	@ 0x38
 8008606:	1c51      	adds	r1, r2, #1
 8008608:	9119      	str	r1, [sp, #100]	@ 0x64
 800860a:	7852      	ldrb	r2, [r2, #1]
 800860c:	2a00      	cmp	r2, #0
 800860e:	d1c5      	bne.n	800859c <_strtod_l+0x34>
 8008610:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008612:	9419      	str	r4, [sp, #100]	@ 0x64
 8008614:	2b00      	cmp	r3, #0
 8008616:	f040 8570 	bne.w	80090fa <_strtod_l+0xb92>
 800861a:	4652      	mov	r2, sl
 800861c:	465b      	mov	r3, fp
 800861e:	e7e5      	b.n	80085ec <_strtod_l+0x84>
 8008620:	2100      	movs	r1, #0
 8008622:	e7ef      	b.n	8008604 <_strtod_l+0x9c>
 8008624:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008626:	b13a      	cbz	r2, 8008638 <_strtod_l+0xd0>
 8008628:	2135      	movs	r1, #53	@ 0x35
 800862a:	a81c      	add	r0, sp, #112	@ 0x70
 800862c:	f003 fcfe 	bl	800c02c <__copybits>
 8008630:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008632:	9805      	ldr	r0, [sp, #20]
 8008634:	f003 f8d4 	bl	800b7e0 <_Bfree>
 8008638:	3e01      	subs	r6, #1
 800863a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800863c:	2e04      	cmp	r6, #4
 800863e:	d806      	bhi.n	800864e <_strtod_l+0xe6>
 8008640:	e8df f006 	tbb	[pc, r6]
 8008644:	201d0314 	.word	0x201d0314
 8008648:	14          	.byte	0x14
 8008649:	00          	.byte	0x00
 800864a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800864e:	05e1      	lsls	r1, r4, #23
 8008650:	bf48      	it	mi
 8008652:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008656:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800865a:	0d1b      	lsrs	r3, r3, #20
 800865c:	051b      	lsls	r3, r3, #20
 800865e:	2b00      	cmp	r3, #0
 8008660:	d1bb      	bne.n	80085da <_strtod_l+0x72>
 8008662:	f001 fd8b 	bl	800a17c <__errno>
 8008666:	2322      	movs	r3, #34	@ 0x22
 8008668:	6003      	str	r3, [r0, #0]
 800866a:	e7b6      	b.n	80085da <_strtod_l+0x72>
 800866c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008670:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008674:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008678:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800867c:	e7e7      	b.n	800864e <_strtod_l+0xe6>
 800867e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008800 <_strtod_l+0x298>
 8008682:	e7e4      	b.n	800864e <_strtod_l+0xe6>
 8008684:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008688:	f04f 3aff 	mov.w	sl, #4294967295
 800868c:	e7df      	b.n	800864e <_strtod_l+0xe6>
 800868e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008690:	1c5a      	adds	r2, r3, #1
 8008692:	9219      	str	r2, [sp, #100]	@ 0x64
 8008694:	785b      	ldrb	r3, [r3, #1]
 8008696:	2b30      	cmp	r3, #48	@ 0x30
 8008698:	d0f9      	beq.n	800868e <_strtod_l+0x126>
 800869a:	2b00      	cmp	r3, #0
 800869c:	d09d      	beq.n	80085da <_strtod_l+0x72>
 800869e:	2301      	movs	r3, #1
 80086a0:	2700      	movs	r7, #0
 80086a2:	9308      	str	r3, [sp, #32]
 80086a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086a6:	930c      	str	r3, [sp, #48]	@ 0x30
 80086a8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80086aa:	46b9      	mov	r9, r7
 80086ac:	220a      	movs	r2, #10
 80086ae:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80086b0:	7805      	ldrb	r5, [r0, #0]
 80086b2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80086b6:	b2d9      	uxtb	r1, r3
 80086b8:	2909      	cmp	r1, #9
 80086ba:	d928      	bls.n	800870e <_strtod_l+0x1a6>
 80086bc:	494f      	ldr	r1, [pc, #316]	@ (80087fc <_strtod_l+0x294>)
 80086be:	2201      	movs	r2, #1
 80086c0:	f001 fced 	bl	800a09e <strncmp>
 80086c4:	2800      	cmp	r0, #0
 80086c6:	d032      	beq.n	800872e <_strtod_l+0x1c6>
 80086c8:	2000      	movs	r0, #0
 80086ca:	462a      	mov	r2, r5
 80086cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80086ce:	464d      	mov	r5, r9
 80086d0:	4603      	mov	r3, r0
 80086d2:	2a65      	cmp	r2, #101	@ 0x65
 80086d4:	d001      	beq.n	80086da <_strtod_l+0x172>
 80086d6:	2a45      	cmp	r2, #69	@ 0x45
 80086d8:	d114      	bne.n	8008704 <_strtod_l+0x19c>
 80086da:	b91d      	cbnz	r5, 80086e4 <_strtod_l+0x17c>
 80086dc:	9a08      	ldr	r2, [sp, #32]
 80086de:	4302      	orrs	r2, r0
 80086e0:	d096      	beq.n	8008610 <_strtod_l+0xa8>
 80086e2:	2500      	movs	r5, #0
 80086e4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80086e6:	1c62      	adds	r2, r4, #1
 80086e8:	9219      	str	r2, [sp, #100]	@ 0x64
 80086ea:	7862      	ldrb	r2, [r4, #1]
 80086ec:	2a2b      	cmp	r2, #43	@ 0x2b
 80086ee:	d07a      	beq.n	80087e6 <_strtod_l+0x27e>
 80086f0:	2a2d      	cmp	r2, #45	@ 0x2d
 80086f2:	d07e      	beq.n	80087f2 <_strtod_l+0x28a>
 80086f4:	f04f 0c00 	mov.w	ip, #0
 80086f8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80086fc:	2909      	cmp	r1, #9
 80086fe:	f240 8085 	bls.w	800880c <_strtod_l+0x2a4>
 8008702:	9419      	str	r4, [sp, #100]	@ 0x64
 8008704:	f04f 0800 	mov.w	r8, #0
 8008708:	e0a5      	b.n	8008856 <_strtod_l+0x2ee>
 800870a:	2300      	movs	r3, #0
 800870c:	e7c8      	b.n	80086a0 <_strtod_l+0x138>
 800870e:	f1b9 0f08 	cmp.w	r9, #8
 8008712:	bfd8      	it	le
 8008714:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008716:	f100 0001 	add.w	r0, r0, #1
 800871a:	bfda      	itte	le
 800871c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008720:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008722:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008726:	f109 0901 	add.w	r9, r9, #1
 800872a:	9019      	str	r0, [sp, #100]	@ 0x64
 800872c:	e7bf      	b.n	80086ae <_strtod_l+0x146>
 800872e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008730:	1c5a      	adds	r2, r3, #1
 8008732:	9219      	str	r2, [sp, #100]	@ 0x64
 8008734:	785a      	ldrb	r2, [r3, #1]
 8008736:	f1b9 0f00 	cmp.w	r9, #0
 800873a:	d03b      	beq.n	80087b4 <_strtod_l+0x24c>
 800873c:	900a      	str	r0, [sp, #40]	@ 0x28
 800873e:	464d      	mov	r5, r9
 8008740:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008744:	2b09      	cmp	r3, #9
 8008746:	d912      	bls.n	800876e <_strtod_l+0x206>
 8008748:	2301      	movs	r3, #1
 800874a:	e7c2      	b.n	80086d2 <_strtod_l+0x16a>
 800874c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800874e:	1c5a      	adds	r2, r3, #1
 8008750:	9219      	str	r2, [sp, #100]	@ 0x64
 8008752:	785a      	ldrb	r2, [r3, #1]
 8008754:	3001      	adds	r0, #1
 8008756:	2a30      	cmp	r2, #48	@ 0x30
 8008758:	d0f8      	beq.n	800874c <_strtod_l+0x1e4>
 800875a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800875e:	2b08      	cmp	r3, #8
 8008760:	f200 84d2 	bhi.w	8009108 <_strtod_l+0xba0>
 8008764:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008766:	900a      	str	r0, [sp, #40]	@ 0x28
 8008768:	2000      	movs	r0, #0
 800876a:	930c      	str	r3, [sp, #48]	@ 0x30
 800876c:	4605      	mov	r5, r0
 800876e:	3a30      	subs	r2, #48	@ 0x30
 8008770:	f100 0301 	add.w	r3, r0, #1
 8008774:	d018      	beq.n	80087a8 <_strtod_l+0x240>
 8008776:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008778:	4419      	add	r1, r3
 800877a:	910a      	str	r1, [sp, #40]	@ 0x28
 800877c:	462e      	mov	r6, r5
 800877e:	f04f 0e0a 	mov.w	lr, #10
 8008782:	1c71      	adds	r1, r6, #1
 8008784:	eba1 0c05 	sub.w	ip, r1, r5
 8008788:	4563      	cmp	r3, ip
 800878a:	dc15      	bgt.n	80087b8 <_strtod_l+0x250>
 800878c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008790:	182b      	adds	r3, r5, r0
 8008792:	2b08      	cmp	r3, #8
 8008794:	f105 0501 	add.w	r5, r5, #1
 8008798:	4405      	add	r5, r0
 800879a:	dc1a      	bgt.n	80087d2 <_strtod_l+0x26a>
 800879c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800879e:	230a      	movs	r3, #10
 80087a0:	fb03 2301 	mla	r3, r3, r1, r2
 80087a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80087a6:	2300      	movs	r3, #0
 80087a8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80087aa:	1c51      	adds	r1, r2, #1
 80087ac:	9119      	str	r1, [sp, #100]	@ 0x64
 80087ae:	7852      	ldrb	r2, [r2, #1]
 80087b0:	4618      	mov	r0, r3
 80087b2:	e7c5      	b.n	8008740 <_strtod_l+0x1d8>
 80087b4:	4648      	mov	r0, r9
 80087b6:	e7ce      	b.n	8008756 <_strtod_l+0x1ee>
 80087b8:	2e08      	cmp	r6, #8
 80087ba:	dc05      	bgt.n	80087c8 <_strtod_l+0x260>
 80087bc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80087be:	fb0e f606 	mul.w	r6, lr, r6
 80087c2:	960b      	str	r6, [sp, #44]	@ 0x2c
 80087c4:	460e      	mov	r6, r1
 80087c6:	e7dc      	b.n	8008782 <_strtod_l+0x21a>
 80087c8:	2910      	cmp	r1, #16
 80087ca:	bfd8      	it	le
 80087cc:	fb0e f707 	mulle.w	r7, lr, r7
 80087d0:	e7f8      	b.n	80087c4 <_strtod_l+0x25c>
 80087d2:	2b0f      	cmp	r3, #15
 80087d4:	bfdc      	itt	le
 80087d6:	230a      	movle	r3, #10
 80087d8:	fb03 2707 	mlale	r7, r3, r7, r2
 80087dc:	e7e3      	b.n	80087a6 <_strtod_l+0x23e>
 80087de:	2300      	movs	r3, #0
 80087e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80087e2:	2301      	movs	r3, #1
 80087e4:	e77a      	b.n	80086dc <_strtod_l+0x174>
 80087e6:	f04f 0c00 	mov.w	ip, #0
 80087ea:	1ca2      	adds	r2, r4, #2
 80087ec:	9219      	str	r2, [sp, #100]	@ 0x64
 80087ee:	78a2      	ldrb	r2, [r4, #2]
 80087f0:	e782      	b.n	80086f8 <_strtod_l+0x190>
 80087f2:	f04f 0c01 	mov.w	ip, #1
 80087f6:	e7f8      	b.n	80087ea <_strtod_l+0x282>
 80087f8:	0800d988 	.word	0x0800d988
 80087fc:	0800d79c 	.word	0x0800d79c
 8008800:	7ff00000 	.word	0x7ff00000
 8008804:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008806:	1c51      	adds	r1, r2, #1
 8008808:	9119      	str	r1, [sp, #100]	@ 0x64
 800880a:	7852      	ldrb	r2, [r2, #1]
 800880c:	2a30      	cmp	r2, #48	@ 0x30
 800880e:	d0f9      	beq.n	8008804 <_strtod_l+0x29c>
 8008810:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008814:	2908      	cmp	r1, #8
 8008816:	f63f af75 	bhi.w	8008704 <_strtod_l+0x19c>
 800881a:	3a30      	subs	r2, #48	@ 0x30
 800881c:	9209      	str	r2, [sp, #36]	@ 0x24
 800881e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008820:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008822:	f04f 080a 	mov.w	r8, #10
 8008826:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008828:	1c56      	adds	r6, r2, #1
 800882a:	9619      	str	r6, [sp, #100]	@ 0x64
 800882c:	7852      	ldrb	r2, [r2, #1]
 800882e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008832:	f1be 0f09 	cmp.w	lr, #9
 8008836:	d939      	bls.n	80088ac <_strtod_l+0x344>
 8008838:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800883a:	1a76      	subs	r6, r6, r1
 800883c:	2e08      	cmp	r6, #8
 800883e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008842:	dc03      	bgt.n	800884c <_strtod_l+0x2e4>
 8008844:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008846:	4588      	cmp	r8, r1
 8008848:	bfa8      	it	ge
 800884a:	4688      	movge	r8, r1
 800884c:	f1bc 0f00 	cmp.w	ip, #0
 8008850:	d001      	beq.n	8008856 <_strtod_l+0x2ee>
 8008852:	f1c8 0800 	rsb	r8, r8, #0
 8008856:	2d00      	cmp	r5, #0
 8008858:	d14e      	bne.n	80088f8 <_strtod_l+0x390>
 800885a:	9908      	ldr	r1, [sp, #32]
 800885c:	4308      	orrs	r0, r1
 800885e:	f47f aebc 	bne.w	80085da <_strtod_l+0x72>
 8008862:	2b00      	cmp	r3, #0
 8008864:	f47f aed4 	bne.w	8008610 <_strtod_l+0xa8>
 8008868:	2a69      	cmp	r2, #105	@ 0x69
 800886a:	d028      	beq.n	80088be <_strtod_l+0x356>
 800886c:	dc25      	bgt.n	80088ba <_strtod_l+0x352>
 800886e:	2a49      	cmp	r2, #73	@ 0x49
 8008870:	d025      	beq.n	80088be <_strtod_l+0x356>
 8008872:	2a4e      	cmp	r2, #78	@ 0x4e
 8008874:	f47f aecc 	bne.w	8008610 <_strtod_l+0xa8>
 8008878:	499a      	ldr	r1, [pc, #616]	@ (8008ae4 <_strtod_l+0x57c>)
 800887a:	a819      	add	r0, sp, #100	@ 0x64
 800887c:	f002 fdf8 	bl	800b470 <__match>
 8008880:	2800      	cmp	r0, #0
 8008882:	f43f aec5 	beq.w	8008610 <_strtod_l+0xa8>
 8008886:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008888:	781b      	ldrb	r3, [r3, #0]
 800888a:	2b28      	cmp	r3, #40	@ 0x28
 800888c:	d12e      	bne.n	80088ec <_strtod_l+0x384>
 800888e:	4996      	ldr	r1, [pc, #600]	@ (8008ae8 <_strtod_l+0x580>)
 8008890:	aa1c      	add	r2, sp, #112	@ 0x70
 8008892:	a819      	add	r0, sp, #100	@ 0x64
 8008894:	f002 fe00 	bl	800b498 <__hexnan>
 8008898:	2805      	cmp	r0, #5
 800889a:	d127      	bne.n	80088ec <_strtod_l+0x384>
 800889c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800889e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80088a2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80088a6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80088aa:	e696      	b.n	80085da <_strtod_l+0x72>
 80088ac:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80088ae:	fb08 2101 	mla	r1, r8, r1, r2
 80088b2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80088b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80088b8:	e7b5      	b.n	8008826 <_strtod_l+0x2be>
 80088ba:	2a6e      	cmp	r2, #110	@ 0x6e
 80088bc:	e7da      	b.n	8008874 <_strtod_l+0x30c>
 80088be:	498b      	ldr	r1, [pc, #556]	@ (8008aec <_strtod_l+0x584>)
 80088c0:	a819      	add	r0, sp, #100	@ 0x64
 80088c2:	f002 fdd5 	bl	800b470 <__match>
 80088c6:	2800      	cmp	r0, #0
 80088c8:	f43f aea2 	beq.w	8008610 <_strtod_l+0xa8>
 80088cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088ce:	4988      	ldr	r1, [pc, #544]	@ (8008af0 <_strtod_l+0x588>)
 80088d0:	3b01      	subs	r3, #1
 80088d2:	a819      	add	r0, sp, #100	@ 0x64
 80088d4:	9319      	str	r3, [sp, #100]	@ 0x64
 80088d6:	f002 fdcb 	bl	800b470 <__match>
 80088da:	b910      	cbnz	r0, 80088e2 <_strtod_l+0x37a>
 80088dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088de:	3301      	adds	r3, #1
 80088e0:	9319      	str	r3, [sp, #100]	@ 0x64
 80088e2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008b00 <_strtod_l+0x598>
 80088e6:	f04f 0a00 	mov.w	sl, #0
 80088ea:	e676      	b.n	80085da <_strtod_l+0x72>
 80088ec:	4881      	ldr	r0, [pc, #516]	@ (8008af4 <_strtod_l+0x58c>)
 80088ee:	f001 fc83 	bl	800a1f8 <nan>
 80088f2:	ec5b ab10 	vmov	sl, fp, d0
 80088f6:	e670      	b.n	80085da <_strtod_l+0x72>
 80088f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088fa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80088fc:	eba8 0303 	sub.w	r3, r8, r3
 8008900:	f1b9 0f00 	cmp.w	r9, #0
 8008904:	bf08      	it	eq
 8008906:	46a9      	moveq	r9, r5
 8008908:	2d10      	cmp	r5, #16
 800890a:	9309      	str	r3, [sp, #36]	@ 0x24
 800890c:	462c      	mov	r4, r5
 800890e:	bfa8      	it	ge
 8008910:	2410      	movge	r4, #16
 8008912:	f7f7 fe17 	bl	8000544 <__aeabi_ui2d>
 8008916:	2d09      	cmp	r5, #9
 8008918:	4682      	mov	sl, r0
 800891a:	468b      	mov	fp, r1
 800891c:	dc13      	bgt.n	8008946 <_strtod_l+0x3de>
 800891e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008920:	2b00      	cmp	r3, #0
 8008922:	f43f ae5a 	beq.w	80085da <_strtod_l+0x72>
 8008926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008928:	dd78      	ble.n	8008a1c <_strtod_l+0x4b4>
 800892a:	2b16      	cmp	r3, #22
 800892c:	dc5f      	bgt.n	80089ee <_strtod_l+0x486>
 800892e:	4972      	ldr	r1, [pc, #456]	@ (8008af8 <_strtod_l+0x590>)
 8008930:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008934:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008938:	4652      	mov	r2, sl
 800893a:	465b      	mov	r3, fp
 800893c:	f7f7 fe7c 	bl	8000638 <__aeabi_dmul>
 8008940:	4682      	mov	sl, r0
 8008942:	468b      	mov	fp, r1
 8008944:	e649      	b.n	80085da <_strtod_l+0x72>
 8008946:	4b6c      	ldr	r3, [pc, #432]	@ (8008af8 <_strtod_l+0x590>)
 8008948:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800894c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008950:	f7f7 fe72 	bl	8000638 <__aeabi_dmul>
 8008954:	4682      	mov	sl, r0
 8008956:	4638      	mov	r0, r7
 8008958:	468b      	mov	fp, r1
 800895a:	f7f7 fdf3 	bl	8000544 <__aeabi_ui2d>
 800895e:	4602      	mov	r2, r0
 8008960:	460b      	mov	r3, r1
 8008962:	4650      	mov	r0, sl
 8008964:	4659      	mov	r1, fp
 8008966:	f7f7 fcb1 	bl	80002cc <__adddf3>
 800896a:	2d0f      	cmp	r5, #15
 800896c:	4682      	mov	sl, r0
 800896e:	468b      	mov	fp, r1
 8008970:	ddd5      	ble.n	800891e <_strtod_l+0x3b6>
 8008972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008974:	1b2c      	subs	r4, r5, r4
 8008976:	441c      	add	r4, r3
 8008978:	2c00      	cmp	r4, #0
 800897a:	f340 8093 	ble.w	8008aa4 <_strtod_l+0x53c>
 800897e:	f014 030f 	ands.w	r3, r4, #15
 8008982:	d00a      	beq.n	800899a <_strtod_l+0x432>
 8008984:	495c      	ldr	r1, [pc, #368]	@ (8008af8 <_strtod_l+0x590>)
 8008986:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800898a:	4652      	mov	r2, sl
 800898c:	465b      	mov	r3, fp
 800898e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008992:	f7f7 fe51 	bl	8000638 <__aeabi_dmul>
 8008996:	4682      	mov	sl, r0
 8008998:	468b      	mov	fp, r1
 800899a:	f034 040f 	bics.w	r4, r4, #15
 800899e:	d073      	beq.n	8008a88 <_strtod_l+0x520>
 80089a0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80089a4:	dd49      	ble.n	8008a3a <_strtod_l+0x4d2>
 80089a6:	2400      	movs	r4, #0
 80089a8:	46a0      	mov	r8, r4
 80089aa:	940b      	str	r4, [sp, #44]	@ 0x2c
 80089ac:	46a1      	mov	r9, r4
 80089ae:	9a05      	ldr	r2, [sp, #20]
 80089b0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008b00 <_strtod_l+0x598>
 80089b4:	2322      	movs	r3, #34	@ 0x22
 80089b6:	6013      	str	r3, [r2, #0]
 80089b8:	f04f 0a00 	mov.w	sl, #0
 80089bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089be:	2b00      	cmp	r3, #0
 80089c0:	f43f ae0b 	beq.w	80085da <_strtod_l+0x72>
 80089c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80089c6:	9805      	ldr	r0, [sp, #20]
 80089c8:	f002 ff0a 	bl	800b7e0 <_Bfree>
 80089cc:	9805      	ldr	r0, [sp, #20]
 80089ce:	4649      	mov	r1, r9
 80089d0:	f002 ff06 	bl	800b7e0 <_Bfree>
 80089d4:	9805      	ldr	r0, [sp, #20]
 80089d6:	4641      	mov	r1, r8
 80089d8:	f002 ff02 	bl	800b7e0 <_Bfree>
 80089dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80089de:	9805      	ldr	r0, [sp, #20]
 80089e0:	f002 fefe 	bl	800b7e0 <_Bfree>
 80089e4:	9805      	ldr	r0, [sp, #20]
 80089e6:	4621      	mov	r1, r4
 80089e8:	f002 fefa 	bl	800b7e0 <_Bfree>
 80089ec:	e5f5      	b.n	80085da <_strtod_l+0x72>
 80089ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089f0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80089f4:	4293      	cmp	r3, r2
 80089f6:	dbbc      	blt.n	8008972 <_strtod_l+0x40a>
 80089f8:	4c3f      	ldr	r4, [pc, #252]	@ (8008af8 <_strtod_l+0x590>)
 80089fa:	f1c5 050f 	rsb	r5, r5, #15
 80089fe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008a02:	4652      	mov	r2, sl
 8008a04:	465b      	mov	r3, fp
 8008a06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a0a:	f7f7 fe15 	bl	8000638 <__aeabi_dmul>
 8008a0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a10:	1b5d      	subs	r5, r3, r5
 8008a12:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008a16:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008a1a:	e78f      	b.n	800893c <_strtod_l+0x3d4>
 8008a1c:	3316      	adds	r3, #22
 8008a1e:	dba8      	blt.n	8008972 <_strtod_l+0x40a>
 8008a20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a22:	eba3 0808 	sub.w	r8, r3, r8
 8008a26:	4b34      	ldr	r3, [pc, #208]	@ (8008af8 <_strtod_l+0x590>)
 8008a28:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008a2c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008a30:	4650      	mov	r0, sl
 8008a32:	4659      	mov	r1, fp
 8008a34:	f7f7 ff2a 	bl	800088c <__aeabi_ddiv>
 8008a38:	e782      	b.n	8008940 <_strtod_l+0x3d8>
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	4f2f      	ldr	r7, [pc, #188]	@ (8008afc <_strtod_l+0x594>)
 8008a3e:	1124      	asrs	r4, r4, #4
 8008a40:	4650      	mov	r0, sl
 8008a42:	4659      	mov	r1, fp
 8008a44:	461e      	mov	r6, r3
 8008a46:	2c01      	cmp	r4, #1
 8008a48:	dc21      	bgt.n	8008a8e <_strtod_l+0x526>
 8008a4a:	b10b      	cbz	r3, 8008a50 <_strtod_l+0x4e8>
 8008a4c:	4682      	mov	sl, r0
 8008a4e:	468b      	mov	fp, r1
 8008a50:	492a      	ldr	r1, [pc, #168]	@ (8008afc <_strtod_l+0x594>)
 8008a52:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008a56:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008a5a:	4652      	mov	r2, sl
 8008a5c:	465b      	mov	r3, fp
 8008a5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a62:	f7f7 fde9 	bl	8000638 <__aeabi_dmul>
 8008a66:	4b26      	ldr	r3, [pc, #152]	@ (8008b00 <_strtod_l+0x598>)
 8008a68:	460a      	mov	r2, r1
 8008a6a:	400b      	ands	r3, r1
 8008a6c:	4925      	ldr	r1, [pc, #148]	@ (8008b04 <_strtod_l+0x59c>)
 8008a6e:	428b      	cmp	r3, r1
 8008a70:	4682      	mov	sl, r0
 8008a72:	d898      	bhi.n	80089a6 <_strtod_l+0x43e>
 8008a74:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008a78:	428b      	cmp	r3, r1
 8008a7a:	bf86      	itte	hi
 8008a7c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008b08 <_strtod_l+0x5a0>
 8008a80:	f04f 3aff 	movhi.w	sl, #4294967295
 8008a84:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008a88:	2300      	movs	r3, #0
 8008a8a:	9308      	str	r3, [sp, #32]
 8008a8c:	e076      	b.n	8008b7c <_strtod_l+0x614>
 8008a8e:	07e2      	lsls	r2, r4, #31
 8008a90:	d504      	bpl.n	8008a9c <_strtod_l+0x534>
 8008a92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a96:	f7f7 fdcf 	bl	8000638 <__aeabi_dmul>
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	3601      	adds	r6, #1
 8008a9e:	1064      	asrs	r4, r4, #1
 8008aa0:	3708      	adds	r7, #8
 8008aa2:	e7d0      	b.n	8008a46 <_strtod_l+0x4de>
 8008aa4:	d0f0      	beq.n	8008a88 <_strtod_l+0x520>
 8008aa6:	4264      	negs	r4, r4
 8008aa8:	f014 020f 	ands.w	r2, r4, #15
 8008aac:	d00a      	beq.n	8008ac4 <_strtod_l+0x55c>
 8008aae:	4b12      	ldr	r3, [pc, #72]	@ (8008af8 <_strtod_l+0x590>)
 8008ab0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ab4:	4650      	mov	r0, sl
 8008ab6:	4659      	mov	r1, fp
 8008ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008abc:	f7f7 fee6 	bl	800088c <__aeabi_ddiv>
 8008ac0:	4682      	mov	sl, r0
 8008ac2:	468b      	mov	fp, r1
 8008ac4:	1124      	asrs	r4, r4, #4
 8008ac6:	d0df      	beq.n	8008a88 <_strtod_l+0x520>
 8008ac8:	2c1f      	cmp	r4, #31
 8008aca:	dd1f      	ble.n	8008b0c <_strtod_l+0x5a4>
 8008acc:	2400      	movs	r4, #0
 8008ace:	46a0      	mov	r8, r4
 8008ad0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008ad2:	46a1      	mov	r9, r4
 8008ad4:	9a05      	ldr	r2, [sp, #20]
 8008ad6:	2322      	movs	r3, #34	@ 0x22
 8008ad8:	f04f 0a00 	mov.w	sl, #0
 8008adc:	f04f 0b00 	mov.w	fp, #0
 8008ae0:	6013      	str	r3, [r2, #0]
 8008ae2:	e76b      	b.n	80089bc <_strtod_l+0x454>
 8008ae4:	0800d7ab 	.word	0x0800d7ab
 8008ae8:	0800d974 	.word	0x0800d974
 8008aec:	0800d7a3 	.word	0x0800d7a3
 8008af0:	0800d7e2 	.word	0x0800d7e2
 8008af4:	0800d971 	.word	0x0800d971
 8008af8:	0800da00 	.word	0x0800da00
 8008afc:	0800d9d8 	.word	0x0800d9d8
 8008b00:	7ff00000 	.word	0x7ff00000
 8008b04:	7ca00000 	.word	0x7ca00000
 8008b08:	7fefffff 	.word	0x7fefffff
 8008b0c:	f014 0310 	ands.w	r3, r4, #16
 8008b10:	bf18      	it	ne
 8008b12:	236a      	movne	r3, #106	@ 0x6a
 8008b14:	4ea9      	ldr	r6, [pc, #676]	@ (8008dbc <_strtod_l+0x854>)
 8008b16:	9308      	str	r3, [sp, #32]
 8008b18:	4650      	mov	r0, sl
 8008b1a:	4659      	mov	r1, fp
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	07e7      	lsls	r7, r4, #31
 8008b20:	d504      	bpl.n	8008b2c <_strtod_l+0x5c4>
 8008b22:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008b26:	f7f7 fd87 	bl	8000638 <__aeabi_dmul>
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	1064      	asrs	r4, r4, #1
 8008b2e:	f106 0608 	add.w	r6, r6, #8
 8008b32:	d1f4      	bne.n	8008b1e <_strtod_l+0x5b6>
 8008b34:	b10b      	cbz	r3, 8008b3a <_strtod_l+0x5d2>
 8008b36:	4682      	mov	sl, r0
 8008b38:	468b      	mov	fp, r1
 8008b3a:	9b08      	ldr	r3, [sp, #32]
 8008b3c:	b1b3      	cbz	r3, 8008b6c <_strtod_l+0x604>
 8008b3e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008b42:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	4659      	mov	r1, fp
 8008b4a:	dd0f      	ble.n	8008b6c <_strtod_l+0x604>
 8008b4c:	2b1f      	cmp	r3, #31
 8008b4e:	dd56      	ble.n	8008bfe <_strtod_l+0x696>
 8008b50:	2b34      	cmp	r3, #52	@ 0x34
 8008b52:	bfde      	ittt	le
 8008b54:	f04f 33ff 	movle.w	r3, #4294967295
 8008b58:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008b5c:	4093      	lslle	r3, r2
 8008b5e:	f04f 0a00 	mov.w	sl, #0
 8008b62:	bfcc      	ite	gt
 8008b64:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008b68:	ea03 0b01 	andle.w	fp, r3, r1
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	2300      	movs	r3, #0
 8008b70:	4650      	mov	r0, sl
 8008b72:	4659      	mov	r1, fp
 8008b74:	f7f7 ffc8 	bl	8000b08 <__aeabi_dcmpeq>
 8008b78:	2800      	cmp	r0, #0
 8008b7a:	d1a7      	bne.n	8008acc <_strtod_l+0x564>
 8008b7c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b7e:	9300      	str	r3, [sp, #0]
 8008b80:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008b82:	9805      	ldr	r0, [sp, #20]
 8008b84:	462b      	mov	r3, r5
 8008b86:	464a      	mov	r2, r9
 8008b88:	f002 fe92 	bl	800b8b0 <__s2b>
 8008b8c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008b8e:	2800      	cmp	r0, #0
 8008b90:	f43f af09 	beq.w	80089a6 <_strtod_l+0x43e>
 8008b94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b98:	2a00      	cmp	r2, #0
 8008b9a:	eba3 0308 	sub.w	r3, r3, r8
 8008b9e:	bfa8      	it	ge
 8008ba0:	2300      	movge	r3, #0
 8008ba2:	9312      	str	r3, [sp, #72]	@ 0x48
 8008ba4:	2400      	movs	r4, #0
 8008ba6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008baa:	9316      	str	r3, [sp, #88]	@ 0x58
 8008bac:	46a0      	mov	r8, r4
 8008bae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008bb0:	9805      	ldr	r0, [sp, #20]
 8008bb2:	6859      	ldr	r1, [r3, #4]
 8008bb4:	f002 fdd4 	bl	800b760 <_Balloc>
 8008bb8:	4681      	mov	r9, r0
 8008bba:	2800      	cmp	r0, #0
 8008bbc:	f43f aef7 	beq.w	80089ae <_strtod_l+0x446>
 8008bc0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008bc2:	691a      	ldr	r2, [r3, #16]
 8008bc4:	3202      	adds	r2, #2
 8008bc6:	f103 010c 	add.w	r1, r3, #12
 8008bca:	0092      	lsls	r2, r2, #2
 8008bcc:	300c      	adds	r0, #12
 8008bce:	f001 fb02 	bl	800a1d6 <memcpy>
 8008bd2:	ec4b ab10 	vmov	d0, sl, fp
 8008bd6:	9805      	ldr	r0, [sp, #20]
 8008bd8:	aa1c      	add	r2, sp, #112	@ 0x70
 8008bda:	a91b      	add	r1, sp, #108	@ 0x6c
 8008bdc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008be0:	f003 f99a 	bl	800bf18 <__d2b>
 8008be4:	901a      	str	r0, [sp, #104]	@ 0x68
 8008be6:	2800      	cmp	r0, #0
 8008be8:	f43f aee1 	beq.w	80089ae <_strtod_l+0x446>
 8008bec:	9805      	ldr	r0, [sp, #20]
 8008bee:	2101      	movs	r1, #1
 8008bf0:	f002 fef4 	bl	800b9dc <__i2b>
 8008bf4:	4680      	mov	r8, r0
 8008bf6:	b948      	cbnz	r0, 8008c0c <_strtod_l+0x6a4>
 8008bf8:	f04f 0800 	mov.w	r8, #0
 8008bfc:	e6d7      	b.n	80089ae <_strtod_l+0x446>
 8008bfe:	f04f 32ff 	mov.w	r2, #4294967295
 8008c02:	fa02 f303 	lsl.w	r3, r2, r3
 8008c06:	ea03 0a0a 	and.w	sl, r3, sl
 8008c0a:	e7af      	b.n	8008b6c <_strtod_l+0x604>
 8008c0c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008c0e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008c10:	2d00      	cmp	r5, #0
 8008c12:	bfab      	itete	ge
 8008c14:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008c16:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008c18:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008c1a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008c1c:	bfac      	ite	ge
 8008c1e:	18ef      	addge	r7, r5, r3
 8008c20:	1b5e      	sublt	r6, r3, r5
 8008c22:	9b08      	ldr	r3, [sp, #32]
 8008c24:	1aed      	subs	r5, r5, r3
 8008c26:	4415      	add	r5, r2
 8008c28:	4b65      	ldr	r3, [pc, #404]	@ (8008dc0 <_strtod_l+0x858>)
 8008c2a:	3d01      	subs	r5, #1
 8008c2c:	429d      	cmp	r5, r3
 8008c2e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008c32:	da50      	bge.n	8008cd6 <_strtod_l+0x76e>
 8008c34:	1b5b      	subs	r3, r3, r5
 8008c36:	2b1f      	cmp	r3, #31
 8008c38:	eba2 0203 	sub.w	r2, r2, r3
 8008c3c:	f04f 0101 	mov.w	r1, #1
 8008c40:	dc3d      	bgt.n	8008cbe <_strtod_l+0x756>
 8008c42:	fa01 f303 	lsl.w	r3, r1, r3
 8008c46:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008c48:	2300      	movs	r3, #0
 8008c4a:	9310      	str	r3, [sp, #64]	@ 0x40
 8008c4c:	18bd      	adds	r5, r7, r2
 8008c4e:	9b08      	ldr	r3, [sp, #32]
 8008c50:	42af      	cmp	r7, r5
 8008c52:	4416      	add	r6, r2
 8008c54:	441e      	add	r6, r3
 8008c56:	463b      	mov	r3, r7
 8008c58:	bfa8      	it	ge
 8008c5a:	462b      	movge	r3, r5
 8008c5c:	42b3      	cmp	r3, r6
 8008c5e:	bfa8      	it	ge
 8008c60:	4633      	movge	r3, r6
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	bfc2      	ittt	gt
 8008c66:	1aed      	subgt	r5, r5, r3
 8008c68:	1af6      	subgt	r6, r6, r3
 8008c6a:	1aff      	subgt	r7, r7, r3
 8008c6c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	dd16      	ble.n	8008ca0 <_strtod_l+0x738>
 8008c72:	4641      	mov	r1, r8
 8008c74:	9805      	ldr	r0, [sp, #20]
 8008c76:	461a      	mov	r2, r3
 8008c78:	f002 ff68 	bl	800bb4c <__pow5mult>
 8008c7c:	4680      	mov	r8, r0
 8008c7e:	2800      	cmp	r0, #0
 8008c80:	d0ba      	beq.n	8008bf8 <_strtod_l+0x690>
 8008c82:	4601      	mov	r1, r0
 8008c84:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008c86:	9805      	ldr	r0, [sp, #20]
 8008c88:	f002 febe 	bl	800ba08 <__multiply>
 8008c8c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008c8e:	2800      	cmp	r0, #0
 8008c90:	f43f ae8d 	beq.w	80089ae <_strtod_l+0x446>
 8008c94:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008c96:	9805      	ldr	r0, [sp, #20]
 8008c98:	f002 fda2 	bl	800b7e0 <_Bfree>
 8008c9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c9e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ca0:	2d00      	cmp	r5, #0
 8008ca2:	dc1d      	bgt.n	8008ce0 <_strtod_l+0x778>
 8008ca4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	dd23      	ble.n	8008cf2 <_strtod_l+0x78a>
 8008caa:	4649      	mov	r1, r9
 8008cac:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008cae:	9805      	ldr	r0, [sp, #20]
 8008cb0:	f002 ff4c 	bl	800bb4c <__pow5mult>
 8008cb4:	4681      	mov	r9, r0
 8008cb6:	b9e0      	cbnz	r0, 8008cf2 <_strtod_l+0x78a>
 8008cb8:	f04f 0900 	mov.w	r9, #0
 8008cbc:	e677      	b.n	80089ae <_strtod_l+0x446>
 8008cbe:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008cc2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008cc6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008cca:	35e2      	adds	r5, #226	@ 0xe2
 8008ccc:	fa01 f305 	lsl.w	r3, r1, r5
 8008cd0:	9310      	str	r3, [sp, #64]	@ 0x40
 8008cd2:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008cd4:	e7ba      	b.n	8008c4c <_strtod_l+0x6e4>
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	9310      	str	r3, [sp, #64]	@ 0x40
 8008cda:	2301      	movs	r3, #1
 8008cdc:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008cde:	e7b5      	b.n	8008c4c <_strtod_l+0x6e4>
 8008ce0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ce2:	9805      	ldr	r0, [sp, #20]
 8008ce4:	462a      	mov	r2, r5
 8008ce6:	f002 ff8b 	bl	800bc00 <__lshift>
 8008cea:	901a      	str	r0, [sp, #104]	@ 0x68
 8008cec:	2800      	cmp	r0, #0
 8008cee:	d1d9      	bne.n	8008ca4 <_strtod_l+0x73c>
 8008cf0:	e65d      	b.n	80089ae <_strtod_l+0x446>
 8008cf2:	2e00      	cmp	r6, #0
 8008cf4:	dd07      	ble.n	8008d06 <_strtod_l+0x79e>
 8008cf6:	4649      	mov	r1, r9
 8008cf8:	9805      	ldr	r0, [sp, #20]
 8008cfa:	4632      	mov	r2, r6
 8008cfc:	f002 ff80 	bl	800bc00 <__lshift>
 8008d00:	4681      	mov	r9, r0
 8008d02:	2800      	cmp	r0, #0
 8008d04:	d0d8      	beq.n	8008cb8 <_strtod_l+0x750>
 8008d06:	2f00      	cmp	r7, #0
 8008d08:	dd08      	ble.n	8008d1c <_strtod_l+0x7b4>
 8008d0a:	4641      	mov	r1, r8
 8008d0c:	9805      	ldr	r0, [sp, #20]
 8008d0e:	463a      	mov	r2, r7
 8008d10:	f002 ff76 	bl	800bc00 <__lshift>
 8008d14:	4680      	mov	r8, r0
 8008d16:	2800      	cmp	r0, #0
 8008d18:	f43f ae49 	beq.w	80089ae <_strtod_l+0x446>
 8008d1c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d1e:	9805      	ldr	r0, [sp, #20]
 8008d20:	464a      	mov	r2, r9
 8008d22:	f002 fff5 	bl	800bd10 <__mdiff>
 8008d26:	4604      	mov	r4, r0
 8008d28:	2800      	cmp	r0, #0
 8008d2a:	f43f ae40 	beq.w	80089ae <_strtod_l+0x446>
 8008d2e:	68c3      	ldr	r3, [r0, #12]
 8008d30:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008d32:	2300      	movs	r3, #0
 8008d34:	60c3      	str	r3, [r0, #12]
 8008d36:	4641      	mov	r1, r8
 8008d38:	f002 ffce 	bl	800bcd8 <__mcmp>
 8008d3c:	2800      	cmp	r0, #0
 8008d3e:	da45      	bge.n	8008dcc <_strtod_l+0x864>
 8008d40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d42:	ea53 030a 	orrs.w	r3, r3, sl
 8008d46:	d16b      	bne.n	8008e20 <_strtod_l+0x8b8>
 8008d48:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d167      	bne.n	8008e20 <_strtod_l+0x8b8>
 8008d50:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008d54:	0d1b      	lsrs	r3, r3, #20
 8008d56:	051b      	lsls	r3, r3, #20
 8008d58:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008d5c:	d960      	bls.n	8008e20 <_strtod_l+0x8b8>
 8008d5e:	6963      	ldr	r3, [r4, #20]
 8008d60:	b913      	cbnz	r3, 8008d68 <_strtod_l+0x800>
 8008d62:	6923      	ldr	r3, [r4, #16]
 8008d64:	2b01      	cmp	r3, #1
 8008d66:	dd5b      	ble.n	8008e20 <_strtod_l+0x8b8>
 8008d68:	4621      	mov	r1, r4
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	9805      	ldr	r0, [sp, #20]
 8008d6e:	f002 ff47 	bl	800bc00 <__lshift>
 8008d72:	4641      	mov	r1, r8
 8008d74:	4604      	mov	r4, r0
 8008d76:	f002 ffaf 	bl	800bcd8 <__mcmp>
 8008d7a:	2800      	cmp	r0, #0
 8008d7c:	dd50      	ble.n	8008e20 <_strtod_l+0x8b8>
 8008d7e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008d82:	9a08      	ldr	r2, [sp, #32]
 8008d84:	0d1b      	lsrs	r3, r3, #20
 8008d86:	051b      	lsls	r3, r3, #20
 8008d88:	2a00      	cmp	r2, #0
 8008d8a:	d06a      	beq.n	8008e62 <_strtod_l+0x8fa>
 8008d8c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008d90:	d867      	bhi.n	8008e62 <_strtod_l+0x8fa>
 8008d92:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008d96:	f67f ae9d 	bls.w	8008ad4 <_strtod_l+0x56c>
 8008d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8008dc4 <_strtod_l+0x85c>)
 8008d9c:	4650      	mov	r0, sl
 8008d9e:	4659      	mov	r1, fp
 8008da0:	2200      	movs	r2, #0
 8008da2:	f7f7 fc49 	bl	8000638 <__aeabi_dmul>
 8008da6:	4b08      	ldr	r3, [pc, #32]	@ (8008dc8 <_strtod_l+0x860>)
 8008da8:	400b      	ands	r3, r1
 8008daa:	4682      	mov	sl, r0
 8008dac:	468b      	mov	fp, r1
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	f47f ae08 	bne.w	80089c4 <_strtod_l+0x45c>
 8008db4:	9a05      	ldr	r2, [sp, #20]
 8008db6:	2322      	movs	r3, #34	@ 0x22
 8008db8:	6013      	str	r3, [r2, #0]
 8008dba:	e603      	b.n	80089c4 <_strtod_l+0x45c>
 8008dbc:	0800d9a0 	.word	0x0800d9a0
 8008dc0:	fffffc02 	.word	0xfffffc02
 8008dc4:	39500000 	.word	0x39500000
 8008dc8:	7ff00000 	.word	0x7ff00000
 8008dcc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008dd0:	d165      	bne.n	8008e9e <_strtod_l+0x936>
 8008dd2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008dd4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008dd8:	b35a      	cbz	r2, 8008e32 <_strtod_l+0x8ca>
 8008dda:	4a9f      	ldr	r2, [pc, #636]	@ (8009058 <_strtod_l+0xaf0>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d12b      	bne.n	8008e38 <_strtod_l+0x8d0>
 8008de0:	9b08      	ldr	r3, [sp, #32]
 8008de2:	4651      	mov	r1, sl
 8008de4:	b303      	cbz	r3, 8008e28 <_strtod_l+0x8c0>
 8008de6:	4b9d      	ldr	r3, [pc, #628]	@ (800905c <_strtod_l+0xaf4>)
 8008de8:	465a      	mov	r2, fp
 8008dea:	4013      	ands	r3, r2
 8008dec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008df0:	f04f 32ff 	mov.w	r2, #4294967295
 8008df4:	d81b      	bhi.n	8008e2e <_strtod_l+0x8c6>
 8008df6:	0d1b      	lsrs	r3, r3, #20
 8008df8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8008e00:	4299      	cmp	r1, r3
 8008e02:	d119      	bne.n	8008e38 <_strtod_l+0x8d0>
 8008e04:	4b96      	ldr	r3, [pc, #600]	@ (8009060 <_strtod_l+0xaf8>)
 8008e06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008e08:	429a      	cmp	r2, r3
 8008e0a:	d102      	bne.n	8008e12 <_strtod_l+0x8aa>
 8008e0c:	3101      	adds	r1, #1
 8008e0e:	f43f adce 	beq.w	80089ae <_strtod_l+0x446>
 8008e12:	4b92      	ldr	r3, [pc, #584]	@ (800905c <_strtod_l+0xaf4>)
 8008e14:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008e16:	401a      	ands	r2, r3
 8008e18:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008e1c:	f04f 0a00 	mov.w	sl, #0
 8008e20:	9b08      	ldr	r3, [sp, #32]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d1b9      	bne.n	8008d9a <_strtod_l+0x832>
 8008e26:	e5cd      	b.n	80089c4 <_strtod_l+0x45c>
 8008e28:	f04f 33ff 	mov.w	r3, #4294967295
 8008e2c:	e7e8      	b.n	8008e00 <_strtod_l+0x898>
 8008e2e:	4613      	mov	r3, r2
 8008e30:	e7e6      	b.n	8008e00 <_strtod_l+0x898>
 8008e32:	ea53 030a 	orrs.w	r3, r3, sl
 8008e36:	d0a2      	beq.n	8008d7e <_strtod_l+0x816>
 8008e38:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008e3a:	b1db      	cbz	r3, 8008e74 <_strtod_l+0x90c>
 8008e3c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008e3e:	4213      	tst	r3, r2
 8008e40:	d0ee      	beq.n	8008e20 <_strtod_l+0x8b8>
 8008e42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e44:	9a08      	ldr	r2, [sp, #32]
 8008e46:	4650      	mov	r0, sl
 8008e48:	4659      	mov	r1, fp
 8008e4a:	b1bb      	cbz	r3, 8008e7c <_strtod_l+0x914>
 8008e4c:	f7ff fb6d 	bl	800852a <sulp>
 8008e50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e54:	ec53 2b10 	vmov	r2, r3, d0
 8008e58:	f7f7 fa38 	bl	80002cc <__adddf3>
 8008e5c:	4682      	mov	sl, r0
 8008e5e:	468b      	mov	fp, r1
 8008e60:	e7de      	b.n	8008e20 <_strtod_l+0x8b8>
 8008e62:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008e66:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008e6a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008e6e:	f04f 3aff 	mov.w	sl, #4294967295
 8008e72:	e7d5      	b.n	8008e20 <_strtod_l+0x8b8>
 8008e74:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008e76:	ea13 0f0a 	tst.w	r3, sl
 8008e7a:	e7e1      	b.n	8008e40 <_strtod_l+0x8d8>
 8008e7c:	f7ff fb55 	bl	800852a <sulp>
 8008e80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e84:	ec53 2b10 	vmov	r2, r3, d0
 8008e88:	f7f7 fa1e 	bl	80002c8 <__aeabi_dsub>
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	2300      	movs	r3, #0
 8008e90:	4682      	mov	sl, r0
 8008e92:	468b      	mov	fp, r1
 8008e94:	f7f7 fe38 	bl	8000b08 <__aeabi_dcmpeq>
 8008e98:	2800      	cmp	r0, #0
 8008e9a:	d0c1      	beq.n	8008e20 <_strtod_l+0x8b8>
 8008e9c:	e61a      	b.n	8008ad4 <_strtod_l+0x56c>
 8008e9e:	4641      	mov	r1, r8
 8008ea0:	4620      	mov	r0, r4
 8008ea2:	f003 f891 	bl	800bfc8 <__ratio>
 8008ea6:	ec57 6b10 	vmov	r6, r7, d0
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008eb0:	4630      	mov	r0, r6
 8008eb2:	4639      	mov	r1, r7
 8008eb4:	f7f7 fe3c 	bl	8000b30 <__aeabi_dcmple>
 8008eb8:	2800      	cmp	r0, #0
 8008eba:	d06f      	beq.n	8008f9c <_strtod_l+0xa34>
 8008ebc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d17a      	bne.n	8008fb8 <_strtod_l+0xa50>
 8008ec2:	f1ba 0f00 	cmp.w	sl, #0
 8008ec6:	d158      	bne.n	8008f7a <_strtod_l+0xa12>
 8008ec8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008eca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d15a      	bne.n	8008f88 <_strtod_l+0xa20>
 8008ed2:	4b64      	ldr	r3, [pc, #400]	@ (8009064 <_strtod_l+0xafc>)
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	4630      	mov	r0, r6
 8008ed8:	4639      	mov	r1, r7
 8008eda:	f7f7 fe1f 	bl	8000b1c <__aeabi_dcmplt>
 8008ede:	2800      	cmp	r0, #0
 8008ee0:	d159      	bne.n	8008f96 <_strtod_l+0xa2e>
 8008ee2:	4630      	mov	r0, r6
 8008ee4:	4639      	mov	r1, r7
 8008ee6:	4b60      	ldr	r3, [pc, #384]	@ (8009068 <_strtod_l+0xb00>)
 8008ee8:	2200      	movs	r2, #0
 8008eea:	f7f7 fba5 	bl	8000638 <__aeabi_dmul>
 8008eee:	4606      	mov	r6, r0
 8008ef0:	460f      	mov	r7, r1
 8008ef2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008ef6:	9606      	str	r6, [sp, #24]
 8008ef8:	9307      	str	r3, [sp, #28]
 8008efa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008efe:	4d57      	ldr	r5, [pc, #348]	@ (800905c <_strtod_l+0xaf4>)
 8008f00:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008f04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f06:	401d      	ands	r5, r3
 8008f08:	4b58      	ldr	r3, [pc, #352]	@ (800906c <_strtod_l+0xb04>)
 8008f0a:	429d      	cmp	r5, r3
 8008f0c:	f040 80b2 	bne.w	8009074 <_strtod_l+0xb0c>
 8008f10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f12:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008f16:	ec4b ab10 	vmov	d0, sl, fp
 8008f1a:	f002 ff8d 	bl	800be38 <__ulp>
 8008f1e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008f22:	ec51 0b10 	vmov	r0, r1, d0
 8008f26:	f7f7 fb87 	bl	8000638 <__aeabi_dmul>
 8008f2a:	4652      	mov	r2, sl
 8008f2c:	465b      	mov	r3, fp
 8008f2e:	f7f7 f9cd 	bl	80002cc <__adddf3>
 8008f32:	460b      	mov	r3, r1
 8008f34:	4949      	ldr	r1, [pc, #292]	@ (800905c <_strtod_l+0xaf4>)
 8008f36:	4a4e      	ldr	r2, [pc, #312]	@ (8009070 <_strtod_l+0xb08>)
 8008f38:	4019      	ands	r1, r3
 8008f3a:	4291      	cmp	r1, r2
 8008f3c:	4682      	mov	sl, r0
 8008f3e:	d942      	bls.n	8008fc6 <_strtod_l+0xa5e>
 8008f40:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008f42:	4b47      	ldr	r3, [pc, #284]	@ (8009060 <_strtod_l+0xaf8>)
 8008f44:	429a      	cmp	r2, r3
 8008f46:	d103      	bne.n	8008f50 <_strtod_l+0x9e8>
 8008f48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f4a:	3301      	adds	r3, #1
 8008f4c:	f43f ad2f 	beq.w	80089ae <_strtod_l+0x446>
 8008f50:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009060 <_strtod_l+0xaf8>
 8008f54:	f04f 3aff 	mov.w	sl, #4294967295
 8008f58:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f5a:	9805      	ldr	r0, [sp, #20]
 8008f5c:	f002 fc40 	bl	800b7e0 <_Bfree>
 8008f60:	9805      	ldr	r0, [sp, #20]
 8008f62:	4649      	mov	r1, r9
 8008f64:	f002 fc3c 	bl	800b7e0 <_Bfree>
 8008f68:	9805      	ldr	r0, [sp, #20]
 8008f6a:	4641      	mov	r1, r8
 8008f6c:	f002 fc38 	bl	800b7e0 <_Bfree>
 8008f70:	9805      	ldr	r0, [sp, #20]
 8008f72:	4621      	mov	r1, r4
 8008f74:	f002 fc34 	bl	800b7e0 <_Bfree>
 8008f78:	e619      	b.n	8008bae <_strtod_l+0x646>
 8008f7a:	f1ba 0f01 	cmp.w	sl, #1
 8008f7e:	d103      	bne.n	8008f88 <_strtod_l+0xa20>
 8008f80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	f43f ada6 	beq.w	8008ad4 <_strtod_l+0x56c>
 8008f88:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009038 <_strtod_l+0xad0>
 8008f8c:	4f35      	ldr	r7, [pc, #212]	@ (8009064 <_strtod_l+0xafc>)
 8008f8e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008f92:	2600      	movs	r6, #0
 8008f94:	e7b1      	b.n	8008efa <_strtod_l+0x992>
 8008f96:	4f34      	ldr	r7, [pc, #208]	@ (8009068 <_strtod_l+0xb00>)
 8008f98:	2600      	movs	r6, #0
 8008f9a:	e7aa      	b.n	8008ef2 <_strtod_l+0x98a>
 8008f9c:	4b32      	ldr	r3, [pc, #200]	@ (8009068 <_strtod_l+0xb00>)
 8008f9e:	4630      	mov	r0, r6
 8008fa0:	4639      	mov	r1, r7
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	f7f7 fb48 	bl	8000638 <__aeabi_dmul>
 8008fa8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008faa:	4606      	mov	r6, r0
 8008fac:	460f      	mov	r7, r1
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d09f      	beq.n	8008ef2 <_strtod_l+0x98a>
 8008fb2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008fb6:	e7a0      	b.n	8008efa <_strtod_l+0x992>
 8008fb8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009040 <_strtod_l+0xad8>
 8008fbc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008fc0:	ec57 6b17 	vmov	r6, r7, d7
 8008fc4:	e799      	b.n	8008efa <_strtod_l+0x992>
 8008fc6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008fca:	9b08      	ldr	r3, [sp, #32]
 8008fcc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d1c1      	bne.n	8008f58 <_strtod_l+0x9f0>
 8008fd4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008fd8:	0d1b      	lsrs	r3, r3, #20
 8008fda:	051b      	lsls	r3, r3, #20
 8008fdc:	429d      	cmp	r5, r3
 8008fde:	d1bb      	bne.n	8008f58 <_strtod_l+0x9f0>
 8008fe0:	4630      	mov	r0, r6
 8008fe2:	4639      	mov	r1, r7
 8008fe4:	f7f7 fe88 	bl	8000cf8 <__aeabi_d2lz>
 8008fe8:	f7f7 faf8 	bl	80005dc <__aeabi_l2d>
 8008fec:	4602      	mov	r2, r0
 8008fee:	460b      	mov	r3, r1
 8008ff0:	4630      	mov	r0, r6
 8008ff2:	4639      	mov	r1, r7
 8008ff4:	f7f7 f968 	bl	80002c8 <__aeabi_dsub>
 8008ff8:	460b      	mov	r3, r1
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009000:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009004:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009006:	ea46 060a 	orr.w	r6, r6, sl
 800900a:	431e      	orrs	r6, r3
 800900c:	d06f      	beq.n	80090ee <_strtod_l+0xb86>
 800900e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009048 <_strtod_l+0xae0>)
 8009010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009014:	f7f7 fd82 	bl	8000b1c <__aeabi_dcmplt>
 8009018:	2800      	cmp	r0, #0
 800901a:	f47f acd3 	bne.w	80089c4 <_strtod_l+0x45c>
 800901e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009050 <_strtod_l+0xae8>)
 8009020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009024:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009028:	f7f7 fd96 	bl	8000b58 <__aeabi_dcmpgt>
 800902c:	2800      	cmp	r0, #0
 800902e:	d093      	beq.n	8008f58 <_strtod_l+0x9f0>
 8009030:	e4c8      	b.n	80089c4 <_strtod_l+0x45c>
 8009032:	bf00      	nop
 8009034:	f3af 8000 	nop.w
 8009038:	00000000 	.word	0x00000000
 800903c:	bff00000 	.word	0xbff00000
 8009040:	00000000 	.word	0x00000000
 8009044:	3ff00000 	.word	0x3ff00000
 8009048:	94a03595 	.word	0x94a03595
 800904c:	3fdfffff 	.word	0x3fdfffff
 8009050:	35afe535 	.word	0x35afe535
 8009054:	3fe00000 	.word	0x3fe00000
 8009058:	000fffff 	.word	0x000fffff
 800905c:	7ff00000 	.word	0x7ff00000
 8009060:	7fefffff 	.word	0x7fefffff
 8009064:	3ff00000 	.word	0x3ff00000
 8009068:	3fe00000 	.word	0x3fe00000
 800906c:	7fe00000 	.word	0x7fe00000
 8009070:	7c9fffff 	.word	0x7c9fffff
 8009074:	9b08      	ldr	r3, [sp, #32]
 8009076:	b323      	cbz	r3, 80090c2 <_strtod_l+0xb5a>
 8009078:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800907c:	d821      	bhi.n	80090c2 <_strtod_l+0xb5a>
 800907e:	a328      	add	r3, pc, #160	@ (adr r3, 8009120 <_strtod_l+0xbb8>)
 8009080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009084:	4630      	mov	r0, r6
 8009086:	4639      	mov	r1, r7
 8009088:	f7f7 fd52 	bl	8000b30 <__aeabi_dcmple>
 800908c:	b1a0      	cbz	r0, 80090b8 <_strtod_l+0xb50>
 800908e:	4639      	mov	r1, r7
 8009090:	4630      	mov	r0, r6
 8009092:	f7f7 fda9 	bl	8000be8 <__aeabi_d2uiz>
 8009096:	2801      	cmp	r0, #1
 8009098:	bf38      	it	cc
 800909a:	2001      	movcc	r0, #1
 800909c:	f7f7 fa52 	bl	8000544 <__aeabi_ui2d>
 80090a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090a2:	4606      	mov	r6, r0
 80090a4:	460f      	mov	r7, r1
 80090a6:	b9fb      	cbnz	r3, 80090e8 <_strtod_l+0xb80>
 80090a8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80090ac:	9014      	str	r0, [sp, #80]	@ 0x50
 80090ae:	9315      	str	r3, [sp, #84]	@ 0x54
 80090b0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80090b4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80090b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80090ba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80090be:	1b5b      	subs	r3, r3, r5
 80090c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80090c2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80090c6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80090ca:	f002 feb5 	bl	800be38 <__ulp>
 80090ce:	4650      	mov	r0, sl
 80090d0:	ec53 2b10 	vmov	r2, r3, d0
 80090d4:	4659      	mov	r1, fp
 80090d6:	f7f7 faaf 	bl	8000638 <__aeabi_dmul>
 80090da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80090de:	f7f7 f8f5 	bl	80002cc <__adddf3>
 80090e2:	4682      	mov	sl, r0
 80090e4:	468b      	mov	fp, r1
 80090e6:	e770      	b.n	8008fca <_strtod_l+0xa62>
 80090e8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80090ec:	e7e0      	b.n	80090b0 <_strtod_l+0xb48>
 80090ee:	a30e      	add	r3, pc, #56	@ (adr r3, 8009128 <_strtod_l+0xbc0>)
 80090f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090f4:	f7f7 fd12 	bl	8000b1c <__aeabi_dcmplt>
 80090f8:	e798      	b.n	800902c <_strtod_l+0xac4>
 80090fa:	2300      	movs	r3, #0
 80090fc:	930e      	str	r3, [sp, #56]	@ 0x38
 80090fe:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009100:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009102:	6013      	str	r3, [r2, #0]
 8009104:	f7ff ba6d 	b.w	80085e2 <_strtod_l+0x7a>
 8009108:	2a65      	cmp	r2, #101	@ 0x65
 800910a:	f43f ab68 	beq.w	80087de <_strtod_l+0x276>
 800910e:	2a45      	cmp	r2, #69	@ 0x45
 8009110:	f43f ab65 	beq.w	80087de <_strtod_l+0x276>
 8009114:	2301      	movs	r3, #1
 8009116:	f7ff bba0 	b.w	800885a <_strtod_l+0x2f2>
 800911a:	bf00      	nop
 800911c:	f3af 8000 	nop.w
 8009120:	ffc00000 	.word	0xffc00000
 8009124:	41dfffff 	.word	0x41dfffff
 8009128:	94a03595 	.word	0x94a03595
 800912c:	3fcfffff 	.word	0x3fcfffff

08009130 <_strtod_r>:
 8009130:	4b01      	ldr	r3, [pc, #4]	@ (8009138 <_strtod_r+0x8>)
 8009132:	f7ff ba19 	b.w	8008568 <_strtod_l>
 8009136:	bf00      	nop
 8009138:	20000040 	.word	0x20000040

0800913c <strtod>:
 800913c:	460a      	mov	r2, r1
 800913e:	4601      	mov	r1, r0
 8009140:	4802      	ldr	r0, [pc, #8]	@ (800914c <strtod+0x10>)
 8009142:	4b03      	ldr	r3, [pc, #12]	@ (8009150 <strtod+0x14>)
 8009144:	6800      	ldr	r0, [r0, #0]
 8009146:	f7ff ba0f 	b.w	8008568 <_strtod_l>
 800914a:	bf00      	nop
 800914c:	200001ac 	.word	0x200001ac
 8009150:	20000040 	.word	0x20000040

08009154 <__cvt>:
 8009154:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009158:	ec57 6b10 	vmov	r6, r7, d0
 800915c:	2f00      	cmp	r7, #0
 800915e:	460c      	mov	r4, r1
 8009160:	4619      	mov	r1, r3
 8009162:	463b      	mov	r3, r7
 8009164:	bfbb      	ittet	lt
 8009166:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800916a:	461f      	movlt	r7, r3
 800916c:	2300      	movge	r3, #0
 800916e:	232d      	movlt	r3, #45	@ 0x2d
 8009170:	700b      	strb	r3, [r1, #0]
 8009172:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009174:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009178:	4691      	mov	r9, r2
 800917a:	f023 0820 	bic.w	r8, r3, #32
 800917e:	bfbc      	itt	lt
 8009180:	4632      	movlt	r2, r6
 8009182:	4616      	movlt	r6, r2
 8009184:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009188:	d005      	beq.n	8009196 <__cvt+0x42>
 800918a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800918e:	d100      	bne.n	8009192 <__cvt+0x3e>
 8009190:	3401      	adds	r4, #1
 8009192:	2102      	movs	r1, #2
 8009194:	e000      	b.n	8009198 <__cvt+0x44>
 8009196:	2103      	movs	r1, #3
 8009198:	ab03      	add	r3, sp, #12
 800919a:	9301      	str	r3, [sp, #4]
 800919c:	ab02      	add	r3, sp, #8
 800919e:	9300      	str	r3, [sp, #0]
 80091a0:	ec47 6b10 	vmov	d0, r6, r7
 80091a4:	4653      	mov	r3, sl
 80091a6:	4622      	mov	r2, r4
 80091a8:	f001 f8be 	bl	800a328 <_dtoa_r>
 80091ac:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80091b0:	4605      	mov	r5, r0
 80091b2:	d119      	bne.n	80091e8 <__cvt+0x94>
 80091b4:	f019 0f01 	tst.w	r9, #1
 80091b8:	d00e      	beq.n	80091d8 <__cvt+0x84>
 80091ba:	eb00 0904 	add.w	r9, r0, r4
 80091be:	2200      	movs	r2, #0
 80091c0:	2300      	movs	r3, #0
 80091c2:	4630      	mov	r0, r6
 80091c4:	4639      	mov	r1, r7
 80091c6:	f7f7 fc9f 	bl	8000b08 <__aeabi_dcmpeq>
 80091ca:	b108      	cbz	r0, 80091d0 <__cvt+0x7c>
 80091cc:	f8cd 900c 	str.w	r9, [sp, #12]
 80091d0:	2230      	movs	r2, #48	@ 0x30
 80091d2:	9b03      	ldr	r3, [sp, #12]
 80091d4:	454b      	cmp	r3, r9
 80091d6:	d31e      	bcc.n	8009216 <__cvt+0xc2>
 80091d8:	9b03      	ldr	r3, [sp, #12]
 80091da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80091dc:	1b5b      	subs	r3, r3, r5
 80091de:	4628      	mov	r0, r5
 80091e0:	6013      	str	r3, [r2, #0]
 80091e2:	b004      	add	sp, #16
 80091e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80091ec:	eb00 0904 	add.w	r9, r0, r4
 80091f0:	d1e5      	bne.n	80091be <__cvt+0x6a>
 80091f2:	7803      	ldrb	r3, [r0, #0]
 80091f4:	2b30      	cmp	r3, #48	@ 0x30
 80091f6:	d10a      	bne.n	800920e <__cvt+0xba>
 80091f8:	2200      	movs	r2, #0
 80091fa:	2300      	movs	r3, #0
 80091fc:	4630      	mov	r0, r6
 80091fe:	4639      	mov	r1, r7
 8009200:	f7f7 fc82 	bl	8000b08 <__aeabi_dcmpeq>
 8009204:	b918      	cbnz	r0, 800920e <__cvt+0xba>
 8009206:	f1c4 0401 	rsb	r4, r4, #1
 800920a:	f8ca 4000 	str.w	r4, [sl]
 800920e:	f8da 3000 	ldr.w	r3, [sl]
 8009212:	4499      	add	r9, r3
 8009214:	e7d3      	b.n	80091be <__cvt+0x6a>
 8009216:	1c59      	adds	r1, r3, #1
 8009218:	9103      	str	r1, [sp, #12]
 800921a:	701a      	strb	r2, [r3, #0]
 800921c:	e7d9      	b.n	80091d2 <__cvt+0x7e>

0800921e <__exponent>:
 800921e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009220:	2900      	cmp	r1, #0
 8009222:	bfba      	itte	lt
 8009224:	4249      	neglt	r1, r1
 8009226:	232d      	movlt	r3, #45	@ 0x2d
 8009228:	232b      	movge	r3, #43	@ 0x2b
 800922a:	2909      	cmp	r1, #9
 800922c:	7002      	strb	r2, [r0, #0]
 800922e:	7043      	strb	r3, [r0, #1]
 8009230:	dd29      	ble.n	8009286 <__exponent+0x68>
 8009232:	f10d 0307 	add.w	r3, sp, #7
 8009236:	461d      	mov	r5, r3
 8009238:	270a      	movs	r7, #10
 800923a:	461a      	mov	r2, r3
 800923c:	fbb1 f6f7 	udiv	r6, r1, r7
 8009240:	fb07 1416 	mls	r4, r7, r6, r1
 8009244:	3430      	adds	r4, #48	@ 0x30
 8009246:	f802 4c01 	strb.w	r4, [r2, #-1]
 800924a:	460c      	mov	r4, r1
 800924c:	2c63      	cmp	r4, #99	@ 0x63
 800924e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009252:	4631      	mov	r1, r6
 8009254:	dcf1      	bgt.n	800923a <__exponent+0x1c>
 8009256:	3130      	adds	r1, #48	@ 0x30
 8009258:	1e94      	subs	r4, r2, #2
 800925a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800925e:	1c41      	adds	r1, r0, #1
 8009260:	4623      	mov	r3, r4
 8009262:	42ab      	cmp	r3, r5
 8009264:	d30a      	bcc.n	800927c <__exponent+0x5e>
 8009266:	f10d 0309 	add.w	r3, sp, #9
 800926a:	1a9b      	subs	r3, r3, r2
 800926c:	42ac      	cmp	r4, r5
 800926e:	bf88      	it	hi
 8009270:	2300      	movhi	r3, #0
 8009272:	3302      	adds	r3, #2
 8009274:	4403      	add	r3, r0
 8009276:	1a18      	subs	r0, r3, r0
 8009278:	b003      	add	sp, #12
 800927a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800927c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009280:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009284:	e7ed      	b.n	8009262 <__exponent+0x44>
 8009286:	2330      	movs	r3, #48	@ 0x30
 8009288:	3130      	adds	r1, #48	@ 0x30
 800928a:	7083      	strb	r3, [r0, #2]
 800928c:	70c1      	strb	r1, [r0, #3]
 800928e:	1d03      	adds	r3, r0, #4
 8009290:	e7f1      	b.n	8009276 <__exponent+0x58>
	...

08009294 <_printf_float>:
 8009294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009298:	b08d      	sub	sp, #52	@ 0x34
 800929a:	460c      	mov	r4, r1
 800929c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80092a0:	4616      	mov	r6, r2
 80092a2:	461f      	mov	r7, r3
 80092a4:	4605      	mov	r5, r0
 80092a6:	f000 ff1f 	bl	800a0e8 <_localeconv_r>
 80092aa:	6803      	ldr	r3, [r0, #0]
 80092ac:	9304      	str	r3, [sp, #16]
 80092ae:	4618      	mov	r0, r3
 80092b0:	f7f6 fffe 	bl	80002b0 <strlen>
 80092b4:	2300      	movs	r3, #0
 80092b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80092b8:	f8d8 3000 	ldr.w	r3, [r8]
 80092bc:	9005      	str	r0, [sp, #20]
 80092be:	3307      	adds	r3, #7
 80092c0:	f023 0307 	bic.w	r3, r3, #7
 80092c4:	f103 0208 	add.w	r2, r3, #8
 80092c8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80092cc:	f8d4 b000 	ldr.w	fp, [r4]
 80092d0:	f8c8 2000 	str.w	r2, [r8]
 80092d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80092d8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80092dc:	9307      	str	r3, [sp, #28]
 80092de:	f8cd 8018 	str.w	r8, [sp, #24]
 80092e2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80092e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80092ea:	4b9c      	ldr	r3, [pc, #624]	@ (800955c <_printf_float+0x2c8>)
 80092ec:	f04f 32ff 	mov.w	r2, #4294967295
 80092f0:	f7f7 fc3c 	bl	8000b6c <__aeabi_dcmpun>
 80092f4:	bb70      	cbnz	r0, 8009354 <_printf_float+0xc0>
 80092f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80092fa:	4b98      	ldr	r3, [pc, #608]	@ (800955c <_printf_float+0x2c8>)
 80092fc:	f04f 32ff 	mov.w	r2, #4294967295
 8009300:	f7f7 fc16 	bl	8000b30 <__aeabi_dcmple>
 8009304:	bb30      	cbnz	r0, 8009354 <_printf_float+0xc0>
 8009306:	2200      	movs	r2, #0
 8009308:	2300      	movs	r3, #0
 800930a:	4640      	mov	r0, r8
 800930c:	4649      	mov	r1, r9
 800930e:	f7f7 fc05 	bl	8000b1c <__aeabi_dcmplt>
 8009312:	b110      	cbz	r0, 800931a <_printf_float+0x86>
 8009314:	232d      	movs	r3, #45	@ 0x2d
 8009316:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800931a:	4a91      	ldr	r2, [pc, #580]	@ (8009560 <_printf_float+0x2cc>)
 800931c:	4b91      	ldr	r3, [pc, #580]	@ (8009564 <_printf_float+0x2d0>)
 800931e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009322:	bf8c      	ite	hi
 8009324:	4690      	movhi	r8, r2
 8009326:	4698      	movls	r8, r3
 8009328:	2303      	movs	r3, #3
 800932a:	6123      	str	r3, [r4, #16]
 800932c:	f02b 0304 	bic.w	r3, fp, #4
 8009330:	6023      	str	r3, [r4, #0]
 8009332:	f04f 0900 	mov.w	r9, #0
 8009336:	9700      	str	r7, [sp, #0]
 8009338:	4633      	mov	r3, r6
 800933a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800933c:	4621      	mov	r1, r4
 800933e:	4628      	mov	r0, r5
 8009340:	f000 f9d2 	bl	80096e8 <_printf_common>
 8009344:	3001      	adds	r0, #1
 8009346:	f040 808d 	bne.w	8009464 <_printf_float+0x1d0>
 800934a:	f04f 30ff 	mov.w	r0, #4294967295
 800934e:	b00d      	add	sp, #52	@ 0x34
 8009350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009354:	4642      	mov	r2, r8
 8009356:	464b      	mov	r3, r9
 8009358:	4640      	mov	r0, r8
 800935a:	4649      	mov	r1, r9
 800935c:	f7f7 fc06 	bl	8000b6c <__aeabi_dcmpun>
 8009360:	b140      	cbz	r0, 8009374 <_printf_float+0xe0>
 8009362:	464b      	mov	r3, r9
 8009364:	2b00      	cmp	r3, #0
 8009366:	bfbc      	itt	lt
 8009368:	232d      	movlt	r3, #45	@ 0x2d
 800936a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800936e:	4a7e      	ldr	r2, [pc, #504]	@ (8009568 <_printf_float+0x2d4>)
 8009370:	4b7e      	ldr	r3, [pc, #504]	@ (800956c <_printf_float+0x2d8>)
 8009372:	e7d4      	b.n	800931e <_printf_float+0x8a>
 8009374:	6863      	ldr	r3, [r4, #4]
 8009376:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800937a:	9206      	str	r2, [sp, #24]
 800937c:	1c5a      	adds	r2, r3, #1
 800937e:	d13b      	bne.n	80093f8 <_printf_float+0x164>
 8009380:	2306      	movs	r3, #6
 8009382:	6063      	str	r3, [r4, #4]
 8009384:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009388:	2300      	movs	r3, #0
 800938a:	6022      	str	r2, [r4, #0]
 800938c:	9303      	str	r3, [sp, #12]
 800938e:	ab0a      	add	r3, sp, #40	@ 0x28
 8009390:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009394:	ab09      	add	r3, sp, #36	@ 0x24
 8009396:	9300      	str	r3, [sp, #0]
 8009398:	6861      	ldr	r1, [r4, #4]
 800939a:	ec49 8b10 	vmov	d0, r8, r9
 800939e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80093a2:	4628      	mov	r0, r5
 80093a4:	f7ff fed6 	bl	8009154 <__cvt>
 80093a8:	9b06      	ldr	r3, [sp, #24]
 80093aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80093ac:	2b47      	cmp	r3, #71	@ 0x47
 80093ae:	4680      	mov	r8, r0
 80093b0:	d129      	bne.n	8009406 <_printf_float+0x172>
 80093b2:	1cc8      	adds	r0, r1, #3
 80093b4:	db02      	blt.n	80093bc <_printf_float+0x128>
 80093b6:	6863      	ldr	r3, [r4, #4]
 80093b8:	4299      	cmp	r1, r3
 80093ba:	dd41      	ble.n	8009440 <_printf_float+0x1ac>
 80093bc:	f1aa 0a02 	sub.w	sl, sl, #2
 80093c0:	fa5f fa8a 	uxtb.w	sl, sl
 80093c4:	3901      	subs	r1, #1
 80093c6:	4652      	mov	r2, sl
 80093c8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80093cc:	9109      	str	r1, [sp, #36]	@ 0x24
 80093ce:	f7ff ff26 	bl	800921e <__exponent>
 80093d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80093d4:	1813      	adds	r3, r2, r0
 80093d6:	2a01      	cmp	r2, #1
 80093d8:	4681      	mov	r9, r0
 80093da:	6123      	str	r3, [r4, #16]
 80093dc:	dc02      	bgt.n	80093e4 <_printf_float+0x150>
 80093de:	6822      	ldr	r2, [r4, #0]
 80093e0:	07d2      	lsls	r2, r2, #31
 80093e2:	d501      	bpl.n	80093e8 <_printf_float+0x154>
 80093e4:	3301      	adds	r3, #1
 80093e6:	6123      	str	r3, [r4, #16]
 80093e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d0a2      	beq.n	8009336 <_printf_float+0xa2>
 80093f0:	232d      	movs	r3, #45	@ 0x2d
 80093f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80093f6:	e79e      	b.n	8009336 <_printf_float+0xa2>
 80093f8:	9a06      	ldr	r2, [sp, #24]
 80093fa:	2a47      	cmp	r2, #71	@ 0x47
 80093fc:	d1c2      	bne.n	8009384 <_printf_float+0xf0>
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d1c0      	bne.n	8009384 <_printf_float+0xf0>
 8009402:	2301      	movs	r3, #1
 8009404:	e7bd      	b.n	8009382 <_printf_float+0xee>
 8009406:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800940a:	d9db      	bls.n	80093c4 <_printf_float+0x130>
 800940c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009410:	d118      	bne.n	8009444 <_printf_float+0x1b0>
 8009412:	2900      	cmp	r1, #0
 8009414:	6863      	ldr	r3, [r4, #4]
 8009416:	dd0b      	ble.n	8009430 <_printf_float+0x19c>
 8009418:	6121      	str	r1, [r4, #16]
 800941a:	b913      	cbnz	r3, 8009422 <_printf_float+0x18e>
 800941c:	6822      	ldr	r2, [r4, #0]
 800941e:	07d0      	lsls	r0, r2, #31
 8009420:	d502      	bpl.n	8009428 <_printf_float+0x194>
 8009422:	3301      	adds	r3, #1
 8009424:	440b      	add	r3, r1
 8009426:	6123      	str	r3, [r4, #16]
 8009428:	65a1      	str	r1, [r4, #88]	@ 0x58
 800942a:	f04f 0900 	mov.w	r9, #0
 800942e:	e7db      	b.n	80093e8 <_printf_float+0x154>
 8009430:	b913      	cbnz	r3, 8009438 <_printf_float+0x1a4>
 8009432:	6822      	ldr	r2, [r4, #0]
 8009434:	07d2      	lsls	r2, r2, #31
 8009436:	d501      	bpl.n	800943c <_printf_float+0x1a8>
 8009438:	3302      	adds	r3, #2
 800943a:	e7f4      	b.n	8009426 <_printf_float+0x192>
 800943c:	2301      	movs	r3, #1
 800943e:	e7f2      	b.n	8009426 <_printf_float+0x192>
 8009440:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009444:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009446:	4299      	cmp	r1, r3
 8009448:	db05      	blt.n	8009456 <_printf_float+0x1c2>
 800944a:	6823      	ldr	r3, [r4, #0]
 800944c:	6121      	str	r1, [r4, #16]
 800944e:	07d8      	lsls	r0, r3, #31
 8009450:	d5ea      	bpl.n	8009428 <_printf_float+0x194>
 8009452:	1c4b      	adds	r3, r1, #1
 8009454:	e7e7      	b.n	8009426 <_printf_float+0x192>
 8009456:	2900      	cmp	r1, #0
 8009458:	bfd4      	ite	le
 800945a:	f1c1 0202 	rsble	r2, r1, #2
 800945e:	2201      	movgt	r2, #1
 8009460:	4413      	add	r3, r2
 8009462:	e7e0      	b.n	8009426 <_printf_float+0x192>
 8009464:	6823      	ldr	r3, [r4, #0]
 8009466:	055a      	lsls	r2, r3, #21
 8009468:	d407      	bmi.n	800947a <_printf_float+0x1e6>
 800946a:	6923      	ldr	r3, [r4, #16]
 800946c:	4642      	mov	r2, r8
 800946e:	4631      	mov	r1, r6
 8009470:	4628      	mov	r0, r5
 8009472:	47b8      	blx	r7
 8009474:	3001      	adds	r0, #1
 8009476:	d12b      	bne.n	80094d0 <_printf_float+0x23c>
 8009478:	e767      	b.n	800934a <_printf_float+0xb6>
 800947a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800947e:	f240 80dd 	bls.w	800963c <_printf_float+0x3a8>
 8009482:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009486:	2200      	movs	r2, #0
 8009488:	2300      	movs	r3, #0
 800948a:	f7f7 fb3d 	bl	8000b08 <__aeabi_dcmpeq>
 800948e:	2800      	cmp	r0, #0
 8009490:	d033      	beq.n	80094fa <_printf_float+0x266>
 8009492:	4a37      	ldr	r2, [pc, #220]	@ (8009570 <_printf_float+0x2dc>)
 8009494:	2301      	movs	r3, #1
 8009496:	4631      	mov	r1, r6
 8009498:	4628      	mov	r0, r5
 800949a:	47b8      	blx	r7
 800949c:	3001      	adds	r0, #1
 800949e:	f43f af54 	beq.w	800934a <_printf_float+0xb6>
 80094a2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80094a6:	4543      	cmp	r3, r8
 80094a8:	db02      	blt.n	80094b0 <_printf_float+0x21c>
 80094aa:	6823      	ldr	r3, [r4, #0]
 80094ac:	07d8      	lsls	r0, r3, #31
 80094ae:	d50f      	bpl.n	80094d0 <_printf_float+0x23c>
 80094b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094b4:	4631      	mov	r1, r6
 80094b6:	4628      	mov	r0, r5
 80094b8:	47b8      	blx	r7
 80094ba:	3001      	adds	r0, #1
 80094bc:	f43f af45 	beq.w	800934a <_printf_float+0xb6>
 80094c0:	f04f 0900 	mov.w	r9, #0
 80094c4:	f108 38ff 	add.w	r8, r8, #4294967295
 80094c8:	f104 0a1a 	add.w	sl, r4, #26
 80094cc:	45c8      	cmp	r8, r9
 80094ce:	dc09      	bgt.n	80094e4 <_printf_float+0x250>
 80094d0:	6823      	ldr	r3, [r4, #0]
 80094d2:	079b      	lsls	r3, r3, #30
 80094d4:	f100 8103 	bmi.w	80096de <_printf_float+0x44a>
 80094d8:	68e0      	ldr	r0, [r4, #12]
 80094da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094dc:	4298      	cmp	r0, r3
 80094de:	bfb8      	it	lt
 80094e0:	4618      	movlt	r0, r3
 80094e2:	e734      	b.n	800934e <_printf_float+0xba>
 80094e4:	2301      	movs	r3, #1
 80094e6:	4652      	mov	r2, sl
 80094e8:	4631      	mov	r1, r6
 80094ea:	4628      	mov	r0, r5
 80094ec:	47b8      	blx	r7
 80094ee:	3001      	adds	r0, #1
 80094f0:	f43f af2b 	beq.w	800934a <_printf_float+0xb6>
 80094f4:	f109 0901 	add.w	r9, r9, #1
 80094f8:	e7e8      	b.n	80094cc <_printf_float+0x238>
 80094fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	dc39      	bgt.n	8009574 <_printf_float+0x2e0>
 8009500:	4a1b      	ldr	r2, [pc, #108]	@ (8009570 <_printf_float+0x2dc>)
 8009502:	2301      	movs	r3, #1
 8009504:	4631      	mov	r1, r6
 8009506:	4628      	mov	r0, r5
 8009508:	47b8      	blx	r7
 800950a:	3001      	adds	r0, #1
 800950c:	f43f af1d 	beq.w	800934a <_printf_float+0xb6>
 8009510:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009514:	ea59 0303 	orrs.w	r3, r9, r3
 8009518:	d102      	bne.n	8009520 <_printf_float+0x28c>
 800951a:	6823      	ldr	r3, [r4, #0]
 800951c:	07d9      	lsls	r1, r3, #31
 800951e:	d5d7      	bpl.n	80094d0 <_printf_float+0x23c>
 8009520:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009524:	4631      	mov	r1, r6
 8009526:	4628      	mov	r0, r5
 8009528:	47b8      	blx	r7
 800952a:	3001      	adds	r0, #1
 800952c:	f43f af0d 	beq.w	800934a <_printf_float+0xb6>
 8009530:	f04f 0a00 	mov.w	sl, #0
 8009534:	f104 0b1a 	add.w	fp, r4, #26
 8009538:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800953a:	425b      	negs	r3, r3
 800953c:	4553      	cmp	r3, sl
 800953e:	dc01      	bgt.n	8009544 <_printf_float+0x2b0>
 8009540:	464b      	mov	r3, r9
 8009542:	e793      	b.n	800946c <_printf_float+0x1d8>
 8009544:	2301      	movs	r3, #1
 8009546:	465a      	mov	r2, fp
 8009548:	4631      	mov	r1, r6
 800954a:	4628      	mov	r0, r5
 800954c:	47b8      	blx	r7
 800954e:	3001      	adds	r0, #1
 8009550:	f43f aefb 	beq.w	800934a <_printf_float+0xb6>
 8009554:	f10a 0a01 	add.w	sl, sl, #1
 8009558:	e7ee      	b.n	8009538 <_printf_float+0x2a4>
 800955a:	bf00      	nop
 800955c:	7fefffff 	.word	0x7fefffff
 8009560:	0800d7a2 	.word	0x0800d7a2
 8009564:	0800d79e 	.word	0x0800d79e
 8009568:	0800d7aa 	.word	0x0800d7aa
 800956c:	0800d7a6 	.word	0x0800d7a6
 8009570:	0800d7ae 	.word	0x0800d7ae
 8009574:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009576:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800957a:	4553      	cmp	r3, sl
 800957c:	bfa8      	it	ge
 800957e:	4653      	movge	r3, sl
 8009580:	2b00      	cmp	r3, #0
 8009582:	4699      	mov	r9, r3
 8009584:	dc36      	bgt.n	80095f4 <_printf_float+0x360>
 8009586:	f04f 0b00 	mov.w	fp, #0
 800958a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800958e:	f104 021a 	add.w	r2, r4, #26
 8009592:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009594:	9306      	str	r3, [sp, #24]
 8009596:	eba3 0309 	sub.w	r3, r3, r9
 800959a:	455b      	cmp	r3, fp
 800959c:	dc31      	bgt.n	8009602 <_printf_float+0x36e>
 800959e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095a0:	459a      	cmp	sl, r3
 80095a2:	dc3a      	bgt.n	800961a <_printf_float+0x386>
 80095a4:	6823      	ldr	r3, [r4, #0]
 80095a6:	07da      	lsls	r2, r3, #31
 80095a8:	d437      	bmi.n	800961a <_printf_float+0x386>
 80095aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095ac:	ebaa 0903 	sub.w	r9, sl, r3
 80095b0:	9b06      	ldr	r3, [sp, #24]
 80095b2:	ebaa 0303 	sub.w	r3, sl, r3
 80095b6:	4599      	cmp	r9, r3
 80095b8:	bfa8      	it	ge
 80095ba:	4699      	movge	r9, r3
 80095bc:	f1b9 0f00 	cmp.w	r9, #0
 80095c0:	dc33      	bgt.n	800962a <_printf_float+0x396>
 80095c2:	f04f 0800 	mov.w	r8, #0
 80095c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80095ca:	f104 0b1a 	add.w	fp, r4, #26
 80095ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095d0:	ebaa 0303 	sub.w	r3, sl, r3
 80095d4:	eba3 0309 	sub.w	r3, r3, r9
 80095d8:	4543      	cmp	r3, r8
 80095da:	f77f af79 	ble.w	80094d0 <_printf_float+0x23c>
 80095de:	2301      	movs	r3, #1
 80095e0:	465a      	mov	r2, fp
 80095e2:	4631      	mov	r1, r6
 80095e4:	4628      	mov	r0, r5
 80095e6:	47b8      	blx	r7
 80095e8:	3001      	adds	r0, #1
 80095ea:	f43f aeae 	beq.w	800934a <_printf_float+0xb6>
 80095ee:	f108 0801 	add.w	r8, r8, #1
 80095f2:	e7ec      	b.n	80095ce <_printf_float+0x33a>
 80095f4:	4642      	mov	r2, r8
 80095f6:	4631      	mov	r1, r6
 80095f8:	4628      	mov	r0, r5
 80095fa:	47b8      	blx	r7
 80095fc:	3001      	adds	r0, #1
 80095fe:	d1c2      	bne.n	8009586 <_printf_float+0x2f2>
 8009600:	e6a3      	b.n	800934a <_printf_float+0xb6>
 8009602:	2301      	movs	r3, #1
 8009604:	4631      	mov	r1, r6
 8009606:	4628      	mov	r0, r5
 8009608:	9206      	str	r2, [sp, #24]
 800960a:	47b8      	blx	r7
 800960c:	3001      	adds	r0, #1
 800960e:	f43f ae9c 	beq.w	800934a <_printf_float+0xb6>
 8009612:	9a06      	ldr	r2, [sp, #24]
 8009614:	f10b 0b01 	add.w	fp, fp, #1
 8009618:	e7bb      	b.n	8009592 <_printf_float+0x2fe>
 800961a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800961e:	4631      	mov	r1, r6
 8009620:	4628      	mov	r0, r5
 8009622:	47b8      	blx	r7
 8009624:	3001      	adds	r0, #1
 8009626:	d1c0      	bne.n	80095aa <_printf_float+0x316>
 8009628:	e68f      	b.n	800934a <_printf_float+0xb6>
 800962a:	9a06      	ldr	r2, [sp, #24]
 800962c:	464b      	mov	r3, r9
 800962e:	4442      	add	r2, r8
 8009630:	4631      	mov	r1, r6
 8009632:	4628      	mov	r0, r5
 8009634:	47b8      	blx	r7
 8009636:	3001      	adds	r0, #1
 8009638:	d1c3      	bne.n	80095c2 <_printf_float+0x32e>
 800963a:	e686      	b.n	800934a <_printf_float+0xb6>
 800963c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009640:	f1ba 0f01 	cmp.w	sl, #1
 8009644:	dc01      	bgt.n	800964a <_printf_float+0x3b6>
 8009646:	07db      	lsls	r3, r3, #31
 8009648:	d536      	bpl.n	80096b8 <_printf_float+0x424>
 800964a:	2301      	movs	r3, #1
 800964c:	4642      	mov	r2, r8
 800964e:	4631      	mov	r1, r6
 8009650:	4628      	mov	r0, r5
 8009652:	47b8      	blx	r7
 8009654:	3001      	adds	r0, #1
 8009656:	f43f ae78 	beq.w	800934a <_printf_float+0xb6>
 800965a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800965e:	4631      	mov	r1, r6
 8009660:	4628      	mov	r0, r5
 8009662:	47b8      	blx	r7
 8009664:	3001      	adds	r0, #1
 8009666:	f43f ae70 	beq.w	800934a <_printf_float+0xb6>
 800966a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800966e:	2200      	movs	r2, #0
 8009670:	2300      	movs	r3, #0
 8009672:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009676:	f7f7 fa47 	bl	8000b08 <__aeabi_dcmpeq>
 800967a:	b9c0      	cbnz	r0, 80096ae <_printf_float+0x41a>
 800967c:	4653      	mov	r3, sl
 800967e:	f108 0201 	add.w	r2, r8, #1
 8009682:	4631      	mov	r1, r6
 8009684:	4628      	mov	r0, r5
 8009686:	47b8      	blx	r7
 8009688:	3001      	adds	r0, #1
 800968a:	d10c      	bne.n	80096a6 <_printf_float+0x412>
 800968c:	e65d      	b.n	800934a <_printf_float+0xb6>
 800968e:	2301      	movs	r3, #1
 8009690:	465a      	mov	r2, fp
 8009692:	4631      	mov	r1, r6
 8009694:	4628      	mov	r0, r5
 8009696:	47b8      	blx	r7
 8009698:	3001      	adds	r0, #1
 800969a:	f43f ae56 	beq.w	800934a <_printf_float+0xb6>
 800969e:	f108 0801 	add.w	r8, r8, #1
 80096a2:	45d0      	cmp	r8, sl
 80096a4:	dbf3      	blt.n	800968e <_printf_float+0x3fa>
 80096a6:	464b      	mov	r3, r9
 80096a8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80096ac:	e6df      	b.n	800946e <_printf_float+0x1da>
 80096ae:	f04f 0800 	mov.w	r8, #0
 80096b2:	f104 0b1a 	add.w	fp, r4, #26
 80096b6:	e7f4      	b.n	80096a2 <_printf_float+0x40e>
 80096b8:	2301      	movs	r3, #1
 80096ba:	4642      	mov	r2, r8
 80096bc:	e7e1      	b.n	8009682 <_printf_float+0x3ee>
 80096be:	2301      	movs	r3, #1
 80096c0:	464a      	mov	r2, r9
 80096c2:	4631      	mov	r1, r6
 80096c4:	4628      	mov	r0, r5
 80096c6:	47b8      	blx	r7
 80096c8:	3001      	adds	r0, #1
 80096ca:	f43f ae3e 	beq.w	800934a <_printf_float+0xb6>
 80096ce:	f108 0801 	add.w	r8, r8, #1
 80096d2:	68e3      	ldr	r3, [r4, #12]
 80096d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80096d6:	1a5b      	subs	r3, r3, r1
 80096d8:	4543      	cmp	r3, r8
 80096da:	dcf0      	bgt.n	80096be <_printf_float+0x42a>
 80096dc:	e6fc      	b.n	80094d8 <_printf_float+0x244>
 80096de:	f04f 0800 	mov.w	r8, #0
 80096e2:	f104 0919 	add.w	r9, r4, #25
 80096e6:	e7f4      	b.n	80096d2 <_printf_float+0x43e>

080096e8 <_printf_common>:
 80096e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096ec:	4616      	mov	r6, r2
 80096ee:	4698      	mov	r8, r3
 80096f0:	688a      	ldr	r2, [r1, #8]
 80096f2:	690b      	ldr	r3, [r1, #16]
 80096f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80096f8:	4293      	cmp	r3, r2
 80096fa:	bfb8      	it	lt
 80096fc:	4613      	movlt	r3, r2
 80096fe:	6033      	str	r3, [r6, #0]
 8009700:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009704:	4607      	mov	r7, r0
 8009706:	460c      	mov	r4, r1
 8009708:	b10a      	cbz	r2, 800970e <_printf_common+0x26>
 800970a:	3301      	adds	r3, #1
 800970c:	6033      	str	r3, [r6, #0]
 800970e:	6823      	ldr	r3, [r4, #0]
 8009710:	0699      	lsls	r1, r3, #26
 8009712:	bf42      	ittt	mi
 8009714:	6833      	ldrmi	r3, [r6, #0]
 8009716:	3302      	addmi	r3, #2
 8009718:	6033      	strmi	r3, [r6, #0]
 800971a:	6825      	ldr	r5, [r4, #0]
 800971c:	f015 0506 	ands.w	r5, r5, #6
 8009720:	d106      	bne.n	8009730 <_printf_common+0x48>
 8009722:	f104 0a19 	add.w	sl, r4, #25
 8009726:	68e3      	ldr	r3, [r4, #12]
 8009728:	6832      	ldr	r2, [r6, #0]
 800972a:	1a9b      	subs	r3, r3, r2
 800972c:	42ab      	cmp	r3, r5
 800972e:	dc26      	bgt.n	800977e <_printf_common+0x96>
 8009730:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009734:	6822      	ldr	r2, [r4, #0]
 8009736:	3b00      	subs	r3, #0
 8009738:	bf18      	it	ne
 800973a:	2301      	movne	r3, #1
 800973c:	0692      	lsls	r2, r2, #26
 800973e:	d42b      	bmi.n	8009798 <_printf_common+0xb0>
 8009740:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009744:	4641      	mov	r1, r8
 8009746:	4638      	mov	r0, r7
 8009748:	47c8      	blx	r9
 800974a:	3001      	adds	r0, #1
 800974c:	d01e      	beq.n	800978c <_printf_common+0xa4>
 800974e:	6823      	ldr	r3, [r4, #0]
 8009750:	6922      	ldr	r2, [r4, #16]
 8009752:	f003 0306 	and.w	r3, r3, #6
 8009756:	2b04      	cmp	r3, #4
 8009758:	bf02      	ittt	eq
 800975a:	68e5      	ldreq	r5, [r4, #12]
 800975c:	6833      	ldreq	r3, [r6, #0]
 800975e:	1aed      	subeq	r5, r5, r3
 8009760:	68a3      	ldr	r3, [r4, #8]
 8009762:	bf0c      	ite	eq
 8009764:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009768:	2500      	movne	r5, #0
 800976a:	4293      	cmp	r3, r2
 800976c:	bfc4      	itt	gt
 800976e:	1a9b      	subgt	r3, r3, r2
 8009770:	18ed      	addgt	r5, r5, r3
 8009772:	2600      	movs	r6, #0
 8009774:	341a      	adds	r4, #26
 8009776:	42b5      	cmp	r5, r6
 8009778:	d11a      	bne.n	80097b0 <_printf_common+0xc8>
 800977a:	2000      	movs	r0, #0
 800977c:	e008      	b.n	8009790 <_printf_common+0xa8>
 800977e:	2301      	movs	r3, #1
 8009780:	4652      	mov	r2, sl
 8009782:	4641      	mov	r1, r8
 8009784:	4638      	mov	r0, r7
 8009786:	47c8      	blx	r9
 8009788:	3001      	adds	r0, #1
 800978a:	d103      	bne.n	8009794 <_printf_common+0xac>
 800978c:	f04f 30ff 	mov.w	r0, #4294967295
 8009790:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009794:	3501      	adds	r5, #1
 8009796:	e7c6      	b.n	8009726 <_printf_common+0x3e>
 8009798:	18e1      	adds	r1, r4, r3
 800979a:	1c5a      	adds	r2, r3, #1
 800979c:	2030      	movs	r0, #48	@ 0x30
 800979e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80097a2:	4422      	add	r2, r4
 80097a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80097a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80097ac:	3302      	adds	r3, #2
 80097ae:	e7c7      	b.n	8009740 <_printf_common+0x58>
 80097b0:	2301      	movs	r3, #1
 80097b2:	4622      	mov	r2, r4
 80097b4:	4641      	mov	r1, r8
 80097b6:	4638      	mov	r0, r7
 80097b8:	47c8      	blx	r9
 80097ba:	3001      	adds	r0, #1
 80097bc:	d0e6      	beq.n	800978c <_printf_common+0xa4>
 80097be:	3601      	adds	r6, #1
 80097c0:	e7d9      	b.n	8009776 <_printf_common+0x8e>
	...

080097c4 <_printf_i>:
 80097c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80097c8:	7e0f      	ldrb	r7, [r1, #24]
 80097ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80097cc:	2f78      	cmp	r7, #120	@ 0x78
 80097ce:	4691      	mov	r9, r2
 80097d0:	4680      	mov	r8, r0
 80097d2:	460c      	mov	r4, r1
 80097d4:	469a      	mov	sl, r3
 80097d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80097da:	d807      	bhi.n	80097ec <_printf_i+0x28>
 80097dc:	2f62      	cmp	r7, #98	@ 0x62
 80097de:	d80a      	bhi.n	80097f6 <_printf_i+0x32>
 80097e0:	2f00      	cmp	r7, #0
 80097e2:	f000 80d1 	beq.w	8009988 <_printf_i+0x1c4>
 80097e6:	2f58      	cmp	r7, #88	@ 0x58
 80097e8:	f000 80b8 	beq.w	800995c <_printf_i+0x198>
 80097ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80097f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80097f4:	e03a      	b.n	800986c <_printf_i+0xa8>
 80097f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80097fa:	2b15      	cmp	r3, #21
 80097fc:	d8f6      	bhi.n	80097ec <_printf_i+0x28>
 80097fe:	a101      	add	r1, pc, #4	@ (adr r1, 8009804 <_printf_i+0x40>)
 8009800:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009804:	0800985d 	.word	0x0800985d
 8009808:	08009871 	.word	0x08009871
 800980c:	080097ed 	.word	0x080097ed
 8009810:	080097ed 	.word	0x080097ed
 8009814:	080097ed 	.word	0x080097ed
 8009818:	080097ed 	.word	0x080097ed
 800981c:	08009871 	.word	0x08009871
 8009820:	080097ed 	.word	0x080097ed
 8009824:	080097ed 	.word	0x080097ed
 8009828:	080097ed 	.word	0x080097ed
 800982c:	080097ed 	.word	0x080097ed
 8009830:	0800996f 	.word	0x0800996f
 8009834:	0800989b 	.word	0x0800989b
 8009838:	08009929 	.word	0x08009929
 800983c:	080097ed 	.word	0x080097ed
 8009840:	080097ed 	.word	0x080097ed
 8009844:	08009991 	.word	0x08009991
 8009848:	080097ed 	.word	0x080097ed
 800984c:	0800989b 	.word	0x0800989b
 8009850:	080097ed 	.word	0x080097ed
 8009854:	080097ed 	.word	0x080097ed
 8009858:	08009931 	.word	0x08009931
 800985c:	6833      	ldr	r3, [r6, #0]
 800985e:	1d1a      	adds	r2, r3, #4
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	6032      	str	r2, [r6, #0]
 8009864:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009868:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800986c:	2301      	movs	r3, #1
 800986e:	e09c      	b.n	80099aa <_printf_i+0x1e6>
 8009870:	6833      	ldr	r3, [r6, #0]
 8009872:	6820      	ldr	r0, [r4, #0]
 8009874:	1d19      	adds	r1, r3, #4
 8009876:	6031      	str	r1, [r6, #0]
 8009878:	0606      	lsls	r6, r0, #24
 800987a:	d501      	bpl.n	8009880 <_printf_i+0xbc>
 800987c:	681d      	ldr	r5, [r3, #0]
 800987e:	e003      	b.n	8009888 <_printf_i+0xc4>
 8009880:	0645      	lsls	r5, r0, #25
 8009882:	d5fb      	bpl.n	800987c <_printf_i+0xb8>
 8009884:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009888:	2d00      	cmp	r5, #0
 800988a:	da03      	bge.n	8009894 <_printf_i+0xd0>
 800988c:	232d      	movs	r3, #45	@ 0x2d
 800988e:	426d      	negs	r5, r5
 8009890:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009894:	4858      	ldr	r0, [pc, #352]	@ (80099f8 <_printf_i+0x234>)
 8009896:	230a      	movs	r3, #10
 8009898:	e011      	b.n	80098be <_printf_i+0xfa>
 800989a:	6821      	ldr	r1, [r4, #0]
 800989c:	6833      	ldr	r3, [r6, #0]
 800989e:	0608      	lsls	r0, r1, #24
 80098a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80098a4:	d402      	bmi.n	80098ac <_printf_i+0xe8>
 80098a6:	0649      	lsls	r1, r1, #25
 80098a8:	bf48      	it	mi
 80098aa:	b2ad      	uxthmi	r5, r5
 80098ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80098ae:	4852      	ldr	r0, [pc, #328]	@ (80099f8 <_printf_i+0x234>)
 80098b0:	6033      	str	r3, [r6, #0]
 80098b2:	bf14      	ite	ne
 80098b4:	230a      	movne	r3, #10
 80098b6:	2308      	moveq	r3, #8
 80098b8:	2100      	movs	r1, #0
 80098ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80098be:	6866      	ldr	r6, [r4, #4]
 80098c0:	60a6      	str	r6, [r4, #8]
 80098c2:	2e00      	cmp	r6, #0
 80098c4:	db05      	blt.n	80098d2 <_printf_i+0x10e>
 80098c6:	6821      	ldr	r1, [r4, #0]
 80098c8:	432e      	orrs	r6, r5
 80098ca:	f021 0104 	bic.w	r1, r1, #4
 80098ce:	6021      	str	r1, [r4, #0]
 80098d0:	d04b      	beq.n	800996a <_printf_i+0x1a6>
 80098d2:	4616      	mov	r6, r2
 80098d4:	fbb5 f1f3 	udiv	r1, r5, r3
 80098d8:	fb03 5711 	mls	r7, r3, r1, r5
 80098dc:	5dc7      	ldrb	r7, [r0, r7]
 80098de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80098e2:	462f      	mov	r7, r5
 80098e4:	42bb      	cmp	r3, r7
 80098e6:	460d      	mov	r5, r1
 80098e8:	d9f4      	bls.n	80098d4 <_printf_i+0x110>
 80098ea:	2b08      	cmp	r3, #8
 80098ec:	d10b      	bne.n	8009906 <_printf_i+0x142>
 80098ee:	6823      	ldr	r3, [r4, #0]
 80098f0:	07df      	lsls	r7, r3, #31
 80098f2:	d508      	bpl.n	8009906 <_printf_i+0x142>
 80098f4:	6923      	ldr	r3, [r4, #16]
 80098f6:	6861      	ldr	r1, [r4, #4]
 80098f8:	4299      	cmp	r1, r3
 80098fa:	bfde      	ittt	le
 80098fc:	2330      	movle	r3, #48	@ 0x30
 80098fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009902:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009906:	1b92      	subs	r2, r2, r6
 8009908:	6122      	str	r2, [r4, #16]
 800990a:	f8cd a000 	str.w	sl, [sp]
 800990e:	464b      	mov	r3, r9
 8009910:	aa03      	add	r2, sp, #12
 8009912:	4621      	mov	r1, r4
 8009914:	4640      	mov	r0, r8
 8009916:	f7ff fee7 	bl	80096e8 <_printf_common>
 800991a:	3001      	adds	r0, #1
 800991c:	d14a      	bne.n	80099b4 <_printf_i+0x1f0>
 800991e:	f04f 30ff 	mov.w	r0, #4294967295
 8009922:	b004      	add	sp, #16
 8009924:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009928:	6823      	ldr	r3, [r4, #0]
 800992a:	f043 0320 	orr.w	r3, r3, #32
 800992e:	6023      	str	r3, [r4, #0]
 8009930:	4832      	ldr	r0, [pc, #200]	@ (80099fc <_printf_i+0x238>)
 8009932:	2778      	movs	r7, #120	@ 0x78
 8009934:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009938:	6823      	ldr	r3, [r4, #0]
 800993a:	6831      	ldr	r1, [r6, #0]
 800993c:	061f      	lsls	r7, r3, #24
 800993e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009942:	d402      	bmi.n	800994a <_printf_i+0x186>
 8009944:	065f      	lsls	r7, r3, #25
 8009946:	bf48      	it	mi
 8009948:	b2ad      	uxthmi	r5, r5
 800994a:	6031      	str	r1, [r6, #0]
 800994c:	07d9      	lsls	r1, r3, #31
 800994e:	bf44      	itt	mi
 8009950:	f043 0320 	orrmi.w	r3, r3, #32
 8009954:	6023      	strmi	r3, [r4, #0]
 8009956:	b11d      	cbz	r5, 8009960 <_printf_i+0x19c>
 8009958:	2310      	movs	r3, #16
 800995a:	e7ad      	b.n	80098b8 <_printf_i+0xf4>
 800995c:	4826      	ldr	r0, [pc, #152]	@ (80099f8 <_printf_i+0x234>)
 800995e:	e7e9      	b.n	8009934 <_printf_i+0x170>
 8009960:	6823      	ldr	r3, [r4, #0]
 8009962:	f023 0320 	bic.w	r3, r3, #32
 8009966:	6023      	str	r3, [r4, #0]
 8009968:	e7f6      	b.n	8009958 <_printf_i+0x194>
 800996a:	4616      	mov	r6, r2
 800996c:	e7bd      	b.n	80098ea <_printf_i+0x126>
 800996e:	6833      	ldr	r3, [r6, #0]
 8009970:	6825      	ldr	r5, [r4, #0]
 8009972:	6961      	ldr	r1, [r4, #20]
 8009974:	1d18      	adds	r0, r3, #4
 8009976:	6030      	str	r0, [r6, #0]
 8009978:	062e      	lsls	r6, r5, #24
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	d501      	bpl.n	8009982 <_printf_i+0x1be>
 800997e:	6019      	str	r1, [r3, #0]
 8009980:	e002      	b.n	8009988 <_printf_i+0x1c4>
 8009982:	0668      	lsls	r0, r5, #25
 8009984:	d5fb      	bpl.n	800997e <_printf_i+0x1ba>
 8009986:	8019      	strh	r1, [r3, #0]
 8009988:	2300      	movs	r3, #0
 800998a:	6123      	str	r3, [r4, #16]
 800998c:	4616      	mov	r6, r2
 800998e:	e7bc      	b.n	800990a <_printf_i+0x146>
 8009990:	6833      	ldr	r3, [r6, #0]
 8009992:	1d1a      	adds	r2, r3, #4
 8009994:	6032      	str	r2, [r6, #0]
 8009996:	681e      	ldr	r6, [r3, #0]
 8009998:	6862      	ldr	r2, [r4, #4]
 800999a:	2100      	movs	r1, #0
 800999c:	4630      	mov	r0, r6
 800999e:	f7f6 fc37 	bl	8000210 <memchr>
 80099a2:	b108      	cbz	r0, 80099a8 <_printf_i+0x1e4>
 80099a4:	1b80      	subs	r0, r0, r6
 80099a6:	6060      	str	r0, [r4, #4]
 80099a8:	6863      	ldr	r3, [r4, #4]
 80099aa:	6123      	str	r3, [r4, #16]
 80099ac:	2300      	movs	r3, #0
 80099ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80099b2:	e7aa      	b.n	800990a <_printf_i+0x146>
 80099b4:	6923      	ldr	r3, [r4, #16]
 80099b6:	4632      	mov	r2, r6
 80099b8:	4649      	mov	r1, r9
 80099ba:	4640      	mov	r0, r8
 80099bc:	47d0      	blx	sl
 80099be:	3001      	adds	r0, #1
 80099c0:	d0ad      	beq.n	800991e <_printf_i+0x15a>
 80099c2:	6823      	ldr	r3, [r4, #0]
 80099c4:	079b      	lsls	r3, r3, #30
 80099c6:	d413      	bmi.n	80099f0 <_printf_i+0x22c>
 80099c8:	68e0      	ldr	r0, [r4, #12]
 80099ca:	9b03      	ldr	r3, [sp, #12]
 80099cc:	4298      	cmp	r0, r3
 80099ce:	bfb8      	it	lt
 80099d0:	4618      	movlt	r0, r3
 80099d2:	e7a6      	b.n	8009922 <_printf_i+0x15e>
 80099d4:	2301      	movs	r3, #1
 80099d6:	4632      	mov	r2, r6
 80099d8:	4649      	mov	r1, r9
 80099da:	4640      	mov	r0, r8
 80099dc:	47d0      	blx	sl
 80099de:	3001      	adds	r0, #1
 80099e0:	d09d      	beq.n	800991e <_printf_i+0x15a>
 80099e2:	3501      	adds	r5, #1
 80099e4:	68e3      	ldr	r3, [r4, #12]
 80099e6:	9903      	ldr	r1, [sp, #12]
 80099e8:	1a5b      	subs	r3, r3, r1
 80099ea:	42ab      	cmp	r3, r5
 80099ec:	dcf2      	bgt.n	80099d4 <_printf_i+0x210>
 80099ee:	e7eb      	b.n	80099c8 <_printf_i+0x204>
 80099f0:	2500      	movs	r5, #0
 80099f2:	f104 0619 	add.w	r6, r4, #25
 80099f6:	e7f5      	b.n	80099e4 <_printf_i+0x220>
 80099f8:	0800d7b0 	.word	0x0800d7b0
 80099fc:	0800d7c1 	.word	0x0800d7c1

08009a00 <_scanf_float>:
 8009a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a04:	b087      	sub	sp, #28
 8009a06:	4691      	mov	r9, r2
 8009a08:	9303      	str	r3, [sp, #12]
 8009a0a:	688b      	ldr	r3, [r1, #8]
 8009a0c:	1e5a      	subs	r2, r3, #1
 8009a0e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009a12:	bf81      	itttt	hi
 8009a14:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009a18:	eb03 0b05 	addhi.w	fp, r3, r5
 8009a1c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009a20:	608b      	strhi	r3, [r1, #8]
 8009a22:	680b      	ldr	r3, [r1, #0]
 8009a24:	460a      	mov	r2, r1
 8009a26:	f04f 0500 	mov.w	r5, #0
 8009a2a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009a2e:	f842 3b1c 	str.w	r3, [r2], #28
 8009a32:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009a36:	4680      	mov	r8, r0
 8009a38:	460c      	mov	r4, r1
 8009a3a:	bf98      	it	ls
 8009a3c:	f04f 0b00 	movls.w	fp, #0
 8009a40:	9201      	str	r2, [sp, #4]
 8009a42:	4616      	mov	r6, r2
 8009a44:	46aa      	mov	sl, r5
 8009a46:	462f      	mov	r7, r5
 8009a48:	9502      	str	r5, [sp, #8]
 8009a4a:	68a2      	ldr	r2, [r4, #8]
 8009a4c:	b15a      	cbz	r2, 8009a66 <_scanf_float+0x66>
 8009a4e:	f8d9 3000 	ldr.w	r3, [r9]
 8009a52:	781b      	ldrb	r3, [r3, #0]
 8009a54:	2b4e      	cmp	r3, #78	@ 0x4e
 8009a56:	d863      	bhi.n	8009b20 <_scanf_float+0x120>
 8009a58:	2b40      	cmp	r3, #64	@ 0x40
 8009a5a:	d83b      	bhi.n	8009ad4 <_scanf_float+0xd4>
 8009a5c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009a60:	b2c8      	uxtb	r0, r1
 8009a62:	280e      	cmp	r0, #14
 8009a64:	d939      	bls.n	8009ada <_scanf_float+0xda>
 8009a66:	b11f      	cbz	r7, 8009a70 <_scanf_float+0x70>
 8009a68:	6823      	ldr	r3, [r4, #0]
 8009a6a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009a6e:	6023      	str	r3, [r4, #0]
 8009a70:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009a74:	f1ba 0f01 	cmp.w	sl, #1
 8009a78:	f200 8114 	bhi.w	8009ca4 <_scanf_float+0x2a4>
 8009a7c:	9b01      	ldr	r3, [sp, #4]
 8009a7e:	429e      	cmp	r6, r3
 8009a80:	f200 8105 	bhi.w	8009c8e <_scanf_float+0x28e>
 8009a84:	2001      	movs	r0, #1
 8009a86:	b007      	add	sp, #28
 8009a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a8c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8009a90:	2a0d      	cmp	r2, #13
 8009a92:	d8e8      	bhi.n	8009a66 <_scanf_float+0x66>
 8009a94:	a101      	add	r1, pc, #4	@ (adr r1, 8009a9c <_scanf_float+0x9c>)
 8009a96:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009a9a:	bf00      	nop
 8009a9c:	08009be5 	.word	0x08009be5
 8009aa0:	08009a67 	.word	0x08009a67
 8009aa4:	08009a67 	.word	0x08009a67
 8009aa8:	08009a67 	.word	0x08009a67
 8009aac:	08009c41 	.word	0x08009c41
 8009ab0:	08009c1b 	.word	0x08009c1b
 8009ab4:	08009a67 	.word	0x08009a67
 8009ab8:	08009a67 	.word	0x08009a67
 8009abc:	08009bf3 	.word	0x08009bf3
 8009ac0:	08009a67 	.word	0x08009a67
 8009ac4:	08009a67 	.word	0x08009a67
 8009ac8:	08009a67 	.word	0x08009a67
 8009acc:	08009a67 	.word	0x08009a67
 8009ad0:	08009baf 	.word	0x08009baf
 8009ad4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8009ad8:	e7da      	b.n	8009a90 <_scanf_float+0x90>
 8009ada:	290e      	cmp	r1, #14
 8009adc:	d8c3      	bhi.n	8009a66 <_scanf_float+0x66>
 8009ade:	a001      	add	r0, pc, #4	@ (adr r0, 8009ae4 <_scanf_float+0xe4>)
 8009ae0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009ae4:	08009b9f 	.word	0x08009b9f
 8009ae8:	08009a67 	.word	0x08009a67
 8009aec:	08009b9f 	.word	0x08009b9f
 8009af0:	08009c2f 	.word	0x08009c2f
 8009af4:	08009a67 	.word	0x08009a67
 8009af8:	08009b41 	.word	0x08009b41
 8009afc:	08009b85 	.word	0x08009b85
 8009b00:	08009b85 	.word	0x08009b85
 8009b04:	08009b85 	.word	0x08009b85
 8009b08:	08009b85 	.word	0x08009b85
 8009b0c:	08009b85 	.word	0x08009b85
 8009b10:	08009b85 	.word	0x08009b85
 8009b14:	08009b85 	.word	0x08009b85
 8009b18:	08009b85 	.word	0x08009b85
 8009b1c:	08009b85 	.word	0x08009b85
 8009b20:	2b6e      	cmp	r3, #110	@ 0x6e
 8009b22:	d809      	bhi.n	8009b38 <_scanf_float+0x138>
 8009b24:	2b60      	cmp	r3, #96	@ 0x60
 8009b26:	d8b1      	bhi.n	8009a8c <_scanf_float+0x8c>
 8009b28:	2b54      	cmp	r3, #84	@ 0x54
 8009b2a:	d07b      	beq.n	8009c24 <_scanf_float+0x224>
 8009b2c:	2b59      	cmp	r3, #89	@ 0x59
 8009b2e:	d19a      	bne.n	8009a66 <_scanf_float+0x66>
 8009b30:	2d07      	cmp	r5, #7
 8009b32:	d198      	bne.n	8009a66 <_scanf_float+0x66>
 8009b34:	2508      	movs	r5, #8
 8009b36:	e02f      	b.n	8009b98 <_scanf_float+0x198>
 8009b38:	2b74      	cmp	r3, #116	@ 0x74
 8009b3a:	d073      	beq.n	8009c24 <_scanf_float+0x224>
 8009b3c:	2b79      	cmp	r3, #121	@ 0x79
 8009b3e:	e7f6      	b.n	8009b2e <_scanf_float+0x12e>
 8009b40:	6821      	ldr	r1, [r4, #0]
 8009b42:	05c8      	lsls	r0, r1, #23
 8009b44:	d51e      	bpl.n	8009b84 <_scanf_float+0x184>
 8009b46:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8009b4a:	6021      	str	r1, [r4, #0]
 8009b4c:	3701      	adds	r7, #1
 8009b4e:	f1bb 0f00 	cmp.w	fp, #0
 8009b52:	d003      	beq.n	8009b5c <_scanf_float+0x15c>
 8009b54:	3201      	adds	r2, #1
 8009b56:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009b5a:	60a2      	str	r2, [r4, #8]
 8009b5c:	68a3      	ldr	r3, [r4, #8]
 8009b5e:	3b01      	subs	r3, #1
 8009b60:	60a3      	str	r3, [r4, #8]
 8009b62:	6923      	ldr	r3, [r4, #16]
 8009b64:	3301      	adds	r3, #1
 8009b66:	6123      	str	r3, [r4, #16]
 8009b68:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009b6c:	3b01      	subs	r3, #1
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	f8c9 3004 	str.w	r3, [r9, #4]
 8009b74:	f340 8082 	ble.w	8009c7c <_scanf_float+0x27c>
 8009b78:	f8d9 3000 	ldr.w	r3, [r9]
 8009b7c:	3301      	adds	r3, #1
 8009b7e:	f8c9 3000 	str.w	r3, [r9]
 8009b82:	e762      	b.n	8009a4a <_scanf_float+0x4a>
 8009b84:	eb1a 0105 	adds.w	r1, sl, r5
 8009b88:	f47f af6d 	bne.w	8009a66 <_scanf_float+0x66>
 8009b8c:	6822      	ldr	r2, [r4, #0]
 8009b8e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8009b92:	6022      	str	r2, [r4, #0]
 8009b94:	460d      	mov	r5, r1
 8009b96:	468a      	mov	sl, r1
 8009b98:	f806 3b01 	strb.w	r3, [r6], #1
 8009b9c:	e7de      	b.n	8009b5c <_scanf_float+0x15c>
 8009b9e:	6822      	ldr	r2, [r4, #0]
 8009ba0:	0610      	lsls	r0, r2, #24
 8009ba2:	f57f af60 	bpl.w	8009a66 <_scanf_float+0x66>
 8009ba6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009baa:	6022      	str	r2, [r4, #0]
 8009bac:	e7f4      	b.n	8009b98 <_scanf_float+0x198>
 8009bae:	f1ba 0f00 	cmp.w	sl, #0
 8009bb2:	d10c      	bne.n	8009bce <_scanf_float+0x1ce>
 8009bb4:	b977      	cbnz	r7, 8009bd4 <_scanf_float+0x1d4>
 8009bb6:	6822      	ldr	r2, [r4, #0]
 8009bb8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009bbc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009bc0:	d108      	bne.n	8009bd4 <_scanf_float+0x1d4>
 8009bc2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009bc6:	6022      	str	r2, [r4, #0]
 8009bc8:	f04f 0a01 	mov.w	sl, #1
 8009bcc:	e7e4      	b.n	8009b98 <_scanf_float+0x198>
 8009bce:	f1ba 0f02 	cmp.w	sl, #2
 8009bd2:	d050      	beq.n	8009c76 <_scanf_float+0x276>
 8009bd4:	2d01      	cmp	r5, #1
 8009bd6:	d002      	beq.n	8009bde <_scanf_float+0x1de>
 8009bd8:	2d04      	cmp	r5, #4
 8009bda:	f47f af44 	bne.w	8009a66 <_scanf_float+0x66>
 8009bde:	3501      	adds	r5, #1
 8009be0:	b2ed      	uxtb	r5, r5
 8009be2:	e7d9      	b.n	8009b98 <_scanf_float+0x198>
 8009be4:	f1ba 0f01 	cmp.w	sl, #1
 8009be8:	f47f af3d 	bne.w	8009a66 <_scanf_float+0x66>
 8009bec:	f04f 0a02 	mov.w	sl, #2
 8009bf0:	e7d2      	b.n	8009b98 <_scanf_float+0x198>
 8009bf2:	b975      	cbnz	r5, 8009c12 <_scanf_float+0x212>
 8009bf4:	2f00      	cmp	r7, #0
 8009bf6:	f47f af37 	bne.w	8009a68 <_scanf_float+0x68>
 8009bfa:	6822      	ldr	r2, [r4, #0]
 8009bfc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009c00:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009c04:	f040 8103 	bne.w	8009e0e <_scanf_float+0x40e>
 8009c08:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009c0c:	6022      	str	r2, [r4, #0]
 8009c0e:	2501      	movs	r5, #1
 8009c10:	e7c2      	b.n	8009b98 <_scanf_float+0x198>
 8009c12:	2d03      	cmp	r5, #3
 8009c14:	d0e3      	beq.n	8009bde <_scanf_float+0x1de>
 8009c16:	2d05      	cmp	r5, #5
 8009c18:	e7df      	b.n	8009bda <_scanf_float+0x1da>
 8009c1a:	2d02      	cmp	r5, #2
 8009c1c:	f47f af23 	bne.w	8009a66 <_scanf_float+0x66>
 8009c20:	2503      	movs	r5, #3
 8009c22:	e7b9      	b.n	8009b98 <_scanf_float+0x198>
 8009c24:	2d06      	cmp	r5, #6
 8009c26:	f47f af1e 	bne.w	8009a66 <_scanf_float+0x66>
 8009c2a:	2507      	movs	r5, #7
 8009c2c:	e7b4      	b.n	8009b98 <_scanf_float+0x198>
 8009c2e:	6822      	ldr	r2, [r4, #0]
 8009c30:	0591      	lsls	r1, r2, #22
 8009c32:	f57f af18 	bpl.w	8009a66 <_scanf_float+0x66>
 8009c36:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009c3a:	6022      	str	r2, [r4, #0]
 8009c3c:	9702      	str	r7, [sp, #8]
 8009c3e:	e7ab      	b.n	8009b98 <_scanf_float+0x198>
 8009c40:	6822      	ldr	r2, [r4, #0]
 8009c42:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8009c46:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009c4a:	d005      	beq.n	8009c58 <_scanf_float+0x258>
 8009c4c:	0550      	lsls	r0, r2, #21
 8009c4e:	f57f af0a 	bpl.w	8009a66 <_scanf_float+0x66>
 8009c52:	2f00      	cmp	r7, #0
 8009c54:	f000 80db 	beq.w	8009e0e <_scanf_float+0x40e>
 8009c58:	0591      	lsls	r1, r2, #22
 8009c5a:	bf58      	it	pl
 8009c5c:	9902      	ldrpl	r1, [sp, #8]
 8009c5e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009c62:	bf58      	it	pl
 8009c64:	1a79      	subpl	r1, r7, r1
 8009c66:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009c6a:	bf58      	it	pl
 8009c6c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009c70:	6022      	str	r2, [r4, #0]
 8009c72:	2700      	movs	r7, #0
 8009c74:	e790      	b.n	8009b98 <_scanf_float+0x198>
 8009c76:	f04f 0a03 	mov.w	sl, #3
 8009c7a:	e78d      	b.n	8009b98 <_scanf_float+0x198>
 8009c7c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009c80:	4649      	mov	r1, r9
 8009c82:	4640      	mov	r0, r8
 8009c84:	4798      	blx	r3
 8009c86:	2800      	cmp	r0, #0
 8009c88:	f43f aedf 	beq.w	8009a4a <_scanf_float+0x4a>
 8009c8c:	e6eb      	b.n	8009a66 <_scanf_float+0x66>
 8009c8e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009c92:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009c96:	464a      	mov	r2, r9
 8009c98:	4640      	mov	r0, r8
 8009c9a:	4798      	blx	r3
 8009c9c:	6923      	ldr	r3, [r4, #16]
 8009c9e:	3b01      	subs	r3, #1
 8009ca0:	6123      	str	r3, [r4, #16]
 8009ca2:	e6eb      	b.n	8009a7c <_scanf_float+0x7c>
 8009ca4:	1e6b      	subs	r3, r5, #1
 8009ca6:	2b06      	cmp	r3, #6
 8009ca8:	d824      	bhi.n	8009cf4 <_scanf_float+0x2f4>
 8009caa:	2d02      	cmp	r5, #2
 8009cac:	d836      	bhi.n	8009d1c <_scanf_float+0x31c>
 8009cae:	9b01      	ldr	r3, [sp, #4]
 8009cb0:	429e      	cmp	r6, r3
 8009cb2:	f67f aee7 	bls.w	8009a84 <_scanf_float+0x84>
 8009cb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009cba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009cbe:	464a      	mov	r2, r9
 8009cc0:	4640      	mov	r0, r8
 8009cc2:	4798      	blx	r3
 8009cc4:	6923      	ldr	r3, [r4, #16]
 8009cc6:	3b01      	subs	r3, #1
 8009cc8:	6123      	str	r3, [r4, #16]
 8009cca:	e7f0      	b.n	8009cae <_scanf_float+0x2ae>
 8009ccc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009cd0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009cd4:	464a      	mov	r2, r9
 8009cd6:	4640      	mov	r0, r8
 8009cd8:	4798      	blx	r3
 8009cda:	6923      	ldr	r3, [r4, #16]
 8009cdc:	3b01      	subs	r3, #1
 8009cde:	6123      	str	r3, [r4, #16]
 8009ce0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009ce4:	fa5f fa8a 	uxtb.w	sl, sl
 8009ce8:	f1ba 0f02 	cmp.w	sl, #2
 8009cec:	d1ee      	bne.n	8009ccc <_scanf_float+0x2cc>
 8009cee:	3d03      	subs	r5, #3
 8009cf0:	b2ed      	uxtb	r5, r5
 8009cf2:	1b76      	subs	r6, r6, r5
 8009cf4:	6823      	ldr	r3, [r4, #0]
 8009cf6:	05da      	lsls	r2, r3, #23
 8009cf8:	d530      	bpl.n	8009d5c <_scanf_float+0x35c>
 8009cfa:	055b      	lsls	r3, r3, #21
 8009cfc:	d511      	bpl.n	8009d22 <_scanf_float+0x322>
 8009cfe:	9b01      	ldr	r3, [sp, #4]
 8009d00:	429e      	cmp	r6, r3
 8009d02:	f67f aebf 	bls.w	8009a84 <_scanf_float+0x84>
 8009d06:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009d0a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009d0e:	464a      	mov	r2, r9
 8009d10:	4640      	mov	r0, r8
 8009d12:	4798      	blx	r3
 8009d14:	6923      	ldr	r3, [r4, #16]
 8009d16:	3b01      	subs	r3, #1
 8009d18:	6123      	str	r3, [r4, #16]
 8009d1a:	e7f0      	b.n	8009cfe <_scanf_float+0x2fe>
 8009d1c:	46aa      	mov	sl, r5
 8009d1e:	46b3      	mov	fp, r6
 8009d20:	e7de      	b.n	8009ce0 <_scanf_float+0x2e0>
 8009d22:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009d26:	6923      	ldr	r3, [r4, #16]
 8009d28:	2965      	cmp	r1, #101	@ 0x65
 8009d2a:	f103 33ff 	add.w	r3, r3, #4294967295
 8009d2e:	f106 35ff 	add.w	r5, r6, #4294967295
 8009d32:	6123      	str	r3, [r4, #16]
 8009d34:	d00c      	beq.n	8009d50 <_scanf_float+0x350>
 8009d36:	2945      	cmp	r1, #69	@ 0x45
 8009d38:	d00a      	beq.n	8009d50 <_scanf_float+0x350>
 8009d3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009d3e:	464a      	mov	r2, r9
 8009d40:	4640      	mov	r0, r8
 8009d42:	4798      	blx	r3
 8009d44:	6923      	ldr	r3, [r4, #16]
 8009d46:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009d4a:	3b01      	subs	r3, #1
 8009d4c:	1eb5      	subs	r5, r6, #2
 8009d4e:	6123      	str	r3, [r4, #16]
 8009d50:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009d54:	464a      	mov	r2, r9
 8009d56:	4640      	mov	r0, r8
 8009d58:	4798      	blx	r3
 8009d5a:	462e      	mov	r6, r5
 8009d5c:	6822      	ldr	r2, [r4, #0]
 8009d5e:	f012 0210 	ands.w	r2, r2, #16
 8009d62:	d001      	beq.n	8009d68 <_scanf_float+0x368>
 8009d64:	2000      	movs	r0, #0
 8009d66:	e68e      	b.n	8009a86 <_scanf_float+0x86>
 8009d68:	7032      	strb	r2, [r6, #0]
 8009d6a:	6823      	ldr	r3, [r4, #0]
 8009d6c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009d70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d74:	d125      	bne.n	8009dc2 <_scanf_float+0x3c2>
 8009d76:	9b02      	ldr	r3, [sp, #8]
 8009d78:	429f      	cmp	r7, r3
 8009d7a:	d00a      	beq.n	8009d92 <_scanf_float+0x392>
 8009d7c:	1bda      	subs	r2, r3, r7
 8009d7e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8009d82:	429e      	cmp	r6, r3
 8009d84:	bf28      	it	cs
 8009d86:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8009d8a:	4922      	ldr	r1, [pc, #136]	@ (8009e14 <_scanf_float+0x414>)
 8009d8c:	4630      	mov	r0, r6
 8009d8e:	f000 f919 	bl	8009fc4 <siprintf>
 8009d92:	9901      	ldr	r1, [sp, #4]
 8009d94:	2200      	movs	r2, #0
 8009d96:	4640      	mov	r0, r8
 8009d98:	f7ff f9ca 	bl	8009130 <_strtod_r>
 8009d9c:	9b03      	ldr	r3, [sp, #12]
 8009d9e:	6821      	ldr	r1, [r4, #0]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	f011 0f02 	tst.w	r1, #2
 8009da6:	ec57 6b10 	vmov	r6, r7, d0
 8009daa:	f103 0204 	add.w	r2, r3, #4
 8009dae:	d015      	beq.n	8009ddc <_scanf_float+0x3dc>
 8009db0:	9903      	ldr	r1, [sp, #12]
 8009db2:	600a      	str	r2, [r1, #0]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	e9c3 6700 	strd	r6, r7, [r3]
 8009dba:	68e3      	ldr	r3, [r4, #12]
 8009dbc:	3301      	adds	r3, #1
 8009dbe:	60e3      	str	r3, [r4, #12]
 8009dc0:	e7d0      	b.n	8009d64 <_scanf_float+0x364>
 8009dc2:	9b04      	ldr	r3, [sp, #16]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d0e4      	beq.n	8009d92 <_scanf_float+0x392>
 8009dc8:	9905      	ldr	r1, [sp, #20]
 8009dca:	230a      	movs	r3, #10
 8009dcc:	3101      	adds	r1, #1
 8009dce:	4640      	mov	r0, r8
 8009dd0:	f002 f9ea 	bl	800c1a8 <_strtol_r>
 8009dd4:	9b04      	ldr	r3, [sp, #16]
 8009dd6:	9e05      	ldr	r6, [sp, #20]
 8009dd8:	1ac2      	subs	r2, r0, r3
 8009dda:	e7d0      	b.n	8009d7e <_scanf_float+0x37e>
 8009ddc:	f011 0f04 	tst.w	r1, #4
 8009de0:	9903      	ldr	r1, [sp, #12]
 8009de2:	600a      	str	r2, [r1, #0]
 8009de4:	d1e6      	bne.n	8009db4 <_scanf_float+0x3b4>
 8009de6:	681d      	ldr	r5, [r3, #0]
 8009de8:	4632      	mov	r2, r6
 8009dea:	463b      	mov	r3, r7
 8009dec:	4630      	mov	r0, r6
 8009dee:	4639      	mov	r1, r7
 8009df0:	f7f6 febc 	bl	8000b6c <__aeabi_dcmpun>
 8009df4:	b128      	cbz	r0, 8009e02 <_scanf_float+0x402>
 8009df6:	4808      	ldr	r0, [pc, #32]	@ (8009e18 <_scanf_float+0x418>)
 8009df8:	f000 fa06 	bl	800a208 <nanf>
 8009dfc:	ed85 0a00 	vstr	s0, [r5]
 8009e00:	e7db      	b.n	8009dba <_scanf_float+0x3ba>
 8009e02:	4630      	mov	r0, r6
 8009e04:	4639      	mov	r1, r7
 8009e06:	f7f6 ff0f 	bl	8000c28 <__aeabi_d2f>
 8009e0a:	6028      	str	r0, [r5, #0]
 8009e0c:	e7d5      	b.n	8009dba <_scanf_float+0x3ba>
 8009e0e:	2700      	movs	r7, #0
 8009e10:	e62e      	b.n	8009a70 <_scanf_float+0x70>
 8009e12:	bf00      	nop
 8009e14:	0800d7d2 	.word	0x0800d7d2
 8009e18:	0800d971 	.word	0x0800d971

08009e1c <std>:
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	b510      	push	{r4, lr}
 8009e20:	4604      	mov	r4, r0
 8009e22:	e9c0 3300 	strd	r3, r3, [r0]
 8009e26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009e2a:	6083      	str	r3, [r0, #8]
 8009e2c:	8181      	strh	r1, [r0, #12]
 8009e2e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009e30:	81c2      	strh	r2, [r0, #14]
 8009e32:	6183      	str	r3, [r0, #24]
 8009e34:	4619      	mov	r1, r3
 8009e36:	2208      	movs	r2, #8
 8009e38:	305c      	adds	r0, #92	@ 0x5c
 8009e3a:	f000 f928 	bl	800a08e <memset>
 8009e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8009e74 <std+0x58>)
 8009e40:	6263      	str	r3, [r4, #36]	@ 0x24
 8009e42:	4b0d      	ldr	r3, [pc, #52]	@ (8009e78 <std+0x5c>)
 8009e44:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009e46:	4b0d      	ldr	r3, [pc, #52]	@ (8009e7c <std+0x60>)
 8009e48:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8009e80 <std+0x64>)
 8009e4c:	6323      	str	r3, [r4, #48]	@ 0x30
 8009e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8009e84 <std+0x68>)
 8009e50:	6224      	str	r4, [r4, #32]
 8009e52:	429c      	cmp	r4, r3
 8009e54:	d006      	beq.n	8009e64 <std+0x48>
 8009e56:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009e5a:	4294      	cmp	r4, r2
 8009e5c:	d002      	beq.n	8009e64 <std+0x48>
 8009e5e:	33d0      	adds	r3, #208	@ 0xd0
 8009e60:	429c      	cmp	r4, r3
 8009e62:	d105      	bne.n	8009e70 <std+0x54>
 8009e64:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009e68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e6c:	f000 b9b0 	b.w	800a1d0 <__retarget_lock_init_recursive>
 8009e70:	bd10      	pop	{r4, pc}
 8009e72:	bf00      	nop
 8009e74:	0800a009 	.word	0x0800a009
 8009e78:	0800a02b 	.word	0x0800a02b
 8009e7c:	0800a063 	.word	0x0800a063
 8009e80:	0800a087 	.word	0x0800a087
 8009e84:	20000694 	.word	0x20000694

08009e88 <stdio_exit_handler>:
 8009e88:	4a02      	ldr	r2, [pc, #8]	@ (8009e94 <stdio_exit_handler+0xc>)
 8009e8a:	4903      	ldr	r1, [pc, #12]	@ (8009e98 <stdio_exit_handler+0x10>)
 8009e8c:	4803      	ldr	r0, [pc, #12]	@ (8009e9c <stdio_exit_handler+0x14>)
 8009e8e:	f000 b869 	b.w	8009f64 <_fwalk_sglue>
 8009e92:	bf00      	nop
 8009e94:	20000034 	.word	0x20000034
 8009e98:	0800c801 	.word	0x0800c801
 8009e9c:	200001b0 	.word	0x200001b0

08009ea0 <cleanup_stdio>:
 8009ea0:	6841      	ldr	r1, [r0, #4]
 8009ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8009ed4 <cleanup_stdio+0x34>)
 8009ea4:	4299      	cmp	r1, r3
 8009ea6:	b510      	push	{r4, lr}
 8009ea8:	4604      	mov	r4, r0
 8009eaa:	d001      	beq.n	8009eb0 <cleanup_stdio+0x10>
 8009eac:	f002 fca8 	bl	800c800 <_fflush_r>
 8009eb0:	68a1      	ldr	r1, [r4, #8]
 8009eb2:	4b09      	ldr	r3, [pc, #36]	@ (8009ed8 <cleanup_stdio+0x38>)
 8009eb4:	4299      	cmp	r1, r3
 8009eb6:	d002      	beq.n	8009ebe <cleanup_stdio+0x1e>
 8009eb8:	4620      	mov	r0, r4
 8009eba:	f002 fca1 	bl	800c800 <_fflush_r>
 8009ebe:	68e1      	ldr	r1, [r4, #12]
 8009ec0:	4b06      	ldr	r3, [pc, #24]	@ (8009edc <cleanup_stdio+0x3c>)
 8009ec2:	4299      	cmp	r1, r3
 8009ec4:	d004      	beq.n	8009ed0 <cleanup_stdio+0x30>
 8009ec6:	4620      	mov	r0, r4
 8009ec8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ecc:	f002 bc98 	b.w	800c800 <_fflush_r>
 8009ed0:	bd10      	pop	{r4, pc}
 8009ed2:	bf00      	nop
 8009ed4:	20000694 	.word	0x20000694
 8009ed8:	200006fc 	.word	0x200006fc
 8009edc:	20000764 	.word	0x20000764

08009ee0 <global_stdio_init.part.0>:
 8009ee0:	b510      	push	{r4, lr}
 8009ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8009f10 <global_stdio_init.part.0+0x30>)
 8009ee4:	4c0b      	ldr	r4, [pc, #44]	@ (8009f14 <global_stdio_init.part.0+0x34>)
 8009ee6:	4a0c      	ldr	r2, [pc, #48]	@ (8009f18 <global_stdio_init.part.0+0x38>)
 8009ee8:	601a      	str	r2, [r3, #0]
 8009eea:	4620      	mov	r0, r4
 8009eec:	2200      	movs	r2, #0
 8009eee:	2104      	movs	r1, #4
 8009ef0:	f7ff ff94 	bl	8009e1c <std>
 8009ef4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009ef8:	2201      	movs	r2, #1
 8009efa:	2109      	movs	r1, #9
 8009efc:	f7ff ff8e 	bl	8009e1c <std>
 8009f00:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009f04:	2202      	movs	r2, #2
 8009f06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f0a:	2112      	movs	r1, #18
 8009f0c:	f7ff bf86 	b.w	8009e1c <std>
 8009f10:	200007cc 	.word	0x200007cc
 8009f14:	20000694 	.word	0x20000694
 8009f18:	08009e89 	.word	0x08009e89

08009f1c <__sfp_lock_acquire>:
 8009f1c:	4801      	ldr	r0, [pc, #4]	@ (8009f24 <__sfp_lock_acquire+0x8>)
 8009f1e:	f000 b958 	b.w	800a1d2 <__retarget_lock_acquire_recursive>
 8009f22:	bf00      	nop
 8009f24:	200007d5 	.word	0x200007d5

08009f28 <__sfp_lock_release>:
 8009f28:	4801      	ldr	r0, [pc, #4]	@ (8009f30 <__sfp_lock_release+0x8>)
 8009f2a:	f000 b953 	b.w	800a1d4 <__retarget_lock_release_recursive>
 8009f2e:	bf00      	nop
 8009f30:	200007d5 	.word	0x200007d5

08009f34 <__sinit>:
 8009f34:	b510      	push	{r4, lr}
 8009f36:	4604      	mov	r4, r0
 8009f38:	f7ff fff0 	bl	8009f1c <__sfp_lock_acquire>
 8009f3c:	6a23      	ldr	r3, [r4, #32]
 8009f3e:	b11b      	cbz	r3, 8009f48 <__sinit+0x14>
 8009f40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f44:	f7ff bff0 	b.w	8009f28 <__sfp_lock_release>
 8009f48:	4b04      	ldr	r3, [pc, #16]	@ (8009f5c <__sinit+0x28>)
 8009f4a:	6223      	str	r3, [r4, #32]
 8009f4c:	4b04      	ldr	r3, [pc, #16]	@ (8009f60 <__sinit+0x2c>)
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d1f5      	bne.n	8009f40 <__sinit+0xc>
 8009f54:	f7ff ffc4 	bl	8009ee0 <global_stdio_init.part.0>
 8009f58:	e7f2      	b.n	8009f40 <__sinit+0xc>
 8009f5a:	bf00      	nop
 8009f5c:	08009ea1 	.word	0x08009ea1
 8009f60:	200007cc 	.word	0x200007cc

08009f64 <_fwalk_sglue>:
 8009f64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f68:	4607      	mov	r7, r0
 8009f6a:	4688      	mov	r8, r1
 8009f6c:	4614      	mov	r4, r2
 8009f6e:	2600      	movs	r6, #0
 8009f70:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009f74:	f1b9 0901 	subs.w	r9, r9, #1
 8009f78:	d505      	bpl.n	8009f86 <_fwalk_sglue+0x22>
 8009f7a:	6824      	ldr	r4, [r4, #0]
 8009f7c:	2c00      	cmp	r4, #0
 8009f7e:	d1f7      	bne.n	8009f70 <_fwalk_sglue+0xc>
 8009f80:	4630      	mov	r0, r6
 8009f82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f86:	89ab      	ldrh	r3, [r5, #12]
 8009f88:	2b01      	cmp	r3, #1
 8009f8a:	d907      	bls.n	8009f9c <_fwalk_sglue+0x38>
 8009f8c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009f90:	3301      	adds	r3, #1
 8009f92:	d003      	beq.n	8009f9c <_fwalk_sglue+0x38>
 8009f94:	4629      	mov	r1, r5
 8009f96:	4638      	mov	r0, r7
 8009f98:	47c0      	blx	r8
 8009f9a:	4306      	orrs	r6, r0
 8009f9c:	3568      	adds	r5, #104	@ 0x68
 8009f9e:	e7e9      	b.n	8009f74 <_fwalk_sglue+0x10>

08009fa0 <iprintf>:
 8009fa0:	b40f      	push	{r0, r1, r2, r3}
 8009fa2:	b507      	push	{r0, r1, r2, lr}
 8009fa4:	4906      	ldr	r1, [pc, #24]	@ (8009fc0 <iprintf+0x20>)
 8009fa6:	ab04      	add	r3, sp, #16
 8009fa8:	6808      	ldr	r0, [r1, #0]
 8009faa:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fae:	6881      	ldr	r1, [r0, #8]
 8009fb0:	9301      	str	r3, [sp, #4]
 8009fb2:	f002 fa89 	bl	800c4c8 <_vfiprintf_r>
 8009fb6:	b003      	add	sp, #12
 8009fb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009fbc:	b004      	add	sp, #16
 8009fbe:	4770      	bx	lr
 8009fc0:	200001ac 	.word	0x200001ac

08009fc4 <siprintf>:
 8009fc4:	b40e      	push	{r1, r2, r3}
 8009fc6:	b510      	push	{r4, lr}
 8009fc8:	b09d      	sub	sp, #116	@ 0x74
 8009fca:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009fcc:	9002      	str	r0, [sp, #8]
 8009fce:	9006      	str	r0, [sp, #24]
 8009fd0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009fd4:	480a      	ldr	r0, [pc, #40]	@ (800a000 <siprintf+0x3c>)
 8009fd6:	9107      	str	r1, [sp, #28]
 8009fd8:	9104      	str	r1, [sp, #16]
 8009fda:	490a      	ldr	r1, [pc, #40]	@ (800a004 <siprintf+0x40>)
 8009fdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fe0:	9105      	str	r1, [sp, #20]
 8009fe2:	2400      	movs	r4, #0
 8009fe4:	a902      	add	r1, sp, #8
 8009fe6:	6800      	ldr	r0, [r0, #0]
 8009fe8:	9301      	str	r3, [sp, #4]
 8009fea:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009fec:	f002 f946 	bl	800c27c <_svfiprintf_r>
 8009ff0:	9b02      	ldr	r3, [sp, #8]
 8009ff2:	701c      	strb	r4, [r3, #0]
 8009ff4:	b01d      	add	sp, #116	@ 0x74
 8009ff6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ffa:	b003      	add	sp, #12
 8009ffc:	4770      	bx	lr
 8009ffe:	bf00      	nop
 800a000:	200001ac 	.word	0x200001ac
 800a004:	ffff0208 	.word	0xffff0208

0800a008 <__sread>:
 800a008:	b510      	push	{r4, lr}
 800a00a:	460c      	mov	r4, r1
 800a00c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a010:	f000 f890 	bl	800a134 <_read_r>
 800a014:	2800      	cmp	r0, #0
 800a016:	bfab      	itete	ge
 800a018:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a01a:	89a3      	ldrhlt	r3, [r4, #12]
 800a01c:	181b      	addge	r3, r3, r0
 800a01e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a022:	bfac      	ite	ge
 800a024:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a026:	81a3      	strhlt	r3, [r4, #12]
 800a028:	bd10      	pop	{r4, pc}

0800a02a <__swrite>:
 800a02a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a02e:	461f      	mov	r7, r3
 800a030:	898b      	ldrh	r3, [r1, #12]
 800a032:	05db      	lsls	r3, r3, #23
 800a034:	4605      	mov	r5, r0
 800a036:	460c      	mov	r4, r1
 800a038:	4616      	mov	r6, r2
 800a03a:	d505      	bpl.n	800a048 <__swrite+0x1e>
 800a03c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a040:	2302      	movs	r3, #2
 800a042:	2200      	movs	r2, #0
 800a044:	f000 f864 	bl	800a110 <_lseek_r>
 800a048:	89a3      	ldrh	r3, [r4, #12]
 800a04a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a04e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a052:	81a3      	strh	r3, [r4, #12]
 800a054:	4632      	mov	r2, r6
 800a056:	463b      	mov	r3, r7
 800a058:	4628      	mov	r0, r5
 800a05a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a05e:	f000 b87b 	b.w	800a158 <_write_r>

0800a062 <__sseek>:
 800a062:	b510      	push	{r4, lr}
 800a064:	460c      	mov	r4, r1
 800a066:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a06a:	f000 f851 	bl	800a110 <_lseek_r>
 800a06e:	1c43      	adds	r3, r0, #1
 800a070:	89a3      	ldrh	r3, [r4, #12]
 800a072:	bf15      	itete	ne
 800a074:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a076:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a07a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a07e:	81a3      	strheq	r3, [r4, #12]
 800a080:	bf18      	it	ne
 800a082:	81a3      	strhne	r3, [r4, #12]
 800a084:	bd10      	pop	{r4, pc}

0800a086 <__sclose>:
 800a086:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a08a:	f000 b831 	b.w	800a0f0 <_close_r>

0800a08e <memset>:
 800a08e:	4402      	add	r2, r0
 800a090:	4603      	mov	r3, r0
 800a092:	4293      	cmp	r3, r2
 800a094:	d100      	bne.n	800a098 <memset+0xa>
 800a096:	4770      	bx	lr
 800a098:	f803 1b01 	strb.w	r1, [r3], #1
 800a09c:	e7f9      	b.n	800a092 <memset+0x4>

0800a09e <strncmp>:
 800a09e:	b510      	push	{r4, lr}
 800a0a0:	b16a      	cbz	r2, 800a0be <strncmp+0x20>
 800a0a2:	3901      	subs	r1, #1
 800a0a4:	1884      	adds	r4, r0, r2
 800a0a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0aa:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a0ae:	429a      	cmp	r2, r3
 800a0b0:	d103      	bne.n	800a0ba <strncmp+0x1c>
 800a0b2:	42a0      	cmp	r0, r4
 800a0b4:	d001      	beq.n	800a0ba <strncmp+0x1c>
 800a0b6:	2a00      	cmp	r2, #0
 800a0b8:	d1f5      	bne.n	800a0a6 <strncmp+0x8>
 800a0ba:	1ad0      	subs	r0, r2, r3
 800a0bc:	bd10      	pop	{r4, pc}
 800a0be:	4610      	mov	r0, r2
 800a0c0:	e7fc      	b.n	800a0bc <strncmp+0x1e>

0800a0c2 <strncpy>:
 800a0c2:	b510      	push	{r4, lr}
 800a0c4:	3901      	subs	r1, #1
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	b132      	cbz	r2, 800a0d8 <strncpy+0x16>
 800a0ca:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a0ce:	f803 4b01 	strb.w	r4, [r3], #1
 800a0d2:	3a01      	subs	r2, #1
 800a0d4:	2c00      	cmp	r4, #0
 800a0d6:	d1f7      	bne.n	800a0c8 <strncpy+0x6>
 800a0d8:	441a      	add	r2, r3
 800a0da:	2100      	movs	r1, #0
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d100      	bne.n	800a0e2 <strncpy+0x20>
 800a0e0:	bd10      	pop	{r4, pc}
 800a0e2:	f803 1b01 	strb.w	r1, [r3], #1
 800a0e6:	e7f9      	b.n	800a0dc <strncpy+0x1a>

0800a0e8 <_localeconv_r>:
 800a0e8:	4800      	ldr	r0, [pc, #0]	@ (800a0ec <_localeconv_r+0x4>)
 800a0ea:	4770      	bx	lr
 800a0ec:	20000130 	.word	0x20000130

0800a0f0 <_close_r>:
 800a0f0:	b538      	push	{r3, r4, r5, lr}
 800a0f2:	4d06      	ldr	r5, [pc, #24]	@ (800a10c <_close_r+0x1c>)
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	4604      	mov	r4, r0
 800a0f8:	4608      	mov	r0, r1
 800a0fa:	602b      	str	r3, [r5, #0]
 800a0fc:	f7f8 fdda 	bl	8002cb4 <_close>
 800a100:	1c43      	adds	r3, r0, #1
 800a102:	d102      	bne.n	800a10a <_close_r+0x1a>
 800a104:	682b      	ldr	r3, [r5, #0]
 800a106:	b103      	cbz	r3, 800a10a <_close_r+0x1a>
 800a108:	6023      	str	r3, [r4, #0]
 800a10a:	bd38      	pop	{r3, r4, r5, pc}
 800a10c:	200007d0 	.word	0x200007d0

0800a110 <_lseek_r>:
 800a110:	b538      	push	{r3, r4, r5, lr}
 800a112:	4d07      	ldr	r5, [pc, #28]	@ (800a130 <_lseek_r+0x20>)
 800a114:	4604      	mov	r4, r0
 800a116:	4608      	mov	r0, r1
 800a118:	4611      	mov	r1, r2
 800a11a:	2200      	movs	r2, #0
 800a11c:	602a      	str	r2, [r5, #0]
 800a11e:	461a      	mov	r2, r3
 800a120:	f7f8 fdef 	bl	8002d02 <_lseek>
 800a124:	1c43      	adds	r3, r0, #1
 800a126:	d102      	bne.n	800a12e <_lseek_r+0x1e>
 800a128:	682b      	ldr	r3, [r5, #0]
 800a12a:	b103      	cbz	r3, 800a12e <_lseek_r+0x1e>
 800a12c:	6023      	str	r3, [r4, #0]
 800a12e:	bd38      	pop	{r3, r4, r5, pc}
 800a130:	200007d0 	.word	0x200007d0

0800a134 <_read_r>:
 800a134:	b538      	push	{r3, r4, r5, lr}
 800a136:	4d07      	ldr	r5, [pc, #28]	@ (800a154 <_read_r+0x20>)
 800a138:	4604      	mov	r4, r0
 800a13a:	4608      	mov	r0, r1
 800a13c:	4611      	mov	r1, r2
 800a13e:	2200      	movs	r2, #0
 800a140:	602a      	str	r2, [r5, #0]
 800a142:	461a      	mov	r2, r3
 800a144:	f7f8 fd7d 	bl	8002c42 <_read>
 800a148:	1c43      	adds	r3, r0, #1
 800a14a:	d102      	bne.n	800a152 <_read_r+0x1e>
 800a14c:	682b      	ldr	r3, [r5, #0]
 800a14e:	b103      	cbz	r3, 800a152 <_read_r+0x1e>
 800a150:	6023      	str	r3, [r4, #0]
 800a152:	bd38      	pop	{r3, r4, r5, pc}
 800a154:	200007d0 	.word	0x200007d0

0800a158 <_write_r>:
 800a158:	b538      	push	{r3, r4, r5, lr}
 800a15a:	4d07      	ldr	r5, [pc, #28]	@ (800a178 <_write_r+0x20>)
 800a15c:	4604      	mov	r4, r0
 800a15e:	4608      	mov	r0, r1
 800a160:	4611      	mov	r1, r2
 800a162:	2200      	movs	r2, #0
 800a164:	602a      	str	r2, [r5, #0]
 800a166:	461a      	mov	r2, r3
 800a168:	f7f8 fd88 	bl	8002c7c <_write>
 800a16c:	1c43      	adds	r3, r0, #1
 800a16e:	d102      	bne.n	800a176 <_write_r+0x1e>
 800a170:	682b      	ldr	r3, [r5, #0]
 800a172:	b103      	cbz	r3, 800a176 <_write_r+0x1e>
 800a174:	6023      	str	r3, [r4, #0]
 800a176:	bd38      	pop	{r3, r4, r5, pc}
 800a178:	200007d0 	.word	0x200007d0

0800a17c <__errno>:
 800a17c:	4b01      	ldr	r3, [pc, #4]	@ (800a184 <__errno+0x8>)
 800a17e:	6818      	ldr	r0, [r3, #0]
 800a180:	4770      	bx	lr
 800a182:	bf00      	nop
 800a184:	200001ac 	.word	0x200001ac

0800a188 <__libc_init_array>:
 800a188:	b570      	push	{r4, r5, r6, lr}
 800a18a:	4d0d      	ldr	r5, [pc, #52]	@ (800a1c0 <__libc_init_array+0x38>)
 800a18c:	4c0d      	ldr	r4, [pc, #52]	@ (800a1c4 <__libc_init_array+0x3c>)
 800a18e:	1b64      	subs	r4, r4, r5
 800a190:	10a4      	asrs	r4, r4, #2
 800a192:	2600      	movs	r6, #0
 800a194:	42a6      	cmp	r6, r4
 800a196:	d109      	bne.n	800a1ac <__libc_init_array+0x24>
 800a198:	4d0b      	ldr	r5, [pc, #44]	@ (800a1c8 <__libc_init_array+0x40>)
 800a19a:	4c0c      	ldr	r4, [pc, #48]	@ (800a1cc <__libc_init_array+0x44>)
 800a19c:	f003 fad4 	bl	800d748 <_init>
 800a1a0:	1b64      	subs	r4, r4, r5
 800a1a2:	10a4      	asrs	r4, r4, #2
 800a1a4:	2600      	movs	r6, #0
 800a1a6:	42a6      	cmp	r6, r4
 800a1a8:	d105      	bne.n	800a1b6 <__libc_init_array+0x2e>
 800a1aa:	bd70      	pop	{r4, r5, r6, pc}
 800a1ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1b0:	4798      	blx	r3
 800a1b2:	3601      	adds	r6, #1
 800a1b4:	e7ee      	b.n	800a194 <__libc_init_array+0xc>
 800a1b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1ba:	4798      	blx	r3
 800a1bc:	3601      	adds	r6, #1
 800a1be:	e7f2      	b.n	800a1a6 <__libc_init_array+0x1e>
 800a1c0:	0800dfa4 	.word	0x0800dfa4
 800a1c4:	0800dfa4 	.word	0x0800dfa4
 800a1c8:	0800dfa4 	.word	0x0800dfa4
 800a1cc:	0800dfa8 	.word	0x0800dfa8

0800a1d0 <__retarget_lock_init_recursive>:
 800a1d0:	4770      	bx	lr

0800a1d2 <__retarget_lock_acquire_recursive>:
 800a1d2:	4770      	bx	lr

0800a1d4 <__retarget_lock_release_recursive>:
 800a1d4:	4770      	bx	lr

0800a1d6 <memcpy>:
 800a1d6:	440a      	add	r2, r1
 800a1d8:	4291      	cmp	r1, r2
 800a1da:	f100 33ff 	add.w	r3, r0, #4294967295
 800a1de:	d100      	bne.n	800a1e2 <memcpy+0xc>
 800a1e0:	4770      	bx	lr
 800a1e2:	b510      	push	{r4, lr}
 800a1e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a1ec:	4291      	cmp	r1, r2
 800a1ee:	d1f9      	bne.n	800a1e4 <memcpy+0xe>
 800a1f0:	bd10      	pop	{r4, pc}
 800a1f2:	0000      	movs	r0, r0
 800a1f4:	0000      	movs	r0, r0
	...

0800a1f8 <nan>:
 800a1f8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a200 <nan+0x8>
 800a1fc:	4770      	bx	lr
 800a1fe:	bf00      	nop
 800a200:	00000000 	.word	0x00000000
 800a204:	7ff80000 	.word	0x7ff80000

0800a208 <nanf>:
 800a208:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a210 <nanf+0x8>
 800a20c:	4770      	bx	lr
 800a20e:	bf00      	nop
 800a210:	7fc00000 	.word	0x7fc00000

0800a214 <quorem>:
 800a214:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a218:	6903      	ldr	r3, [r0, #16]
 800a21a:	690c      	ldr	r4, [r1, #16]
 800a21c:	42a3      	cmp	r3, r4
 800a21e:	4607      	mov	r7, r0
 800a220:	db7e      	blt.n	800a320 <quorem+0x10c>
 800a222:	3c01      	subs	r4, #1
 800a224:	f101 0814 	add.w	r8, r1, #20
 800a228:	00a3      	lsls	r3, r4, #2
 800a22a:	f100 0514 	add.w	r5, r0, #20
 800a22e:	9300      	str	r3, [sp, #0]
 800a230:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a234:	9301      	str	r3, [sp, #4]
 800a236:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a23a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a23e:	3301      	adds	r3, #1
 800a240:	429a      	cmp	r2, r3
 800a242:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a246:	fbb2 f6f3 	udiv	r6, r2, r3
 800a24a:	d32e      	bcc.n	800a2aa <quorem+0x96>
 800a24c:	f04f 0a00 	mov.w	sl, #0
 800a250:	46c4      	mov	ip, r8
 800a252:	46ae      	mov	lr, r5
 800a254:	46d3      	mov	fp, sl
 800a256:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a25a:	b298      	uxth	r0, r3
 800a25c:	fb06 a000 	mla	r0, r6, r0, sl
 800a260:	0c02      	lsrs	r2, r0, #16
 800a262:	0c1b      	lsrs	r3, r3, #16
 800a264:	fb06 2303 	mla	r3, r6, r3, r2
 800a268:	f8de 2000 	ldr.w	r2, [lr]
 800a26c:	b280      	uxth	r0, r0
 800a26e:	b292      	uxth	r2, r2
 800a270:	1a12      	subs	r2, r2, r0
 800a272:	445a      	add	r2, fp
 800a274:	f8de 0000 	ldr.w	r0, [lr]
 800a278:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a27c:	b29b      	uxth	r3, r3
 800a27e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a282:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a286:	b292      	uxth	r2, r2
 800a288:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a28c:	45e1      	cmp	r9, ip
 800a28e:	f84e 2b04 	str.w	r2, [lr], #4
 800a292:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a296:	d2de      	bcs.n	800a256 <quorem+0x42>
 800a298:	9b00      	ldr	r3, [sp, #0]
 800a29a:	58eb      	ldr	r3, [r5, r3]
 800a29c:	b92b      	cbnz	r3, 800a2aa <quorem+0x96>
 800a29e:	9b01      	ldr	r3, [sp, #4]
 800a2a0:	3b04      	subs	r3, #4
 800a2a2:	429d      	cmp	r5, r3
 800a2a4:	461a      	mov	r2, r3
 800a2a6:	d32f      	bcc.n	800a308 <quorem+0xf4>
 800a2a8:	613c      	str	r4, [r7, #16]
 800a2aa:	4638      	mov	r0, r7
 800a2ac:	f001 fd14 	bl	800bcd8 <__mcmp>
 800a2b0:	2800      	cmp	r0, #0
 800a2b2:	db25      	blt.n	800a300 <quorem+0xec>
 800a2b4:	4629      	mov	r1, r5
 800a2b6:	2000      	movs	r0, #0
 800a2b8:	f858 2b04 	ldr.w	r2, [r8], #4
 800a2bc:	f8d1 c000 	ldr.w	ip, [r1]
 800a2c0:	fa1f fe82 	uxth.w	lr, r2
 800a2c4:	fa1f f38c 	uxth.w	r3, ip
 800a2c8:	eba3 030e 	sub.w	r3, r3, lr
 800a2cc:	4403      	add	r3, r0
 800a2ce:	0c12      	lsrs	r2, r2, #16
 800a2d0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a2d4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a2d8:	b29b      	uxth	r3, r3
 800a2da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a2de:	45c1      	cmp	r9, r8
 800a2e0:	f841 3b04 	str.w	r3, [r1], #4
 800a2e4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a2e8:	d2e6      	bcs.n	800a2b8 <quorem+0xa4>
 800a2ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a2ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a2f2:	b922      	cbnz	r2, 800a2fe <quorem+0xea>
 800a2f4:	3b04      	subs	r3, #4
 800a2f6:	429d      	cmp	r5, r3
 800a2f8:	461a      	mov	r2, r3
 800a2fa:	d30b      	bcc.n	800a314 <quorem+0x100>
 800a2fc:	613c      	str	r4, [r7, #16]
 800a2fe:	3601      	adds	r6, #1
 800a300:	4630      	mov	r0, r6
 800a302:	b003      	add	sp, #12
 800a304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a308:	6812      	ldr	r2, [r2, #0]
 800a30a:	3b04      	subs	r3, #4
 800a30c:	2a00      	cmp	r2, #0
 800a30e:	d1cb      	bne.n	800a2a8 <quorem+0x94>
 800a310:	3c01      	subs	r4, #1
 800a312:	e7c6      	b.n	800a2a2 <quorem+0x8e>
 800a314:	6812      	ldr	r2, [r2, #0]
 800a316:	3b04      	subs	r3, #4
 800a318:	2a00      	cmp	r2, #0
 800a31a:	d1ef      	bne.n	800a2fc <quorem+0xe8>
 800a31c:	3c01      	subs	r4, #1
 800a31e:	e7ea      	b.n	800a2f6 <quorem+0xe2>
 800a320:	2000      	movs	r0, #0
 800a322:	e7ee      	b.n	800a302 <quorem+0xee>
 800a324:	0000      	movs	r0, r0
	...

0800a328 <_dtoa_r>:
 800a328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a32c:	69c7      	ldr	r7, [r0, #28]
 800a32e:	b097      	sub	sp, #92	@ 0x5c
 800a330:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a334:	ec55 4b10 	vmov	r4, r5, d0
 800a338:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a33a:	9107      	str	r1, [sp, #28]
 800a33c:	4681      	mov	r9, r0
 800a33e:	920c      	str	r2, [sp, #48]	@ 0x30
 800a340:	9311      	str	r3, [sp, #68]	@ 0x44
 800a342:	b97f      	cbnz	r7, 800a364 <_dtoa_r+0x3c>
 800a344:	2010      	movs	r0, #16
 800a346:	f001 f943 	bl	800b5d0 <malloc>
 800a34a:	4602      	mov	r2, r0
 800a34c:	f8c9 001c 	str.w	r0, [r9, #28]
 800a350:	b920      	cbnz	r0, 800a35c <_dtoa_r+0x34>
 800a352:	4ba9      	ldr	r3, [pc, #676]	@ (800a5f8 <_dtoa_r+0x2d0>)
 800a354:	21ef      	movs	r1, #239	@ 0xef
 800a356:	48a9      	ldr	r0, [pc, #676]	@ (800a5fc <_dtoa_r+0x2d4>)
 800a358:	f002 fb38 	bl	800c9cc <__assert_func>
 800a35c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a360:	6007      	str	r7, [r0, #0]
 800a362:	60c7      	str	r7, [r0, #12]
 800a364:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a368:	6819      	ldr	r1, [r3, #0]
 800a36a:	b159      	cbz	r1, 800a384 <_dtoa_r+0x5c>
 800a36c:	685a      	ldr	r2, [r3, #4]
 800a36e:	604a      	str	r2, [r1, #4]
 800a370:	2301      	movs	r3, #1
 800a372:	4093      	lsls	r3, r2
 800a374:	608b      	str	r3, [r1, #8]
 800a376:	4648      	mov	r0, r9
 800a378:	f001 fa32 	bl	800b7e0 <_Bfree>
 800a37c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a380:	2200      	movs	r2, #0
 800a382:	601a      	str	r2, [r3, #0]
 800a384:	1e2b      	subs	r3, r5, #0
 800a386:	bfb9      	ittee	lt
 800a388:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a38c:	9305      	strlt	r3, [sp, #20]
 800a38e:	2300      	movge	r3, #0
 800a390:	6033      	strge	r3, [r6, #0]
 800a392:	9f05      	ldr	r7, [sp, #20]
 800a394:	4b9a      	ldr	r3, [pc, #616]	@ (800a600 <_dtoa_r+0x2d8>)
 800a396:	bfbc      	itt	lt
 800a398:	2201      	movlt	r2, #1
 800a39a:	6032      	strlt	r2, [r6, #0]
 800a39c:	43bb      	bics	r3, r7
 800a39e:	d112      	bne.n	800a3c6 <_dtoa_r+0x9e>
 800a3a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a3a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a3a6:	6013      	str	r3, [r2, #0]
 800a3a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a3ac:	4323      	orrs	r3, r4
 800a3ae:	f000 855a 	beq.w	800ae66 <_dtoa_r+0xb3e>
 800a3b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a3b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a614 <_dtoa_r+0x2ec>
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	f000 855c 	beq.w	800ae76 <_dtoa_r+0xb4e>
 800a3be:	f10a 0303 	add.w	r3, sl, #3
 800a3c2:	f000 bd56 	b.w	800ae72 <_dtoa_r+0xb4a>
 800a3c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	ec51 0b17 	vmov	r0, r1, d7
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a3d6:	f7f6 fb97 	bl	8000b08 <__aeabi_dcmpeq>
 800a3da:	4680      	mov	r8, r0
 800a3dc:	b158      	cbz	r0, 800a3f6 <_dtoa_r+0xce>
 800a3de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a3e0:	2301      	movs	r3, #1
 800a3e2:	6013      	str	r3, [r2, #0]
 800a3e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a3e6:	b113      	cbz	r3, 800a3ee <_dtoa_r+0xc6>
 800a3e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a3ea:	4b86      	ldr	r3, [pc, #536]	@ (800a604 <_dtoa_r+0x2dc>)
 800a3ec:	6013      	str	r3, [r2, #0]
 800a3ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a618 <_dtoa_r+0x2f0>
 800a3f2:	f000 bd40 	b.w	800ae76 <_dtoa_r+0xb4e>
 800a3f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a3fa:	aa14      	add	r2, sp, #80	@ 0x50
 800a3fc:	a915      	add	r1, sp, #84	@ 0x54
 800a3fe:	4648      	mov	r0, r9
 800a400:	f001 fd8a 	bl	800bf18 <__d2b>
 800a404:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a408:	9002      	str	r0, [sp, #8]
 800a40a:	2e00      	cmp	r6, #0
 800a40c:	d078      	beq.n	800a500 <_dtoa_r+0x1d8>
 800a40e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a410:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a414:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a418:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a41c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a420:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a424:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a428:	4619      	mov	r1, r3
 800a42a:	2200      	movs	r2, #0
 800a42c:	4b76      	ldr	r3, [pc, #472]	@ (800a608 <_dtoa_r+0x2e0>)
 800a42e:	f7f5 ff4b 	bl	80002c8 <__aeabi_dsub>
 800a432:	a36b      	add	r3, pc, #428	@ (adr r3, 800a5e0 <_dtoa_r+0x2b8>)
 800a434:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a438:	f7f6 f8fe 	bl	8000638 <__aeabi_dmul>
 800a43c:	a36a      	add	r3, pc, #424	@ (adr r3, 800a5e8 <_dtoa_r+0x2c0>)
 800a43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a442:	f7f5 ff43 	bl	80002cc <__adddf3>
 800a446:	4604      	mov	r4, r0
 800a448:	4630      	mov	r0, r6
 800a44a:	460d      	mov	r5, r1
 800a44c:	f7f6 f88a 	bl	8000564 <__aeabi_i2d>
 800a450:	a367      	add	r3, pc, #412	@ (adr r3, 800a5f0 <_dtoa_r+0x2c8>)
 800a452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a456:	f7f6 f8ef 	bl	8000638 <__aeabi_dmul>
 800a45a:	4602      	mov	r2, r0
 800a45c:	460b      	mov	r3, r1
 800a45e:	4620      	mov	r0, r4
 800a460:	4629      	mov	r1, r5
 800a462:	f7f5 ff33 	bl	80002cc <__adddf3>
 800a466:	4604      	mov	r4, r0
 800a468:	460d      	mov	r5, r1
 800a46a:	f7f6 fb95 	bl	8000b98 <__aeabi_d2iz>
 800a46e:	2200      	movs	r2, #0
 800a470:	4607      	mov	r7, r0
 800a472:	2300      	movs	r3, #0
 800a474:	4620      	mov	r0, r4
 800a476:	4629      	mov	r1, r5
 800a478:	f7f6 fb50 	bl	8000b1c <__aeabi_dcmplt>
 800a47c:	b140      	cbz	r0, 800a490 <_dtoa_r+0x168>
 800a47e:	4638      	mov	r0, r7
 800a480:	f7f6 f870 	bl	8000564 <__aeabi_i2d>
 800a484:	4622      	mov	r2, r4
 800a486:	462b      	mov	r3, r5
 800a488:	f7f6 fb3e 	bl	8000b08 <__aeabi_dcmpeq>
 800a48c:	b900      	cbnz	r0, 800a490 <_dtoa_r+0x168>
 800a48e:	3f01      	subs	r7, #1
 800a490:	2f16      	cmp	r7, #22
 800a492:	d852      	bhi.n	800a53a <_dtoa_r+0x212>
 800a494:	4b5d      	ldr	r3, [pc, #372]	@ (800a60c <_dtoa_r+0x2e4>)
 800a496:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a49a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a49e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a4a2:	f7f6 fb3b 	bl	8000b1c <__aeabi_dcmplt>
 800a4a6:	2800      	cmp	r0, #0
 800a4a8:	d049      	beq.n	800a53e <_dtoa_r+0x216>
 800a4aa:	3f01      	subs	r7, #1
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	9310      	str	r3, [sp, #64]	@ 0x40
 800a4b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a4b2:	1b9b      	subs	r3, r3, r6
 800a4b4:	1e5a      	subs	r2, r3, #1
 800a4b6:	bf45      	ittet	mi
 800a4b8:	f1c3 0301 	rsbmi	r3, r3, #1
 800a4bc:	9300      	strmi	r3, [sp, #0]
 800a4be:	2300      	movpl	r3, #0
 800a4c0:	2300      	movmi	r3, #0
 800a4c2:	9206      	str	r2, [sp, #24]
 800a4c4:	bf54      	ite	pl
 800a4c6:	9300      	strpl	r3, [sp, #0]
 800a4c8:	9306      	strmi	r3, [sp, #24]
 800a4ca:	2f00      	cmp	r7, #0
 800a4cc:	db39      	blt.n	800a542 <_dtoa_r+0x21a>
 800a4ce:	9b06      	ldr	r3, [sp, #24]
 800a4d0:	970d      	str	r7, [sp, #52]	@ 0x34
 800a4d2:	443b      	add	r3, r7
 800a4d4:	9306      	str	r3, [sp, #24]
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	9308      	str	r3, [sp, #32]
 800a4da:	9b07      	ldr	r3, [sp, #28]
 800a4dc:	2b09      	cmp	r3, #9
 800a4de:	d863      	bhi.n	800a5a8 <_dtoa_r+0x280>
 800a4e0:	2b05      	cmp	r3, #5
 800a4e2:	bfc4      	itt	gt
 800a4e4:	3b04      	subgt	r3, #4
 800a4e6:	9307      	strgt	r3, [sp, #28]
 800a4e8:	9b07      	ldr	r3, [sp, #28]
 800a4ea:	f1a3 0302 	sub.w	r3, r3, #2
 800a4ee:	bfcc      	ite	gt
 800a4f0:	2400      	movgt	r4, #0
 800a4f2:	2401      	movle	r4, #1
 800a4f4:	2b03      	cmp	r3, #3
 800a4f6:	d863      	bhi.n	800a5c0 <_dtoa_r+0x298>
 800a4f8:	e8df f003 	tbb	[pc, r3]
 800a4fc:	2b375452 	.word	0x2b375452
 800a500:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a504:	441e      	add	r6, r3
 800a506:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a50a:	2b20      	cmp	r3, #32
 800a50c:	bfc1      	itttt	gt
 800a50e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a512:	409f      	lslgt	r7, r3
 800a514:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a518:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a51c:	bfd6      	itet	le
 800a51e:	f1c3 0320 	rsble	r3, r3, #32
 800a522:	ea47 0003 	orrgt.w	r0, r7, r3
 800a526:	fa04 f003 	lslle.w	r0, r4, r3
 800a52a:	f7f6 f80b 	bl	8000544 <__aeabi_ui2d>
 800a52e:	2201      	movs	r2, #1
 800a530:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a534:	3e01      	subs	r6, #1
 800a536:	9212      	str	r2, [sp, #72]	@ 0x48
 800a538:	e776      	b.n	800a428 <_dtoa_r+0x100>
 800a53a:	2301      	movs	r3, #1
 800a53c:	e7b7      	b.n	800a4ae <_dtoa_r+0x186>
 800a53e:	9010      	str	r0, [sp, #64]	@ 0x40
 800a540:	e7b6      	b.n	800a4b0 <_dtoa_r+0x188>
 800a542:	9b00      	ldr	r3, [sp, #0]
 800a544:	1bdb      	subs	r3, r3, r7
 800a546:	9300      	str	r3, [sp, #0]
 800a548:	427b      	negs	r3, r7
 800a54a:	9308      	str	r3, [sp, #32]
 800a54c:	2300      	movs	r3, #0
 800a54e:	930d      	str	r3, [sp, #52]	@ 0x34
 800a550:	e7c3      	b.n	800a4da <_dtoa_r+0x1b2>
 800a552:	2301      	movs	r3, #1
 800a554:	9309      	str	r3, [sp, #36]	@ 0x24
 800a556:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a558:	eb07 0b03 	add.w	fp, r7, r3
 800a55c:	f10b 0301 	add.w	r3, fp, #1
 800a560:	2b01      	cmp	r3, #1
 800a562:	9303      	str	r3, [sp, #12]
 800a564:	bfb8      	it	lt
 800a566:	2301      	movlt	r3, #1
 800a568:	e006      	b.n	800a578 <_dtoa_r+0x250>
 800a56a:	2301      	movs	r3, #1
 800a56c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a56e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a570:	2b00      	cmp	r3, #0
 800a572:	dd28      	ble.n	800a5c6 <_dtoa_r+0x29e>
 800a574:	469b      	mov	fp, r3
 800a576:	9303      	str	r3, [sp, #12]
 800a578:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a57c:	2100      	movs	r1, #0
 800a57e:	2204      	movs	r2, #4
 800a580:	f102 0514 	add.w	r5, r2, #20
 800a584:	429d      	cmp	r5, r3
 800a586:	d926      	bls.n	800a5d6 <_dtoa_r+0x2ae>
 800a588:	6041      	str	r1, [r0, #4]
 800a58a:	4648      	mov	r0, r9
 800a58c:	f001 f8e8 	bl	800b760 <_Balloc>
 800a590:	4682      	mov	sl, r0
 800a592:	2800      	cmp	r0, #0
 800a594:	d142      	bne.n	800a61c <_dtoa_r+0x2f4>
 800a596:	4b1e      	ldr	r3, [pc, #120]	@ (800a610 <_dtoa_r+0x2e8>)
 800a598:	4602      	mov	r2, r0
 800a59a:	f240 11af 	movw	r1, #431	@ 0x1af
 800a59e:	e6da      	b.n	800a356 <_dtoa_r+0x2e>
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	e7e3      	b.n	800a56c <_dtoa_r+0x244>
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	e7d5      	b.n	800a554 <_dtoa_r+0x22c>
 800a5a8:	2401      	movs	r4, #1
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	9307      	str	r3, [sp, #28]
 800a5ae:	9409      	str	r4, [sp, #36]	@ 0x24
 800a5b0:	f04f 3bff 	mov.w	fp, #4294967295
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	f8cd b00c 	str.w	fp, [sp, #12]
 800a5ba:	2312      	movs	r3, #18
 800a5bc:	920c      	str	r2, [sp, #48]	@ 0x30
 800a5be:	e7db      	b.n	800a578 <_dtoa_r+0x250>
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5c4:	e7f4      	b.n	800a5b0 <_dtoa_r+0x288>
 800a5c6:	f04f 0b01 	mov.w	fp, #1
 800a5ca:	f8cd b00c 	str.w	fp, [sp, #12]
 800a5ce:	465b      	mov	r3, fp
 800a5d0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a5d4:	e7d0      	b.n	800a578 <_dtoa_r+0x250>
 800a5d6:	3101      	adds	r1, #1
 800a5d8:	0052      	lsls	r2, r2, #1
 800a5da:	e7d1      	b.n	800a580 <_dtoa_r+0x258>
 800a5dc:	f3af 8000 	nop.w
 800a5e0:	636f4361 	.word	0x636f4361
 800a5e4:	3fd287a7 	.word	0x3fd287a7
 800a5e8:	8b60c8b3 	.word	0x8b60c8b3
 800a5ec:	3fc68a28 	.word	0x3fc68a28
 800a5f0:	509f79fb 	.word	0x509f79fb
 800a5f4:	3fd34413 	.word	0x3fd34413
 800a5f8:	0800d7ec 	.word	0x0800d7ec
 800a5fc:	0800d803 	.word	0x0800d803
 800a600:	7ff00000 	.word	0x7ff00000
 800a604:	0800d7af 	.word	0x0800d7af
 800a608:	3ff80000 	.word	0x3ff80000
 800a60c:	0800da00 	.word	0x0800da00
 800a610:	0800d85b 	.word	0x0800d85b
 800a614:	0800d7e8 	.word	0x0800d7e8
 800a618:	0800d7ae 	.word	0x0800d7ae
 800a61c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a620:	6018      	str	r0, [r3, #0]
 800a622:	9b03      	ldr	r3, [sp, #12]
 800a624:	2b0e      	cmp	r3, #14
 800a626:	f200 80a1 	bhi.w	800a76c <_dtoa_r+0x444>
 800a62a:	2c00      	cmp	r4, #0
 800a62c:	f000 809e 	beq.w	800a76c <_dtoa_r+0x444>
 800a630:	2f00      	cmp	r7, #0
 800a632:	dd33      	ble.n	800a69c <_dtoa_r+0x374>
 800a634:	4b9c      	ldr	r3, [pc, #624]	@ (800a8a8 <_dtoa_r+0x580>)
 800a636:	f007 020f 	and.w	r2, r7, #15
 800a63a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a63e:	ed93 7b00 	vldr	d7, [r3]
 800a642:	05f8      	lsls	r0, r7, #23
 800a644:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a648:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a64c:	d516      	bpl.n	800a67c <_dtoa_r+0x354>
 800a64e:	4b97      	ldr	r3, [pc, #604]	@ (800a8ac <_dtoa_r+0x584>)
 800a650:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a654:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a658:	f7f6 f918 	bl	800088c <__aeabi_ddiv>
 800a65c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a660:	f004 040f 	and.w	r4, r4, #15
 800a664:	2603      	movs	r6, #3
 800a666:	4d91      	ldr	r5, [pc, #580]	@ (800a8ac <_dtoa_r+0x584>)
 800a668:	b954      	cbnz	r4, 800a680 <_dtoa_r+0x358>
 800a66a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a66e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a672:	f7f6 f90b 	bl	800088c <__aeabi_ddiv>
 800a676:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a67a:	e028      	b.n	800a6ce <_dtoa_r+0x3a6>
 800a67c:	2602      	movs	r6, #2
 800a67e:	e7f2      	b.n	800a666 <_dtoa_r+0x33e>
 800a680:	07e1      	lsls	r1, r4, #31
 800a682:	d508      	bpl.n	800a696 <_dtoa_r+0x36e>
 800a684:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a688:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a68c:	f7f5 ffd4 	bl	8000638 <__aeabi_dmul>
 800a690:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a694:	3601      	adds	r6, #1
 800a696:	1064      	asrs	r4, r4, #1
 800a698:	3508      	adds	r5, #8
 800a69a:	e7e5      	b.n	800a668 <_dtoa_r+0x340>
 800a69c:	f000 80af 	beq.w	800a7fe <_dtoa_r+0x4d6>
 800a6a0:	427c      	negs	r4, r7
 800a6a2:	4b81      	ldr	r3, [pc, #516]	@ (800a8a8 <_dtoa_r+0x580>)
 800a6a4:	4d81      	ldr	r5, [pc, #516]	@ (800a8ac <_dtoa_r+0x584>)
 800a6a6:	f004 020f 	and.w	r2, r4, #15
 800a6aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a6b6:	f7f5 ffbf 	bl	8000638 <__aeabi_dmul>
 800a6ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a6be:	1124      	asrs	r4, r4, #4
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	2602      	movs	r6, #2
 800a6c4:	2c00      	cmp	r4, #0
 800a6c6:	f040 808f 	bne.w	800a7e8 <_dtoa_r+0x4c0>
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d1d3      	bne.n	800a676 <_dtoa_r+0x34e>
 800a6ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a6d0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	f000 8094 	beq.w	800a802 <_dtoa_r+0x4da>
 800a6da:	4b75      	ldr	r3, [pc, #468]	@ (800a8b0 <_dtoa_r+0x588>)
 800a6dc:	2200      	movs	r2, #0
 800a6de:	4620      	mov	r0, r4
 800a6e0:	4629      	mov	r1, r5
 800a6e2:	f7f6 fa1b 	bl	8000b1c <__aeabi_dcmplt>
 800a6e6:	2800      	cmp	r0, #0
 800a6e8:	f000 808b 	beq.w	800a802 <_dtoa_r+0x4da>
 800a6ec:	9b03      	ldr	r3, [sp, #12]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	f000 8087 	beq.w	800a802 <_dtoa_r+0x4da>
 800a6f4:	f1bb 0f00 	cmp.w	fp, #0
 800a6f8:	dd34      	ble.n	800a764 <_dtoa_r+0x43c>
 800a6fa:	4620      	mov	r0, r4
 800a6fc:	4b6d      	ldr	r3, [pc, #436]	@ (800a8b4 <_dtoa_r+0x58c>)
 800a6fe:	2200      	movs	r2, #0
 800a700:	4629      	mov	r1, r5
 800a702:	f7f5 ff99 	bl	8000638 <__aeabi_dmul>
 800a706:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a70a:	f107 38ff 	add.w	r8, r7, #4294967295
 800a70e:	3601      	adds	r6, #1
 800a710:	465c      	mov	r4, fp
 800a712:	4630      	mov	r0, r6
 800a714:	f7f5 ff26 	bl	8000564 <__aeabi_i2d>
 800a718:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a71c:	f7f5 ff8c 	bl	8000638 <__aeabi_dmul>
 800a720:	4b65      	ldr	r3, [pc, #404]	@ (800a8b8 <_dtoa_r+0x590>)
 800a722:	2200      	movs	r2, #0
 800a724:	f7f5 fdd2 	bl	80002cc <__adddf3>
 800a728:	4605      	mov	r5, r0
 800a72a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a72e:	2c00      	cmp	r4, #0
 800a730:	d16a      	bne.n	800a808 <_dtoa_r+0x4e0>
 800a732:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a736:	4b61      	ldr	r3, [pc, #388]	@ (800a8bc <_dtoa_r+0x594>)
 800a738:	2200      	movs	r2, #0
 800a73a:	f7f5 fdc5 	bl	80002c8 <__aeabi_dsub>
 800a73e:	4602      	mov	r2, r0
 800a740:	460b      	mov	r3, r1
 800a742:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a746:	462a      	mov	r2, r5
 800a748:	4633      	mov	r3, r6
 800a74a:	f7f6 fa05 	bl	8000b58 <__aeabi_dcmpgt>
 800a74e:	2800      	cmp	r0, #0
 800a750:	f040 8298 	bne.w	800ac84 <_dtoa_r+0x95c>
 800a754:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a758:	462a      	mov	r2, r5
 800a75a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a75e:	f7f6 f9dd 	bl	8000b1c <__aeabi_dcmplt>
 800a762:	bb38      	cbnz	r0, 800a7b4 <_dtoa_r+0x48c>
 800a764:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a768:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a76c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a76e:	2b00      	cmp	r3, #0
 800a770:	f2c0 8157 	blt.w	800aa22 <_dtoa_r+0x6fa>
 800a774:	2f0e      	cmp	r7, #14
 800a776:	f300 8154 	bgt.w	800aa22 <_dtoa_r+0x6fa>
 800a77a:	4b4b      	ldr	r3, [pc, #300]	@ (800a8a8 <_dtoa_r+0x580>)
 800a77c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a780:	ed93 7b00 	vldr	d7, [r3]
 800a784:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a786:	2b00      	cmp	r3, #0
 800a788:	ed8d 7b00 	vstr	d7, [sp]
 800a78c:	f280 80e5 	bge.w	800a95a <_dtoa_r+0x632>
 800a790:	9b03      	ldr	r3, [sp, #12]
 800a792:	2b00      	cmp	r3, #0
 800a794:	f300 80e1 	bgt.w	800a95a <_dtoa_r+0x632>
 800a798:	d10c      	bne.n	800a7b4 <_dtoa_r+0x48c>
 800a79a:	4b48      	ldr	r3, [pc, #288]	@ (800a8bc <_dtoa_r+0x594>)
 800a79c:	2200      	movs	r2, #0
 800a79e:	ec51 0b17 	vmov	r0, r1, d7
 800a7a2:	f7f5 ff49 	bl	8000638 <__aeabi_dmul>
 800a7a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7aa:	f7f6 f9cb 	bl	8000b44 <__aeabi_dcmpge>
 800a7ae:	2800      	cmp	r0, #0
 800a7b0:	f000 8266 	beq.w	800ac80 <_dtoa_r+0x958>
 800a7b4:	2400      	movs	r4, #0
 800a7b6:	4625      	mov	r5, r4
 800a7b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a7ba:	4656      	mov	r6, sl
 800a7bc:	ea6f 0803 	mvn.w	r8, r3
 800a7c0:	2700      	movs	r7, #0
 800a7c2:	4621      	mov	r1, r4
 800a7c4:	4648      	mov	r0, r9
 800a7c6:	f001 f80b 	bl	800b7e0 <_Bfree>
 800a7ca:	2d00      	cmp	r5, #0
 800a7cc:	f000 80bd 	beq.w	800a94a <_dtoa_r+0x622>
 800a7d0:	b12f      	cbz	r7, 800a7de <_dtoa_r+0x4b6>
 800a7d2:	42af      	cmp	r7, r5
 800a7d4:	d003      	beq.n	800a7de <_dtoa_r+0x4b6>
 800a7d6:	4639      	mov	r1, r7
 800a7d8:	4648      	mov	r0, r9
 800a7da:	f001 f801 	bl	800b7e0 <_Bfree>
 800a7de:	4629      	mov	r1, r5
 800a7e0:	4648      	mov	r0, r9
 800a7e2:	f000 fffd 	bl	800b7e0 <_Bfree>
 800a7e6:	e0b0      	b.n	800a94a <_dtoa_r+0x622>
 800a7e8:	07e2      	lsls	r2, r4, #31
 800a7ea:	d505      	bpl.n	800a7f8 <_dtoa_r+0x4d0>
 800a7ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a7f0:	f7f5 ff22 	bl	8000638 <__aeabi_dmul>
 800a7f4:	3601      	adds	r6, #1
 800a7f6:	2301      	movs	r3, #1
 800a7f8:	1064      	asrs	r4, r4, #1
 800a7fa:	3508      	adds	r5, #8
 800a7fc:	e762      	b.n	800a6c4 <_dtoa_r+0x39c>
 800a7fe:	2602      	movs	r6, #2
 800a800:	e765      	b.n	800a6ce <_dtoa_r+0x3a6>
 800a802:	9c03      	ldr	r4, [sp, #12]
 800a804:	46b8      	mov	r8, r7
 800a806:	e784      	b.n	800a712 <_dtoa_r+0x3ea>
 800a808:	4b27      	ldr	r3, [pc, #156]	@ (800a8a8 <_dtoa_r+0x580>)
 800a80a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a80c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a810:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a814:	4454      	add	r4, sl
 800a816:	2900      	cmp	r1, #0
 800a818:	d054      	beq.n	800a8c4 <_dtoa_r+0x59c>
 800a81a:	4929      	ldr	r1, [pc, #164]	@ (800a8c0 <_dtoa_r+0x598>)
 800a81c:	2000      	movs	r0, #0
 800a81e:	f7f6 f835 	bl	800088c <__aeabi_ddiv>
 800a822:	4633      	mov	r3, r6
 800a824:	462a      	mov	r2, r5
 800a826:	f7f5 fd4f 	bl	80002c8 <__aeabi_dsub>
 800a82a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a82e:	4656      	mov	r6, sl
 800a830:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a834:	f7f6 f9b0 	bl	8000b98 <__aeabi_d2iz>
 800a838:	4605      	mov	r5, r0
 800a83a:	f7f5 fe93 	bl	8000564 <__aeabi_i2d>
 800a83e:	4602      	mov	r2, r0
 800a840:	460b      	mov	r3, r1
 800a842:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a846:	f7f5 fd3f 	bl	80002c8 <__aeabi_dsub>
 800a84a:	3530      	adds	r5, #48	@ 0x30
 800a84c:	4602      	mov	r2, r0
 800a84e:	460b      	mov	r3, r1
 800a850:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a854:	f806 5b01 	strb.w	r5, [r6], #1
 800a858:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a85c:	f7f6 f95e 	bl	8000b1c <__aeabi_dcmplt>
 800a860:	2800      	cmp	r0, #0
 800a862:	d172      	bne.n	800a94a <_dtoa_r+0x622>
 800a864:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a868:	4911      	ldr	r1, [pc, #68]	@ (800a8b0 <_dtoa_r+0x588>)
 800a86a:	2000      	movs	r0, #0
 800a86c:	f7f5 fd2c 	bl	80002c8 <__aeabi_dsub>
 800a870:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a874:	f7f6 f952 	bl	8000b1c <__aeabi_dcmplt>
 800a878:	2800      	cmp	r0, #0
 800a87a:	f040 80b4 	bne.w	800a9e6 <_dtoa_r+0x6be>
 800a87e:	42a6      	cmp	r6, r4
 800a880:	f43f af70 	beq.w	800a764 <_dtoa_r+0x43c>
 800a884:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a888:	4b0a      	ldr	r3, [pc, #40]	@ (800a8b4 <_dtoa_r+0x58c>)
 800a88a:	2200      	movs	r2, #0
 800a88c:	f7f5 fed4 	bl	8000638 <__aeabi_dmul>
 800a890:	4b08      	ldr	r3, [pc, #32]	@ (800a8b4 <_dtoa_r+0x58c>)
 800a892:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a896:	2200      	movs	r2, #0
 800a898:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a89c:	f7f5 fecc 	bl	8000638 <__aeabi_dmul>
 800a8a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a8a4:	e7c4      	b.n	800a830 <_dtoa_r+0x508>
 800a8a6:	bf00      	nop
 800a8a8:	0800da00 	.word	0x0800da00
 800a8ac:	0800d9d8 	.word	0x0800d9d8
 800a8b0:	3ff00000 	.word	0x3ff00000
 800a8b4:	40240000 	.word	0x40240000
 800a8b8:	401c0000 	.word	0x401c0000
 800a8bc:	40140000 	.word	0x40140000
 800a8c0:	3fe00000 	.word	0x3fe00000
 800a8c4:	4631      	mov	r1, r6
 800a8c6:	4628      	mov	r0, r5
 800a8c8:	f7f5 feb6 	bl	8000638 <__aeabi_dmul>
 800a8cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a8d0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a8d2:	4656      	mov	r6, sl
 800a8d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a8d8:	f7f6 f95e 	bl	8000b98 <__aeabi_d2iz>
 800a8dc:	4605      	mov	r5, r0
 800a8de:	f7f5 fe41 	bl	8000564 <__aeabi_i2d>
 800a8e2:	4602      	mov	r2, r0
 800a8e4:	460b      	mov	r3, r1
 800a8e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a8ea:	f7f5 fced 	bl	80002c8 <__aeabi_dsub>
 800a8ee:	3530      	adds	r5, #48	@ 0x30
 800a8f0:	f806 5b01 	strb.w	r5, [r6], #1
 800a8f4:	4602      	mov	r2, r0
 800a8f6:	460b      	mov	r3, r1
 800a8f8:	42a6      	cmp	r6, r4
 800a8fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a8fe:	f04f 0200 	mov.w	r2, #0
 800a902:	d124      	bne.n	800a94e <_dtoa_r+0x626>
 800a904:	4baf      	ldr	r3, [pc, #700]	@ (800abc4 <_dtoa_r+0x89c>)
 800a906:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a90a:	f7f5 fcdf 	bl	80002cc <__adddf3>
 800a90e:	4602      	mov	r2, r0
 800a910:	460b      	mov	r3, r1
 800a912:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a916:	f7f6 f91f 	bl	8000b58 <__aeabi_dcmpgt>
 800a91a:	2800      	cmp	r0, #0
 800a91c:	d163      	bne.n	800a9e6 <_dtoa_r+0x6be>
 800a91e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a922:	49a8      	ldr	r1, [pc, #672]	@ (800abc4 <_dtoa_r+0x89c>)
 800a924:	2000      	movs	r0, #0
 800a926:	f7f5 fccf 	bl	80002c8 <__aeabi_dsub>
 800a92a:	4602      	mov	r2, r0
 800a92c:	460b      	mov	r3, r1
 800a92e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a932:	f7f6 f8f3 	bl	8000b1c <__aeabi_dcmplt>
 800a936:	2800      	cmp	r0, #0
 800a938:	f43f af14 	beq.w	800a764 <_dtoa_r+0x43c>
 800a93c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a93e:	1e73      	subs	r3, r6, #1
 800a940:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a942:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a946:	2b30      	cmp	r3, #48	@ 0x30
 800a948:	d0f8      	beq.n	800a93c <_dtoa_r+0x614>
 800a94a:	4647      	mov	r7, r8
 800a94c:	e03b      	b.n	800a9c6 <_dtoa_r+0x69e>
 800a94e:	4b9e      	ldr	r3, [pc, #632]	@ (800abc8 <_dtoa_r+0x8a0>)
 800a950:	f7f5 fe72 	bl	8000638 <__aeabi_dmul>
 800a954:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a958:	e7bc      	b.n	800a8d4 <_dtoa_r+0x5ac>
 800a95a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a95e:	4656      	mov	r6, sl
 800a960:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a964:	4620      	mov	r0, r4
 800a966:	4629      	mov	r1, r5
 800a968:	f7f5 ff90 	bl	800088c <__aeabi_ddiv>
 800a96c:	f7f6 f914 	bl	8000b98 <__aeabi_d2iz>
 800a970:	4680      	mov	r8, r0
 800a972:	f7f5 fdf7 	bl	8000564 <__aeabi_i2d>
 800a976:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a97a:	f7f5 fe5d 	bl	8000638 <__aeabi_dmul>
 800a97e:	4602      	mov	r2, r0
 800a980:	460b      	mov	r3, r1
 800a982:	4620      	mov	r0, r4
 800a984:	4629      	mov	r1, r5
 800a986:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a98a:	f7f5 fc9d 	bl	80002c8 <__aeabi_dsub>
 800a98e:	f806 4b01 	strb.w	r4, [r6], #1
 800a992:	9d03      	ldr	r5, [sp, #12]
 800a994:	eba6 040a 	sub.w	r4, r6, sl
 800a998:	42a5      	cmp	r5, r4
 800a99a:	4602      	mov	r2, r0
 800a99c:	460b      	mov	r3, r1
 800a99e:	d133      	bne.n	800aa08 <_dtoa_r+0x6e0>
 800a9a0:	f7f5 fc94 	bl	80002cc <__adddf3>
 800a9a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9a8:	4604      	mov	r4, r0
 800a9aa:	460d      	mov	r5, r1
 800a9ac:	f7f6 f8d4 	bl	8000b58 <__aeabi_dcmpgt>
 800a9b0:	b9c0      	cbnz	r0, 800a9e4 <_dtoa_r+0x6bc>
 800a9b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9b6:	4620      	mov	r0, r4
 800a9b8:	4629      	mov	r1, r5
 800a9ba:	f7f6 f8a5 	bl	8000b08 <__aeabi_dcmpeq>
 800a9be:	b110      	cbz	r0, 800a9c6 <_dtoa_r+0x69e>
 800a9c0:	f018 0f01 	tst.w	r8, #1
 800a9c4:	d10e      	bne.n	800a9e4 <_dtoa_r+0x6bc>
 800a9c6:	9902      	ldr	r1, [sp, #8]
 800a9c8:	4648      	mov	r0, r9
 800a9ca:	f000 ff09 	bl	800b7e0 <_Bfree>
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	7033      	strb	r3, [r6, #0]
 800a9d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a9d4:	3701      	adds	r7, #1
 800a9d6:	601f      	str	r7, [r3, #0]
 800a9d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	f000 824b 	beq.w	800ae76 <_dtoa_r+0xb4e>
 800a9e0:	601e      	str	r6, [r3, #0]
 800a9e2:	e248      	b.n	800ae76 <_dtoa_r+0xb4e>
 800a9e4:	46b8      	mov	r8, r7
 800a9e6:	4633      	mov	r3, r6
 800a9e8:	461e      	mov	r6, r3
 800a9ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a9ee:	2a39      	cmp	r2, #57	@ 0x39
 800a9f0:	d106      	bne.n	800aa00 <_dtoa_r+0x6d8>
 800a9f2:	459a      	cmp	sl, r3
 800a9f4:	d1f8      	bne.n	800a9e8 <_dtoa_r+0x6c0>
 800a9f6:	2230      	movs	r2, #48	@ 0x30
 800a9f8:	f108 0801 	add.w	r8, r8, #1
 800a9fc:	f88a 2000 	strb.w	r2, [sl]
 800aa00:	781a      	ldrb	r2, [r3, #0]
 800aa02:	3201      	adds	r2, #1
 800aa04:	701a      	strb	r2, [r3, #0]
 800aa06:	e7a0      	b.n	800a94a <_dtoa_r+0x622>
 800aa08:	4b6f      	ldr	r3, [pc, #444]	@ (800abc8 <_dtoa_r+0x8a0>)
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	f7f5 fe14 	bl	8000638 <__aeabi_dmul>
 800aa10:	2200      	movs	r2, #0
 800aa12:	2300      	movs	r3, #0
 800aa14:	4604      	mov	r4, r0
 800aa16:	460d      	mov	r5, r1
 800aa18:	f7f6 f876 	bl	8000b08 <__aeabi_dcmpeq>
 800aa1c:	2800      	cmp	r0, #0
 800aa1e:	d09f      	beq.n	800a960 <_dtoa_r+0x638>
 800aa20:	e7d1      	b.n	800a9c6 <_dtoa_r+0x69e>
 800aa22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa24:	2a00      	cmp	r2, #0
 800aa26:	f000 80ea 	beq.w	800abfe <_dtoa_r+0x8d6>
 800aa2a:	9a07      	ldr	r2, [sp, #28]
 800aa2c:	2a01      	cmp	r2, #1
 800aa2e:	f300 80cd 	bgt.w	800abcc <_dtoa_r+0x8a4>
 800aa32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800aa34:	2a00      	cmp	r2, #0
 800aa36:	f000 80c1 	beq.w	800abbc <_dtoa_r+0x894>
 800aa3a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800aa3e:	9c08      	ldr	r4, [sp, #32]
 800aa40:	9e00      	ldr	r6, [sp, #0]
 800aa42:	9a00      	ldr	r2, [sp, #0]
 800aa44:	441a      	add	r2, r3
 800aa46:	9200      	str	r2, [sp, #0]
 800aa48:	9a06      	ldr	r2, [sp, #24]
 800aa4a:	2101      	movs	r1, #1
 800aa4c:	441a      	add	r2, r3
 800aa4e:	4648      	mov	r0, r9
 800aa50:	9206      	str	r2, [sp, #24]
 800aa52:	f000 ffc3 	bl	800b9dc <__i2b>
 800aa56:	4605      	mov	r5, r0
 800aa58:	b166      	cbz	r6, 800aa74 <_dtoa_r+0x74c>
 800aa5a:	9b06      	ldr	r3, [sp, #24]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	dd09      	ble.n	800aa74 <_dtoa_r+0x74c>
 800aa60:	42b3      	cmp	r3, r6
 800aa62:	9a00      	ldr	r2, [sp, #0]
 800aa64:	bfa8      	it	ge
 800aa66:	4633      	movge	r3, r6
 800aa68:	1ad2      	subs	r2, r2, r3
 800aa6a:	9200      	str	r2, [sp, #0]
 800aa6c:	9a06      	ldr	r2, [sp, #24]
 800aa6e:	1af6      	subs	r6, r6, r3
 800aa70:	1ad3      	subs	r3, r2, r3
 800aa72:	9306      	str	r3, [sp, #24]
 800aa74:	9b08      	ldr	r3, [sp, #32]
 800aa76:	b30b      	cbz	r3, 800aabc <_dtoa_r+0x794>
 800aa78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	f000 80c6 	beq.w	800ac0c <_dtoa_r+0x8e4>
 800aa80:	2c00      	cmp	r4, #0
 800aa82:	f000 80c0 	beq.w	800ac06 <_dtoa_r+0x8de>
 800aa86:	4629      	mov	r1, r5
 800aa88:	4622      	mov	r2, r4
 800aa8a:	4648      	mov	r0, r9
 800aa8c:	f001 f85e 	bl	800bb4c <__pow5mult>
 800aa90:	9a02      	ldr	r2, [sp, #8]
 800aa92:	4601      	mov	r1, r0
 800aa94:	4605      	mov	r5, r0
 800aa96:	4648      	mov	r0, r9
 800aa98:	f000 ffb6 	bl	800ba08 <__multiply>
 800aa9c:	9902      	ldr	r1, [sp, #8]
 800aa9e:	4680      	mov	r8, r0
 800aaa0:	4648      	mov	r0, r9
 800aaa2:	f000 fe9d 	bl	800b7e0 <_Bfree>
 800aaa6:	9b08      	ldr	r3, [sp, #32]
 800aaa8:	1b1b      	subs	r3, r3, r4
 800aaaa:	9308      	str	r3, [sp, #32]
 800aaac:	f000 80b1 	beq.w	800ac12 <_dtoa_r+0x8ea>
 800aab0:	9a08      	ldr	r2, [sp, #32]
 800aab2:	4641      	mov	r1, r8
 800aab4:	4648      	mov	r0, r9
 800aab6:	f001 f849 	bl	800bb4c <__pow5mult>
 800aaba:	9002      	str	r0, [sp, #8]
 800aabc:	2101      	movs	r1, #1
 800aabe:	4648      	mov	r0, r9
 800aac0:	f000 ff8c 	bl	800b9dc <__i2b>
 800aac4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aac6:	4604      	mov	r4, r0
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	f000 81d8 	beq.w	800ae7e <_dtoa_r+0xb56>
 800aace:	461a      	mov	r2, r3
 800aad0:	4601      	mov	r1, r0
 800aad2:	4648      	mov	r0, r9
 800aad4:	f001 f83a 	bl	800bb4c <__pow5mult>
 800aad8:	9b07      	ldr	r3, [sp, #28]
 800aada:	2b01      	cmp	r3, #1
 800aadc:	4604      	mov	r4, r0
 800aade:	f300 809f 	bgt.w	800ac20 <_dtoa_r+0x8f8>
 800aae2:	9b04      	ldr	r3, [sp, #16]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	f040 8097 	bne.w	800ac18 <_dtoa_r+0x8f0>
 800aaea:	9b05      	ldr	r3, [sp, #20]
 800aaec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	f040 8093 	bne.w	800ac1c <_dtoa_r+0x8f4>
 800aaf6:	9b05      	ldr	r3, [sp, #20]
 800aaf8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aafc:	0d1b      	lsrs	r3, r3, #20
 800aafe:	051b      	lsls	r3, r3, #20
 800ab00:	b133      	cbz	r3, 800ab10 <_dtoa_r+0x7e8>
 800ab02:	9b00      	ldr	r3, [sp, #0]
 800ab04:	3301      	adds	r3, #1
 800ab06:	9300      	str	r3, [sp, #0]
 800ab08:	9b06      	ldr	r3, [sp, #24]
 800ab0a:	3301      	adds	r3, #1
 800ab0c:	9306      	str	r3, [sp, #24]
 800ab0e:	2301      	movs	r3, #1
 800ab10:	9308      	str	r3, [sp, #32]
 800ab12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	f000 81b8 	beq.w	800ae8a <_dtoa_r+0xb62>
 800ab1a:	6923      	ldr	r3, [r4, #16]
 800ab1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ab20:	6918      	ldr	r0, [r3, #16]
 800ab22:	f000 ff0f 	bl	800b944 <__hi0bits>
 800ab26:	f1c0 0020 	rsb	r0, r0, #32
 800ab2a:	9b06      	ldr	r3, [sp, #24]
 800ab2c:	4418      	add	r0, r3
 800ab2e:	f010 001f 	ands.w	r0, r0, #31
 800ab32:	f000 8082 	beq.w	800ac3a <_dtoa_r+0x912>
 800ab36:	f1c0 0320 	rsb	r3, r0, #32
 800ab3a:	2b04      	cmp	r3, #4
 800ab3c:	dd73      	ble.n	800ac26 <_dtoa_r+0x8fe>
 800ab3e:	9b00      	ldr	r3, [sp, #0]
 800ab40:	f1c0 001c 	rsb	r0, r0, #28
 800ab44:	4403      	add	r3, r0
 800ab46:	9300      	str	r3, [sp, #0]
 800ab48:	9b06      	ldr	r3, [sp, #24]
 800ab4a:	4403      	add	r3, r0
 800ab4c:	4406      	add	r6, r0
 800ab4e:	9306      	str	r3, [sp, #24]
 800ab50:	9b00      	ldr	r3, [sp, #0]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	dd05      	ble.n	800ab62 <_dtoa_r+0x83a>
 800ab56:	9902      	ldr	r1, [sp, #8]
 800ab58:	461a      	mov	r2, r3
 800ab5a:	4648      	mov	r0, r9
 800ab5c:	f001 f850 	bl	800bc00 <__lshift>
 800ab60:	9002      	str	r0, [sp, #8]
 800ab62:	9b06      	ldr	r3, [sp, #24]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	dd05      	ble.n	800ab74 <_dtoa_r+0x84c>
 800ab68:	4621      	mov	r1, r4
 800ab6a:	461a      	mov	r2, r3
 800ab6c:	4648      	mov	r0, r9
 800ab6e:	f001 f847 	bl	800bc00 <__lshift>
 800ab72:	4604      	mov	r4, r0
 800ab74:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d061      	beq.n	800ac3e <_dtoa_r+0x916>
 800ab7a:	9802      	ldr	r0, [sp, #8]
 800ab7c:	4621      	mov	r1, r4
 800ab7e:	f001 f8ab 	bl	800bcd8 <__mcmp>
 800ab82:	2800      	cmp	r0, #0
 800ab84:	da5b      	bge.n	800ac3e <_dtoa_r+0x916>
 800ab86:	2300      	movs	r3, #0
 800ab88:	9902      	ldr	r1, [sp, #8]
 800ab8a:	220a      	movs	r2, #10
 800ab8c:	4648      	mov	r0, r9
 800ab8e:	f000 fe49 	bl	800b824 <__multadd>
 800ab92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab94:	9002      	str	r0, [sp, #8]
 800ab96:	f107 38ff 	add.w	r8, r7, #4294967295
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	f000 8177 	beq.w	800ae8e <_dtoa_r+0xb66>
 800aba0:	4629      	mov	r1, r5
 800aba2:	2300      	movs	r3, #0
 800aba4:	220a      	movs	r2, #10
 800aba6:	4648      	mov	r0, r9
 800aba8:	f000 fe3c 	bl	800b824 <__multadd>
 800abac:	f1bb 0f00 	cmp.w	fp, #0
 800abb0:	4605      	mov	r5, r0
 800abb2:	dc6f      	bgt.n	800ac94 <_dtoa_r+0x96c>
 800abb4:	9b07      	ldr	r3, [sp, #28]
 800abb6:	2b02      	cmp	r3, #2
 800abb8:	dc49      	bgt.n	800ac4e <_dtoa_r+0x926>
 800abba:	e06b      	b.n	800ac94 <_dtoa_r+0x96c>
 800abbc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800abbe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800abc2:	e73c      	b.n	800aa3e <_dtoa_r+0x716>
 800abc4:	3fe00000 	.word	0x3fe00000
 800abc8:	40240000 	.word	0x40240000
 800abcc:	9b03      	ldr	r3, [sp, #12]
 800abce:	1e5c      	subs	r4, r3, #1
 800abd0:	9b08      	ldr	r3, [sp, #32]
 800abd2:	42a3      	cmp	r3, r4
 800abd4:	db09      	blt.n	800abea <_dtoa_r+0x8c2>
 800abd6:	1b1c      	subs	r4, r3, r4
 800abd8:	9b03      	ldr	r3, [sp, #12]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	f6bf af30 	bge.w	800aa40 <_dtoa_r+0x718>
 800abe0:	9b00      	ldr	r3, [sp, #0]
 800abe2:	9a03      	ldr	r2, [sp, #12]
 800abe4:	1a9e      	subs	r6, r3, r2
 800abe6:	2300      	movs	r3, #0
 800abe8:	e72b      	b.n	800aa42 <_dtoa_r+0x71a>
 800abea:	9b08      	ldr	r3, [sp, #32]
 800abec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800abee:	9408      	str	r4, [sp, #32]
 800abf0:	1ae3      	subs	r3, r4, r3
 800abf2:	441a      	add	r2, r3
 800abf4:	9e00      	ldr	r6, [sp, #0]
 800abf6:	9b03      	ldr	r3, [sp, #12]
 800abf8:	920d      	str	r2, [sp, #52]	@ 0x34
 800abfa:	2400      	movs	r4, #0
 800abfc:	e721      	b.n	800aa42 <_dtoa_r+0x71a>
 800abfe:	9c08      	ldr	r4, [sp, #32]
 800ac00:	9e00      	ldr	r6, [sp, #0]
 800ac02:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ac04:	e728      	b.n	800aa58 <_dtoa_r+0x730>
 800ac06:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ac0a:	e751      	b.n	800aab0 <_dtoa_r+0x788>
 800ac0c:	9a08      	ldr	r2, [sp, #32]
 800ac0e:	9902      	ldr	r1, [sp, #8]
 800ac10:	e750      	b.n	800aab4 <_dtoa_r+0x78c>
 800ac12:	f8cd 8008 	str.w	r8, [sp, #8]
 800ac16:	e751      	b.n	800aabc <_dtoa_r+0x794>
 800ac18:	2300      	movs	r3, #0
 800ac1a:	e779      	b.n	800ab10 <_dtoa_r+0x7e8>
 800ac1c:	9b04      	ldr	r3, [sp, #16]
 800ac1e:	e777      	b.n	800ab10 <_dtoa_r+0x7e8>
 800ac20:	2300      	movs	r3, #0
 800ac22:	9308      	str	r3, [sp, #32]
 800ac24:	e779      	b.n	800ab1a <_dtoa_r+0x7f2>
 800ac26:	d093      	beq.n	800ab50 <_dtoa_r+0x828>
 800ac28:	9a00      	ldr	r2, [sp, #0]
 800ac2a:	331c      	adds	r3, #28
 800ac2c:	441a      	add	r2, r3
 800ac2e:	9200      	str	r2, [sp, #0]
 800ac30:	9a06      	ldr	r2, [sp, #24]
 800ac32:	441a      	add	r2, r3
 800ac34:	441e      	add	r6, r3
 800ac36:	9206      	str	r2, [sp, #24]
 800ac38:	e78a      	b.n	800ab50 <_dtoa_r+0x828>
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	e7f4      	b.n	800ac28 <_dtoa_r+0x900>
 800ac3e:	9b03      	ldr	r3, [sp, #12]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	46b8      	mov	r8, r7
 800ac44:	dc20      	bgt.n	800ac88 <_dtoa_r+0x960>
 800ac46:	469b      	mov	fp, r3
 800ac48:	9b07      	ldr	r3, [sp, #28]
 800ac4a:	2b02      	cmp	r3, #2
 800ac4c:	dd1e      	ble.n	800ac8c <_dtoa_r+0x964>
 800ac4e:	f1bb 0f00 	cmp.w	fp, #0
 800ac52:	f47f adb1 	bne.w	800a7b8 <_dtoa_r+0x490>
 800ac56:	4621      	mov	r1, r4
 800ac58:	465b      	mov	r3, fp
 800ac5a:	2205      	movs	r2, #5
 800ac5c:	4648      	mov	r0, r9
 800ac5e:	f000 fde1 	bl	800b824 <__multadd>
 800ac62:	4601      	mov	r1, r0
 800ac64:	4604      	mov	r4, r0
 800ac66:	9802      	ldr	r0, [sp, #8]
 800ac68:	f001 f836 	bl	800bcd8 <__mcmp>
 800ac6c:	2800      	cmp	r0, #0
 800ac6e:	f77f ada3 	ble.w	800a7b8 <_dtoa_r+0x490>
 800ac72:	4656      	mov	r6, sl
 800ac74:	2331      	movs	r3, #49	@ 0x31
 800ac76:	f806 3b01 	strb.w	r3, [r6], #1
 800ac7a:	f108 0801 	add.w	r8, r8, #1
 800ac7e:	e59f      	b.n	800a7c0 <_dtoa_r+0x498>
 800ac80:	9c03      	ldr	r4, [sp, #12]
 800ac82:	46b8      	mov	r8, r7
 800ac84:	4625      	mov	r5, r4
 800ac86:	e7f4      	b.n	800ac72 <_dtoa_r+0x94a>
 800ac88:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ac8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	f000 8101 	beq.w	800ae96 <_dtoa_r+0xb6e>
 800ac94:	2e00      	cmp	r6, #0
 800ac96:	dd05      	ble.n	800aca4 <_dtoa_r+0x97c>
 800ac98:	4629      	mov	r1, r5
 800ac9a:	4632      	mov	r2, r6
 800ac9c:	4648      	mov	r0, r9
 800ac9e:	f000 ffaf 	bl	800bc00 <__lshift>
 800aca2:	4605      	mov	r5, r0
 800aca4:	9b08      	ldr	r3, [sp, #32]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d05c      	beq.n	800ad64 <_dtoa_r+0xa3c>
 800acaa:	6869      	ldr	r1, [r5, #4]
 800acac:	4648      	mov	r0, r9
 800acae:	f000 fd57 	bl	800b760 <_Balloc>
 800acb2:	4606      	mov	r6, r0
 800acb4:	b928      	cbnz	r0, 800acc2 <_dtoa_r+0x99a>
 800acb6:	4b82      	ldr	r3, [pc, #520]	@ (800aec0 <_dtoa_r+0xb98>)
 800acb8:	4602      	mov	r2, r0
 800acba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800acbe:	f7ff bb4a 	b.w	800a356 <_dtoa_r+0x2e>
 800acc2:	692a      	ldr	r2, [r5, #16]
 800acc4:	3202      	adds	r2, #2
 800acc6:	0092      	lsls	r2, r2, #2
 800acc8:	f105 010c 	add.w	r1, r5, #12
 800accc:	300c      	adds	r0, #12
 800acce:	f7ff fa82 	bl	800a1d6 <memcpy>
 800acd2:	2201      	movs	r2, #1
 800acd4:	4631      	mov	r1, r6
 800acd6:	4648      	mov	r0, r9
 800acd8:	f000 ff92 	bl	800bc00 <__lshift>
 800acdc:	f10a 0301 	add.w	r3, sl, #1
 800ace0:	9300      	str	r3, [sp, #0]
 800ace2:	eb0a 030b 	add.w	r3, sl, fp
 800ace6:	9308      	str	r3, [sp, #32]
 800ace8:	9b04      	ldr	r3, [sp, #16]
 800acea:	f003 0301 	and.w	r3, r3, #1
 800acee:	462f      	mov	r7, r5
 800acf0:	9306      	str	r3, [sp, #24]
 800acf2:	4605      	mov	r5, r0
 800acf4:	9b00      	ldr	r3, [sp, #0]
 800acf6:	9802      	ldr	r0, [sp, #8]
 800acf8:	4621      	mov	r1, r4
 800acfa:	f103 3bff 	add.w	fp, r3, #4294967295
 800acfe:	f7ff fa89 	bl	800a214 <quorem>
 800ad02:	4603      	mov	r3, r0
 800ad04:	3330      	adds	r3, #48	@ 0x30
 800ad06:	9003      	str	r0, [sp, #12]
 800ad08:	4639      	mov	r1, r7
 800ad0a:	9802      	ldr	r0, [sp, #8]
 800ad0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad0e:	f000 ffe3 	bl	800bcd8 <__mcmp>
 800ad12:	462a      	mov	r2, r5
 800ad14:	9004      	str	r0, [sp, #16]
 800ad16:	4621      	mov	r1, r4
 800ad18:	4648      	mov	r0, r9
 800ad1a:	f000 fff9 	bl	800bd10 <__mdiff>
 800ad1e:	68c2      	ldr	r2, [r0, #12]
 800ad20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad22:	4606      	mov	r6, r0
 800ad24:	bb02      	cbnz	r2, 800ad68 <_dtoa_r+0xa40>
 800ad26:	4601      	mov	r1, r0
 800ad28:	9802      	ldr	r0, [sp, #8]
 800ad2a:	f000 ffd5 	bl	800bcd8 <__mcmp>
 800ad2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad30:	4602      	mov	r2, r0
 800ad32:	4631      	mov	r1, r6
 800ad34:	4648      	mov	r0, r9
 800ad36:	920c      	str	r2, [sp, #48]	@ 0x30
 800ad38:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad3a:	f000 fd51 	bl	800b7e0 <_Bfree>
 800ad3e:	9b07      	ldr	r3, [sp, #28]
 800ad40:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ad42:	9e00      	ldr	r6, [sp, #0]
 800ad44:	ea42 0103 	orr.w	r1, r2, r3
 800ad48:	9b06      	ldr	r3, [sp, #24]
 800ad4a:	4319      	orrs	r1, r3
 800ad4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad4e:	d10d      	bne.n	800ad6c <_dtoa_r+0xa44>
 800ad50:	2b39      	cmp	r3, #57	@ 0x39
 800ad52:	d027      	beq.n	800ada4 <_dtoa_r+0xa7c>
 800ad54:	9a04      	ldr	r2, [sp, #16]
 800ad56:	2a00      	cmp	r2, #0
 800ad58:	dd01      	ble.n	800ad5e <_dtoa_r+0xa36>
 800ad5a:	9b03      	ldr	r3, [sp, #12]
 800ad5c:	3331      	adds	r3, #49	@ 0x31
 800ad5e:	f88b 3000 	strb.w	r3, [fp]
 800ad62:	e52e      	b.n	800a7c2 <_dtoa_r+0x49a>
 800ad64:	4628      	mov	r0, r5
 800ad66:	e7b9      	b.n	800acdc <_dtoa_r+0x9b4>
 800ad68:	2201      	movs	r2, #1
 800ad6a:	e7e2      	b.n	800ad32 <_dtoa_r+0xa0a>
 800ad6c:	9904      	ldr	r1, [sp, #16]
 800ad6e:	2900      	cmp	r1, #0
 800ad70:	db04      	blt.n	800ad7c <_dtoa_r+0xa54>
 800ad72:	9807      	ldr	r0, [sp, #28]
 800ad74:	4301      	orrs	r1, r0
 800ad76:	9806      	ldr	r0, [sp, #24]
 800ad78:	4301      	orrs	r1, r0
 800ad7a:	d120      	bne.n	800adbe <_dtoa_r+0xa96>
 800ad7c:	2a00      	cmp	r2, #0
 800ad7e:	ddee      	ble.n	800ad5e <_dtoa_r+0xa36>
 800ad80:	9902      	ldr	r1, [sp, #8]
 800ad82:	9300      	str	r3, [sp, #0]
 800ad84:	2201      	movs	r2, #1
 800ad86:	4648      	mov	r0, r9
 800ad88:	f000 ff3a 	bl	800bc00 <__lshift>
 800ad8c:	4621      	mov	r1, r4
 800ad8e:	9002      	str	r0, [sp, #8]
 800ad90:	f000 ffa2 	bl	800bcd8 <__mcmp>
 800ad94:	2800      	cmp	r0, #0
 800ad96:	9b00      	ldr	r3, [sp, #0]
 800ad98:	dc02      	bgt.n	800ada0 <_dtoa_r+0xa78>
 800ad9a:	d1e0      	bne.n	800ad5e <_dtoa_r+0xa36>
 800ad9c:	07da      	lsls	r2, r3, #31
 800ad9e:	d5de      	bpl.n	800ad5e <_dtoa_r+0xa36>
 800ada0:	2b39      	cmp	r3, #57	@ 0x39
 800ada2:	d1da      	bne.n	800ad5a <_dtoa_r+0xa32>
 800ada4:	2339      	movs	r3, #57	@ 0x39
 800ada6:	f88b 3000 	strb.w	r3, [fp]
 800adaa:	4633      	mov	r3, r6
 800adac:	461e      	mov	r6, r3
 800adae:	3b01      	subs	r3, #1
 800adb0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800adb4:	2a39      	cmp	r2, #57	@ 0x39
 800adb6:	d04e      	beq.n	800ae56 <_dtoa_r+0xb2e>
 800adb8:	3201      	adds	r2, #1
 800adba:	701a      	strb	r2, [r3, #0]
 800adbc:	e501      	b.n	800a7c2 <_dtoa_r+0x49a>
 800adbe:	2a00      	cmp	r2, #0
 800adc0:	dd03      	ble.n	800adca <_dtoa_r+0xaa2>
 800adc2:	2b39      	cmp	r3, #57	@ 0x39
 800adc4:	d0ee      	beq.n	800ada4 <_dtoa_r+0xa7c>
 800adc6:	3301      	adds	r3, #1
 800adc8:	e7c9      	b.n	800ad5e <_dtoa_r+0xa36>
 800adca:	9a00      	ldr	r2, [sp, #0]
 800adcc:	9908      	ldr	r1, [sp, #32]
 800adce:	f802 3c01 	strb.w	r3, [r2, #-1]
 800add2:	428a      	cmp	r2, r1
 800add4:	d028      	beq.n	800ae28 <_dtoa_r+0xb00>
 800add6:	9902      	ldr	r1, [sp, #8]
 800add8:	2300      	movs	r3, #0
 800adda:	220a      	movs	r2, #10
 800addc:	4648      	mov	r0, r9
 800adde:	f000 fd21 	bl	800b824 <__multadd>
 800ade2:	42af      	cmp	r7, r5
 800ade4:	9002      	str	r0, [sp, #8]
 800ade6:	f04f 0300 	mov.w	r3, #0
 800adea:	f04f 020a 	mov.w	r2, #10
 800adee:	4639      	mov	r1, r7
 800adf0:	4648      	mov	r0, r9
 800adf2:	d107      	bne.n	800ae04 <_dtoa_r+0xadc>
 800adf4:	f000 fd16 	bl	800b824 <__multadd>
 800adf8:	4607      	mov	r7, r0
 800adfa:	4605      	mov	r5, r0
 800adfc:	9b00      	ldr	r3, [sp, #0]
 800adfe:	3301      	adds	r3, #1
 800ae00:	9300      	str	r3, [sp, #0]
 800ae02:	e777      	b.n	800acf4 <_dtoa_r+0x9cc>
 800ae04:	f000 fd0e 	bl	800b824 <__multadd>
 800ae08:	4629      	mov	r1, r5
 800ae0a:	4607      	mov	r7, r0
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	220a      	movs	r2, #10
 800ae10:	4648      	mov	r0, r9
 800ae12:	f000 fd07 	bl	800b824 <__multadd>
 800ae16:	4605      	mov	r5, r0
 800ae18:	e7f0      	b.n	800adfc <_dtoa_r+0xad4>
 800ae1a:	f1bb 0f00 	cmp.w	fp, #0
 800ae1e:	bfcc      	ite	gt
 800ae20:	465e      	movgt	r6, fp
 800ae22:	2601      	movle	r6, #1
 800ae24:	4456      	add	r6, sl
 800ae26:	2700      	movs	r7, #0
 800ae28:	9902      	ldr	r1, [sp, #8]
 800ae2a:	9300      	str	r3, [sp, #0]
 800ae2c:	2201      	movs	r2, #1
 800ae2e:	4648      	mov	r0, r9
 800ae30:	f000 fee6 	bl	800bc00 <__lshift>
 800ae34:	4621      	mov	r1, r4
 800ae36:	9002      	str	r0, [sp, #8]
 800ae38:	f000 ff4e 	bl	800bcd8 <__mcmp>
 800ae3c:	2800      	cmp	r0, #0
 800ae3e:	dcb4      	bgt.n	800adaa <_dtoa_r+0xa82>
 800ae40:	d102      	bne.n	800ae48 <_dtoa_r+0xb20>
 800ae42:	9b00      	ldr	r3, [sp, #0]
 800ae44:	07db      	lsls	r3, r3, #31
 800ae46:	d4b0      	bmi.n	800adaa <_dtoa_r+0xa82>
 800ae48:	4633      	mov	r3, r6
 800ae4a:	461e      	mov	r6, r3
 800ae4c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae50:	2a30      	cmp	r2, #48	@ 0x30
 800ae52:	d0fa      	beq.n	800ae4a <_dtoa_r+0xb22>
 800ae54:	e4b5      	b.n	800a7c2 <_dtoa_r+0x49a>
 800ae56:	459a      	cmp	sl, r3
 800ae58:	d1a8      	bne.n	800adac <_dtoa_r+0xa84>
 800ae5a:	2331      	movs	r3, #49	@ 0x31
 800ae5c:	f108 0801 	add.w	r8, r8, #1
 800ae60:	f88a 3000 	strb.w	r3, [sl]
 800ae64:	e4ad      	b.n	800a7c2 <_dtoa_r+0x49a>
 800ae66:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ae68:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800aec4 <_dtoa_r+0xb9c>
 800ae6c:	b11b      	cbz	r3, 800ae76 <_dtoa_r+0xb4e>
 800ae6e:	f10a 0308 	add.w	r3, sl, #8
 800ae72:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ae74:	6013      	str	r3, [r2, #0]
 800ae76:	4650      	mov	r0, sl
 800ae78:	b017      	add	sp, #92	@ 0x5c
 800ae7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae7e:	9b07      	ldr	r3, [sp, #28]
 800ae80:	2b01      	cmp	r3, #1
 800ae82:	f77f ae2e 	ble.w	800aae2 <_dtoa_r+0x7ba>
 800ae86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ae88:	9308      	str	r3, [sp, #32]
 800ae8a:	2001      	movs	r0, #1
 800ae8c:	e64d      	b.n	800ab2a <_dtoa_r+0x802>
 800ae8e:	f1bb 0f00 	cmp.w	fp, #0
 800ae92:	f77f aed9 	ble.w	800ac48 <_dtoa_r+0x920>
 800ae96:	4656      	mov	r6, sl
 800ae98:	9802      	ldr	r0, [sp, #8]
 800ae9a:	4621      	mov	r1, r4
 800ae9c:	f7ff f9ba 	bl	800a214 <quorem>
 800aea0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800aea4:	f806 3b01 	strb.w	r3, [r6], #1
 800aea8:	eba6 020a 	sub.w	r2, r6, sl
 800aeac:	4593      	cmp	fp, r2
 800aeae:	ddb4      	ble.n	800ae1a <_dtoa_r+0xaf2>
 800aeb0:	9902      	ldr	r1, [sp, #8]
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	220a      	movs	r2, #10
 800aeb6:	4648      	mov	r0, r9
 800aeb8:	f000 fcb4 	bl	800b824 <__multadd>
 800aebc:	9002      	str	r0, [sp, #8]
 800aebe:	e7eb      	b.n	800ae98 <_dtoa_r+0xb70>
 800aec0:	0800d85b 	.word	0x0800d85b
 800aec4:	0800d7df 	.word	0x0800d7df

0800aec8 <_free_r>:
 800aec8:	b538      	push	{r3, r4, r5, lr}
 800aeca:	4605      	mov	r5, r0
 800aecc:	2900      	cmp	r1, #0
 800aece:	d041      	beq.n	800af54 <_free_r+0x8c>
 800aed0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aed4:	1f0c      	subs	r4, r1, #4
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	bfb8      	it	lt
 800aeda:	18e4      	addlt	r4, r4, r3
 800aedc:	f000 fc34 	bl	800b748 <__malloc_lock>
 800aee0:	4a1d      	ldr	r2, [pc, #116]	@ (800af58 <_free_r+0x90>)
 800aee2:	6813      	ldr	r3, [r2, #0]
 800aee4:	b933      	cbnz	r3, 800aef4 <_free_r+0x2c>
 800aee6:	6063      	str	r3, [r4, #4]
 800aee8:	6014      	str	r4, [r2, #0]
 800aeea:	4628      	mov	r0, r5
 800aeec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aef0:	f000 bc30 	b.w	800b754 <__malloc_unlock>
 800aef4:	42a3      	cmp	r3, r4
 800aef6:	d908      	bls.n	800af0a <_free_r+0x42>
 800aef8:	6820      	ldr	r0, [r4, #0]
 800aefa:	1821      	adds	r1, r4, r0
 800aefc:	428b      	cmp	r3, r1
 800aefe:	bf01      	itttt	eq
 800af00:	6819      	ldreq	r1, [r3, #0]
 800af02:	685b      	ldreq	r3, [r3, #4]
 800af04:	1809      	addeq	r1, r1, r0
 800af06:	6021      	streq	r1, [r4, #0]
 800af08:	e7ed      	b.n	800aee6 <_free_r+0x1e>
 800af0a:	461a      	mov	r2, r3
 800af0c:	685b      	ldr	r3, [r3, #4]
 800af0e:	b10b      	cbz	r3, 800af14 <_free_r+0x4c>
 800af10:	42a3      	cmp	r3, r4
 800af12:	d9fa      	bls.n	800af0a <_free_r+0x42>
 800af14:	6811      	ldr	r1, [r2, #0]
 800af16:	1850      	adds	r0, r2, r1
 800af18:	42a0      	cmp	r0, r4
 800af1a:	d10b      	bne.n	800af34 <_free_r+0x6c>
 800af1c:	6820      	ldr	r0, [r4, #0]
 800af1e:	4401      	add	r1, r0
 800af20:	1850      	adds	r0, r2, r1
 800af22:	4283      	cmp	r3, r0
 800af24:	6011      	str	r1, [r2, #0]
 800af26:	d1e0      	bne.n	800aeea <_free_r+0x22>
 800af28:	6818      	ldr	r0, [r3, #0]
 800af2a:	685b      	ldr	r3, [r3, #4]
 800af2c:	6053      	str	r3, [r2, #4]
 800af2e:	4408      	add	r0, r1
 800af30:	6010      	str	r0, [r2, #0]
 800af32:	e7da      	b.n	800aeea <_free_r+0x22>
 800af34:	d902      	bls.n	800af3c <_free_r+0x74>
 800af36:	230c      	movs	r3, #12
 800af38:	602b      	str	r3, [r5, #0]
 800af3a:	e7d6      	b.n	800aeea <_free_r+0x22>
 800af3c:	6820      	ldr	r0, [r4, #0]
 800af3e:	1821      	adds	r1, r4, r0
 800af40:	428b      	cmp	r3, r1
 800af42:	bf04      	itt	eq
 800af44:	6819      	ldreq	r1, [r3, #0]
 800af46:	685b      	ldreq	r3, [r3, #4]
 800af48:	6063      	str	r3, [r4, #4]
 800af4a:	bf04      	itt	eq
 800af4c:	1809      	addeq	r1, r1, r0
 800af4e:	6021      	streq	r1, [r4, #0]
 800af50:	6054      	str	r4, [r2, #4]
 800af52:	e7ca      	b.n	800aeea <_free_r+0x22>
 800af54:	bd38      	pop	{r3, r4, r5, pc}
 800af56:	bf00      	nop
 800af58:	200007dc 	.word	0x200007dc

0800af5c <rshift>:
 800af5c:	6903      	ldr	r3, [r0, #16]
 800af5e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800af62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800af66:	ea4f 1261 	mov.w	r2, r1, asr #5
 800af6a:	f100 0414 	add.w	r4, r0, #20
 800af6e:	dd45      	ble.n	800affc <rshift+0xa0>
 800af70:	f011 011f 	ands.w	r1, r1, #31
 800af74:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800af78:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800af7c:	d10c      	bne.n	800af98 <rshift+0x3c>
 800af7e:	f100 0710 	add.w	r7, r0, #16
 800af82:	4629      	mov	r1, r5
 800af84:	42b1      	cmp	r1, r6
 800af86:	d334      	bcc.n	800aff2 <rshift+0x96>
 800af88:	1a9b      	subs	r3, r3, r2
 800af8a:	009b      	lsls	r3, r3, #2
 800af8c:	1eea      	subs	r2, r5, #3
 800af8e:	4296      	cmp	r6, r2
 800af90:	bf38      	it	cc
 800af92:	2300      	movcc	r3, #0
 800af94:	4423      	add	r3, r4
 800af96:	e015      	b.n	800afc4 <rshift+0x68>
 800af98:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800af9c:	f1c1 0820 	rsb	r8, r1, #32
 800afa0:	40cf      	lsrs	r7, r1
 800afa2:	f105 0e04 	add.w	lr, r5, #4
 800afa6:	46a1      	mov	r9, r4
 800afa8:	4576      	cmp	r6, lr
 800afaa:	46f4      	mov	ip, lr
 800afac:	d815      	bhi.n	800afda <rshift+0x7e>
 800afae:	1a9a      	subs	r2, r3, r2
 800afb0:	0092      	lsls	r2, r2, #2
 800afb2:	3a04      	subs	r2, #4
 800afb4:	3501      	adds	r5, #1
 800afb6:	42ae      	cmp	r6, r5
 800afb8:	bf38      	it	cc
 800afba:	2200      	movcc	r2, #0
 800afbc:	18a3      	adds	r3, r4, r2
 800afbe:	50a7      	str	r7, [r4, r2]
 800afc0:	b107      	cbz	r7, 800afc4 <rshift+0x68>
 800afc2:	3304      	adds	r3, #4
 800afc4:	1b1a      	subs	r2, r3, r4
 800afc6:	42a3      	cmp	r3, r4
 800afc8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800afcc:	bf08      	it	eq
 800afce:	2300      	moveq	r3, #0
 800afd0:	6102      	str	r2, [r0, #16]
 800afd2:	bf08      	it	eq
 800afd4:	6143      	streq	r3, [r0, #20]
 800afd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800afda:	f8dc c000 	ldr.w	ip, [ip]
 800afde:	fa0c fc08 	lsl.w	ip, ip, r8
 800afe2:	ea4c 0707 	orr.w	r7, ip, r7
 800afe6:	f849 7b04 	str.w	r7, [r9], #4
 800afea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800afee:	40cf      	lsrs	r7, r1
 800aff0:	e7da      	b.n	800afa8 <rshift+0x4c>
 800aff2:	f851 cb04 	ldr.w	ip, [r1], #4
 800aff6:	f847 cf04 	str.w	ip, [r7, #4]!
 800affa:	e7c3      	b.n	800af84 <rshift+0x28>
 800affc:	4623      	mov	r3, r4
 800affe:	e7e1      	b.n	800afc4 <rshift+0x68>

0800b000 <__hexdig_fun>:
 800b000:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b004:	2b09      	cmp	r3, #9
 800b006:	d802      	bhi.n	800b00e <__hexdig_fun+0xe>
 800b008:	3820      	subs	r0, #32
 800b00a:	b2c0      	uxtb	r0, r0
 800b00c:	4770      	bx	lr
 800b00e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b012:	2b05      	cmp	r3, #5
 800b014:	d801      	bhi.n	800b01a <__hexdig_fun+0x1a>
 800b016:	3847      	subs	r0, #71	@ 0x47
 800b018:	e7f7      	b.n	800b00a <__hexdig_fun+0xa>
 800b01a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b01e:	2b05      	cmp	r3, #5
 800b020:	d801      	bhi.n	800b026 <__hexdig_fun+0x26>
 800b022:	3827      	subs	r0, #39	@ 0x27
 800b024:	e7f1      	b.n	800b00a <__hexdig_fun+0xa>
 800b026:	2000      	movs	r0, #0
 800b028:	4770      	bx	lr
	...

0800b02c <__gethex>:
 800b02c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b030:	b085      	sub	sp, #20
 800b032:	468a      	mov	sl, r1
 800b034:	9302      	str	r3, [sp, #8]
 800b036:	680b      	ldr	r3, [r1, #0]
 800b038:	9001      	str	r0, [sp, #4]
 800b03a:	4690      	mov	r8, r2
 800b03c:	1c9c      	adds	r4, r3, #2
 800b03e:	46a1      	mov	r9, r4
 800b040:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b044:	2830      	cmp	r0, #48	@ 0x30
 800b046:	d0fa      	beq.n	800b03e <__gethex+0x12>
 800b048:	eba9 0303 	sub.w	r3, r9, r3
 800b04c:	f1a3 0b02 	sub.w	fp, r3, #2
 800b050:	f7ff ffd6 	bl	800b000 <__hexdig_fun>
 800b054:	4605      	mov	r5, r0
 800b056:	2800      	cmp	r0, #0
 800b058:	d168      	bne.n	800b12c <__gethex+0x100>
 800b05a:	49a0      	ldr	r1, [pc, #640]	@ (800b2dc <__gethex+0x2b0>)
 800b05c:	2201      	movs	r2, #1
 800b05e:	4648      	mov	r0, r9
 800b060:	f7ff f81d 	bl	800a09e <strncmp>
 800b064:	4607      	mov	r7, r0
 800b066:	2800      	cmp	r0, #0
 800b068:	d167      	bne.n	800b13a <__gethex+0x10e>
 800b06a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b06e:	4626      	mov	r6, r4
 800b070:	f7ff ffc6 	bl	800b000 <__hexdig_fun>
 800b074:	2800      	cmp	r0, #0
 800b076:	d062      	beq.n	800b13e <__gethex+0x112>
 800b078:	4623      	mov	r3, r4
 800b07a:	7818      	ldrb	r0, [r3, #0]
 800b07c:	2830      	cmp	r0, #48	@ 0x30
 800b07e:	4699      	mov	r9, r3
 800b080:	f103 0301 	add.w	r3, r3, #1
 800b084:	d0f9      	beq.n	800b07a <__gethex+0x4e>
 800b086:	f7ff ffbb 	bl	800b000 <__hexdig_fun>
 800b08a:	fab0 f580 	clz	r5, r0
 800b08e:	096d      	lsrs	r5, r5, #5
 800b090:	f04f 0b01 	mov.w	fp, #1
 800b094:	464a      	mov	r2, r9
 800b096:	4616      	mov	r6, r2
 800b098:	3201      	adds	r2, #1
 800b09a:	7830      	ldrb	r0, [r6, #0]
 800b09c:	f7ff ffb0 	bl	800b000 <__hexdig_fun>
 800b0a0:	2800      	cmp	r0, #0
 800b0a2:	d1f8      	bne.n	800b096 <__gethex+0x6a>
 800b0a4:	498d      	ldr	r1, [pc, #564]	@ (800b2dc <__gethex+0x2b0>)
 800b0a6:	2201      	movs	r2, #1
 800b0a8:	4630      	mov	r0, r6
 800b0aa:	f7fe fff8 	bl	800a09e <strncmp>
 800b0ae:	2800      	cmp	r0, #0
 800b0b0:	d13f      	bne.n	800b132 <__gethex+0x106>
 800b0b2:	b944      	cbnz	r4, 800b0c6 <__gethex+0x9a>
 800b0b4:	1c74      	adds	r4, r6, #1
 800b0b6:	4622      	mov	r2, r4
 800b0b8:	4616      	mov	r6, r2
 800b0ba:	3201      	adds	r2, #1
 800b0bc:	7830      	ldrb	r0, [r6, #0]
 800b0be:	f7ff ff9f 	bl	800b000 <__hexdig_fun>
 800b0c2:	2800      	cmp	r0, #0
 800b0c4:	d1f8      	bne.n	800b0b8 <__gethex+0x8c>
 800b0c6:	1ba4      	subs	r4, r4, r6
 800b0c8:	00a7      	lsls	r7, r4, #2
 800b0ca:	7833      	ldrb	r3, [r6, #0]
 800b0cc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b0d0:	2b50      	cmp	r3, #80	@ 0x50
 800b0d2:	d13e      	bne.n	800b152 <__gethex+0x126>
 800b0d4:	7873      	ldrb	r3, [r6, #1]
 800b0d6:	2b2b      	cmp	r3, #43	@ 0x2b
 800b0d8:	d033      	beq.n	800b142 <__gethex+0x116>
 800b0da:	2b2d      	cmp	r3, #45	@ 0x2d
 800b0dc:	d034      	beq.n	800b148 <__gethex+0x11c>
 800b0de:	1c71      	adds	r1, r6, #1
 800b0e0:	2400      	movs	r4, #0
 800b0e2:	7808      	ldrb	r0, [r1, #0]
 800b0e4:	f7ff ff8c 	bl	800b000 <__hexdig_fun>
 800b0e8:	1e43      	subs	r3, r0, #1
 800b0ea:	b2db      	uxtb	r3, r3
 800b0ec:	2b18      	cmp	r3, #24
 800b0ee:	d830      	bhi.n	800b152 <__gethex+0x126>
 800b0f0:	f1a0 0210 	sub.w	r2, r0, #16
 800b0f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b0f8:	f7ff ff82 	bl	800b000 <__hexdig_fun>
 800b0fc:	f100 3cff 	add.w	ip, r0, #4294967295
 800b100:	fa5f fc8c 	uxtb.w	ip, ip
 800b104:	f1bc 0f18 	cmp.w	ip, #24
 800b108:	f04f 030a 	mov.w	r3, #10
 800b10c:	d91e      	bls.n	800b14c <__gethex+0x120>
 800b10e:	b104      	cbz	r4, 800b112 <__gethex+0xe6>
 800b110:	4252      	negs	r2, r2
 800b112:	4417      	add	r7, r2
 800b114:	f8ca 1000 	str.w	r1, [sl]
 800b118:	b1ed      	cbz	r5, 800b156 <__gethex+0x12a>
 800b11a:	f1bb 0f00 	cmp.w	fp, #0
 800b11e:	bf0c      	ite	eq
 800b120:	2506      	moveq	r5, #6
 800b122:	2500      	movne	r5, #0
 800b124:	4628      	mov	r0, r5
 800b126:	b005      	add	sp, #20
 800b128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b12c:	2500      	movs	r5, #0
 800b12e:	462c      	mov	r4, r5
 800b130:	e7b0      	b.n	800b094 <__gethex+0x68>
 800b132:	2c00      	cmp	r4, #0
 800b134:	d1c7      	bne.n	800b0c6 <__gethex+0x9a>
 800b136:	4627      	mov	r7, r4
 800b138:	e7c7      	b.n	800b0ca <__gethex+0x9e>
 800b13a:	464e      	mov	r6, r9
 800b13c:	462f      	mov	r7, r5
 800b13e:	2501      	movs	r5, #1
 800b140:	e7c3      	b.n	800b0ca <__gethex+0x9e>
 800b142:	2400      	movs	r4, #0
 800b144:	1cb1      	adds	r1, r6, #2
 800b146:	e7cc      	b.n	800b0e2 <__gethex+0xb6>
 800b148:	2401      	movs	r4, #1
 800b14a:	e7fb      	b.n	800b144 <__gethex+0x118>
 800b14c:	fb03 0002 	mla	r0, r3, r2, r0
 800b150:	e7ce      	b.n	800b0f0 <__gethex+0xc4>
 800b152:	4631      	mov	r1, r6
 800b154:	e7de      	b.n	800b114 <__gethex+0xe8>
 800b156:	eba6 0309 	sub.w	r3, r6, r9
 800b15a:	3b01      	subs	r3, #1
 800b15c:	4629      	mov	r1, r5
 800b15e:	2b07      	cmp	r3, #7
 800b160:	dc0a      	bgt.n	800b178 <__gethex+0x14c>
 800b162:	9801      	ldr	r0, [sp, #4]
 800b164:	f000 fafc 	bl	800b760 <_Balloc>
 800b168:	4604      	mov	r4, r0
 800b16a:	b940      	cbnz	r0, 800b17e <__gethex+0x152>
 800b16c:	4b5c      	ldr	r3, [pc, #368]	@ (800b2e0 <__gethex+0x2b4>)
 800b16e:	4602      	mov	r2, r0
 800b170:	21e4      	movs	r1, #228	@ 0xe4
 800b172:	485c      	ldr	r0, [pc, #368]	@ (800b2e4 <__gethex+0x2b8>)
 800b174:	f001 fc2a 	bl	800c9cc <__assert_func>
 800b178:	3101      	adds	r1, #1
 800b17a:	105b      	asrs	r3, r3, #1
 800b17c:	e7ef      	b.n	800b15e <__gethex+0x132>
 800b17e:	f100 0a14 	add.w	sl, r0, #20
 800b182:	2300      	movs	r3, #0
 800b184:	4655      	mov	r5, sl
 800b186:	469b      	mov	fp, r3
 800b188:	45b1      	cmp	r9, r6
 800b18a:	d337      	bcc.n	800b1fc <__gethex+0x1d0>
 800b18c:	f845 bb04 	str.w	fp, [r5], #4
 800b190:	eba5 050a 	sub.w	r5, r5, sl
 800b194:	10ad      	asrs	r5, r5, #2
 800b196:	6125      	str	r5, [r4, #16]
 800b198:	4658      	mov	r0, fp
 800b19a:	f000 fbd3 	bl	800b944 <__hi0bits>
 800b19e:	016d      	lsls	r5, r5, #5
 800b1a0:	f8d8 6000 	ldr.w	r6, [r8]
 800b1a4:	1a2d      	subs	r5, r5, r0
 800b1a6:	42b5      	cmp	r5, r6
 800b1a8:	dd54      	ble.n	800b254 <__gethex+0x228>
 800b1aa:	1bad      	subs	r5, r5, r6
 800b1ac:	4629      	mov	r1, r5
 800b1ae:	4620      	mov	r0, r4
 800b1b0:	f000 ff5f 	bl	800c072 <__any_on>
 800b1b4:	4681      	mov	r9, r0
 800b1b6:	b178      	cbz	r0, 800b1d8 <__gethex+0x1ac>
 800b1b8:	1e6b      	subs	r3, r5, #1
 800b1ba:	1159      	asrs	r1, r3, #5
 800b1bc:	f003 021f 	and.w	r2, r3, #31
 800b1c0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b1c4:	f04f 0901 	mov.w	r9, #1
 800b1c8:	fa09 f202 	lsl.w	r2, r9, r2
 800b1cc:	420a      	tst	r2, r1
 800b1ce:	d003      	beq.n	800b1d8 <__gethex+0x1ac>
 800b1d0:	454b      	cmp	r3, r9
 800b1d2:	dc36      	bgt.n	800b242 <__gethex+0x216>
 800b1d4:	f04f 0902 	mov.w	r9, #2
 800b1d8:	4629      	mov	r1, r5
 800b1da:	4620      	mov	r0, r4
 800b1dc:	f7ff febe 	bl	800af5c <rshift>
 800b1e0:	442f      	add	r7, r5
 800b1e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b1e6:	42bb      	cmp	r3, r7
 800b1e8:	da42      	bge.n	800b270 <__gethex+0x244>
 800b1ea:	9801      	ldr	r0, [sp, #4]
 800b1ec:	4621      	mov	r1, r4
 800b1ee:	f000 faf7 	bl	800b7e0 <_Bfree>
 800b1f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	6013      	str	r3, [r2, #0]
 800b1f8:	25a3      	movs	r5, #163	@ 0xa3
 800b1fa:	e793      	b.n	800b124 <__gethex+0xf8>
 800b1fc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b200:	2a2e      	cmp	r2, #46	@ 0x2e
 800b202:	d012      	beq.n	800b22a <__gethex+0x1fe>
 800b204:	2b20      	cmp	r3, #32
 800b206:	d104      	bne.n	800b212 <__gethex+0x1e6>
 800b208:	f845 bb04 	str.w	fp, [r5], #4
 800b20c:	f04f 0b00 	mov.w	fp, #0
 800b210:	465b      	mov	r3, fp
 800b212:	7830      	ldrb	r0, [r6, #0]
 800b214:	9303      	str	r3, [sp, #12]
 800b216:	f7ff fef3 	bl	800b000 <__hexdig_fun>
 800b21a:	9b03      	ldr	r3, [sp, #12]
 800b21c:	f000 000f 	and.w	r0, r0, #15
 800b220:	4098      	lsls	r0, r3
 800b222:	ea4b 0b00 	orr.w	fp, fp, r0
 800b226:	3304      	adds	r3, #4
 800b228:	e7ae      	b.n	800b188 <__gethex+0x15c>
 800b22a:	45b1      	cmp	r9, r6
 800b22c:	d8ea      	bhi.n	800b204 <__gethex+0x1d8>
 800b22e:	492b      	ldr	r1, [pc, #172]	@ (800b2dc <__gethex+0x2b0>)
 800b230:	9303      	str	r3, [sp, #12]
 800b232:	2201      	movs	r2, #1
 800b234:	4630      	mov	r0, r6
 800b236:	f7fe ff32 	bl	800a09e <strncmp>
 800b23a:	9b03      	ldr	r3, [sp, #12]
 800b23c:	2800      	cmp	r0, #0
 800b23e:	d1e1      	bne.n	800b204 <__gethex+0x1d8>
 800b240:	e7a2      	b.n	800b188 <__gethex+0x15c>
 800b242:	1ea9      	subs	r1, r5, #2
 800b244:	4620      	mov	r0, r4
 800b246:	f000 ff14 	bl	800c072 <__any_on>
 800b24a:	2800      	cmp	r0, #0
 800b24c:	d0c2      	beq.n	800b1d4 <__gethex+0x1a8>
 800b24e:	f04f 0903 	mov.w	r9, #3
 800b252:	e7c1      	b.n	800b1d8 <__gethex+0x1ac>
 800b254:	da09      	bge.n	800b26a <__gethex+0x23e>
 800b256:	1b75      	subs	r5, r6, r5
 800b258:	4621      	mov	r1, r4
 800b25a:	9801      	ldr	r0, [sp, #4]
 800b25c:	462a      	mov	r2, r5
 800b25e:	f000 fccf 	bl	800bc00 <__lshift>
 800b262:	1b7f      	subs	r7, r7, r5
 800b264:	4604      	mov	r4, r0
 800b266:	f100 0a14 	add.w	sl, r0, #20
 800b26a:	f04f 0900 	mov.w	r9, #0
 800b26e:	e7b8      	b.n	800b1e2 <__gethex+0x1b6>
 800b270:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b274:	42bd      	cmp	r5, r7
 800b276:	dd6f      	ble.n	800b358 <__gethex+0x32c>
 800b278:	1bed      	subs	r5, r5, r7
 800b27a:	42ae      	cmp	r6, r5
 800b27c:	dc34      	bgt.n	800b2e8 <__gethex+0x2bc>
 800b27e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b282:	2b02      	cmp	r3, #2
 800b284:	d022      	beq.n	800b2cc <__gethex+0x2a0>
 800b286:	2b03      	cmp	r3, #3
 800b288:	d024      	beq.n	800b2d4 <__gethex+0x2a8>
 800b28a:	2b01      	cmp	r3, #1
 800b28c:	d115      	bne.n	800b2ba <__gethex+0x28e>
 800b28e:	42ae      	cmp	r6, r5
 800b290:	d113      	bne.n	800b2ba <__gethex+0x28e>
 800b292:	2e01      	cmp	r6, #1
 800b294:	d10b      	bne.n	800b2ae <__gethex+0x282>
 800b296:	9a02      	ldr	r2, [sp, #8]
 800b298:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b29c:	6013      	str	r3, [r2, #0]
 800b29e:	2301      	movs	r3, #1
 800b2a0:	6123      	str	r3, [r4, #16]
 800b2a2:	f8ca 3000 	str.w	r3, [sl]
 800b2a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b2a8:	2562      	movs	r5, #98	@ 0x62
 800b2aa:	601c      	str	r4, [r3, #0]
 800b2ac:	e73a      	b.n	800b124 <__gethex+0xf8>
 800b2ae:	1e71      	subs	r1, r6, #1
 800b2b0:	4620      	mov	r0, r4
 800b2b2:	f000 fede 	bl	800c072 <__any_on>
 800b2b6:	2800      	cmp	r0, #0
 800b2b8:	d1ed      	bne.n	800b296 <__gethex+0x26a>
 800b2ba:	9801      	ldr	r0, [sp, #4]
 800b2bc:	4621      	mov	r1, r4
 800b2be:	f000 fa8f 	bl	800b7e0 <_Bfree>
 800b2c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	6013      	str	r3, [r2, #0]
 800b2c8:	2550      	movs	r5, #80	@ 0x50
 800b2ca:	e72b      	b.n	800b124 <__gethex+0xf8>
 800b2cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d1f3      	bne.n	800b2ba <__gethex+0x28e>
 800b2d2:	e7e0      	b.n	800b296 <__gethex+0x26a>
 800b2d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d1dd      	bne.n	800b296 <__gethex+0x26a>
 800b2da:	e7ee      	b.n	800b2ba <__gethex+0x28e>
 800b2dc:	0800d79c 	.word	0x0800d79c
 800b2e0:	0800d85b 	.word	0x0800d85b
 800b2e4:	0800d86c 	.word	0x0800d86c
 800b2e8:	1e6f      	subs	r7, r5, #1
 800b2ea:	f1b9 0f00 	cmp.w	r9, #0
 800b2ee:	d130      	bne.n	800b352 <__gethex+0x326>
 800b2f0:	b127      	cbz	r7, 800b2fc <__gethex+0x2d0>
 800b2f2:	4639      	mov	r1, r7
 800b2f4:	4620      	mov	r0, r4
 800b2f6:	f000 febc 	bl	800c072 <__any_on>
 800b2fa:	4681      	mov	r9, r0
 800b2fc:	117a      	asrs	r2, r7, #5
 800b2fe:	2301      	movs	r3, #1
 800b300:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b304:	f007 071f 	and.w	r7, r7, #31
 800b308:	40bb      	lsls	r3, r7
 800b30a:	4213      	tst	r3, r2
 800b30c:	4629      	mov	r1, r5
 800b30e:	4620      	mov	r0, r4
 800b310:	bf18      	it	ne
 800b312:	f049 0902 	orrne.w	r9, r9, #2
 800b316:	f7ff fe21 	bl	800af5c <rshift>
 800b31a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b31e:	1b76      	subs	r6, r6, r5
 800b320:	2502      	movs	r5, #2
 800b322:	f1b9 0f00 	cmp.w	r9, #0
 800b326:	d047      	beq.n	800b3b8 <__gethex+0x38c>
 800b328:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b32c:	2b02      	cmp	r3, #2
 800b32e:	d015      	beq.n	800b35c <__gethex+0x330>
 800b330:	2b03      	cmp	r3, #3
 800b332:	d017      	beq.n	800b364 <__gethex+0x338>
 800b334:	2b01      	cmp	r3, #1
 800b336:	d109      	bne.n	800b34c <__gethex+0x320>
 800b338:	f019 0f02 	tst.w	r9, #2
 800b33c:	d006      	beq.n	800b34c <__gethex+0x320>
 800b33e:	f8da 3000 	ldr.w	r3, [sl]
 800b342:	ea49 0903 	orr.w	r9, r9, r3
 800b346:	f019 0f01 	tst.w	r9, #1
 800b34a:	d10e      	bne.n	800b36a <__gethex+0x33e>
 800b34c:	f045 0510 	orr.w	r5, r5, #16
 800b350:	e032      	b.n	800b3b8 <__gethex+0x38c>
 800b352:	f04f 0901 	mov.w	r9, #1
 800b356:	e7d1      	b.n	800b2fc <__gethex+0x2d0>
 800b358:	2501      	movs	r5, #1
 800b35a:	e7e2      	b.n	800b322 <__gethex+0x2f6>
 800b35c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b35e:	f1c3 0301 	rsb	r3, r3, #1
 800b362:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b364:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b366:	2b00      	cmp	r3, #0
 800b368:	d0f0      	beq.n	800b34c <__gethex+0x320>
 800b36a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b36e:	f104 0314 	add.w	r3, r4, #20
 800b372:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b376:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b37a:	f04f 0c00 	mov.w	ip, #0
 800b37e:	4618      	mov	r0, r3
 800b380:	f853 2b04 	ldr.w	r2, [r3], #4
 800b384:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b388:	d01b      	beq.n	800b3c2 <__gethex+0x396>
 800b38a:	3201      	adds	r2, #1
 800b38c:	6002      	str	r2, [r0, #0]
 800b38e:	2d02      	cmp	r5, #2
 800b390:	f104 0314 	add.w	r3, r4, #20
 800b394:	d13c      	bne.n	800b410 <__gethex+0x3e4>
 800b396:	f8d8 2000 	ldr.w	r2, [r8]
 800b39a:	3a01      	subs	r2, #1
 800b39c:	42b2      	cmp	r2, r6
 800b39e:	d109      	bne.n	800b3b4 <__gethex+0x388>
 800b3a0:	1171      	asrs	r1, r6, #5
 800b3a2:	2201      	movs	r2, #1
 800b3a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b3a8:	f006 061f 	and.w	r6, r6, #31
 800b3ac:	fa02 f606 	lsl.w	r6, r2, r6
 800b3b0:	421e      	tst	r6, r3
 800b3b2:	d13a      	bne.n	800b42a <__gethex+0x3fe>
 800b3b4:	f045 0520 	orr.w	r5, r5, #32
 800b3b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b3ba:	601c      	str	r4, [r3, #0]
 800b3bc:	9b02      	ldr	r3, [sp, #8]
 800b3be:	601f      	str	r7, [r3, #0]
 800b3c0:	e6b0      	b.n	800b124 <__gethex+0xf8>
 800b3c2:	4299      	cmp	r1, r3
 800b3c4:	f843 cc04 	str.w	ip, [r3, #-4]
 800b3c8:	d8d9      	bhi.n	800b37e <__gethex+0x352>
 800b3ca:	68a3      	ldr	r3, [r4, #8]
 800b3cc:	459b      	cmp	fp, r3
 800b3ce:	db17      	blt.n	800b400 <__gethex+0x3d4>
 800b3d0:	6861      	ldr	r1, [r4, #4]
 800b3d2:	9801      	ldr	r0, [sp, #4]
 800b3d4:	3101      	adds	r1, #1
 800b3d6:	f000 f9c3 	bl	800b760 <_Balloc>
 800b3da:	4681      	mov	r9, r0
 800b3dc:	b918      	cbnz	r0, 800b3e6 <__gethex+0x3ba>
 800b3de:	4b1a      	ldr	r3, [pc, #104]	@ (800b448 <__gethex+0x41c>)
 800b3e0:	4602      	mov	r2, r0
 800b3e2:	2184      	movs	r1, #132	@ 0x84
 800b3e4:	e6c5      	b.n	800b172 <__gethex+0x146>
 800b3e6:	6922      	ldr	r2, [r4, #16]
 800b3e8:	3202      	adds	r2, #2
 800b3ea:	f104 010c 	add.w	r1, r4, #12
 800b3ee:	0092      	lsls	r2, r2, #2
 800b3f0:	300c      	adds	r0, #12
 800b3f2:	f7fe fef0 	bl	800a1d6 <memcpy>
 800b3f6:	4621      	mov	r1, r4
 800b3f8:	9801      	ldr	r0, [sp, #4]
 800b3fa:	f000 f9f1 	bl	800b7e0 <_Bfree>
 800b3fe:	464c      	mov	r4, r9
 800b400:	6923      	ldr	r3, [r4, #16]
 800b402:	1c5a      	adds	r2, r3, #1
 800b404:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b408:	6122      	str	r2, [r4, #16]
 800b40a:	2201      	movs	r2, #1
 800b40c:	615a      	str	r2, [r3, #20]
 800b40e:	e7be      	b.n	800b38e <__gethex+0x362>
 800b410:	6922      	ldr	r2, [r4, #16]
 800b412:	455a      	cmp	r2, fp
 800b414:	dd0b      	ble.n	800b42e <__gethex+0x402>
 800b416:	2101      	movs	r1, #1
 800b418:	4620      	mov	r0, r4
 800b41a:	f7ff fd9f 	bl	800af5c <rshift>
 800b41e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b422:	3701      	adds	r7, #1
 800b424:	42bb      	cmp	r3, r7
 800b426:	f6ff aee0 	blt.w	800b1ea <__gethex+0x1be>
 800b42a:	2501      	movs	r5, #1
 800b42c:	e7c2      	b.n	800b3b4 <__gethex+0x388>
 800b42e:	f016 061f 	ands.w	r6, r6, #31
 800b432:	d0fa      	beq.n	800b42a <__gethex+0x3fe>
 800b434:	4453      	add	r3, sl
 800b436:	f1c6 0620 	rsb	r6, r6, #32
 800b43a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b43e:	f000 fa81 	bl	800b944 <__hi0bits>
 800b442:	42b0      	cmp	r0, r6
 800b444:	dbe7      	blt.n	800b416 <__gethex+0x3ea>
 800b446:	e7f0      	b.n	800b42a <__gethex+0x3fe>
 800b448:	0800d85b 	.word	0x0800d85b

0800b44c <L_shift>:
 800b44c:	f1c2 0208 	rsb	r2, r2, #8
 800b450:	0092      	lsls	r2, r2, #2
 800b452:	b570      	push	{r4, r5, r6, lr}
 800b454:	f1c2 0620 	rsb	r6, r2, #32
 800b458:	6843      	ldr	r3, [r0, #4]
 800b45a:	6804      	ldr	r4, [r0, #0]
 800b45c:	fa03 f506 	lsl.w	r5, r3, r6
 800b460:	432c      	orrs	r4, r5
 800b462:	40d3      	lsrs	r3, r2
 800b464:	6004      	str	r4, [r0, #0]
 800b466:	f840 3f04 	str.w	r3, [r0, #4]!
 800b46a:	4288      	cmp	r0, r1
 800b46c:	d3f4      	bcc.n	800b458 <L_shift+0xc>
 800b46e:	bd70      	pop	{r4, r5, r6, pc}

0800b470 <__match>:
 800b470:	b530      	push	{r4, r5, lr}
 800b472:	6803      	ldr	r3, [r0, #0]
 800b474:	3301      	adds	r3, #1
 800b476:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b47a:	b914      	cbnz	r4, 800b482 <__match+0x12>
 800b47c:	6003      	str	r3, [r0, #0]
 800b47e:	2001      	movs	r0, #1
 800b480:	bd30      	pop	{r4, r5, pc}
 800b482:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b486:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b48a:	2d19      	cmp	r5, #25
 800b48c:	bf98      	it	ls
 800b48e:	3220      	addls	r2, #32
 800b490:	42a2      	cmp	r2, r4
 800b492:	d0f0      	beq.n	800b476 <__match+0x6>
 800b494:	2000      	movs	r0, #0
 800b496:	e7f3      	b.n	800b480 <__match+0x10>

0800b498 <__hexnan>:
 800b498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b49c:	680b      	ldr	r3, [r1, #0]
 800b49e:	6801      	ldr	r1, [r0, #0]
 800b4a0:	115e      	asrs	r6, r3, #5
 800b4a2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b4a6:	f013 031f 	ands.w	r3, r3, #31
 800b4aa:	b087      	sub	sp, #28
 800b4ac:	bf18      	it	ne
 800b4ae:	3604      	addne	r6, #4
 800b4b0:	2500      	movs	r5, #0
 800b4b2:	1f37      	subs	r7, r6, #4
 800b4b4:	4682      	mov	sl, r0
 800b4b6:	4690      	mov	r8, r2
 800b4b8:	9301      	str	r3, [sp, #4]
 800b4ba:	f846 5c04 	str.w	r5, [r6, #-4]
 800b4be:	46b9      	mov	r9, r7
 800b4c0:	463c      	mov	r4, r7
 800b4c2:	9502      	str	r5, [sp, #8]
 800b4c4:	46ab      	mov	fp, r5
 800b4c6:	784a      	ldrb	r2, [r1, #1]
 800b4c8:	1c4b      	adds	r3, r1, #1
 800b4ca:	9303      	str	r3, [sp, #12]
 800b4cc:	b342      	cbz	r2, 800b520 <__hexnan+0x88>
 800b4ce:	4610      	mov	r0, r2
 800b4d0:	9105      	str	r1, [sp, #20]
 800b4d2:	9204      	str	r2, [sp, #16]
 800b4d4:	f7ff fd94 	bl	800b000 <__hexdig_fun>
 800b4d8:	2800      	cmp	r0, #0
 800b4da:	d151      	bne.n	800b580 <__hexnan+0xe8>
 800b4dc:	9a04      	ldr	r2, [sp, #16]
 800b4de:	9905      	ldr	r1, [sp, #20]
 800b4e0:	2a20      	cmp	r2, #32
 800b4e2:	d818      	bhi.n	800b516 <__hexnan+0x7e>
 800b4e4:	9b02      	ldr	r3, [sp, #8]
 800b4e6:	459b      	cmp	fp, r3
 800b4e8:	dd13      	ble.n	800b512 <__hexnan+0x7a>
 800b4ea:	454c      	cmp	r4, r9
 800b4ec:	d206      	bcs.n	800b4fc <__hexnan+0x64>
 800b4ee:	2d07      	cmp	r5, #7
 800b4f0:	dc04      	bgt.n	800b4fc <__hexnan+0x64>
 800b4f2:	462a      	mov	r2, r5
 800b4f4:	4649      	mov	r1, r9
 800b4f6:	4620      	mov	r0, r4
 800b4f8:	f7ff ffa8 	bl	800b44c <L_shift>
 800b4fc:	4544      	cmp	r4, r8
 800b4fe:	d952      	bls.n	800b5a6 <__hexnan+0x10e>
 800b500:	2300      	movs	r3, #0
 800b502:	f1a4 0904 	sub.w	r9, r4, #4
 800b506:	f844 3c04 	str.w	r3, [r4, #-4]
 800b50a:	f8cd b008 	str.w	fp, [sp, #8]
 800b50e:	464c      	mov	r4, r9
 800b510:	461d      	mov	r5, r3
 800b512:	9903      	ldr	r1, [sp, #12]
 800b514:	e7d7      	b.n	800b4c6 <__hexnan+0x2e>
 800b516:	2a29      	cmp	r2, #41	@ 0x29
 800b518:	d157      	bne.n	800b5ca <__hexnan+0x132>
 800b51a:	3102      	adds	r1, #2
 800b51c:	f8ca 1000 	str.w	r1, [sl]
 800b520:	f1bb 0f00 	cmp.w	fp, #0
 800b524:	d051      	beq.n	800b5ca <__hexnan+0x132>
 800b526:	454c      	cmp	r4, r9
 800b528:	d206      	bcs.n	800b538 <__hexnan+0xa0>
 800b52a:	2d07      	cmp	r5, #7
 800b52c:	dc04      	bgt.n	800b538 <__hexnan+0xa0>
 800b52e:	462a      	mov	r2, r5
 800b530:	4649      	mov	r1, r9
 800b532:	4620      	mov	r0, r4
 800b534:	f7ff ff8a 	bl	800b44c <L_shift>
 800b538:	4544      	cmp	r4, r8
 800b53a:	d936      	bls.n	800b5aa <__hexnan+0x112>
 800b53c:	f1a8 0204 	sub.w	r2, r8, #4
 800b540:	4623      	mov	r3, r4
 800b542:	f853 1b04 	ldr.w	r1, [r3], #4
 800b546:	f842 1f04 	str.w	r1, [r2, #4]!
 800b54a:	429f      	cmp	r7, r3
 800b54c:	d2f9      	bcs.n	800b542 <__hexnan+0xaa>
 800b54e:	1b3b      	subs	r3, r7, r4
 800b550:	f023 0303 	bic.w	r3, r3, #3
 800b554:	3304      	adds	r3, #4
 800b556:	3401      	adds	r4, #1
 800b558:	3e03      	subs	r6, #3
 800b55a:	42b4      	cmp	r4, r6
 800b55c:	bf88      	it	hi
 800b55e:	2304      	movhi	r3, #4
 800b560:	4443      	add	r3, r8
 800b562:	2200      	movs	r2, #0
 800b564:	f843 2b04 	str.w	r2, [r3], #4
 800b568:	429f      	cmp	r7, r3
 800b56a:	d2fb      	bcs.n	800b564 <__hexnan+0xcc>
 800b56c:	683b      	ldr	r3, [r7, #0]
 800b56e:	b91b      	cbnz	r3, 800b578 <__hexnan+0xe0>
 800b570:	4547      	cmp	r7, r8
 800b572:	d128      	bne.n	800b5c6 <__hexnan+0x12e>
 800b574:	2301      	movs	r3, #1
 800b576:	603b      	str	r3, [r7, #0]
 800b578:	2005      	movs	r0, #5
 800b57a:	b007      	add	sp, #28
 800b57c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b580:	3501      	adds	r5, #1
 800b582:	2d08      	cmp	r5, #8
 800b584:	f10b 0b01 	add.w	fp, fp, #1
 800b588:	dd06      	ble.n	800b598 <__hexnan+0x100>
 800b58a:	4544      	cmp	r4, r8
 800b58c:	d9c1      	bls.n	800b512 <__hexnan+0x7a>
 800b58e:	2300      	movs	r3, #0
 800b590:	f844 3c04 	str.w	r3, [r4, #-4]
 800b594:	2501      	movs	r5, #1
 800b596:	3c04      	subs	r4, #4
 800b598:	6822      	ldr	r2, [r4, #0]
 800b59a:	f000 000f 	and.w	r0, r0, #15
 800b59e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b5a2:	6020      	str	r0, [r4, #0]
 800b5a4:	e7b5      	b.n	800b512 <__hexnan+0x7a>
 800b5a6:	2508      	movs	r5, #8
 800b5a8:	e7b3      	b.n	800b512 <__hexnan+0x7a>
 800b5aa:	9b01      	ldr	r3, [sp, #4]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d0dd      	beq.n	800b56c <__hexnan+0xd4>
 800b5b0:	f1c3 0320 	rsb	r3, r3, #32
 800b5b4:	f04f 32ff 	mov.w	r2, #4294967295
 800b5b8:	40da      	lsrs	r2, r3
 800b5ba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b5be:	4013      	ands	r3, r2
 800b5c0:	f846 3c04 	str.w	r3, [r6, #-4]
 800b5c4:	e7d2      	b.n	800b56c <__hexnan+0xd4>
 800b5c6:	3f04      	subs	r7, #4
 800b5c8:	e7d0      	b.n	800b56c <__hexnan+0xd4>
 800b5ca:	2004      	movs	r0, #4
 800b5cc:	e7d5      	b.n	800b57a <__hexnan+0xe2>
	...

0800b5d0 <malloc>:
 800b5d0:	4b02      	ldr	r3, [pc, #8]	@ (800b5dc <malloc+0xc>)
 800b5d2:	4601      	mov	r1, r0
 800b5d4:	6818      	ldr	r0, [r3, #0]
 800b5d6:	f000 b825 	b.w	800b624 <_malloc_r>
 800b5da:	bf00      	nop
 800b5dc:	200001ac 	.word	0x200001ac

0800b5e0 <sbrk_aligned>:
 800b5e0:	b570      	push	{r4, r5, r6, lr}
 800b5e2:	4e0f      	ldr	r6, [pc, #60]	@ (800b620 <sbrk_aligned+0x40>)
 800b5e4:	460c      	mov	r4, r1
 800b5e6:	6831      	ldr	r1, [r6, #0]
 800b5e8:	4605      	mov	r5, r0
 800b5ea:	b911      	cbnz	r1, 800b5f2 <sbrk_aligned+0x12>
 800b5ec:	f001 f9de 	bl	800c9ac <_sbrk_r>
 800b5f0:	6030      	str	r0, [r6, #0]
 800b5f2:	4621      	mov	r1, r4
 800b5f4:	4628      	mov	r0, r5
 800b5f6:	f001 f9d9 	bl	800c9ac <_sbrk_r>
 800b5fa:	1c43      	adds	r3, r0, #1
 800b5fc:	d103      	bne.n	800b606 <sbrk_aligned+0x26>
 800b5fe:	f04f 34ff 	mov.w	r4, #4294967295
 800b602:	4620      	mov	r0, r4
 800b604:	bd70      	pop	{r4, r5, r6, pc}
 800b606:	1cc4      	adds	r4, r0, #3
 800b608:	f024 0403 	bic.w	r4, r4, #3
 800b60c:	42a0      	cmp	r0, r4
 800b60e:	d0f8      	beq.n	800b602 <sbrk_aligned+0x22>
 800b610:	1a21      	subs	r1, r4, r0
 800b612:	4628      	mov	r0, r5
 800b614:	f001 f9ca 	bl	800c9ac <_sbrk_r>
 800b618:	3001      	adds	r0, #1
 800b61a:	d1f2      	bne.n	800b602 <sbrk_aligned+0x22>
 800b61c:	e7ef      	b.n	800b5fe <sbrk_aligned+0x1e>
 800b61e:	bf00      	nop
 800b620:	200007d8 	.word	0x200007d8

0800b624 <_malloc_r>:
 800b624:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b628:	1ccd      	adds	r5, r1, #3
 800b62a:	f025 0503 	bic.w	r5, r5, #3
 800b62e:	3508      	adds	r5, #8
 800b630:	2d0c      	cmp	r5, #12
 800b632:	bf38      	it	cc
 800b634:	250c      	movcc	r5, #12
 800b636:	2d00      	cmp	r5, #0
 800b638:	4606      	mov	r6, r0
 800b63a:	db01      	blt.n	800b640 <_malloc_r+0x1c>
 800b63c:	42a9      	cmp	r1, r5
 800b63e:	d904      	bls.n	800b64a <_malloc_r+0x26>
 800b640:	230c      	movs	r3, #12
 800b642:	6033      	str	r3, [r6, #0]
 800b644:	2000      	movs	r0, #0
 800b646:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b64a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b720 <_malloc_r+0xfc>
 800b64e:	f000 f87b 	bl	800b748 <__malloc_lock>
 800b652:	f8d8 3000 	ldr.w	r3, [r8]
 800b656:	461c      	mov	r4, r3
 800b658:	bb44      	cbnz	r4, 800b6ac <_malloc_r+0x88>
 800b65a:	4629      	mov	r1, r5
 800b65c:	4630      	mov	r0, r6
 800b65e:	f7ff ffbf 	bl	800b5e0 <sbrk_aligned>
 800b662:	1c43      	adds	r3, r0, #1
 800b664:	4604      	mov	r4, r0
 800b666:	d158      	bne.n	800b71a <_malloc_r+0xf6>
 800b668:	f8d8 4000 	ldr.w	r4, [r8]
 800b66c:	4627      	mov	r7, r4
 800b66e:	2f00      	cmp	r7, #0
 800b670:	d143      	bne.n	800b6fa <_malloc_r+0xd6>
 800b672:	2c00      	cmp	r4, #0
 800b674:	d04b      	beq.n	800b70e <_malloc_r+0xea>
 800b676:	6823      	ldr	r3, [r4, #0]
 800b678:	4639      	mov	r1, r7
 800b67a:	4630      	mov	r0, r6
 800b67c:	eb04 0903 	add.w	r9, r4, r3
 800b680:	f001 f994 	bl	800c9ac <_sbrk_r>
 800b684:	4581      	cmp	r9, r0
 800b686:	d142      	bne.n	800b70e <_malloc_r+0xea>
 800b688:	6821      	ldr	r1, [r4, #0]
 800b68a:	1a6d      	subs	r5, r5, r1
 800b68c:	4629      	mov	r1, r5
 800b68e:	4630      	mov	r0, r6
 800b690:	f7ff ffa6 	bl	800b5e0 <sbrk_aligned>
 800b694:	3001      	adds	r0, #1
 800b696:	d03a      	beq.n	800b70e <_malloc_r+0xea>
 800b698:	6823      	ldr	r3, [r4, #0]
 800b69a:	442b      	add	r3, r5
 800b69c:	6023      	str	r3, [r4, #0]
 800b69e:	f8d8 3000 	ldr.w	r3, [r8]
 800b6a2:	685a      	ldr	r2, [r3, #4]
 800b6a4:	bb62      	cbnz	r2, 800b700 <_malloc_r+0xdc>
 800b6a6:	f8c8 7000 	str.w	r7, [r8]
 800b6aa:	e00f      	b.n	800b6cc <_malloc_r+0xa8>
 800b6ac:	6822      	ldr	r2, [r4, #0]
 800b6ae:	1b52      	subs	r2, r2, r5
 800b6b0:	d420      	bmi.n	800b6f4 <_malloc_r+0xd0>
 800b6b2:	2a0b      	cmp	r2, #11
 800b6b4:	d917      	bls.n	800b6e6 <_malloc_r+0xc2>
 800b6b6:	1961      	adds	r1, r4, r5
 800b6b8:	42a3      	cmp	r3, r4
 800b6ba:	6025      	str	r5, [r4, #0]
 800b6bc:	bf18      	it	ne
 800b6be:	6059      	strne	r1, [r3, #4]
 800b6c0:	6863      	ldr	r3, [r4, #4]
 800b6c2:	bf08      	it	eq
 800b6c4:	f8c8 1000 	streq.w	r1, [r8]
 800b6c8:	5162      	str	r2, [r4, r5]
 800b6ca:	604b      	str	r3, [r1, #4]
 800b6cc:	4630      	mov	r0, r6
 800b6ce:	f000 f841 	bl	800b754 <__malloc_unlock>
 800b6d2:	f104 000b 	add.w	r0, r4, #11
 800b6d6:	1d23      	adds	r3, r4, #4
 800b6d8:	f020 0007 	bic.w	r0, r0, #7
 800b6dc:	1ac2      	subs	r2, r0, r3
 800b6de:	bf1c      	itt	ne
 800b6e0:	1a1b      	subne	r3, r3, r0
 800b6e2:	50a3      	strne	r3, [r4, r2]
 800b6e4:	e7af      	b.n	800b646 <_malloc_r+0x22>
 800b6e6:	6862      	ldr	r2, [r4, #4]
 800b6e8:	42a3      	cmp	r3, r4
 800b6ea:	bf0c      	ite	eq
 800b6ec:	f8c8 2000 	streq.w	r2, [r8]
 800b6f0:	605a      	strne	r2, [r3, #4]
 800b6f2:	e7eb      	b.n	800b6cc <_malloc_r+0xa8>
 800b6f4:	4623      	mov	r3, r4
 800b6f6:	6864      	ldr	r4, [r4, #4]
 800b6f8:	e7ae      	b.n	800b658 <_malloc_r+0x34>
 800b6fa:	463c      	mov	r4, r7
 800b6fc:	687f      	ldr	r7, [r7, #4]
 800b6fe:	e7b6      	b.n	800b66e <_malloc_r+0x4a>
 800b700:	461a      	mov	r2, r3
 800b702:	685b      	ldr	r3, [r3, #4]
 800b704:	42a3      	cmp	r3, r4
 800b706:	d1fb      	bne.n	800b700 <_malloc_r+0xdc>
 800b708:	2300      	movs	r3, #0
 800b70a:	6053      	str	r3, [r2, #4]
 800b70c:	e7de      	b.n	800b6cc <_malloc_r+0xa8>
 800b70e:	230c      	movs	r3, #12
 800b710:	6033      	str	r3, [r6, #0]
 800b712:	4630      	mov	r0, r6
 800b714:	f000 f81e 	bl	800b754 <__malloc_unlock>
 800b718:	e794      	b.n	800b644 <_malloc_r+0x20>
 800b71a:	6005      	str	r5, [r0, #0]
 800b71c:	e7d6      	b.n	800b6cc <_malloc_r+0xa8>
 800b71e:	bf00      	nop
 800b720:	200007dc 	.word	0x200007dc

0800b724 <__ascii_mbtowc>:
 800b724:	b082      	sub	sp, #8
 800b726:	b901      	cbnz	r1, 800b72a <__ascii_mbtowc+0x6>
 800b728:	a901      	add	r1, sp, #4
 800b72a:	b142      	cbz	r2, 800b73e <__ascii_mbtowc+0x1a>
 800b72c:	b14b      	cbz	r3, 800b742 <__ascii_mbtowc+0x1e>
 800b72e:	7813      	ldrb	r3, [r2, #0]
 800b730:	600b      	str	r3, [r1, #0]
 800b732:	7812      	ldrb	r2, [r2, #0]
 800b734:	1e10      	subs	r0, r2, #0
 800b736:	bf18      	it	ne
 800b738:	2001      	movne	r0, #1
 800b73a:	b002      	add	sp, #8
 800b73c:	4770      	bx	lr
 800b73e:	4610      	mov	r0, r2
 800b740:	e7fb      	b.n	800b73a <__ascii_mbtowc+0x16>
 800b742:	f06f 0001 	mvn.w	r0, #1
 800b746:	e7f8      	b.n	800b73a <__ascii_mbtowc+0x16>

0800b748 <__malloc_lock>:
 800b748:	4801      	ldr	r0, [pc, #4]	@ (800b750 <__malloc_lock+0x8>)
 800b74a:	f7fe bd42 	b.w	800a1d2 <__retarget_lock_acquire_recursive>
 800b74e:	bf00      	nop
 800b750:	200007d4 	.word	0x200007d4

0800b754 <__malloc_unlock>:
 800b754:	4801      	ldr	r0, [pc, #4]	@ (800b75c <__malloc_unlock+0x8>)
 800b756:	f7fe bd3d 	b.w	800a1d4 <__retarget_lock_release_recursive>
 800b75a:	bf00      	nop
 800b75c:	200007d4 	.word	0x200007d4

0800b760 <_Balloc>:
 800b760:	b570      	push	{r4, r5, r6, lr}
 800b762:	69c6      	ldr	r6, [r0, #28]
 800b764:	4604      	mov	r4, r0
 800b766:	460d      	mov	r5, r1
 800b768:	b976      	cbnz	r6, 800b788 <_Balloc+0x28>
 800b76a:	2010      	movs	r0, #16
 800b76c:	f7ff ff30 	bl	800b5d0 <malloc>
 800b770:	4602      	mov	r2, r0
 800b772:	61e0      	str	r0, [r4, #28]
 800b774:	b920      	cbnz	r0, 800b780 <_Balloc+0x20>
 800b776:	4b18      	ldr	r3, [pc, #96]	@ (800b7d8 <_Balloc+0x78>)
 800b778:	4818      	ldr	r0, [pc, #96]	@ (800b7dc <_Balloc+0x7c>)
 800b77a:	216b      	movs	r1, #107	@ 0x6b
 800b77c:	f001 f926 	bl	800c9cc <__assert_func>
 800b780:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b784:	6006      	str	r6, [r0, #0]
 800b786:	60c6      	str	r6, [r0, #12]
 800b788:	69e6      	ldr	r6, [r4, #28]
 800b78a:	68f3      	ldr	r3, [r6, #12]
 800b78c:	b183      	cbz	r3, 800b7b0 <_Balloc+0x50>
 800b78e:	69e3      	ldr	r3, [r4, #28]
 800b790:	68db      	ldr	r3, [r3, #12]
 800b792:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b796:	b9b8      	cbnz	r0, 800b7c8 <_Balloc+0x68>
 800b798:	2101      	movs	r1, #1
 800b79a:	fa01 f605 	lsl.w	r6, r1, r5
 800b79e:	1d72      	adds	r2, r6, #5
 800b7a0:	0092      	lsls	r2, r2, #2
 800b7a2:	4620      	mov	r0, r4
 800b7a4:	f001 f930 	bl	800ca08 <_calloc_r>
 800b7a8:	b160      	cbz	r0, 800b7c4 <_Balloc+0x64>
 800b7aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b7ae:	e00e      	b.n	800b7ce <_Balloc+0x6e>
 800b7b0:	2221      	movs	r2, #33	@ 0x21
 800b7b2:	2104      	movs	r1, #4
 800b7b4:	4620      	mov	r0, r4
 800b7b6:	f001 f927 	bl	800ca08 <_calloc_r>
 800b7ba:	69e3      	ldr	r3, [r4, #28]
 800b7bc:	60f0      	str	r0, [r6, #12]
 800b7be:	68db      	ldr	r3, [r3, #12]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d1e4      	bne.n	800b78e <_Balloc+0x2e>
 800b7c4:	2000      	movs	r0, #0
 800b7c6:	bd70      	pop	{r4, r5, r6, pc}
 800b7c8:	6802      	ldr	r2, [r0, #0]
 800b7ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b7d4:	e7f7      	b.n	800b7c6 <_Balloc+0x66>
 800b7d6:	bf00      	nop
 800b7d8:	0800d7ec 	.word	0x0800d7ec
 800b7dc:	0800d8cc 	.word	0x0800d8cc

0800b7e0 <_Bfree>:
 800b7e0:	b570      	push	{r4, r5, r6, lr}
 800b7e2:	69c6      	ldr	r6, [r0, #28]
 800b7e4:	4605      	mov	r5, r0
 800b7e6:	460c      	mov	r4, r1
 800b7e8:	b976      	cbnz	r6, 800b808 <_Bfree+0x28>
 800b7ea:	2010      	movs	r0, #16
 800b7ec:	f7ff fef0 	bl	800b5d0 <malloc>
 800b7f0:	4602      	mov	r2, r0
 800b7f2:	61e8      	str	r0, [r5, #28]
 800b7f4:	b920      	cbnz	r0, 800b800 <_Bfree+0x20>
 800b7f6:	4b09      	ldr	r3, [pc, #36]	@ (800b81c <_Bfree+0x3c>)
 800b7f8:	4809      	ldr	r0, [pc, #36]	@ (800b820 <_Bfree+0x40>)
 800b7fa:	218f      	movs	r1, #143	@ 0x8f
 800b7fc:	f001 f8e6 	bl	800c9cc <__assert_func>
 800b800:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b804:	6006      	str	r6, [r0, #0]
 800b806:	60c6      	str	r6, [r0, #12]
 800b808:	b13c      	cbz	r4, 800b81a <_Bfree+0x3a>
 800b80a:	69eb      	ldr	r3, [r5, #28]
 800b80c:	6862      	ldr	r2, [r4, #4]
 800b80e:	68db      	ldr	r3, [r3, #12]
 800b810:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b814:	6021      	str	r1, [r4, #0]
 800b816:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b81a:	bd70      	pop	{r4, r5, r6, pc}
 800b81c:	0800d7ec 	.word	0x0800d7ec
 800b820:	0800d8cc 	.word	0x0800d8cc

0800b824 <__multadd>:
 800b824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b828:	690d      	ldr	r5, [r1, #16]
 800b82a:	4607      	mov	r7, r0
 800b82c:	460c      	mov	r4, r1
 800b82e:	461e      	mov	r6, r3
 800b830:	f101 0c14 	add.w	ip, r1, #20
 800b834:	2000      	movs	r0, #0
 800b836:	f8dc 3000 	ldr.w	r3, [ip]
 800b83a:	b299      	uxth	r1, r3
 800b83c:	fb02 6101 	mla	r1, r2, r1, r6
 800b840:	0c1e      	lsrs	r6, r3, #16
 800b842:	0c0b      	lsrs	r3, r1, #16
 800b844:	fb02 3306 	mla	r3, r2, r6, r3
 800b848:	b289      	uxth	r1, r1
 800b84a:	3001      	adds	r0, #1
 800b84c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b850:	4285      	cmp	r5, r0
 800b852:	f84c 1b04 	str.w	r1, [ip], #4
 800b856:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b85a:	dcec      	bgt.n	800b836 <__multadd+0x12>
 800b85c:	b30e      	cbz	r6, 800b8a2 <__multadd+0x7e>
 800b85e:	68a3      	ldr	r3, [r4, #8]
 800b860:	42ab      	cmp	r3, r5
 800b862:	dc19      	bgt.n	800b898 <__multadd+0x74>
 800b864:	6861      	ldr	r1, [r4, #4]
 800b866:	4638      	mov	r0, r7
 800b868:	3101      	adds	r1, #1
 800b86a:	f7ff ff79 	bl	800b760 <_Balloc>
 800b86e:	4680      	mov	r8, r0
 800b870:	b928      	cbnz	r0, 800b87e <__multadd+0x5a>
 800b872:	4602      	mov	r2, r0
 800b874:	4b0c      	ldr	r3, [pc, #48]	@ (800b8a8 <__multadd+0x84>)
 800b876:	480d      	ldr	r0, [pc, #52]	@ (800b8ac <__multadd+0x88>)
 800b878:	21ba      	movs	r1, #186	@ 0xba
 800b87a:	f001 f8a7 	bl	800c9cc <__assert_func>
 800b87e:	6922      	ldr	r2, [r4, #16]
 800b880:	3202      	adds	r2, #2
 800b882:	f104 010c 	add.w	r1, r4, #12
 800b886:	0092      	lsls	r2, r2, #2
 800b888:	300c      	adds	r0, #12
 800b88a:	f7fe fca4 	bl	800a1d6 <memcpy>
 800b88e:	4621      	mov	r1, r4
 800b890:	4638      	mov	r0, r7
 800b892:	f7ff ffa5 	bl	800b7e0 <_Bfree>
 800b896:	4644      	mov	r4, r8
 800b898:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b89c:	3501      	adds	r5, #1
 800b89e:	615e      	str	r6, [r3, #20]
 800b8a0:	6125      	str	r5, [r4, #16]
 800b8a2:	4620      	mov	r0, r4
 800b8a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8a8:	0800d85b 	.word	0x0800d85b
 800b8ac:	0800d8cc 	.word	0x0800d8cc

0800b8b0 <__s2b>:
 800b8b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8b4:	460c      	mov	r4, r1
 800b8b6:	4615      	mov	r5, r2
 800b8b8:	461f      	mov	r7, r3
 800b8ba:	2209      	movs	r2, #9
 800b8bc:	3308      	adds	r3, #8
 800b8be:	4606      	mov	r6, r0
 800b8c0:	fb93 f3f2 	sdiv	r3, r3, r2
 800b8c4:	2100      	movs	r1, #0
 800b8c6:	2201      	movs	r2, #1
 800b8c8:	429a      	cmp	r2, r3
 800b8ca:	db09      	blt.n	800b8e0 <__s2b+0x30>
 800b8cc:	4630      	mov	r0, r6
 800b8ce:	f7ff ff47 	bl	800b760 <_Balloc>
 800b8d2:	b940      	cbnz	r0, 800b8e6 <__s2b+0x36>
 800b8d4:	4602      	mov	r2, r0
 800b8d6:	4b19      	ldr	r3, [pc, #100]	@ (800b93c <__s2b+0x8c>)
 800b8d8:	4819      	ldr	r0, [pc, #100]	@ (800b940 <__s2b+0x90>)
 800b8da:	21d3      	movs	r1, #211	@ 0xd3
 800b8dc:	f001 f876 	bl	800c9cc <__assert_func>
 800b8e0:	0052      	lsls	r2, r2, #1
 800b8e2:	3101      	adds	r1, #1
 800b8e4:	e7f0      	b.n	800b8c8 <__s2b+0x18>
 800b8e6:	9b08      	ldr	r3, [sp, #32]
 800b8e8:	6143      	str	r3, [r0, #20]
 800b8ea:	2d09      	cmp	r5, #9
 800b8ec:	f04f 0301 	mov.w	r3, #1
 800b8f0:	6103      	str	r3, [r0, #16]
 800b8f2:	dd16      	ble.n	800b922 <__s2b+0x72>
 800b8f4:	f104 0909 	add.w	r9, r4, #9
 800b8f8:	46c8      	mov	r8, r9
 800b8fa:	442c      	add	r4, r5
 800b8fc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b900:	4601      	mov	r1, r0
 800b902:	3b30      	subs	r3, #48	@ 0x30
 800b904:	220a      	movs	r2, #10
 800b906:	4630      	mov	r0, r6
 800b908:	f7ff ff8c 	bl	800b824 <__multadd>
 800b90c:	45a0      	cmp	r8, r4
 800b90e:	d1f5      	bne.n	800b8fc <__s2b+0x4c>
 800b910:	f1a5 0408 	sub.w	r4, r5, #8
 800b914:	444c      	add	r4, r9
 800b916:	1b2d      	subs	r5, r5, r4
 800b918:	1963      	adds	r3, r4, r5
 800b91a:	42bb      	cmp	r3, r7
 800b91c:	db04      	blt.n	800b928 <__s2b+0x78>
 800b91e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b922:	340a      	adds	r4, #10
 800b924:	2509      	movs	r5, #9
 800b926:	e7f6      	b.n	800b916 <__s2b+0x66>
 800b928:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b92c:	4601      	mov	r1, r0
 800b92e:	3b30      	subs	r3, #48	@ 0x30
 800b930:	220a      	movs	r2, #10
 800b932:	4630      	mov	r0, r6
 800b934:	f7ff ff76 	bl	800b824 <__multadd>
 800b938:	e7ee      	b.n	800b918 <__s2b+0x68>
 800b93a:	bf00      	nop
 800b93c:	0800d85b 	.word	0x0800d85b
 800b940:	0800d8cc 	.word	0x0800d8cc

0800b944 <__hi0bits>:
 800b944:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b948:	4603      	mov	r3, r0
 800b94a:	bf36      	itet	cc
 800b94c:	0403      	lslcc	r3, r0, #16
 800b94e:	2000      	movcs	r0, #0
 800b950:	2010      	movcc	r0, #16
 800b952:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b956:	bf3c      	itt	cc
 800b958:	021b      	lslcc	r3, r3, #8
 800b95a:	3008      	addcc	r0, #8
 800b95c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b960:	bf3c      	itt	cc
 800b962:	011b      	lslcc	r3, r3, #4
 800b964:	3004      	addcc	r0, #4
 800b966:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b96a:	bf3c      	itt	cc
 800b96c:	009b      	lslcc	r3, r3, #2
 800b96e:	3002      	addcc	r0, #2
 800b970:	2b00      	cmp	r3, #0
 800b972:	db05      	blt.n	800b980 <__hi0bits+0x3c>
 800b974:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b978:	f100 0001 	add.w	r0, r0, #1
 800b97c:	bf08      	it	eq
 800b97e:	2020      	moveq	r0, #32
 800b980:	4770      	bx	lr

0800b982 <__lo0bits>:
 800b982:	6803      	ldr	r3, [r0, #0]
 800b984:	4602      	mov	r2, r0
 800b986:	f013 0007 	ands.w	r0, r3, #7
 800b98a:	d00b      	beq.n	800b9a4 <__lo0bits+0x22>
 800b98c:	07d9      	lsls	r1, r3, #31
 800b98e:	d421      	bmi.n	800b9d4 <__lo0bits+0x52>
 800b990:	0798      	lsls	r0, r3, #30
 800b992:	bf49      	itett	mi
 800b994:	085b      	lsrmi	r3, r3, #1
 800b996:	089b      	lsrpl	r3, r3, #2
 800b998:	2001      	movmi	r0, #1
 800b99a:	6013      	strmi	r3, [r2, #0]
 800b99c:	bf5c      	itt	pl
 800b99e:	6013      	strpl	r3, [r2, #0]
 800b9a0:	2002      	movpl	r0, #2
 800b9a2:	4770      	bx	lr
 800b9a4:	b299      	uxth	r1, r3
 800b9a6:	b909      	cbnz	r1, 800b9ac <__lo0bits+0x2a>
 800b9a8:	0c1b      	lsrs	r3, r3, #16
 800b9aa:	2010      	movs	r0, #16
 800b9ac:	b2d9      	uxtb	r1, r3
 800b9ae:	b909      	cbnz	r1, 800b9b4 <__lo0bits+0x32>
 800b9b0:	3008      	adds	r0, #8
 800b9b2:	0a1b      	lsrs	r3, r3, #8
 800b9b4:	0719      	lsls	r1, r3, #28
 800b9b6:	bf04      	itt	eq
 800b9b8:	091b      	lsreq	r3, r3, #4
 800b9ba:	3004      	addeq	r0, #4
 800b9bc:	0799      	lsls	r1, r3, #30
 800b9be:	bf04      	itt	eq
 800b9c0:	089b      	lsreq	r3, r3, #2
 800b9c2:	3002      	addeq	r0, #2
 800b9c4:	07d9      	lsls	r1, r3, #31
 800b9c6:	d403      	bmi.n	800b9d0 <__lo0bits+0x4e>
 800b9c8:	085b      	lsrs	r3, r3, #1
 800b9ca:	f100 0001 	add.w	r0, r0, #1
 800b9ce:	d003      	beq.n	800b9d8 <__lo0bits+0x56>
 800b9d0:	6013      	str	r3, [r2, #0]
 800b9d2:	4770      	bx	lr
 800b9d4:	2000      	movs	r0, #0
 800b9d6:	4770      	bx	lr
 800b9d8:	2020      	movs	r0, #32
 800b9da:	4770      	bx	lr

0800b9dc <__i2b>:
 800b9dc:	b510      	push	{r4, lr}
 800b9de:	460c      	mov	r4, r1
 800b9e0:	2101      	movs	r1, #1
 800b9e2:	f7ff febd 	bl	800b760 <_Balloc>
 800b9e6:	4602      	mov	r2, r0
 800b9e8:	b928      	cbnz	r0, 800b9f6 <__i2b+0x1a>
 800b9ea:	4b05      	ldr	r3, [pc, #20]	@ (800ba00 <__i2b+0x24>)
 800b9ec:	4805      	ldr	r0, [pc, #20]	@ (800ba04 <__i2b+0x28>)
 800b9ee:	f240 1145 	movw	r1, #325	@ 0x145
 800b9f2:	f000 ffeb 	bl	800c9cc <__assert_func>
 800b9f6:	2301      	movs	r3, #1
 800b9f8:	6144      	str	r4, [r0, #20]
 800b9fa:	6103      	str	r3, [r0, #16]
 800b9fc:	bd10      	pop	{r4, pc}
 800b9fe:	bf00      	nop
 800ba00:	0800d85b 	.word	0x0800d85b
 800ba04:	0800d8cc 	.word	0x0800d8cc

0800ba08 <__multiply>:
 800ba08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba0c:	4617      	mov	r7, r2
 800ba0e:	690a      	ldr	r2, [r1, #16]
 800ba10:	693b      	ldr	r3, [r7, #16]
 800ba12:	429a      	cmp	r2, r3
 800ba14:	bfa8      	it	ge
 800ba16:	463b      	movge	r3, r7
 800ba18:	4689      	mov	r9, r1
 800ba1a:	bfa4      	itt	ge
 800ba1c:	460f      	movge	r7, r1
 800ba1e:	4699      	movge	r9, r3
 800ba20:	693d      	ldr	r5, [r7, #16]
 800ba22:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ba26:	68bb      	ldr	r3, [r7, #8]
 800ba28:	6879      	ldr	r1, [r7, #4]
 800ba2a:	eb05 060a 	add.w	r6, r5, sl
 800ba2e:	42b3      	cmp	r3, r6
 800ba30:	b085      	sub	sp, #20
 800ba32:	bfb8      	it	lt
 800ba34:	3101      	addlt	r1, #1
 800ba36:	f7ff fe93 	bl	800b760 <_Balloc>
 800ba3a:	b930      	cbnz	r0, 800ba4a <__multiply+0x42>
 800ba3c:	4602      	mov	r2, r0
 800ba3e:	4b41      	ldr	r3, [pc, #260]	@ (800bb44 <__multiply+0x13c>)
 800ba40:	4841      	ldr	r0, [pc, #260]	@ (800bb48 <__multiply+0x140>)
 800ba42:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ba46:	f000 ffc1 	bl	800c9cc <__assert_func>
 800ba4a:	f100 0414 	add.w	r4, r0, #20
 800ba4e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ba52:	4623      	mov	r3, r4
 800ba54:	2200      	movs	r2, #0
 800ba56:	4573      	cmp	r3, lr
 800ba58:	d320      	bcc.n	800ba9c <__multiply+0x94>
 800ba5a:	f107 0814 	add.w	r8, r7, #20
 800ba5e:	f109 0114 	add.w	r1, r9, #20
 800ba62:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ba66:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ba6a:	9302      	str	r3, [sp, #8]
 800ba6c:	1beb      	subs	r3, r5, r7
 800ba6e:	3b15      	subs	r3, #21
 800ba70:	f023 0303 	bic.w	r3, r3, #3
 800ba74:	3304      	adds	r3, #4
 800ba76:	3715      	adds	r7, #21
 800ba78:	42bd      	cmp	r5, r7
 800ba7a:	bf38      	it	cc
 800ba7c:	2304      	movcc	r3, #4
 800ba7e:	9301      	str	r3, [sp, #4]
 800ba80:	9b02      	ldr	r3, [sp, #8]
 800ba82:	9103      	str	r1, [sp, #12]
 800ba84:	428b      	cmp	r3, r1
 800ba86:	d80c      	bhi.n	800baa2 <__multiply+0x9a>
 800ba88:	2e00      	cmp	r6, #0
 800ba8a:	dd03      	ble.n	800ba94 <__multiply+0x8c>
 800ba8c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d055      	beq.n	800bb40 <__multiply+0x138>
 800ba94:	6106      	str	r6, [r0, #16]
 800ba96:	b005      	add	sp, #20
 800ba98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba9c:	f843 2b04 	str.w	r2, [r3], #4
 800baa0:	e7d9      	b.n	800ba56 <__multiply+0x4e>
 800baa2:	f8b1 a000 	ldrh.w	sl, [r1]
 800baa6:	f1ba 0f00 	cmp.w	sl, #0
 800baaa:	d01f      	beq.n	800baec <__multiply+0xe4>
 800baac:	46c4      	mov	ip, r8
 800baae:	46a1      	mov	r9, r4
 800bab0:	2700      	movs	r7, #0
 800bab2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bab6:	f8d9 3000 	ldr.w	r3, [r9]
 800baba:	fa1f fb82 	uxth.w	fp, r2
 800babe:	b29b      	uxth	r3, r3
 800bac0:	fb0a 330b 	mla	r3, sl, fp, r3
 800bac4:	443b      	add	r3, r7
 800bac6:	f8d9 7000 	ldr.w	r7, [r9]
 800baca:	0c12      	lsrs	r2, r2, #16
 800bacc:	0c3f      	lsrs	r7, r7, #16
 800bace:	fb0a 7202 	mla	r2, sl, r2, r7
 800bad2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bad6:	b29b      	uxth	r3, r3
 800bad8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800badc:	4565      	cmp	r5, ip
 800bade:	f849 3b04 	str.w	r3, [r9], #4
 800bae2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bae6:	d8e4      	bhi.n	800bab2 <__multiply+0xaa>
 800bae8:	9b01      	ldr	r3, [sp, #4]
 800baea:	50e7      	str	r7, [r4, r3]
 800baec:	9b03      	ldr	r3, [sp, #12]
 800baee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800baf2:	3104      	adds	r1, #4
 800baf4:	f1b9 0f00 	cmp.w	r9, #0
 800baf8:	d020      	beq.n	800bb3c <__multiply+0x134>
 800bafa:	6823      	ldr	r3, [r4, #0]
 800bafc:	4647      	mov	r7, r8
 800bafe:	46a4      	mov	ip, r4
 800bb00:	f04f 0a00 	mov.w	sl, #0
 800bb04:	f8b7 b000 	ldrh.w	fp, [r7]
 800bb08:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bb0c:	fb09 220b 	mla	r2, r9, fp, r2
 800bb10:	4452      	add	r2, sl
 800bb12:	b29b      	uxth	r3, r3
 800bb14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bb18:	f84c 3b04 	str.w	r3, [ip], #4
 800bb1c:	f857 3b04 	ldr.w	r3, [r7], #4
 800bb20:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bb24:	f8bc 3000 	ldrh.w	r3, [ip]
 800bb28:	fb09 330a 	mla	r3, r9, sl, r3
 800bb2c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bb30:	42bd      	cmp	r5, r7
 800bb32:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bb36:	d8e5      	bhi.n	800bb04 <__multiply+0xfc>
 800bb38:	9a01      	ldr	r2, [sp, #4]
 800bb3a:	50a3      	str	r3, [r4, r2]
 800bb3c:	3404      	adds	r4, #4
 800bb3e:	e79f      	b.n	800ba80 <__multiply+0x78>
 800bb40:	3e01      	subs	r6, #1
 800bb42:	e7a1      	b.n	800ba88 <__multiply+0x80>
 800bb44:	0800d85b 	.word	0x0800d85b
 800bb48:	0800d8cc 	.word	0x0800d8cc

0800bb4c <__pow5mult>:
 800bb4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb50:	4615      	mov	r5, r2
 800bb52:	f012 0203 	ands.w	r2, r2, #3
 800bb56:	4607      	mov	r7, r0
 800bb58:	460e      	mov	r6, r1
 800bb5a:	d007      	beq.n	800bb6c <__pow5mult+0x20>
 800bb5c:	4c25      	ldr	r4, [pc, #148]	@ (800bbf4 <__pow5mult+0xa8>)
 800bb5e:	3a01      	subs	r2, #1
 800bb60:	2300      	movs	r3, #0
 800bb62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bb66:	f7ff fe5d 	bl	800b824 <__multadd>
 800bb6a:	4606      	mov	r6, r0
 800bb6c:	10ad      	asrs	r5, r5, #2
 800bb6e:	d03d      	beq.n	800bbec <__pow5mult+0xa0>
 800bb70:	69fc      	ldr	r4, [r7, #28]
 800bb72:	b97c      	cbnz	r4, 800bb94 <__pow5mult+0x48>
 800bb74:	2010      	movs	r0, #16
 800bb76:	f7ff fd2b 	bl	800b5d0 <malloc>
 800bb7a:	4602      	mov	r2, r0
 800bb7c:	61f8      	str	r0, [r7, #28]
 800bb7e:	b928      	cbnz	r0, 800bb8c <__pow5mult+0x40>
 800bb80:	4b1d      	ldr	r3, [pc, #116]	@ (800bbf8 <__pow5mult+0xac>)
 800bb82:	481e      	ldr	r0, [pc, #120]	@ (800bbfc <__pow5mult+0xb0>)
 800bb84:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bb88:	f000 ff20 	bl	800c9cc <__assert_func>
 800bb8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bb90:	6004      	str	r4, [r0, #0]
 800bb92:	60c4      	str	r4, [r0, #12]
 800bb94:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bb98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bb9c:	b94c      	cbnz	r4, 800bbb2 <__pow5mult+0x66>
 800bb9e:	f240 2171 	movw	r1, #625	@ 0x271
 800bba2:	4638      	mov	r0, r7
 800bba4:	f7ff ff1a 	bl	800b9dc <__i2b>
 800bba8:	2300      	movs	r3, #0
 800bbaa:	f8c8 0008 	str.w	r0, [r8, #8]
 800bbae:	4604      	mov	r4, r0
 800bbb0:	6003      	str	r3, [r0, #0]
 800bbb2:	f04f 0900 	mov.w	r9, #0
 800bbb6:	07eb      	lsls	r3, r5, #31
 800bbb8:	d50a      	bpl.n	800bbd0 <__pow5mult+0x84>
 800bbba:	4631      	mov	r1, r6
 800bbbc:	4622      	mov	r2, r4
 800bbbe:	4638      	mov	r0, r7
 800bbc0:	f7ff ff22 	bl	800ba08 <__multiply>
 800bbc4:	4631      	mov	r1, r6
 800bbc6:	4680      	mov	r8, r0
 800bbc8:	4638      	mov	r0, r7
 800bbca:	f7ff fe09 	bl	800b7e0 <_Bfree>
 800bbce:	4646      	mov	r6, r8
 800bbd0:	106d      	asrs	r5, r5, #1
 800bbd2:	d00b      	beq.n	800bbec <__pow5mult+0xa0>
 800bbd4:	6820      	ldr	r0, [r4, #0]
 800bbd6:	b938      	cbnz	r0, 800bbe8 <__pow5mult+0x9c>
 800bbd8:	4622      	mov	r2, r4
 800bbda:	4621      	mov	r1, r4
 800bbdc:	4638      	mov	r0, r7
 800bbde:	f7ff ff13 	bl	800ba08 <__multiply>
 800bbe2:	6020      	str	r0, [r4, #0]
 800bbe4:	f8c0 9000 	str.w	r9, [r0]
 800bbe8:	4604      	mov	r4, r0
 800bbea:	e7e4      	b.n	800bbb6 <__pow5mult+0x6a>
 800bbec:	4630      	mov	r0, r6
 800bbee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbf2:	bf00      	nop
 800bbf4:	0800d9c8 	.word	0x0800d9c8
 800bbf8:	0800d7ec 	.word	0x0800d7ec
 800bbfc:	0800d8cc 	.word	0x0800d8cc

0800bc00 <__lshift>:
 800bc00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc04:	460c      	mov	r4, r1
 800bc06:	6849      	ldr	r1, [r1, #4]
 800bc08:	6923      	ldr	r3, [r4, #16]
 800bc0a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bc0e:	68a3      	ldr	r3, [r4, #8]
 800bc10:	4607      	mov	r7, r0
 800bc12:	4691      	mov	r9, r2
 800bc14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bc18:	f108 0601 	add.w	r6, r8, #1
 800bc1c:	42b3      	cmp	r3, r6
 800bc1e:	db0b      	blt.n	800bc38 <__lshift+0x38>
 800bc20:	4638      	mov	r0, r7
 800bc22:	f7ff fd9d 	bl	800b760 <_Balloc>
 800bc26:	4605      	mov	r5, r0
 800bc28:	b948      	cbnz	r0, 800bc3e <__lshift+0x3e>
 800bc2a:	4602      	mov	r2, r0
 800bc2c:	4b28      	ldr	r3, [pc, #160]	@ (800bcd0 <__lshift+0xd0>)
 800bc2e:	4829      	ldr	r0, [pc, #164]	@ (800bcd4 <__lshift+0xd4>)
 800bc30:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bc34:	f000 feca 	bl	800c9cc <__assert_func>
 800bc38:	3101      	adds	r1, #1
 800bc3a:	005b      	lsls	r3, r3, #1
 800bc3c:	e7ee      	b.n	800bc1c <__lshift+0x1c>
 800bc3e:	2300      	movs	r3, #0
 800bc40:	f100 0114 	add.w	r1, r0, #20
 800bc44:	f100 0210 	add.w	r2, r0, #16
 800bc48:	4618      	mov	r0, r3
 800bc4a:	4553      	cmp	r3, sl
 800bc4c:	db33      	blt.n	800bcb6 <__lshift+0xb6>
 800bc4e:	6920      	ldr	r0, [r4, #16]
 800bc50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bc54:	f104 0314 	add.w	r3, r4, #20
 800bc58:	f019 091f 	ands.w	r9, r9, #31
 800bc5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bc60:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bc64:	d02b      	beq.n	800bcbe <__lshift+0xbe>
 800bc66:	f1c9 0e20 	rsb	lr, r9, #32
 800bc6a:	468a      	mov	sl, r1
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	6818      	ldr	r0, [r3, #0]
 800bc70:	fa00 f009 	lsl.w	r0, r0, r9
 800bc74:	4310      	orrs	r0, r2
 800bc76:	f84a 0b04 	str.w	r0, [sl], #4
 800bc7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc7e:	459c      	cmp	ip, r3
 800bc80:	fa22 f20e 	lsr.w	r2, r2, lr
 800bc84:	d8f3      	bhi.n	800bc6e <__lshift+0x6e>
 800bc86:	ebac 0304 	sub.w	r3, ip, r4
 800bc8a:	3b15      	subs	r3, #21
 800bc8c:	f023 0303 	bic.w	r3, r3, #3
 800bc90:	3304      	adds	r3, #4
 800bc92:	f104 0015 	add.w	r0, r4, #21
 800bc96:	4560      	cmp	r0, ip
 800bc98:	bf88      	it	hi
 800bc9a:	2304      	movhi	r3, #4
 800bc9c:	50ca      	str	r2, [r1, r3]
 800bc9e:	b10a      	cbz	r2, 800bca4 <__lshift+0xa4>
 800bca0:	f108 0602 	add.w	r6, r8, #2
 800bca4:	3e01      	subs	r6, #1
 800bca6:	4638      	mov	r0, r7
 800bca8:	612e      	str	r6, [r5, #16]
 800bcaa:	4621      	mov	r1, r4
 800bcac:	f7ff fd98 	bl	800b7e0 <_Bfree>
 800bcb0:	4628      	mov	r0, r5
 800bcb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcb6:	f842 0f04 	str.w	r0, [r2, #4]!
 800bcba:	3301      	adds	r3, #1
 800bcbc:	e7c5      	b.n	800bc4a <__lshift+0x4a>
 800bcbe:	3904      	subs	r1, #4
 800bcc0:	f853 2b04 	ldr.w	r2, [r3], #4
 800bcc4:	f841 2f04 	str.w	r2, [r1, #4]!
 800bcc8:	459c      	cmp	ip, r3
 800bcca:	d8f9      	bhi.n	800bcc0 <__lshift+0xc0>
 800bccc:	e7ea      	b.n	800bca4 <__lshift+0xa4>
 800bcce:	bf00      	nop
 800bcd0:	0800d85b 	.word	0x0800d85b
 800bcd4:	0800d8cc 	.word	0x0800d8cc

0800bcd8 <__mcmp>:
 800bcd8:	690a      	ldr	r2, [r1, #16]
 800bcda:	4603      	mov	r3, r0
 800bcdc:	6900      	ldr	r0, [r0, #16]
 800bcde:	1a80      	subs	r0, r0, r2
 800bce0:	b530      	push	{r4, r5, lr}
 800bce2:	d10e      	bne.n	800bd02 <__mcmp+0x2a>
 800bce4:	3314      	adds	r3, #20
 800bce6:	3114      	adds	r1, #20
 800bce8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bcec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bcf0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bcf4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bcf8:	4295      	cmp	r5, r2
 800bcfa:	d003      	beq.n	800bd04 <__mcmp+0x2c>
 800bcfc:	d205      	bcs.n	800bd0a <__mcmp+0x32>
 800bcfe:	f04f 30ff 	mov.w	r0, #4294967295
 800bd02:	bd30      	pop	{r4, r5, pc}
 800bd04:	42a3      	cmp	r3, r4
 800bd06:	d3f3      	bcc.n	800bcf0 <__mcmp+0x18>
 800bd08:	e7fb      	b.n	800bd02 <__mcmp+0x2a>
 800bd0a:	2001      	movs	r0, #1
 800bd0c:	e7f9      	b.n	800bd02 <__mcmp+0x2a>
	...

0800bd10 <__mdiff>:
 800bd10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd14:	4689      	mov	r9, r1
 800bd16:	4606      	mov	r6, r0
 800bd18:	4611      	mov	r1, r2
 800bd1a:	4648      	mov	r0, r9
 800bd1c:	4614      	mov	r4, r2
 800bd1e:	f7ff ffdb 	bl	800bcd8 <__mcmp>
 800bd22:	1e05      	subs	r5, r0, #0
 800bd24:	d112      	bne.n	800bd4c <__mdiff+0x3c>
 800bd26:	4629      	mov	r1, r5
 800bd28:	4630      	mov	r0, r6
 800bd2a:	f7ff fd19 	bl	800b760 <_Balloc>
 800bd2e:	4602      	mov	r2, r0
 800bd30:	b928      	cbnz	r0, 800bd3e <__mdiff+0x2e>
 800bd32:	4b3f      	ldr	r3, [pc, #252]	@ (800be30 <__mdiff+0x120>)
 800bd34:	f240 2137 	movw	r1, #567	@ 0x237
 800bd38:	483e      	ldr	r0, [pc, #248]	@ (800be34 <__mdiff+0x124>)
 800bd3a:	f000 fe47 	bl	800c9cc <__assert_func>
 800bd3e:	2301      	movs	r3, #1
 800bd40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bd44:	4610      	mov	r0, r2
 800bd46:	b003      	add	sp, #12
 800bd48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd4c:	bfbc      	itt	lt
 800bd4e:	464b      	movlt	r3, r9
 800bd50:	46a1      	movlt	r9, r4
 800bd52:	4630      	mov	r0, r6
 800bd54:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bd58:	bfba      	itte	lt
 800bd5a:	461c      	movlt	r4, r3
 800bd5c:	2501      	movlt	r5, #1
 800bd5e:	2500      	movge	r5, #0
 800bd60:	f7ff fcfe 	bl	800b760 <_Balloc>
 800bd64:	4602      	mov	r2, r0
 800bd66:	b918      	cbnz	r0, 800bd70 <__mdiff+0x60>
 800bd68:	4b31      	ldr	r3, [pc, #196]	@ (800be30 <__mdiff+0x120>)
 800bd6a:	f240 2145 	movw	r1, #581	@ 0x245
 800bd6e:	e7e3      	b.n	800bd38 <__mdiff+0x28>
 800bd70:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bd74:	6926      	ldr	r6, [r4, #16]
 800bd76:	60c5      	str	r5, [r0, #12]
 800bd78:	f109 0310 	add.w	r3, r9, #16
 800bd7c:	f109 0514 	add.w	r5, r9, #20
 800bd80:	f104 0e14 	add.w	lr, r4, #20
 800bd84:	f100 0b14 	add.w	fp, r0, #20
 800bd88:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bd8c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bd90:	9301      	str	r3, [sp, #4]
 800bd92:	46d9      	mov	r9, fp
 800bd94:	f04f 0c00 	mov.w	ip, #0
 800bd98:	9b01      	ldr	r3, [sp, #4]
 800bd9a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bd9e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bda2:	9301      	str	r3, [sp, #4]
 800bda4:	fa1f f38a 	uxth.w	r3, sl
 800bda8:	4619      	mov	r1, r3
 800bdaa:	b283      	uxth	r3, r0
 800bdac:	1acb      	subs	r3, r1, r3
 800bdae:	0c00      	lsrs	r0, r0, #16
 800bdb0:	4463      	add	r3, ip
 800bdb2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bdb6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bdba:	b29b      	uxth	r3, r3
 800bdbc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bdc0:	4576      	cmp	r6, lr
 800bdc2:	f849 3b04 	str.w	r3, [r9], #4
 800bdc6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bdca:	d8e5      	bhi.n	800bd98 <__mdiff+0x88>
 800bdcc:	1b33      	subs	r3, r6, r4
 800bdce:	3b15      	subs	r3, #21
 800bdd0:	f023 0303 	bic.w	r3, r3, #3
 800bdd4:	3415      	adds	r4, #21
 800bdd6:	3304      	adds	r3, #4
 800bdd8:	42a6      	cmp	r6, r4
 800bdda:	bf38      	it	cc
 800bddc:	2304      	movcc	r3, #4
 800bdde:	441d      	add	r5, r3
 800bde0:	445b      	add	r3, fp
 800bde2:	461e      	mov	r6, r3
 800bde4:	462c      	mov	r4, r5
 800bde6:	4544      	cmp	r4, r8
 800bde8:	d30e      	bcc.n	800be08 <__mdiff+0xf8>
 800bdea:	f108 0103 	add.w	r1, r8, #3
 800bdee:	1b49      	subs	r1, r1, r5
 800bdf0:	f021 0103 	bic.w	r1, r1, #3
 800bdf4:	3d03      	subs	r5, #3
 800bdf6:	45a8      	cmp	r8, r5
 800bdf8:	bf38      	it	cc
 800bdfa:	2100      	movcc	r1, #0
 800bdfc:	440b      	add	r3, r1
 800bdfe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800be02:	b191      	cbz	r1, 800be2a <__mdiff+0x11a>
 800be04:	6117      	str	r7, [r2, #16]
 800be06:	e79d      	b.n	800bd44 <__mdiff+0x34>
 800be08:	f854 1b04 	ldr.w	r1, [r4], #4
 800be0c:	46e6      	mov	lr, ip
 800be0e:	0c08      	lsrs	r0, r1, #16
 800be10:	fa1c fc81 	uxtah	ip, ip, r1
 800be14:	4471      	add	r1, lr
 800be16:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800be1a:	b289      	uxth	r1, r1
 800be1c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800be20:	f846 1b04 	str.w	r1, [r6], #4
 800be24:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800be28:	e7dd      	b.n	800bde6 <__mdiff+0xd6>
 800be2a:	3f01      	subs	r7, #1
 800be2c:	e7e7      	b.n	800bdfe <__mdiff+0xee>
 800be2e:	bf00      	nop
 800be30:	0800d85b 	.word	0x0800d85b
 800be34:	0800d8cc 	.word	0x0800d8cc

0800be38 <__ulp>:
 800be38:	b082      	sub	sp, #8
 800be3a:	ed8d 0b00 	vstr	d0, [sp]
 800be3e:	9a01      	ldr	r2, [sp, #4]
 800be40:	4b0f      	ldr	r3, [pc, #60]	@ (800be80 <__ulp+0x48>)
 800be42:	4013      	ands	r3, r2
 800be44:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800be48:	2b00      	cmp	r3, #0
 800be4a:	dc08      	bgt.n	800be5e <__ulp+0x26>
 800be4c:	425b      	negs	r3, r3
 800be4e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800be52:	ea4f 5223 	mov.w	r2, r3, asr #20
 800be56:	da04      	bge.n	800be62 <__ulp+0x2a>
 800be58:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800be5c:	4113      	asrs	r3, r2
 800be5e:	2200      	movs	r2, #0
 800be60:	e008      	b.n	800be74 <__ulp+0x3c>
 800be62:	f1a2 0314 	sub.w	r3, r2, #20
 800be66:	2b1e      	cmp	r3, #30
 800be68:	bfda      	itte	le
 800be6a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800be6e:	40da      	lsrle	r2, r3
 800be70:	2201      	movgt	r2, #1
 800be72:	2300      	movs	r3, #0
 800be74:	4619      	mov	r1, r3
 800be76:	4610      	mov	r0, r2
 800be78:	ec41 0b10 	vmov	d0, r0, r1
 800be7c:	b002      	add	sp, #8
 800be7e:	4770      	bx	lr
 800be80:	7ff00000 	.word	0x7ff00000

0800be84 <__b2d>:
 800be84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be88:	6906      	ldr	r6, [r0, #16]
 800be8a:	f100 0814 	add.w	r8, r0, #20
 800be8e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800be92:	1f37      	subs	r7, r6, #4
 800be94:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800be98:	4610      	mov	r0, r2
 800be9a:	f7ff fd53 	bl	800b944 <__hi0bits>
 800be9e:	f1c0 0320 	rsb	r3, r0, #32
 800bea2:	280a      	cmp	r0, #10
 800bea4:	600b      	str	r3, [r1, #0]
 800bea6:	491b      	ldr	r1, [pc, #108]	@ (800bf14 <__b2d+0x90>)
 800bea8:	dc15      	bgt.n	800bed6 <__b2d+0x52>
 800beaa:	f1c0 0c0b 	rsb	ip, r0, #11
 800beae:	fa22 f30c 	lsr.w	r3, r2, ip
 800beb2:	45b8      	cmp	r8, r7
 800beb4:	ea43 0501 	orr.w	r5, r3, r1
 800beb8:	bf34      	ite	cc
 800beba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800bebe:	2300      	movcs	r3, #0
 800bec0:	3015      	adds	r0, #21
 800bec2:	fa02 f000 	lsl.w	r0, r2, r0
 800bec6:	fa23 f30c 	lsr.w	r3, r3, ip
 800beca:	4303      	orrs	r3, r0
 800becc:	461c      	mov	r4, r3
 800bece:	ec45 4b10 	vmov	d0, r4, r5
 800bed2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bed6:	45b8      	cmp	r8, r7
 800bed8:	bf3a      	itte	cc
 800beda:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800bede:	f1a6 0708 	subcc.w	r7, r6, #8
 800bee2:	2300      	movcs	r3, #0
 800bee4:	380b      	subs	r0, #11
 800bee6:	d012      	beq.n	800bf0e <__b2d+0x8a>
 800bee8:	f1c0 0120 	rsb	r1, r0, #32
 800beec:	fa23 f401 	lsr.w	r4, r3, r1
 800bef0:	4082      	lsls	r2, r0
 800bef2:	4322      	orrs	r2, r4
 800bef4:	4547      	cmp	r7, r8
 800bef6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800befa:	bf8c      	ite	hi
 800befc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800bf00:	2200      	movls	r2, #0
 800bf02:	4083      	lsls	r3, r0
 800bf04:	40ca      	lsrs	r2, r1
 800bf06:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800bf0a:	4313      	orrs	r3, r2
 800bf0c:	e7de      	b.n	800becc <__b2d+0x48>
 800bf0e:	ea42 0501 	orr.w	r5, r2, r1
 800bf12:	e7db      	b.n	800becc <__b2d+0x48>
 800bf14:	3ff00000 	.word	0x3ff00000

0800bf18 <__d2b>:
 800bf18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bf1c:	460f      	mov	r7, r1
 800bf1e:	2101      	movs	r1, #1
 800bf20:	ec59 8b10 	vmov	r8, r9, d0
 800bf24:	4616      	mov	r6, r2
 800bf26:	f7ff fc1b 	bl	800b760 <_Balloc>
 800bf2a:	4604      	mov	r4, r0
 800bf2c:	b930      	cbnz	r0, 800bf3c <__d2b+0x24>
 800bf2e:	4602      	mov	r2, r0
 800bf30:	4b23      	ldr	r3, [pc, #140]	@ (800bfc0 <__d2b+0xa8>)
 800bf32:	4824      	ldr	r0, [pc, #144]	@ (800bfc4 <__d2b+0xac>)
 800bf34:	f240 310f 	movw	r1, #783	@ 0x30f
 800bf38:	f000 fd48 	bl	800c9cc <__assert_func>
 800bf3c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bf40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bf44:	b10d      	cbz	r5, 800bf4a <__d2b+0x32>
 800bf46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bf4a:	9301      	str	r3, [sp, #4]
 800bf4c:	f1b8 0300 	subs.w	r3, r8, #0
 800bf50:	d023      	beq.n	800bf9a <__d2b+0x82>
 800bf52:	4668      	mov	r0, sp
 800bf54:	9300      	str	r3, [sp, #0]
 800bf56:	f7ff fd14 	bl	800b982 <__lo0bits>
 800bf5a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bf5e:	b1d0      	cbz	r0, 800bf96 <__d2b+0x7e>
 800bf60:	f1c0 0320 	rsb	r3, r0, #32
 800bf64:	fa02 f303 	lsl.w	r3, r2, r3
 800bf68:	430b      	orrs	r3, r1
 800bf6a:	40c2      	lsrs	r2, r0
 800bf6c:	6163      	str	r3, [r4, #20]
 800bf6e:	9201      	str	r2, [sp, #4]
 800bf70:	9b01      	ldr	r3, [sp, #4]
 800bf72:	61a3      	str	r3, [r4, #24]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	bf0c      	ite	eq
 800bf78:	2201      	moveq	r2, #1
 800bf7a:	2202      	movne	r2, #2
 800bf7c:	6122      	str	r2, [r4, #16]
 800bf7e:	b1a5      	cbz	r5, 800bfaa <__d2b+0x92>
 800bf80:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bf84:	4405      	add	r5, r0
 800bf86:	603d      	str	r5, [r7, #0]
 800bf88:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bf8c:	6030      	str	r0, [r6, #0]
 800bf8e:	4620      	mov	r0, r4
 800bf90:	b003      	add	sp, #12
 800bf92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf96:	6161      	str	r1, [r4, #20]
 800bf98:	e7ea      	b.n	800bf70 <__d2b+0x58>
 800bf9a:	a801      	add	r0, sp, #4
 800bf9c:	f7ff fcf1 	bl	800b982 <__lo0bits>
 800bfa0:	9b01      	ldr	r3, [sp, #4]
 800bfa2:	6163      	str	r3, [r4, #20]
 800bfa4:	3020      	adds	r0, #32
 800bfa6:	2201      	movs	r2, #1
 800bfa8:	e7e8      	b.n	800bf7c <__d2b+0x64>
 800bfaa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bfae:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bfb2:	6038      	str	r0, [r7, #0]
 800bfb4:	6918      	ldr	r0, [r3, #16]
 800bfb6:	f7ff fcc5 	bl	800b944 <__hi0bits>
 800bfba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bfbe:	e7e5      	b.n	800bf8c <__d2b+0x74>
 800bfc0:	0800d85b 	.word	0x0800d85b
 800bfc4:	0800d8cc 	.word	0x0800d8cc

0800bfc8 <__ratio>:
 800bfc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfcc:	b085      	sub	sp, #20
 800bfce:	e9cd 1000 	strd	r1, r0, [sp]
 800bfd2:	a902      	add	r1, sp, #8
 800bfd4:	f7ff ff56 	bl	800be84 <__b2d>
 800bfd8:	9800      	ldr	r0, [sp, #0]
 800bfda:	a903      	add	r1, sp, #12
 800bfdc:	ec55 4b10 	vmov	r4, r5, d0
 800bfe0:	f7ff ff50 	bl	800be84 <__b2d>
 800bfe4:	9b01      	ldr	r3, [sp, #4]
 800bfe6:	6919      	ldr	r1, [r3, #16]
 800bfe8:	9b00      	ldr	r3, [sp, #0]
 800bfea:	691b      	ldr	r3, [r3, #16]
 800bfec:	1ac9      	subs	r1, r1, r3
 800bfee:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800bff2:	1a9b      	subs	r3, r3, r2
 800bff4:	ec5b ab10 	vmov	sl, fp, d0
 800bff8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	bfce      	itee	gt
 800c000:	462a      	movgt	r2, r5
 800c002:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c006:	465a      	movle	r2, fp
 800c008:	462f      	mov	r7, r5
 800c00a:	46d9      	mov	r9, fp
 800c00c:	bfcc      	ite	gt
 800c00e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c012:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c016:	464b      	mov	r3, r9
 800c018:	4652      	mov	r2, sl
 800c01a:	4620      	mov	r0, r4
 800c01c:	4639      	mov	r1, r7
 800c01e:	f7f4 fc35 	bl	800088c <__aeabi_ddiv>
 800c022:	ec41 0b10 	vmov	d0, r0, r1
 800c026:	b005      	add	sp, #20
 800c028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c02c <__copybits>:
 800c02c:	3901      	subs	r1, #1
 800c02e:	b570      	push	{r4, r5, r6, lr}
 800c030:	1149      	asrs	r1, r1, #5
 800c032:	6914      	ldr	r4, [r2, #16]
 800c034:	3101      	adds	r1, #1
 800c036:	f102 0314 	add.w	r3, r2, #20
 800c03a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c03e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c042:	1f05      	subs	r5, r0, #4
 800c044:	42a3      	cmp	r3, r4
 800c046:	d30c      	bcc.n	800c062 <__copybits+0x36>
 800c048:	1aa3      	subs	r3, r4, r2
 800c04a:	3b11      	subs	r3, #17
 800c04c:	f023 0303 	bic.w	r3, r3, #3
 800c050:	3211      	adds	r2, #17
 800c052:	42a2      	cmp	r2, r4
 800c054:	bf88      	it	hi
 800c056:	2300      	movhi	r3, #0
 800c058:	4418      	add	r0, r3
 800c05a:	2300      	movs	r3, #0
 800c05c:	4288      	cmp	r0, r1
 800c05e:	d305      	bcc.n	800c06c <__copybits+0x40>
 800c060:	bd70      	pop	{r4, r5, r6, pc}
 800c062:	f853 6b04 	ldr.w	r6, [r3], #4
 800c066:	f845 6f04 	str.w	r6, [r5, #4]!
 800c06a:	e7eb      	b.n	800c044 <__copybits+0x18>
 800c06c:	f840 3b04 	str.w	r3, [r0], #4
 800c070:	e7f4      	b.n	800c05c <__copybits+0x30>

0800c072 <__any_on>:
 800c072:	f100 0214 	add.w	r2, r0, #20
 800c076:	6900      	ldr	r0, [r0, #16]
 800c078:	114b      	asrs	r3, r1, #5
 800c07a:	4298      	cmp	r0, r3
 800c07c:	b510      	push	{r4, lr}
 800c07e:	db11      	blt.n	800c0a4 <__any_on+0x32>
 800c080:	dd0a      	ble.n	800c098 <__any_on+0x26>
 800c082:	f011 011f 	ands.w	r1, r1, #31
 800c086:	d007      	beq.n	800c098 <__any_on+0x26>
 800c088:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c08c:	fa24 f001 	lsr.w	r0, r4, r1
 800c090:	fa00 f101 	lsl.w	r1, r0, r1
 800c094:	428c      	cmp	r4, r1
 800c096:	d10b      	bne.n	800c0b0 <__any_on+0x3e>
 800c098:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c09c:	4293      	cmp	r3, r2
 800c09e:	d803      	bhi.n	800c0a8 <__any_on+0x36>
 800c0a0:	2000      	movs	r0, #0
 800c0a2:	bd10      	pop	{r4, pc}
 800c0a4:	4603      	mov	r3, r0
 800c0a6:	e7f7      	b.n	800c098 <__any_on+0x26>
 800c0a8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c0ac:	2900      	cmp	r1, #0
 800c0ae:	d0f5      	beq.n	800c09c <__any_on+0x2a>
 800c0b0:	2001      	movs	r0, #1
 800c0b2:	e7f6      	b.n	800c0a2 <__any_on+0x30>

0800c0b4 <_strtol_l.isra.0>:
 800c0b4:	2b24      	cmp	r3, #36	@ 0x24
 800c0b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0ba:	4686      	mov	lr, r0
 800c0bc:	4690      	mov	r8, r2
 800c0be:	d801      	bhi.n	800c0c4 <_strtol_l.isra.0+0x10>
 800c0c0:	2b01      	cmp	r3, #1
 800c0c2:	d106      	bne.n	800c0d2 <_strtol_l.isra.0+0x1e>
 800c0c4:	f7fe f85a 	bl	800a17c <__errno>
 800c0c8:	2316      	movs	r3, #22
 800c0ca:	6003      	str	r3, [r0, #0]
 800c0cc:	2000      	movs	r0, #0
 800c0ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0d2:	4834      	ldr	r0, [pc, #208]	@ (800c1a4 <_strtol_l.isra.0+0xf0>)
 800c0d4:	460d      	mov	r5, r1
 800c0d6:	462a      	mov	r2, r5
 800c0d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c0dc:	5d06      	ldrb	r6, [r0, r4]
 800c0de:	f016 0608 	ands.w	r6, r6, #8
 800c0e2:	d1f8      	bne.n	800c0d6 <_strtol_l.isra.0+0x22>
 800c0e4:	2c2d      	cmp	r4, #45	@ 0x2d
 800c0e6:	d110      	bne.n	800c10a <_strtol_l.isra.0+0x56>
 800c0e8:	782c      	ldrb	r4, [r5, #0]
 800c0ea:	2601      	movs	r6, #1
 800c0ec:	1c95      	adds	r5, r2, #2
 800c0ee:	f033 0210 	bics.w	r2, r3, #16
 800c0f2:	d115      	bne.n	800c120 <_strtol_l.isra.0+0x6c>
 800c0f4:	2c30      	cmp	r4, #48	@ 0x30
 800c0f6:	d10d      	bne.n	800c114 <_strtol_l.isra.0+0x60>
 800c0f8:	782a      	ldrb	r2, [r5, #0]
 800c0fa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c0fe:	2a58      	cmp	r2, #88	@ 0x58
 800c100:	d108      	bne.n	800c114 <_strtol_l.isra.0+0x60>
 800c102:	786c      	ldrb	r4, [r5, #1]
 800c104:	3502      	adds	r5, #2
 800c106:	2310      	movs	r3, #16
 800c108:	e00a      	b.n	800c120 <_strtol_l.isra.0+0x6c>
 800c10a:	2c2b      	cmp	r4, #43	@ 0x2b
 800c10c:	bf04      	itt	eq
 800c10e:	782c      	ldrbeq	r4, [r5, #0]
 800c110:	1c95      	addeq	r5, r2, #2
 800c112:	e7ec      	b.n	800c0ee <_strtol_l.isra.0+0x3a>
 800c114:	2b00      	cmp	r3, #0
 800c116:	d1f6      	bne.n	800c106 <_strtol_l.isra.0+0x52>
 800c118:	2c30      	cmp	r4, #48	@ 0x30
 800c11a:	bf14      	ite	ne
 800c11c:	230a      	movne	r3, #10
 800c11e:	2308      	moveq	r3, #8
 800c120:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c124:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c128:	2200      	movs	r2, #0
 800c12a:	fbbc f9f3 	udiv	r9, ip, r3
 800c12e:	4610      	mov	r0, r2
 800c130:	fb03 ca19 	mls	sl, r3, r9, ip
 800c134:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c138:	2f09      	cmp	r7, #9
 800c13a:	d80f      	bhi.n	800c15c <_strtol_l.isra.0+0xa8>
 800c13c:	463c      	mov	r4, r7
 800c13e:	42a3      	cmp	r3, r4
 800c140:	dd1b      	ble.n	800c17a <_strtol_l.isra.0+0xc6>
 800c142:	1c57      	adds	r7, r2, #1
 800c144:	d007      	beq.n	800c156 <_strtol_l.isra.0+0xa2>
 800c146:	4581      	cmp	r9, r0
 800c148:	d314      	bcc.n	800c174 <_strtol_l.isra.0+0xc0>
 800c14a:	d101      	bne.n	800c150 <_strtol_l.isra.0+0x9c>
 800c14c:	45a2      	cmp	sl, r4
 800c14e:	db11      	blt.n	800c174 <_strtol_l.isra.0+0xc0>
 800c150:	fb00 4003 	mla	r0, r0, r3, r4
 800c154:	2201      	movs	r2, #1
 800c156:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c15a:	e7eb      	b.n	800c134 <_strtol_l.isra.0+0x80>
 800c15c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c160:	2f19      	cmp	r7, #25
 800c162:	d801      	bhi.n	800c168 <_strtol_l.isra.0+0xb4>
 800c164:	3c37      	subs	r4, #55	@ 0x37
 800c166:	e7ea      	b.n	800c13e <_strtol_l.isra.0+0x8a>
 800c168:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c16c:	2f19      	cmp	r7, #25
 800c16e:	d804      	bhi.n	800c17a <_strtol_l.isra.0+0xc6>
 800c170:	3c57      	subs	r4, #87	@ 0x57
 800c172:	e7e4      	b.n	800c13e <_strtol_l.isra.0+0x8a>
 800c174:	f04f 32ff 	mov.w	r2, #4294967295
 800c178:	e7ed      	b.n	800c156 <_strtol_l.isra.0+0xa2>
 800c17a:	1c53      	adds	r3, r2, #1
 800c17c:	d108      	bne.n	800c190 <_strtol_l.isra.0+0xdc>
 800c17e:	2322      	movs	r3, #34	@ 0x22
 800c180:	f8ce 3000 	str.w	r3, [lr]
 800c184:	4660      	mov	r0, ip
 800c186:	f1b8 0f00 	cmp.w	r8, #0
 800c18a:	d0a0      	beq.n	800c0ce <_strtol_l.isra.0+0x1a>
 800c18c:	1e69      	subs	r1, r5, #1
 800c18e:	e006      	b.n	800c19e <_strtol_l.isra.0+0xea>
 800c190:	b106      	cbz	r6, 800c194 <_strtol_l.isra.0+0xe0>
 800c192:	4240      	negs	r0, r0
 800c194:	f1b8 0f00 	cmp.w	r8, #0
 800c198:	d099      	beq.n	800c0ce <_strtol_l.isra.0+0x1a>
 800c19a:	2a00      	cmp	r2, #0
 800c19c:	d1f6      	bne.n	800c18c <_strtol_l.isra.0+0xd8>
 800c19e:	f8c8 1000 	str.w	r1, [r8]
 800c1a2:	e794      	b.n	800c0ce <_strtol_l.isra.0+0x1a>
 800c1a4:	0800dac9 	.word	0x0800dac9

0800c1a8 <_strtol_r>:
 800c1a8:	f7ff bf84 	b.w	800c0b4 <_strtol_l.isra.0>

0800c1ac <__ascii_wctomb>:
 800c1ac:	4603      	mov	r3, r0
 800c1ae:	4608      	mov	r0, r1
 800c1b0:	b141      	cbz	r1, 800c1c4 <__ascii_wctomb+0x18>
 800c1b2:	2aff      	cmp	r2, #255	@ 0xff
 800c1b4:	d904      	bls.n	800c1c0 <__ascii_wctomb+0x14>
 800c1b6:	228a      	movs	r2, #138	@ 0x8a
 800c1b8:	601a      	str	r2, [r3, #0]
 800c1ba:	f04f 30ff 	mov.w	r0, #4294967295
 800c1be:	4770      	bx	lr
 800c1c0:	700a      	strb	r2, [r1, #0]
 800c1c2:	2001      	movs	r0, #1
 800c1c4:	4770      	bx	lr

0800c1c6 <__ssputs_r>:
 800c1c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1ca:	688e      	ldr	r6, [r1, #8]
 800c1cc:	461f      	mov	r7, r3
 800c1ce:	42be      	cmp	r6, r7
 800c1d0:	680b      	ldr	r3, [r1, #0]
 800c1d2:	4682      	mov	sl, r0
 800c1d4:	460c      	mov	r4, r1
 800c1d6:	4690      	mov	r8, r2
 800c1d8:	d82d      	bhi.n	800c236 <__ssputs_r+0x70>
 800c1da:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c1de:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c1e2:	d026      	beq.n	800c232 <__ssputs_r+0x6c>
 800c1e4:	6965      	ldr	r5, [r4, #20]
 800c1e6:	6909      	ldr	r1, [r1, #16]
 800c1e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c1ec:	eba3 0901 	sub.w	r9, r3, r1
 800c1f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c1f4:	1c7b      	adds	r3, r7, #1
 800c1f6:	444b      	add	r3, r9
 800c1f8:	106d      	asrs	r5, r5, #1
 800c1fa:	429d      	cmp	r5, r3
 800c1fc:	bf38      	it	cc
 800c1fe:	461d      	movcc	r5, r3
 800c200:	0553      	lsls	r3, r2, #21
 800c202:	d527      	bpl.n	800c254 <__ssputs_r+0x8e>
 800c204:	4629      	mov	r1, r5
 800c206:	f7ff fa0d 	bl	800b624 <_malloc_r>
 800c20a:	4606      	mov	r6, r0
 800c20c:	b360      	cbz	r0, 800c268 <__ssputs_r+0xa2>
 800c20e:	6921      	ldr	r1, [r4, #16]
 800c210:	464a      	mov	r2, r9
 800c212:	f7fd ffe0 	bl	800a1d6 <memcpy>
 800c216:	89a3      	ldrh	r3, [r4, #12]
 800c218:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c21c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c220:	81a3      	strh	r3, [r4, #12]
 800c222:	6126      	str	r6, [r4, #16]
 800c224:	6165      	str	r5, [r4, #20]
 800c226:	444e      	add	r6, r9
 800c228:	eba5 0509 	sub.w	r5, r5, r9
 800c22c:	6026      	str	r6, [r4, #0]
 800c22e:	60a5      	str	r5, [r4, #8]
 800c230:	463e      	mov	r6, r7
 800c232:	42be      	cmp	r6, r7
 800c234:	d900      	bls.n	800c238 <__ssputs_r+0x72>
 800c236:	463e      	mov	r6, r7
 800c238:	6820      	ldr	r0, [r4, #0]
 800c23a:	4632      	mov	r2, r6
 800c23c:	4641      	mov	r1, r8
 800c23e:	f000 fb9b 	bl	800c978 <memmove>
 800c242:	68a3      	ldr	r3, [r4, #8]
 800c244:	1b9b      	subs	r3, r3, r6
 800c246:	60a3      	str	r3, [r4, #8]
 800c248:	6823      	ldr	r3, [r4, #0]
 800c24a:	4433      	add	r3, r6
 800c24c:	6023      	str	r3, [r4, #0]
 800c24e:	2000      	movs	r0, #0
 800c250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c254:	462a      	mov	r2, r5
 800c256:	f000 fbeb 	bl	800ca30 <_realloc_r>
 800c25a:	4606      	mov	r6, r0
 800c25c:	2800      	cmp	r0, #0
 800c25e:	d1e0      	bne.n	800c222 <__ssputs_r+0x5c>
 800c260:	6921      	ldr	r1, [r4, #16]
 800c262:	4650      	mov	r0, sl
 800c264:	f7fe fe30 	bl	800aec8 <_free_r>
 800c268:	230c      	movs	r3, #12
 800c26a:	f8ca 3000 	str.w	r3, [sl]
 800c26e:	89a3      	ldrh	r3, [r4, #12]
 800c270:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c274:	81a3      	strh	r3, [r4, #12]
 800c276:	f04f 30ff 	mov.w	r0, #4294967295
 800c27a:	e7e9      	b.n	800c250 <__ssputs_r+0x8a>

0800c27c <_svfiprintf_r>:
 800c27c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c280:	4698      	mov	r8, r3
 800c282:	898b      	ldrh	r3, [r1, #12]
 800c284:	061b      	lsls	r3, r3, #24
 800c286:	b09d      	sub	sp, #116	@ 0x74
 800c288:	4607      	mov	r7, r0
 800c28a:	460d      	mov	r5, r1
 800c28c:	4614      	mov	r4, r2
 800c28e:	d510      	bpl.n	800c2b2 <_svfiprintf_r+0x36>
 800c290:	690b      	ldr	r3, [r1, #16]
 800c292:	b973      	cbnz	r3, 800c2b2 <_svfiprintf_r+0x36>
 800c294:	2140      	movs	r1, #64	@ 0x40
 800c296:	f7ff f9c5 	bl	800b624 <_malloc_r>
 800c29a:	6028      	str	r0, [r5, #0]
 800c29c:	6128      	str	r0, [r5, #16]
 800c29e:	b930      	cbnz	r0, 800c2ae <_svfiprintf_r+0x32>
 800c2a0:	230c      	movs	r3, #12
 800c2a2:	603b      	str	r3, [r7, #0]
 800c2a4:	f04f 30ff 	mov.w	r0, #4294967295
 800c2a8:	b01d      	add	sp, #116	@ 0x74
 800c2aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2ae:	2340      	movs	r3, #64	@ 0x40
 800c2b0:	616b      	str	r3, [r5, #20]
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2b6:	2320      	movs	r3, #32
 800c2b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c2bc:	f8cd 800c 	str.w	r8, [sp, #12]
 800c2c0:	2330      	movs	r3, #48	@ 0x30
 800c2c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c460 <_svfiprintf_r+0x1e4>
 800c2c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c2ca:	f04f 0901 	mov.w	r9, #1
 800c2ce:	4623      	mov	r3, r4
 800c2d0:	469a      	mov	sl, r3
 800c2d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c2d6:	b10a      	cbz	r2, 800c2dc <_svfiprintf_r+0x60>
 800c2d8:	2a25      	cmp	r2, #37	@ 0x25
 800c2da:	d1f9      	bne.n	800c2d0 <_svfiprintf_r+0x54>
 800c2dc:	ebba 0b04 	subs.w	fp, sl, r4
 800c2e0:	d00b      	beq.n	800c2fa <_svfiprintf_r+0x7e>
 800c2e2:	465b      	mov	r3, fp
 800c2e4:	4622      	mov	r2, r4
 800c2e6:	4629      	mov	r1, r5
 800c2e8:	4638      	mov	r0, r7
 800c2ea:	f7ff ff6c 	bl	800c1c6 <__ssputs_r>
 800c2ee:	3001      	adds	r0, #1
 800c2f0:	f000 80a7 	beq.w	800c442 <_svfiprintf_r+0x1c6>
 800c2f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c2f6:	445a      	add	r2, fp
 800c2f8:	9209      	str	r2, [sp, #36]	@ 0x24
 800c2fa:	f89a 3000 	ldrb.w	r3, [sl]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	f000 809f 	beq.w	800c442 <_svfiprintf_r+0x1c6>
 800c304:	2300      	movs	r3, #0
 800c306:	f04f 32ff 	mov.w	r2, #4294967295
 800c30a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c30e:	f10a 0a01 	add.w	sl, sl, #1
 800c312:	9304      	str	r3, [sp, #16]
 800c314:	9307      	str	r3, [sp, #28]
 800c316:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c31a:	931a      	str	r3, [sp, #104]	@ 0x68
 800c31c:	4654      	mov	r4, sl
 800c31e:	2205      	movs	r2, #5
 800c320:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c324:	484e      	ldr	r0, [pc, #312]	@ (800c460 <_svfiprintf_r+0x1e4>)
 800c326:	f7f3 ff73 	bl	8000210 <memchr>
 800c32a:	9a04      	ldr	r2, [sp, #16]
 800c32c:	b9d8      	cbnz	r0, 800c366 <_svfiprintf_r+0xea>
 800c32e:	06d0      	lsls	r0, r2, #27
 800c330:	bf44      	itt	mi
 800c332:	2320      	movmi	r3, #32
 800c334:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c338:	0711      	lsls	r1, r2, #28
 800c33a:	bf44      	itt	mi
 800c33c:	232b      	movmi	r3, #43	@ 0x2b
 800c33e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c342:	f89a 3000 	ldrb.w	r3, [sl]
 800c346:	2b2a      	cmp	r3, #42	@ 0x2a
 800c348:	d015      	beq.n	800c376 <_svfiprintf_r+0xfa>
 800c34a:	9a07      	ldr	r2, [sp, #28]
 800c34c:	4654      	mov	r4, sl
 800c34e:	2000      	movs	r0, #0
 800c350:	f04f 0c0a 	mov.w	ip, #10
 800c354:	4621      	mov	r1, r4
 800c356:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c35a:	3b30      	subs	r3, #48	@ 0x30
 800c35c:	2b09      	cmp	r3, #9
 800c35e:	d94b      	bls.n	800c3f8 <_svfiprintf_r+0x17c>
 800c360:	b1b0      	cbz	r0, 800c390 <_svfiprintf_r+0x114>
 800c362:	9207      	str	r2, [sp, #28]
 800c364:	e014      	b.n	800c390 <_svfiprintf_r+0x114>
 800c366:	eba0 0308 	sub.w	r3, r0, r8
 800c36a:	fa09 f303 	lsl.w	r3, r9, r3
 800c36e:	4313      	orrs	r3, r2
 800c370:	9304      	str	r3, [sp, #16]
 800c372:	46a2      	mov	sl, r4
 800c374:	e7d2      	b.n	800c31c <_svfiprintf_r+0xa0>
 800c376:	9b03      	ldr	r3, [sp, #12]
 800c378:	1d19      	adds	r1, r3, #4
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	9103      	str	r1, [sp, #12]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	bfbb      	ittet	lt
 800c382:	425b      	neglt	r3, r3
 800c384:	f042 0202 	orrlt.w	r2, r2, #2
 800c388:	9307      	strge	r3, [sp, #28]
 800c38a:	9307      	strlt	r3, [sp, #28]
 800c38c:	bfb8      	it	lt
 800c38e:	9204      	strlt	r2, [sp, #16]
 800c390:	7823      	ldrb	r3, [r4, #0]
 800c392:	2b2e      	cmp	r3, #46	@ 0x2e
 800c394:	d10a      	bne.n	800c3ac <_svfiprintf_r+0x130>
 800c396:	7863      	ldrb	r3, [r4, #1]
 800c398:	2b2a      	cmp	r3, #42	@ 0x2a
 800c39a:	d132      	bne.n	800c402 <_svfiprintf_r+0x186>
 800c39c:	9b03      	ldr	r3, [sp, #12]
 800c39e:	1d1a      	adds	r2, r3, #4
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	9203      	str	r2, [sp, #12]
 800c3a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c3a8:	3402      	adds	r4, #2
 800c3aa:	9305      	str	r3, [sp, #20]
 800c3ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c470 <_svfiprintf_r+0x1f4>
 800c3b0:	7821      	ldrb	r1, [r4, #0]
 800c3b2:	2203      	movs	r2, #3
 800c3b4:	4650      	mov	r0, sl
 800c3b6:	f7f3 ff2b 	bl	8000210 <memchr>
 800c3ba:	b138      	cbz	r0, 800c3cc <_svfiprintf_r+0x150>
 800c3bc:	9b04      	ldr	r3, [sp, #16]
 800c3be:	eba0 000a 	sub.w	r0, r0, sl
 800c3c2:	2240      	movs	r2, #64	@ 0x40
 800c3c4:	4082      	lsls	r2, r0
 800c3c6:	4313      	orrs	r3, r2
 800c3c8:	3401      	adds	r4, #1
 800c3ca:	9304      	str	r3, [sp, #16]
 800c3cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3d0:	4824      	ldr	r0, [pc, #144]	@ (800c464 <_svfiprintf_r+0x1e8>)
 800c3d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c3d6:	2206      	movs	r2, #6
 800c3d8:	f7f3 ff1a 	bl	8000210 <memchr>
 800c3dc:	2800      	cmp	r0, #0
 800c3de:	d036      	beq.n	800c44e <_svfiprintf_r+0x1d2>
 800c3e0:	4b21      	ldr	r3, [pc, #132]	@ (800c468 <_svfiprintf_r+0x1ec>)
 800c3e2:	bb1b      	cbnz	r3, 800c42c <_svfiprintf_r+0x1b0>
 800c3e4:	9b03      	ldr	r3, [sp, #12]
 800c3e6:	3307      	adds	r3, #7
 800c3e8:	f023 0307 	bic.w	r3, r3, #7
 800c3ec:	3308      	adds	r3, #8
 800c3ee:	9303      	str	r3, [sp, #12]
 800c3f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3f2:	4433      	add	r3, r6
 800c3f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3f6:	e76a      	b.n	800c2ce <_svfiprintf_r+0x52>
 800c3f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800c3fc:	460c      	mov	r4, r1
 800c3fe:	2001      	movs	r0, #1
 800c400:	e7a8      	b.n	800c354 <_svfiprintf_r+0xd8>
 800c402:	2300      	movs	r3, #0
 800c404:	3401      	adds	r4, #1
 800c406:	9305      	str	r3, [sp, #20]
 800c408:	4619      	mov	r1, r3
 800c40a:	f04f 0c0a 	mov.w	ip, #10
 800c40e:	4620      	mov	r0, r4
 800c410:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c414:	3a30      	subs	r2, #48	@ 0x30
 800c416:	2a09      	cmp	r2, #9
 800c418:	d903      	bls.n	800c422 <_svfiprintf_r+0x1a6>
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d0c6      	beq.n	800c3ac <_svfiprintf_r+0x130>
 800c41e:	9105      	str	r1, [sp, #20]
 800c420:	e7c4      	b.n	800c3ac <_svfiprintf_r+0x130>
 800c422:	fb0c 2101 	mla	r1, ip, r1, r2
 800c426:	4604      	mov	r4, r0
 800c428:	2301      	movs	r3, #1
 800c42a:	e7f0      	b.n	800c40e <_svfiprintf_r+0x192>
 800c42c:	ab03      	add	r3, sp, #12
 800c42e:	9300      	str	r3, [sp, #0]
 800c430:	462a      	mov	r2, r5
 800c432:	4b0e      	ldr	r3, [pc, #56]	@ (800c46c <_svfiprintf_r+0x1f0>)
 800c434:	a904      	add	r1, sp, #16
 800c436:	4638      	mov	r0, r7
 800c438:	f7fc ff2c 	bl	8009294 <_printf_float>
 800c43c:	1c42      	adds	r2, r0, #1
 800c43e:	4606      	mov	r6, r0
 800c440:	d1d6      	bne.n	800c3f0 <_svfiprintf_r+0x174>
 800c442:	89ab      	ldrh	r3, [r5, #12]
 800c444:	065b      	lsls	r3, r3, #25
 800c446:	f53f af2d 	bmi.w	800c2a4 <_svfiprintf_r+0x28>
 800c44a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c44c:	e72c      	b.n	800c2a8 <_svfiprintf_r+0x2c>
 800c44e:	ab03      	add	r3, sp, #12
 800c450:	9300      	str	r3, [sp, #0]
 800c452:	462a      	mov	r2, r5
 800c454:	4b05      	ldr	r3, [pc, #20]	@ (800c46c <_svfiprintf_r+0x1f0>)
 800c456:	a904      	add	r1, sp, #16
 800c458:	4638      	mov	r0, r7
 800c45a:	f7fd f9b3 	bl	80097c4 <_printf_i>
 800c45e:	e7ed      	b.n	800c43c <_svfiprintf_r+0x1c0>
 800c460:	0800d925 	.word	0x0800d925
 800c464:	0800d92f 	.word	0x0800d92f
 800c468:	08009295 	.word	0x08009295
 800c46c:	0800c1c7 	.word	0x0800c1c7
 800c470:	0800d92b 	.word	0x0800d92b

0800c474 <__sfputc_r>:
 800c474:	6893      	ldr	r3, [r2, #8]
 800c476:	3b01      	subs	r3, #1
 800c478:	2b00      	cmp	r3, #0
 800c47a:	b410      	push	{r4}
 800c47c:	6093      	str	r3, [r2, #8]
 800c47e:	da08      	bge.n	800c492 <__sfputc_r+0x1e>
 800c480:	6994      	ldr	r4, [r2, #24]
 800c482:	42a3      	cmp	r3, r4
 800c484:	db01      	blt.n	800c48a <__sfputc_r+0x16>
 800c486:	290a      	cmp	r1, #10
 800c488:	d103      	bne.n	800c492 <__sfputc_r+0x1e>
 800c48a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c48e:	f000 b9df 	b.w	800c850 <__swbuf_r>
 800c492:	6813      	ldr	r3, [r2, #0]
 800c494:	1c58      	adds	r0, r3, #1
 800c496:	6010      	str	r0, [r2, #0]
 800c498:	7019      	strb	r1, [r3, #0]
 800c49a:	4608      	mov	r0, r1
 800c49c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c4a0:	4770      	bx	lr

0800c4a2 <__sfputs_r>:
 800c4a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4a4:	4606      	mov	r6, r0
 800c4a6:	460f      	mov	r7, r1
 800c4a8:	4614      	mov	r4, r2
 800c4aa:	18d5      	adds	r5, r2, r3
 800c4ac:	42ac      	cmp	r4, r5
 800c4ae:	d101      	bne.n	800c4b4 <__sfputs_r+0x12>
 800c4b0:	2000      	movs	r0, #0
 800c4b2:	e007      	b.n	800c4c4 <__sfputs_r+0x22>
 800c4b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4b8:	463a      	mov	r2, r7
 800c4ba:	4630      	mov	r0, r6
 800c4bc:	f7ff ffda 	bl	800c474 <__sfputc_r>
 800c4c0:	1c43      	adds	r3, r0, #1
 800c4c2:	d1f3      	bne.n	800c4ac <__sfputs_r+0xa>
 800c4c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c4c8 <_vfiprintf_r>:
 800c4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4cc:	460d      	mov	r5, r1
 800c4ce:	b09d      	sub	sp, #116	@ 0x74
 800c4d0:	4614      	mov	r4, r2
 800c4d2:	4698      	mov	r8, r3
 800c4d4:	4606      	mov	r6, r0
 800c4d6:	b118      	cbz	r0, 800c4e0 <_vfiprintf_r+0x18>
 800c4d8:	6a03      	ldr	r3, [r0, #32]
 800c4da:	b90b      	cbnz	r3, 800c4e0 <_vfiprintf_r+0x18>
 800c4dc:	f7fd fd2a 	bl	8009f34 <__sinit>
 800c4e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c4e2:	07d9      	lsls	r1, r3, #31
 800c4e4:	d405      	bmi.n	800c4f2 <_vfiprintf_r+0x2a>
 800c4e6:	89ab      	ldrh	r3, [r5, #12]
 800c4e8:	059a      	lsls	r2, r3, #22
 800c4ea:	d402      	bmi.n	800c4f2 <_vfiprintf_r+0x2a>
 800c4ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c4ee:	f7fd fe70 	bl	800a1d2 <__retarget_lock_acquire_recursive>
 800c4f2:	89ab      	ldrh	r3, [r5, #12]
 800c4f4:	071b      	lsls	r3, r3, #28
 800c4f6:	d501      	bpl.n	800c4fc <_vfiprintf_r+0x34>
 800c4f8:	692b      	ldr	r3, [r5, #16]
 800c4fa:	b99b      	cbnz	r3, 800c524 <_vfiprintf_r+0x5c>
 800c4fc:	4629      	mov	r1, r5
 800c4fe:	4630      	mov	r0, r6
 800c500:	f000 f9e4 	bl	800c8cc <__swsetup_r>
 800c504:	b170      	cbz	r0, 800c524 <_vfiprintf_r+0x5c>
 800c506:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c508:	07dc      	lsls	r4, r3, #31
 800c50a:	d504      	bpl.n	800c516 <_vfiprintf_r+0x4e>
 800c50c:	f04f 30ff 	mov.w	r0, #4294967295
 800c510:	b01d      	add	sp, #116	@ 0x74
 800c512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c516:	89ab      	ldrh	r3, [r5, #12]
 800c518:	0598      	lsls	r0, r3, #22
 800c51a:	d4f7      	bmi.n	800c50c <_vfiprintf_r+0x44>
 800c51c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c51e:	f7fd fe59 	bl	800a1d4 <__retarget_lock_release_recursive>
 800c522:	e7f3      	b.n	800c50c <_vfiprintf_r+0x44>
 800c524:	2300      	movs	r3, #0
 800c526:	9309      	str	r3, [sp, #36]	@ 0x24
 800c528:	2320      	movs	r3, #32
 800c52a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c52e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c532:	2330      	movs	r3, #48	@ 0x30
 800c534:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c6e4 <_vfiprintf_r+0x21c>
 800c538:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c53c:	f04f 0901 	mov.w	r9, #1
 800c540:	4623      	mov	r3, r4
 800c542:	469a      	mov	sl, r3
 800c544:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c548:	b10a      	cbz	r2, 800c54e <_vfiprintf_r+0x86>
 800c54a:	2a25      	cmp	r2, #37	@ 0x25
 800c54c:	d1f9      	bne.n	800c542 <_vfiprintf_r+0x7a>
 800c54e:	ebba 0b04 	subs.w	fp, sl, r4
 800c552:	d00b      	beq.n	800c56c <_vfiprintf_r+0xa4>
 800c554:	465b      	mov	r3, fp
 800c556:	4622      	mov	r2, r4
 800c558:	4629      	mov	r1, r5
 800c55a:	4630      	mov	r0, r6
 800c55c:	f7ff ffa1 	bl	800c4a2 <__sfputs_r>
 800c560:	3001      	adds	r0, #1
 800c562:	f000 80a7 	beq.w	800c6b4 <_vfiprintf_r+0x1ec>
 800c566:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c568:	445a      	add	r2, fp
 800c56a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c56c:	f89a 3000 	ldrb.w	r3, [sl]
 800c570:	2b00      	cmp	r3, #0
 800c572:	f000 809f 	beq.w	800c6b4 <_vfiprintf_r+0x1ec>
 800c576:	2300      	movs	r3, #0
 800c578:	f04f 32ff 	mov.w	r2, #4294967295
 800c57c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c580:	f10a 0a01 	add.w	sl, sl, #1
 800c584:	9304      	str	r3, [sp, #16]
 800c586:	9307      	str	r3, [sp, #28]
 800c588:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c58c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c58e:	4654      	mov	r4, sl
 800c590:	2205      	movs	r2, #5
 800c592:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c596:	4853      	ldr	r0, [pc, #332]	@ (800c6e4 <_vfiprintf_r+0x21c>)
 800c598:	f7f3 fe3a 	bl	8000210 <memchr>
 800c59c:	9a04      	ldr	r2, [sp, #16]
 800c59e:	b9d8      	cbnz	r0, 800c5d8 <_vfiprintf_r+0x110>
 800c5a0:	06d1      	lsls	r1, r2, #27
 800c5a2:	bf44      	itt	mi
 800c5a4:	2320      	movmi	r3, #32
 800c5a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c5aa:	0713      	lsls	r3, r2, #28
 800c5ac:	bf44      	itt	mi
 800c5ae:	232b      	movmi	r3, #43	@ 0x2b
 800c5b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c5b4:	f89a 3000 	ldrb.w	r3, [sl]
 800c5b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c5ba:	d015      	beq.n	800c5e8 <_vfiprintf_r+0x120>
 800c5bc:	9a07      	ldr	r2, [sp, #28]
 800c5be:	4654      	mov	r4, sl
 800c5c0:	2000      	movs	r0, #0
 800c5c2:	f04f 0c0a 	mov.w	ip, #10
 800c5c6:	4621      	mov	r1, r4
 800c5c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c5cc:	3b30      	subs	r3, #48	@ 0x30
 800c5ce:	2b09      	cmp	r3, #9
 800c5d0:	d94b      	bls.n	800c66a <_vfiprintf_r+0x1a2>
 800c5d2:	b1b0      	cbz	r0, 800c602 <_vfiprintf_r+0x13a>
 800c5d4:	9207      	str	r2, [sp, #28]
 800c5d6:	e014      	b.n	800c602 <_vfiprintf_r+0x13a>
 800c5d8:	eba0 0308 	sub.w	r3, r0, r8
 800c5dc:	fa09 f303 	lsl.w	r3, r9, r3
 800c5e0:	4313      	orrs	r3, r2
 800c5e2:	9304      	str	r3, [sp, #16]
 800c5e4:	46a2      	mov	sl, r4
 800c5e6:	e7d2      	b.n	800c58e <_vfiprintf_r+0xc6>
 800c5e8:	9b03      	ldr	r3, [sp, #12]
 800c5ea:	1d19      	adds	r1, r3, #4
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	9103      	str	r1, [sp, #12]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	bfbb      	ittet	lt
 800c5f4:	425b      	neglt	r3, r3
 800c5f6:	f042 0202 	orrlt.w	r2, r2, #2
 800c5fa:	9307      	strge	r3, [sp, #28]
 800c5fc:	9307      	strlt	r3, [sp, #28]
 800c5fe:	bfb8      	it	lt
 800c600:	9204      	strlt	r2, [sp, #16]
 800c602:	7823      	ldrb	r3, [r4, #0]
 800c604:	2b2e      	cmp	r3, #46	@ 0x2e
 800c606:	d10a      	bne.n	800c61e <_vfiprintf_r+0x156>
 800c608:	7863      	ldrb	r3, [r4, #1]
 800c60a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c60c:	d132      	bne.n	800c674 <_vfiprintf_r+0x1ac>
 800c60e:	9b03      	ldr	r3, [sp, #12]
 800c610:	1d1a      	adds	r2, r3, #4
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	9203      	str	r2, [sp, #12]
 800c616:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c61a:	3402      	adds	r4, #2
 800c61c:	9305      	str	r3, [sp, #20]
 800c61e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c6f4 <_vfiprintf_r+0x22c>
 800c622:	7821      	ldrb	r1, [r4, #0]
 800c624:	2203      	movs	r2, #3
 800c626:	4650      	mov	r0, sl
 800c628:	f7f3 fdf2 	bl	8000210 <memchr>
 800c62c:	b138      	cbz	r0, 800c63e <_vfiprintf_r+0x176>
 800c62e:	9b04      	ldr	r3, [sp, #16]
 800c630:	eba0 000a 	sub.w	r0, r0, sl
 800c634:	2240      	movs	r2, #64	@ 0x40
 800c636:	4082      	lsls	r2, r0
 800c638:	4313      	orrs	r3, r2
 800c63a:	3401      	adds	r4, #1
 800c63c:	9304      	str	r3, [sp, #16]
 800c63e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c642:	4829      	ldr	r0, [pc, #164]	@ (800c6e8 <_vfiprintf_r+0x220>)
 800c644:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c648:	2206      	movs	r2, #6
 800c64a:	f7f3 fde1 	bl	8000210 <memchr>
 800c64e:	2800      	cmp	r0, #0
 800c650:	d03f      	beq.n	800c6d2 <_vfiprintf_r+0x20a>
 800c652:	4b26      	ldr	r3, [pc, #152]	@ (800c6ec <_vfiprintf_r+0x224>)
 800c654:	bb1b      	cbnz	r3, 800c69e <_vfiprintf_r+0x1d6>
 800c656:	9b03      	ldr	r3, [sp, #12]
 800c658:	3307      	adds	r3, #7
 800c65a:	f023 0307 	bic.w	r3, r3, #7
 800c65e:	3308      	adds	r3, #8
 800c660:	9303      	str	r3, [sp, #12]
 800c662:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c664:	443b      	add	r3, r7
 800c666:	9309      	str	r3, [sp, #36]	@ 0x24
 800c668:	e76a      	b.n	800c540 <_vfiprintf_r+0x78>
 800c66a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c66e:	460c      	mov	r4, r1
 800c670:	2001      	movs	r0, #1
 800c672:	e7a8      	b.n	800c5c6 <_vfiprintf_r+0xfe>
 800c674:	2300      	movs	r3, #0
 800c676:	3401      	adds	r4, #1
 800c678:	9305      	str	r3, [sp, #20]
 800c67a:	4619      	mov	r1, r3
 800c67c:	f04f 0c0a 	mov.w	ip, #10
 800c680:	4620      	mov	r0, r4
 800c682:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c686:	3a30      	subs	r2, #48	@ 0x30
 800c688:	2a09      	cmp	r2, #9
 800c68a:	d903      	bls.n	800c694 <_vfiprintf_r+0x1cc>
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d0c6      	beq.n	800c61e <_vfiprintf_r+0x156>
 800c690:	9105      	str	r1, [sp, #20]
 800c692:	e7c4      	b.n	800c61e <_vfiprintf_r+0x156>
 800c694:	fb0c 2101 	mla	r1, ip, r1, r2
 800c698:	4604      	mov	r4, r0
 800c69a:	2301      	movs	r3, #1
 800c69c:	e7f0      	b.n	800c680 <_vfiprintf_r+0x1b8>
 800c69e:	ab03      	add	r3, sp, #12
 800c6a0:	9300      	str	r3, [sp, #0]
 800c6a2:	462a      	mov	r2, r5
 800c6a4:	4b12      	ldr	r3, [pc, #72]	@ (800c6f0 <_vfiprintf_r+0x228>)
 800c6a6:	a904      	add	r1, sp, #16
 800c6a8:	4630      	mov	r0, r6
 800c6aa:	f7fc fdf3 	bl	8009294 <_printf_float>
 800c6ae:	4607      	mov	r7, r0
 800c6b0:	1c78      	adds	r0, r7, #1
 800c6b2:	d1d6      	bne.n	800c662 <_vfiprintf_r+0x19a>
 800c6b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c6b6:	07d9      	lsls	r1, r3, #31
 800c6b8:	d405      	bmi.n	800c6c6 <_vfiprintf_r+0x1fe>
 800c6ba:	89ab      	ldrh	r3, [r5, #12]
 800c6bc:	059a      	lsls	r2, r3, #22
 800c6be:	d402      	bmi.n	800c6c6 <_vfiprintf_r+0x1fe>
 800c6c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c6c2:	f7fd fd87 	bl	800a1d4 <__retarget_lock_release_recursive>
 800c6c6:	89ab      	ldrh	r3, [r5, #12]
 800c6c8:	065b      	lsls	r3, r3, #25
 800c6ca:	f53f af1f 	bmi.w	800c50c <_vfiprintf_r+0x44>
 800c6ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c6d0:	e71e      	b.n	800c510 <_vfiprintf_r+0x48>
 800c6d2:	ab03      	add	r3, sp, #12
 800c6d4:	9300      	str	r3, [sp, #0]
 800c6d6:	462a      	mov	r2, r5
 800c6d8:	4b05      	ldr	r3, [pc, #20]	@ (800c6f0 <_vfiprintf_r+0x228>)
 800c6da:	a904      	add	r1, sp, #16
 800c6dc:	4630      	mov	r0, r6
 800c6de:	f7fd f871 	bl	80097c4 <_printf_i>
 800c6e2:	e7e4      	b.n	800c6ae <_vfiprintf_r+0x1e6>
 800c6e4:	0800d925 	.word	0x0800d925
 800c6e8:	0800d92f 	.word	0x0800d92f
 800c6ec:	08009295 	.word	0x08009295
 800c6f0:	0800c4a3 	.word	0x0800c4a3
 800c6f4:	0800d92b 	.word	0x0800d92b

0800c6f8 <__sflush_r>:
 800c6f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c6fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c700:	0716      	lsls	r6, r2, #28
 800c702:	4605      	mov	r5, r0
 800c704:	460c      	mov	r4, r1
 800c706:	d454      	bmi.n	800c7b2 <__sflush_r+0xba>
 800c708:	684b      	ldr	r3, [r1, #4]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	dc02      	bgt.n	800c714 <__sflush_r+0x1c>
 800c70e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c710:	2b00      	cmp	r3, #0
 800c712:	dd48      	ble.n	800c7a6 <__sflush_r+0xae>
 800c714:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c716:	2e00      	cmp	r6, #0
 800c718:	d045      	beq.n	800c7a6 <__sflush_r+0xae>
 800c71a:	2300      	movs	r3, #0
 800c71c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c720:	682f      	ldr	r7, [r5, #0]
 800c722:	6a21      	ldr	r1, [r4, #32]
 800c724:	602b      	str	r3, [r5, #0]
 800c726:	d030      	beq.n	800c78a <__sflush_r+0x92>
 800c728:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c72a:	89a3      	ldrh	r3, [r4, #12]
 800c72c:	0759      	lsls	r1, r3, #29
 800c72e:	d505      	bpl.n	800c73c <__sflush_r+0x44>
 800c730:	6863      	ldr	r3, [r4, #4]
 800c732:	1ad2      	subs	r2, r2, r3
 800c734:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c736:	b10b      	cbz	r3, 800c73c <__sflush_r+0x44>
 800c738:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c73a:	1ad2      	subs	r2, r2, r3
 800c73c:	2300      	movs	r3, #0
 800c73e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c740:	6a21      	ldr	r1, [r4, #32]
 800c742:	4628      	mov	r0, r5
 800c744:	47b0      	blx	r6
 800c746:	1c43      	adds	r3, r0, #1
 800c748:	89a3      	ldrh	r3, [r4, #12]
 800c74a:	d106      	bne.n	800c75a <__sflush_r+0x62>
 800c74c:	6829      	ldr	r1, [r5, #0]
 800c74e:	291d      	cmp	r1, #29
 800c750:	d82b      	bhi.n	800c7aa <__sflush_r+0xb2>
 800c752:	4a2a      	ldr	r2, [pc, #168]	@ (800c7fc <__sflush_r+0x104>)
 800c754:	40ca      	lsrs	r2, r1
 800c756:	07d6      	lsls	r6, r2, #31
 800c758:	d527      	bpl.n	800c7aa <__sflush_r+0xb2>
 800c75a:	2200      	movs	r2, #0
 800c75c:	6062      	str	r2, [r4, #4]
 800c75e:	04d9      	lsls	r1, r3, #19
 800c760:	6922      	ldr	r2, [r4, #16]
 800c762:	6022      	str	r2, [r4, #0]
 800c764:	d504      	bpl.n	800c770 <__sflush_r+0x78>
 800c766:	1c42      	adds	r2, r0, #1
 800c768:	d101      	bne.n	800c76e <__sflush_r+0x76>
 800c76a:	682b      	ldr	r3, [r5, #0]
 800c76c:	b903      	cbnz	r3, 800c770 <__sflush_r+0x78>
 800c76e:	6560      	str	r0, [r4, #84]	@ 0x54
 800c770:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c772:	602f      	str	r7, [r5, #0]
 800c774:	b1b9      	cbz	r1, 800c7a6 <__sflush_r+0xae>
 800c776:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c77a:	4299      	cmp	r1, r3
 800c77c:	d002      	beq.n	800c784 <__sflush_r+0x8c>
 800c77e:	4628      	mov	r0, r5
 800c780:	f7fe fba2 	bl	800aec8 <_free_r>
 800c784:	2300      	movs	r3, #0
 800c786:	6363      	str	r3, [r4, #52]	@ 0x34
 800c788:	e00d      	b.n	800c7a6 <__sflush_r+0xae>
 800c78a:	2301      	movs	r3, #1
 800c78c:	4628      	mov	r0, r5
 800c78e:	47b0      	blx	r6
 800c790:	4602      	mov	r2, r0
 800c792:	1c50      	adds	r0, r2, #1
 800c794:	d1c9      	bne.n	800c72a <__sflush_r+0x32>
 800c796:	682b      	ldr	r3, [r5, #0]
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d0c6      	beq.n	800c72a <__sflush_r+0x32>
 800c79c:	2b1d      	cmp	r3, #29
 800c79e:	d001      	beq.n	800c7a4 <__sflush_r+0xac>
 800c7a0:	2b16      	cmp	r3, #22
 800c7a2:	d11e      	bne.n	800c7e2 <__sflush_r+0xea>
 800c7a4:	602f      	str	r7, [r5, #0]
 800c7a6:	2000      	movs	r0, #0
 800c7a8:	e022      	b.n	800c7f0 <__sflush_r+0xf8>
 800c7aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7ae:	b21b      	sxth	r3, r3
 800c7b0:	e01b      	b.n	800c7ea <__sflush_r+0xf2>
 800c7b2:	690f      	ldr	r7, [r1, #16]
 800c7b4:	2f00      	cmp	r7, #0
 800c7b6:	d0f6      	beq.n	800c7a6 <__sflush_r+0xae>
 800c7b8:	0793      	lsls	r3, r2, #30
 800c7ba:	680e      	ldr	r6, [r1, #0]
 800c7bc:	bf08      	it	eq
 800c7be:	694b      	ldreq	r3, [r1, #20]
 800c7c0:	600f      	str	r7, [r1, #0]
 800c7c2:	bf18      	it	ne
 800c7c4:	2300      	movne	r3, #0
 800c7c6:	eba6 0807 	sub.w	r8, r6, r7
 800c7ca:	608b      	str	r3, [r1, #8]
 800c7cc:	f1b8 0f00 	cmp.w	r8, #0
 800c7d0:	dde9      	ble.n	800c7a6 <__sflush_r+0xae>
 800c7d2:	6a21      	ldr	r1, [r4, #32]
 800c7d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c7d6:	4643      	mov	r3, r8
 800c7d8:	463a      	mov	r2, r7
 800c7da:	4628      	mov	r0, r5
 800c7dc:	47b0      	blx	r6
 800c7de:	2800      	cmp	r0, #0
 800c7e0:	dc08      	bgt.n	800c7f4 <__sflush_r+0xfc>
 800c7e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7ea:	81a3      	strh	r3, [r4, #12]
 800c7ec:	f04f 30ff 	mov.w	r0, #4294967295
 800c7f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7f4:	4407      	add	r7, r0
 800c7f6:	eba8 0800 	sub.w	r8, r8, r0
 800c7fa:	e7e7      	b.n	800c7cc <__sflush_r+0xd4>
 800c7fc:	20400001 	.word	0x20400001

0800c800 <_fflush_r>:
 800c800:	b538      	push	{r3, r4, r5, lr}
 800c802:	690b      	ldr	r3, [r1, #16]
 800c804:	4605      	mov	r5, r0
 800c806:	460c      	mov	r4, r1
 800c808:	b913      	cbnz	r3, 800c810 <_fflush_r+0x10>
 800c80a:	2500      	movs	r5, #0
 800c80c:	4628      	mov	r0, r5
 800c80e:	bd38      	pop	{r3, r4, r5, pc}
 800c810:	b118      	cbz	r0, 800c81a <_fflush_r+0x1a>
 800c812:	6a03      	ldr	r3, [r0, #32]
 800c814:	b90b      	cbnz	r3, 800c81a <_fflush_r+0x1a>
 800c816:	f7fd fb8d 	bl	8009f34 <__sinit>
 800c81a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d0f3      	beq.n	800c80a <_fflush_r+0xa>
 800c822:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c824:	07d0      	lsls	r0, r2, #31
 800c826:	d404      	bmi.n	800c832 <_fflush_r+0x32>
 800c828:	0599      	lsls	r1, r3, #22
 800c82a:	d402      	bmi.n	800c832 <_fflush_r+0x32>
 800c82c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c82e:	f7fd fcd0 	bl	800a1d2 <__retarget_lock_acquire_recursive>
 800c832:	4628      	mov	r0, r5
 800c834:	4621      	mov	r1, r4
 800c836:	f7ff ff5f 	bl	800c6f8 <__sflush_r>
 800c83a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c83c:	07da      	lsls	r2, r3, #31
 800c83e:	4605      	mov	r5, r0
 800c840:	d4e4      	bmi.n	800c80c <_fflush_r+0xc>
 800c842:	89a3      	ldrh	r3, [r4, #12]
 800c844:	059b      	lsls	r3, r3, #22
 800c846:	d4e1      	bmi.n	800c80c <_fflush_r+0xc>
 800c848:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c84a:	f7fd fcc3 	bl	800a1d4 <__retarget_lock_release_recursive>
 800c84e:	e7dd      	b.n	800c80c <_fflush_r+0xc>

0800c850 <__swbuf_r>:
 800c850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c852:	460e      	mov	r6, r1
 800c854:	4614      	mov	r4, r2
 800c856:	4605      	mov	r5, r0
 800c858:	b118      	cbz	r0, 800c862 <__swbuf_r+0x12>
 800c85a:	6a03      	ldr	r3, [r0, #32]
 800c85c:	b90b      	cbnz	r3, 800c862 <__swbuf_r+0x12>
 800c85e:	f7fd fb69 	bl	8009f34 <__sinit>
 800c862:	69a3      	ldr	r3, [r4, #24]
 800c864:	60a3      	str	r3, [r4, #8]
 800c866:	89a3      	ldrh	r3, [r4, #12]
 800c868:	071a      	lsls	r2, r3, #28
 800c86a:	d501      	bpl.n	800c870 <__swbuf_r+0x20>
 800c86c:	6923      	ldr	r3, [r4, #16]
 800c86e:	b943      	cbnz	r3, 800c882 <__swbuf_r+0x32>
 800c870:	4621      	mov	r1, r4
 800c872:	4628      	mov	r0, r5
 800c874:	f000 f82a 	bl	800c8cc <__swsetup_r>
 800c878:	b118      	cbz	r0, 800c882 <__swbuf_r+0x32>
 800c87a:	f04f 37ff 	mov.w	r7, #4294967295
 800c87e:	4638      	mov	r0, r7
 800c880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c882:	6823      	ldr	r3, [r4, #0]
 800c884:	6922      	ldr	r2, [r4, #16]
 800c886:	1a98      	subs	r0, r3, r2
 800c888:	6963      	ldr	r3, [r4, #20]
 800c88a:	b2f6      	uxtb	r6, r6
 800c88c:	4283      	cmp	r3, r0
 800c88e:	4637      	mov	r7, r6
 800c890:	dc05      	bgt.n	800c89e <__swbuf_r+0x4e>
 800c892:	4621      	mov	r1, r4
 800c894:	4628      	mov	r0, r5
 800c896:	f7ff ffb3 	bl	800c800 <_fflush_r>
 800c89a:	2800      	cmp	r0, #0
 800c89c:	d1ed      	bne.n	800c87a <__swbuf_r+0x2a>
 800c89e:	68a3      	ldr	r3, [r4, #8]
 800c8a0:	3b01      	subs	r3, #1
 800c8a2:	60a3      	str	r3, [r4, #8]
 800c8a4:	6823      	ldr	r3, [r4, #0]
 800c8a6:	1c5a      	adds	r2, r3, #1
 800c8a8:	6022      	str	r2, [r4, #0]
 800c8aa:	701e      	strb	r6, [r3, #0]
 800c8ac:	6962      	ldr	r2, [r4, #20]
 800c8ae:	1c43      	adds	r3, r0, #1
 800c8b0:	429a      	cmp	r2, r3
 800c8b2:	d004      	beq.n	800c8be <__swbuf_r+0x6e>
 800c8b4:	89a3      	ldrh	r3, [r4, #12]
 800c8b6:	07db      	lsls	r3, r3, #31
 800c8b8:	d5e1      	bpl.n	800c87e <__swbuf_r+0x2e>
 800c8ba:	2e0a      	cmp	r6, #10
 800c8bc:	d1df      	bne.n	800c87e <__swbuf_r+0x2e>
 800c8be:	4621      	mov	r1, r4
 800c8c0:	4628      	mov	r0, r5
 800c8c2:	f7ff ff9d 	bl	800c800 <_fflush_r>
 800c8c6:	2800      	cmp	r0, #0
 800c8c8:	d0d9      	beq.n	800c87e <__swbuf_r+0x2e>
 800c8ca:	e7d6      	b.n	800c87a <__swbuf_r+0x2a>

0800c8cc <__swsetup_r>:
 800c8cc:	b538      	push	{r3, r4, r5, lr}
 800c8ce:	4b29      	ldr	r3, [pc, #164]	@ (800c974 <__swsetup_r+0xa8>)
 800c8d0:	4605      	mov	r5, r0
 800c8d2:	6818      	ldr	r0, [r3, #0]
 800c8d4:	460c      	mov	r4, r1
 800c8d6:	b118      	cbz	r0, 800c8e0 <__swsetup_r+0x14>
 800c8d8:	6a03      	ldr	r3, [r0, #32]
 800c8da:	b90b      	cbnz	r3, 800c8e0 <__swsetup_r+0x14>
 800c8dc:	f7fd fb2a 	bl	8009f34 <__sinit>
 800c8e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8e4:	0719      	lsls	r1, r3, #28
 800c8e6:	d422      	bmi.n	800c92e <__swsetup_r+0x62>
 800c8e8:	06da      	lsls	r2, r3, #27
 800c8ea:	d407      	bmi.n	800c8fc <__swsetup_r+0x30>
 800c8ec:	2209      	movs	r2, #9
 800c8ee:	602a      	str	r2, [r5, #0]
 800c8f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c8f4:	81a3      	strh	r3, [r4, #12]
 800c8f6:	f04f 30ff 	mov.w	r0, #4294967295
 800c8fa:	e033      	b.n	800c964 <__swsetup_r+0x98>
 800c8fc:	0758      	lsls	r0, r3, #29
 800c8fe:	d512      	bpl.n	800c926 <__swsetup_r+0x5a>
 800c900:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c902:	b141      	cbz	r1, 800c916 <__swsetup_r+0x4a>
 800c904:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c908:	4299      	cmp	r1, r3
 800c90a:	d002      	beq.n	800c912 <__swsetup_r+0x46>
 800c90c:	4628      	mov	r0, r5
 800c90e:	f7fe fadb 	bl	800aec8 <_free_r>
 800c912:	2300      	movs	r3, #0
 800c914:	6363      	str	r3, [r4, #52]	@ 0x34
 800c916:	89a3      	ldrh	r3, [r4, #12]
 800c918:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c91c:	81a3      	strh	r3, [r4, #12]
 800c91e:	2300      	movs	r3, #0
 800c920:	6063      	str	r3, [r4, #4]
 800c922:	6923      	ldr	r3, [r4, #16]
 800c924:	6023      	str	r3, [r4, #0]
 800c926:	89a3      	ldrh	r3, [r4, #12]
 800c928:	f043 0308 	orr.w	r3, r3, #8
 800c92c:	81a3      	strh	r3, [r4, #12]
 800c92e:	6923      	ldr	r3, [r4, #16]
 800c930:	b94b      	cbnz	r3, 800c946 <__swsetup_r+0x7a>
 800c932:	89a3      	ldrh	r3, [r4, #12]
 800c934:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c938:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c93c:	d003      	beq.n	800c946 <__swsetup_r+0x7a>
 800c93e:	4621      	mov	r1, r4
 800c940:	4628      	mov	r0, r5
 800c942:	f000 f8db 	bl	800cafc <__smakebuf_r>
 800c946:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c94a:	f013 0201 	ands.w	r2, r3, #1
 800c94e:	d00a      	beq.n	800c966 <__swsetup_r+0x9a>
 800c950:	2200      	movs	r2, #0
 800c952:	60a2      	str	r2, [r4, #8]
 800c954:	6962      	ldr	r2, [r4, #20]
 800c956:	4252      	negs	r2, r2
 800c958:	61a2      	str	r2, [r4, #24]
 800c95a:	6922      	ldr	r2, [r4, #16]
 800c95c:	b942      	cbnz	r2, 800c970 <__swsetup_r+0xa4>
 800c95e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c962:	d1c5      	bne.n	800c8f0 <__swsetup_r+0x24>
 800c964:	bd38      	pop	{r3, r4, r5, pc}
 800c966:	0799      	lsls	r1, r3, #30
 800c968:	bf58      	it	pl
 800c96a:	6962      	ldrpl	r2, [r4, #20]
 800c96c:	60a2      	str	r2, [r4, #8]
 800c96e:	e7f4      	b.n	800c95a <__swsetup_r+0x8e>
 800c970:	2000      	movs	r0, #0
 800c972:	e7f7      	b.n	800c964 <__swsetup_r+0x98>
 800c974:	200001ac 	.word	0x200001ac

0800c978 <memmove>:
 800c978:	4288      	cmp	r0, r1
 800c97a:	b510      	push	{r4, lr}
 800c97c:	eb01 0402 	add.w	r4, r1, r2
 800c980:	d902      	bls.n	800c988 <memmove+0x10>
 800c982:	4284      	cmp	r4, r0
 800c984:	4623      	mov	r3, r4
 800c986:	d807      	bhi.n	800c998 <memmove+0x20>
 800c988:	1e43      	subs	r3, r0, #1
 800c98a:	42a1      	cmp	r1, r4
 800c98c:	d008      	beq.n	800c9a0 <memmove+0x28>
 800c98e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c992:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c996:	e7f8      	b.n	800c98a <memmove+0x12>
 800c998:	4402      	add	r2, r0
 800c99a:	4601      	mov	r1, r0
 800c99c:	428a      	cmp	r2, r1
 800c99e:	d100      	bne.n	800c9a2 <memmove+0x2a>
 800c9a0:	bd10      	pop	{r4, pc}
 800c9a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c9a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c9aa:	e7f7      	b.n	800c99c <memmove+0x24>

0800c9ac <_sbrk_r>:
 800c9ac:	b538      	push	{r3, r4, r5, lr}
 800c9ae:	4d06      	ldr	r5, [pc, #24]	@ (800c9c8 <_sbrk_r+0x1c>)
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	4604      	mov	r4, r0
 800c9b4:	4608      	mov	r0, r1
 800c9b6:	602b      	str	r3, [r5, #0]
 800c9b8:	f7f6 f9b0 	bl	8002d1c <_sbrk>
 800c9bc:	1c43      	adds	r3, r0, #1
 800c9be:	d102      	bne.n	800c9c6 <_sbrk_r+0x1a>
 800c9c0:	682b      	ldr	r3, [r5, #0]
 800c9c2:	b103      	cbz	r3, 800c9c6 <_sbrk_r+0x1a>
 800c9c4:	6023      	str	r3, [r4, #0]
 800c9c6:	bd38      	pop	{r3, r4, r5, pc}
 800c9c8:	200007d0 	.word	0x200007d0

0800c9cc <__assert_func>:
 800c9cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c9ce:	4614      	mov	r4, r2
 800c9d0:	461a      	mov	r2, r3
 800c9d2:	4b09      	ldr	r3, [pc, #36]	@ (800c9f8 <__assert_func+0x2c>)
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	4605      	mov	r5, r0
 800c9d8:	68d8      	ldr	r0, [r3, #12]
 800c9da:	b14c      	cbz	r4, 800c9f0 <__assert_func+0x24>
 800c9dc:	4b07      	ldr	r3, [pc, #28]	@ (800c9fc <__assert_func+0x30>)
 800c9de:	9100      	str	r1, [sp, #0]
 800c9e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c9e4:	4906      	ldr	r1, [pc, #24]	@ (800ca00 <__assert_func+0x34>)
 800c9e6:	462b      	mov	r3, r5
 800c9e8:	f000 f850 	bl	800ca8c <fiprintf>
 800c9ec:	f000 f8e4 	bl	800cbb8 <abort>
 800c9f0:	4b04      	ldr	r3, [pc, #16]	@ (800ca04 <__assert_func+0x38>)
 800c9f2:	461c      	mov	r4, r3
 800c9f4:	e7f3      	b.n	800c9de <__assert_func+0x12>
 800c9f6:	bf00      	nop
 800c9f8:	200001ac 	.word	0x200001ac
 800c9fc:	0800d936 	.word	0x0800d936
 800ca00:	0800d943 	.word	0x0800d943
 800ca04:	0800d971 	.word	0x0800d971

0800ca08 <_calloc_r>:
 800ca08:	b570      	push	{r4, r5, r6, lr}
 800ca0a:	fba1 5402 	umull	r5, r4, r1, r2
 800ca0e:	b934      	cbnz	r4, 800ca1e <_calloc_r+0x16>
 800ca10:	4629      	mov	r1, r5
 800ca12:	f7fe fe07 	bl	800b624 <_malloc_r>
 800ca16:	4606      	mov	r6, r0
 800ca18:	b928      	cbnz	r0, 800ca26 <_calloc_r+0x1e>
 800ca1a:	4630      	mov	r0, r6
 800ca1c:	bd70      	pop	{r4, r5, r6, pc}
 800ca1e:	220c      	movs	r2, #12
 800ca20:	6002      	str	r2, [r0, #0]
 800ca22:	2600      	movs	r6, #0
 800ca24:	e7f9      	b.n	800ca1a <_calloc_r+0x12>
 800ca26:	462a      	mov	r2, r5
 800ca28:	4621      	mov	r1, r4
 800ca2a:	f7fd fb30 	bl	800a08e <memset>
 800ca2e:	e7f4      	b.n	800ca1a <_calloc_r+0x12>

0800ca30 <_realloc_r>:
 800ca30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca34:	4607      	mov	r7, r0
 800ca36:	4614      	mov	r4, r2
 800ca38:	460d      	mov	r5, r1
 800ca3a:	b921      	cbnz	r1, 800ca46 <_realloc_r+0x16>
 800ca3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca40:	4611      	mov	r1, r2
 800ca42:	f7fe bdef 	b.w	800b624 <_malloc_r>
 800ca46:	b92a      	cbnz	r2, 800ca54 <_realloc_r+0x24>
 800ca48:	f7fe fa3e 	bl	800aec8 <_free_r>
 800ca4c:	4625      	mov	r5, r4
 800ca4e:	4628      	mov	r0, r5
 800ca50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca54:	f000 f8b7 	bl	800cbc6 <_malloc_usable_size_r>
 800ca58:	4284      	cmp	r4, r0
 800ca5a:	4606      	mov	r6, r0
 800ca5c:	d802      	bhi.n	800ca64 <_realloc_r+0x34>
 800ca5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ca62:	d8f4      	bhi.n	800ca4e <_realloc_r+0x1e>
 800ca64:	4621      	mov	r1, r4
 800ca66:	4638      	mov	r0, r7
 800ca68:	f7fe fddc 	bl	800b624 <_malloc_r>
 800ca6c:	4680      	mov	r8, r0
 800ca6e:	b908      	cbnz	r0, 800ca74 <_realloc_r+0x44>
 800ca70:	4645      	mov	r5, r8
 800ca72:	e7ec      	b.n	800ca4e <_realloc_r+0x1e>
 800ca74:	42b4      	cmp	r4, r6
 800ca76:	4622      	mov	r2, r4
 800ca78:	4629      	mov	r1, r5
 800ca7a:	bf28      	it	cs
 800ca7c:	4632      	movcs	r2, r6
 800ca7e:	f7fd fbaa 	bl	800a1d6 <memcpy>
 800ca82:	4629      	mov	r1, r5
 800ca84:	4638      	mov	r0, r7
 800ca86:	f7fe fa1f 	bl	800aec8 <_free_r>
 800ca8a:	e7f1      	b.n	800ca70 <_realloc_r+0x40>

0800ca8c <fiprintf>:
 800ca8c:	b40e      	push	{r1, r2, r3}
 800ca8e:	b503      	push	{r0, r1, lr}
 800ca90:	4601      	mov	r1, r0
 800ca92:	ab03      	add	r3, sp, #12
 800ca94:	4805      	ldr	r0, [pc, #20]	@ (800caac <fiprintf+0x20>)
 800ca96:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca9a:	6800      	ldr	r0, [r0, #0]
 800ca9c:	9301      	str	r3, [sp, #4]
 800ca9e:	f7ff fd13 	bl	800c4c8 <_vfiprintf_r>
 800caa2:	b002      	add	sp, #8
 800caa4:	f85d eb04 	ldr.w	lr, [sp], #4
 800caa8:	b003      	add	sp, #12
 800caaa:	4770      	bx	lr
 800caac:	200001ac 	.word	0x200001ac

0800cab0 <__swhatbuf_r>:
 800cab0:	b570      	push	{r4, r5, r6, lr}
 800cab2:	460c      	mov	r4, r1
 800cab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cab8:	2900      	cmp	r1, #0
 800caba:	b096      	sub	sp, #88	@ 0x58
 800cabc:	4615      	mov	r5, r2
 800cabe:	461e      	mov	r6, r3
 800cac0:	da0d      	bge.n	800cade <__swhatbuf_r+0x2e>
 800cac2:	89a3      	ldrh	r3, [r4, #12]
 800cac4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cac8:	f04f 0100 	mov.w	r1, #0
 800cacc:	bf14      	ite	ne
 800cace:	2340      	movne	r3, #64	@ 0x40
 800cad0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cad4:	2000      	movs	r0, #0
 800cad6:	6031      	str	r1, [r6, #0]
 800cad8:	602b      	str	r3, [r5, #0]
 800cada:	b016      	add	sp, #88	@ 0x58
 800cadc:	bd70      	pop	{r4, r5, r6, pc}
 800cade:	466a      	mov	r2, sp
 800cae0:	f000 f848 	bl	800cb74 <_fstat_r>
 800cae4:	2800      	cmp	r0, #0
 800cae6:	dbec      	blt.n	800cac2 <__swhatbuf_r+0x12>
 800cae8:	9901      	ldr	r1, [sp, #4]
 800caea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800caee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800caf2:	4259      	negs	r1, r3
 800caf4:	4159      	adcs	r1, r3
 800caf6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cafa:	e7eb      	b.n	800cad4 <__swhatbuf_r+0x24>

0800cafc <__smakebuf_r>:
 800cafc:	898b      	ldrh	r3, [r1, #12]
 800cafe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cb00:	079d      	lsls	r5, r3, #30
 800cb02:	4606      	mov	r6, r0
 800cb04:	460c      	mov	r4, r1
 800cb06:	d507      	bpl.n	800cb18 <__smakebuf_r+0x1c>
 800cb08:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cb0c:	6023      	str	r3, [r4, #0]
 800cb0e:	6123      	str	r3, [r4, #16]
 800cb10:	2301      	movs	r3, #1
 800cb12:	6163      	str	r3, [r4, #20]
 800cb14:	b003      	add	sp, #12
 800cb16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb18:	ab01      	add	r3, sp, #4
 800cb1a:	466a      	mov	r2, sp
 800cb1c:	f7ff ffc8 	bl	800cab0 <__swhatbuf_r>
 800cb20:	9f00      	ldr	r7, [sp, #0]
 800cb22:	4605      	mov	r5, r0
 800cb24:	4639      	mov	r1, r7
 800cb26:	4630      	mov	r0, r6
 800cb28:	f7fe fd7c 	bl	800b624 <_malloc_r>
 800cb2c:	b948      	cbnz	r0, 800cb42 <__smakebuf_r+0x46>
 800cb2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb32:	059a      	lsls	r2, r3, #22
 800cb34:	d4ee      	bmi.n	800cb14 <__smakebuf_r+0x18>
 800cb36:	f023 0303 	bic.w	r3, r3, #3
 800cb3a:	f043 0302 	orr.w	r3, r3, #2
 800cb3e:	81a3      	strh	r3, [r4, #12]
 800cb40:	e7e2      	b.n	800cb08 <__smakebuf_r+0xc>
 800cb42:	89a3      	ldrh	r3, [r4, #12]
 800cb44:	6020      	str	r0, [r4, #0]
 800cb46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb4a:	81a3      	strh	r3, [r4, #12]
 800cb4c:	9b01      	ldr	r3, [sp, #4]
 800cb4e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cb52:	b15b      	cbz	r3, 800cb6c <__smakebuf_r+0x70>
 800cb54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cb58:	4630      	mov	r0, r6
 800cb5a:	f000 f81d 	bl	800cb98 <_isatty_r>
 800cb5e:	b128      	cbz	r0, 800cb6c <__smakebuf_r+0x70>
 800cb60:	89a3      	ldrh	r3, [r4, #12]
 800cb62:	f023 0303 	bic.w	r3, r3, #3
 800cb66:	f043 0301 	orr.w	r3, r3, #1
 800cb6a:	81a3      	strh	r3, [r4, #12]
 800cb6c:	89a3      	ldrh	r3, [r4, #12]
 800cb6e:	431d      	orrs	r5, r3
 800cb70:	81a5      	strh	r5, [r4, #12]
 800cb72:	e7cf      	b.n	800cb14 <__smakebuf_r+0x18>

0800cb74 <_fstat_r>:
 800cb74:	b538      	push	{r3, r4, r5, lr}
 800cb76:	4d07      	ldr	r5, [pc, #28]	@ (800cb94 <_fstat_r+0x20>)
 800cb78:	2300      	movs	r3, #0
 800cb7a:	4604      	mov	r4, r0
 800cb7c:	4608      	mov	r0, r1
 800cb7e:	4611      	mov	r1, r2
 800cb80:	602b      	str	r3, [r5, #0]
 800cb82:	f7f6 f8a3 	bl	8002ccc <_fstat>
 800cb86:	1c43      	adds	r3, r0, #1
 800cb88:	d102      	bne.n	800cb90 <_fstat_r+0x1c>
 800cb8a:	682b      	ldr	r3, [r5, #0]
 800cb8c:	b103      	cbz	r3, 800cb90 <_fstat_r+0x1c>
 800cb8e:	6023      	str	r3, [r4, #0]
 800cb90:	bd38      	pop	{r3, r4, r5, pc}
 800cb92:	bf00      	nop
 800cb94:	200007d0 	.word	0x200007d0

0800cb98 <_isatty_r>:
 800cb98:	b538      	push	{r3, r4, r5, lr}
 800cb9a:	4d06      	ldr	r5, [pc, #24]	@ (800cbb4 <_isatty_r+0x1c>)
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	4604      	mov	r4, r0
 800cba0:	4608      	mov	r0, r1
 800cba2:	602b      	str	r3, [r5, #0]
 800cba4:	f7f6 f8a2 	bl	8002cec <_isatty>
 800cba8:	1c43      	adds	r3, r0, #1
 800cbaa:	d102      	bne.n	800cbb2 <_isatty_r+0x1a>
 800cbac:	682b      	ldr	r3, [r5, #0]
 800cbae:	b103      	cbz	r3, 800cbb2 <_isatty_r+0x1a>
 800cbb0:	6023      	str	r3, [r4, #0]
 800cbb2:	bd38      	pop	{r3, r4, r5, pc}
 800cbb4:	200007d0 	.word	0x200007d0

0800cbb8 <abort>:
 800cbb8:	b508      	push	{r3, lr}
 800cbba:	2006      	movs	r0, #6
 800cbbc:	f000 f834 	bl	800cc28 <raise>
 800cbc0:	2001      	movs	r0, #1
 800cbc2:	f7f6 f833 	bl	8002c2c <_exit>

0800cbc6 <_malloc_usable_size_r>:
 800cbc6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cbca:	1f18      	subs	r0, r3, #4
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	bfbc      	itt	lt
 800cbd0:	580b      	ldrlt	r3, [r1, r0]
 800cbd2:	18c0      	addlt	r0, r0, r3
 800cbd4:	4770      	bx	lr

0800cbd6 <_raise_r>:
 800cbd6:	291f      	cmp	r1, #31
 800cbd8:	b538      	push	{r3, r4, r5, lr}
 800cbda:	4605      	mov	r5, r0
 800cbdc:	460c      	mov	r4, r1
 800cbde:	d904      	bls.n	800cbea <_raise_r+0x14>
 800cbe0:	2316      	movs	r3, #22
 800cbe2:	6003      	str	r3, [r0, #0]
 800cbe4:	f04f 30ff 	mov.w	r0, #4294967295
 800cbe8:	bd38      	pop	{r3, r4, r5, pc}
 800cbea:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cbec:	b112      	cbz	r2, 800cbf4 <_raise_r+0x1e>
 800cbee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cbf2:	b94b      	cbnz	r3, 800cc08 <_raise_r+0x32>
 800cbf4:	4628      	mov	r0, r5
 800cbf6:	f000 f831 	bl	800cc5c <_getpid_r>
 800cbfa:	4622      	mov	r2, r4
 800cbfc:	4601      	mov	r1, r0
 800cbfe:	4628      	mov	r0, r5
 800cc00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc04:	f000 b818 	b.w	800cc38 <_kill_r>
 800cc08:	2b01      	cmp	r3, #1
 800cc0a:	d00a      	beq.n	800cc22 <_raise_r+0x4c>
 800cc0c:	1c59      	adds	r1, r3, #1
 800cc0e:	d103      	bne.n	800cc18 <_raise_r+0x42>
 800cc10:	2316      	movs	r3, #22
 800cc12:	6003      	str	r3, [r0, #0]
 800cc14:	2001      	movs	r0, #1
 800cc16:	e7e7      	b.n	800cbe8 <_raise_r+0x12>
 800cc18:	2100      	movs	r1, #0
 800cc1a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cc1e:	4620      	mov	r0, r4
 800cc20:	4798      	blx	r3
 800cc22:	2000      	movs	r0, #0
 800cc24:	e7e0      	b.n	800cbe8 <_raise_r+0x12>
	...

0800cc28 <raise>:
 800cc28:	4b02      	ldr	r3, [pc, #8]	@ (800cc34 <raise+0xc>)
 800cc2a:	4601      	mov	r1, r0
 800cc2c:	6818      	ldr	r0, [r3, #0]
 800cc2e:	f7ff bfd2 	b.w	800cbd6 <_raise_r>
 800cc32:	bf00      	nop
 800cc34:	200001ac 	.word	0x200001ac

0800cc38 <_kill_r>:
 800cc38:	b538      	push	{r3, r4, r5, lr}
 800cc3a:	4d07      	ldr	r5, [pc, #28]	@ (800cc58 <_kill_r+0x20>)
 800cc3c:	2300      	movs	r3, #0
 800cc3e:	4604      	mov	r4, r0
 800cc40:	4608      	mov	r0, r1
 800cc42:	4611      	mov	r1, r2
 800cc44:	602b      	str	r3, [r5, #0]
 800cc46:	f7f5 ffe1 	bl	8002c0c <_kill>
 800cc4a:	1c43      	adds	r3, r0, #1
 800cc4c:	d102      	bne.n	800cc54 <_kill_r+0x1c>
 800cc4e:	682b      	ldr	r3, [r5, #0]
 800cc50:	b103      	cbz	r3, 800cc54 <_kill_r+0x1c>
 800cc52:	6023      	str	r3, [r4, #0]
 800cc54:	bd38      	pop	{r3, r4, r5, pc}
 800cc56:	bf00      	nop
 800cc58:	200007d0 	.word	0x200007d0

0800cc5c <_getpid_r>:
 800cc5c:	f7f5 bfce 	b.w	8002bfc <_getpid>

0800cc60 <cosf>:
 800cc60:	ee10 3a10 	vmov	r3, s0
 800cc64:	b507      	push	{r0, r1, r2, lr}
 800cc66:	4a1e      	ldr	r2, [pc, #120]	@ (800cce0 <cosf+0x80>)
 800cc68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cc6c:	4293      	cmp	r3, r2
 800cc6e:	d806      	bhi.n	800cc7e <cosf+0x1e>
 800cc70:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800cce4 <cosf+0x84>
 800cc74:	b003      	add	sp, #12
 800cc76:	f85d eb04 	ldr.w	lr, [sp], #4
 800cc7a:	f000 b87b 	b.w	800cd74 <__kernel_cosf>
 800cc7e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800cc82:	d304      	bcc.n	800cc8e <cosf+0x2e>
 800cc84:	ee30 0a40 	vsub.f32	s0, s0, s0
 800cc88:	b003      	add	sp, #12
 800cc8a:	f85d fb04 	ldr.w	pc, [sp], #4
 800cc8e:	4668      	mov	r0, sp
 800cc90:	f000 f910 	bl	800ceb4 <__ieee754_rem_pio2f>
 800cc94:	f000 0003 	and.w	r0, r0, #3
 800cc98:	2801      	cmp	r0, #1
 800cc9a:	d009      	beq.n	800ccb0 <cosf+0x50>
 800cc9c:	2802      	cmp	r0, #2
 800cc9e:	d010      	beq.n	800ccc2 <cosf+0x62>
 800cca0:	b9b0      	cbnz	r0, 800ccd0 <cosf+0x70>
 800cca2:	eddd 0a01 	vldr	s1, [sp, #4]
 800cca6:	ed9d 0a00 	vldr	s0, [sp]
 800ccaa:	f000 f863 	bl	800cd74 <__kernel_cosf>
 800ccae:	e7eb      	b.n	800cc88 <cosf+0x28>
 800ccb0:	eddd 0a01 	vldr	s1, [sp, #4]
 800ccb4:	ed9d 0a00 	vldr	s0, [sp]
 800ccb8:	f000 f8b4 	bl	800ce24 <__kernel_sinf>
 800ccbc:	eeb1 0a40 	vneg.f32	s0, s0
 800ccc0:	e7e2      	b.n	800cc88 <cosf+0x28>
 800ccc2:	eddd 0a01 	vldr	s1, [sp, #4]
 800ccc6:	ed9d 0a00 	vldr	s0, [sp]
 800ccca:	f000 f853 	bl	800cd74 <__kernel_cosf>
 800ccce:	e7f5      	b.n	800ccbc <cosf+0x5c>
 800ccd0:	eddd 0a01 	vldr	s1, [sp, #4]
 800ccd4:	ed9d 0a00 	vldr	s0, [sp]
 800ccd8:	2001      	movs	r0, #1
 800ccda:	f000 f8a3 	bl	800ce24 <__kernel_sinf>
 800ccde:	e7d3      	b.n	800cc88 <cosf+0x28>
 800cce0:	3f490fd8 	.word	0x3f490fd8
 800cce4:	00000000 	.word	0x00000000

0800cce8 <sinf>:
 800cce8:	ee10 3a10 	vmov	r3, s0
 800ccec:	b507      	push	{r0, r1, r2, lr}
 800ccee:	4a1f      	ldr	r2, [pc, #124]	@ (800cd6c <sinf+0x84>)
 800ccf0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ccf4:	4293      	cmp	r3, r2
 800ccf6:	d807      	bhi.n	800cd08 <sinf+0x20>
 800ccf8:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800cd70 <sinf+0x88>
 800ccfc:	2000      	movs	r0, #0
 800ccfe:	b003      	add	sp, #12
 800cd00:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd04:	f000 b88e 	b.w	800ce24 <__kernel_sinf>
 800cd08:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800cd0c:	d304      	bcc.n	800cd18 <sinf+0x30>
 800cd0e:	ee30 0a40 	vsub.f32	s0, s0, s0
 800cd12:	b003      	add	sp, #12
 800cd14:	f85d fb04 	ldr.w	pc, [sp], #4
 800cd18:	4668      	mov	r0, sp
 800cd1a:	f000 f8cb 	bl	800ceb4 <__ieee754_rem_pio2f>
 800cd1e:	f000 0003 	and.w	r0, r0, #3
 800cd22:	2801      	cmp	r0, #1
 800cd24:	d00a      	beq.n	800cd3c <sinf+0x54>
 800cd26:	2802      	cmp	r0, #2
 800cd28:	d00f      	beq.n	800cd4a <sinf+0x62>
 800cd2a:	b9c0      	cbnz	r0, 800cd5e <sinf+0x76>
 800cd2c:	eddd 0a01 	vldr	s1, [sp, #4]
 800cd30:	ed9d 0a00 	vldr	s0, [sp]
 800cd34:	2001      	movs	r0, #1
 800cd36:	f000 f875 	bl	800ce24 <__kernel_sinf>
 800cd3a:	e7ea      	b.n	800cd12 <sinf+0x2a>
 800cd3c:	eddd 0a01 	vldr	s1, [sp, #4]
 800cd40:	ed9d 0a00 	vldr	s0, [sp]
 800cd44:	f000 f816 	bl	800cd74 <__kernel_cosf>
 800cd48:	e7e3      	b.n	800cd12 <sinf+0x2a>
 800cd4a:	eddd 0a01 	vldr	s1, [sp, #4]
 800cd4e:	ed9d 0a00 	vldr	s0, [sp]
 800cd52:	2001      	movs	r0, #1
 800cd54:	f000 f866 	bl	800ce24 <__kernel_sinf>
 800cd58:	eeb1 0a40 	vneg.f32	s0, s0
 800cd5c:	e7d9      	b.n	800cd12 <sinf+0x2a>
 800cd5e:	eddd 0a01 	vldr	s1, [sp, #4]
 800cd62:	ed9d 0a00 	vldr	s0, [sp]
 800cd66:	f000 f805 	bl	800cd74 <__kernel_cosf>
 800cd6a:	e7f5      	b.n	800cd58 <sinf+0x70>
 800cd6c:	3f490fd8 	.word	0x3f490fd8
 800cd70:	00000000 	.word	0x00000000

0800cd74 <__kernel_cosf>:
 800cd74:	ee10 3a10 	vmov	r3, s0
 800cd78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cd7c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800cd80:	eef0 6a40 	vmov.f32	s13, s0
 800cd84:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800cd88:	d204      	bcs.n	800cd94 <__kernel_cosf+0x20>
 800cd8a:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800cd8e:	ee17 2a90 	vmov	r2, s15
 800cd92:	b342      	cbz	r2, 800cde6 <__kernel_cosf+0x72>
 800cd94:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800cd98:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800ce04 <__kernel_cosf+0x90>
 800cd9c:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800ce08 <__kernel_cosf+0x94>
 800cda0:	4a1a      	ldr	r2, [pc, #104]	@ (800ce0c <__kernel_cosf+0x98>)
 800cda2:	eea7 6a27 	vfma.f32	s12, s14, s15
 800cda6:	4293      	cmp	r3, r2
 800cda8:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800ce10 <__kernel_cosf+0x9c>
 800cdac:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cdb0:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800ce14 <__kernel_cosf+0xa0>
 800cdb4:	eea7 6a87 	vfma.f32	s12, s15, s14
 800cdb8:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800ce18 <__kernel_cosf+0xa4>
 800cdbc:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cdc0:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800ce1c <__kernel_cosf+0xa8>
 800cdc4:	eea7 6a87 	vfma.f32	s12, s15, s14
 800cdc8:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800cdcc:	ee26 6a07 	vmul.f32	s12, s12, s14
 800cdd0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800cdd4:	eee7 0a06 	vfma.f32	s1, s14, s12
 800cdd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cddc:	d804      	bhi.n	800cde8 <__kernel_cosf+0x74>
 800cdde:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800cde2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cde6:	4770      	bx	lr
 800cde8:	4a0d      	ldr	r2, [pc, #52]	@ (800ce20 <__kernel_cosf+0xac>)
 800cdea:	4293      	cmp	r3, r2
 800cdec:	bf9a      	itte	ls
 800cdee:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800cdf2:	ee07 3a10 	vmovls	s14, r3
 800cdf6:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800cdfa:	ee30 0a47 	vsub.f32	s0, s0, s14
 800cdfe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ce02:	e7ec      	b.n	800cdde <__kernel_cosf+0x6a>
 800ce04:	ad47d74e 	.word	0xad47d74e
 800ce08:	310f74f6 	.word	0x310f74f6
 800ce0c:	3e999999 	.word	0x3e999999
 800ce10:	b493f27c 	.word	0xb493f27c
 800ce14:	37d00d01 	.word	0x37d00d01
 800ce18:	bab60b61 	.word	0xbab60b61
 800ce1c:	3d2aaaab 	.word	0x3d2aaaab
 800ce20:	3f480000 	.word	0x3f480000

0800ce24 <__kernel_sinf>:
 800ce24:	ee10 3a10 	vmov	r3, s0
 800ce28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ce2c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800ce30:	d204      	bcs.n	800ce3c <__kernel_sinf+0x18>
 800ce32:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ce36:	ee17 3a90 	vmov	r3, s15
 800ce3a:	b35b      	cbz	r3, 800ce94 <__kernel_sinf+0x70>
 800ce3c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800ce40:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800ce98 <__kernel_sinf+0x74>
 800ce44:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800ce9c <__kernel_sinf+0x78>
 800ce48:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ce4c:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800cea0 <__kernel_sinf+0x7c>
 800ce50:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ce54:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800cea4 <__kernel_sinf+0x80>
 800ce58:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ce5c:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800cea8 <__kernel_sinf+0x84>
 800ce60:	ee60 6a07 	vmul.f32	s13, s0, s14
 800ce64:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ce68:	b930      	cbnz	r0, 800ce78 <__kernel_sinf+0x54>
 800ce6a:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800ceac <__kernel_sinf+0x88>
 800ce6e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ce72:	eea6 0a26 	vfma.f32	s0, s12, s13
 800ce76:	4770      	bx	lr
 800ce78:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800ce7c:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800ce80:	eee0 7a86 	vfma.f32	s15, s1, s12
 800ce84:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800ce88:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800ceb0 <__kernel_sinf+0x8c>
 800ce8c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800ce90:	ee30 0a60 	vsub.f32	s0, s0, s1
 800ce94:	4770      	bx	lr
 800ce96:	bf00      	nop
 800ce98:	2f2ec9d3 	.word	0x2f2ec9d3
 800ce9c:	b2d72f34 	.word	0xb2d72f34
 800cea0:	3638ef1b 	.word	0x3638ef1b
 800cea4:	b9500d01 	.word	0xb9500d01
 800cea8:	3c088889 	.word	0x3c088889
 800ceac:	be2aaaab 	.word	0xbe2aaaab
 800ceb0:	3e2aaaab 	.word	0x3e2aaaab

0800ceb4 <__ieee754_rem_pio2f>:
 800ceb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ceb6:	ee10 6a10 	vmov	r6, s0
 800ceba:	4b88      	ldr	r3, [pc, #544]	@ (800d0dc <__ieee754_rem_pio2f+0x228>)
 800cebc:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800cec0:	429d      	cmp	r5, r3
 800cec2:	b087      	sub	sp, #28
 800cec4:	4604      	mov	r4, r0
 800cec6:	d805      	bhi.n	800ced4 <__ieee754_rem_pio2f+0x20>
 800cec8:	2300      	movs	r3, #0
 800ceca:	ed80 0a00 	vstr	s0, [r0]
 800cece:	6043      	str	r3, [r0, #4]
 800ced0:	2000      	movs	r0, #0
 800ced2:	e022      	b.n	800cf1a <__ieee754_rem_pio2f+0x66>
 800ced4:	4b82      	ldr	r3, [pc, #520]	@ (800d0e0 <__ieee754_rem_pio2f+0x22c>)
 800ced6:	429d      	cmp	r5, r3
 800ced8:	d83a      	bhi.n	800cf50 <__ieee754_rem_pio2f+0x9c>
 800ceda:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800cede:	2e00      	cmp	r6, #0
 800cee0:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800d0e4 <__ieee754_rem_pio2f+0x230>
 800cee4:	4a80      	ldr	r2, [pc, #512]	@ (800d0e8 <__ieee754_rem_pio2f+0x234>)
 800cee6:	f023 030f 	bic.w	r3, r3, #15
 800ceea:	dd18      	ble.n	800cf1e <__ieee754_rem_pio2f+0x6a>
 800ceec:	4293      	cmp	r3, r2
 800ceee:	ee70 7a47 	vsub.f32	s15, s0, s14
 800cef2:	bf09      	itett	eq
 800cef4:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800d0ec <__ieee754_rem_pio2f+0x238>
 800cef8:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800d0f0 <__ieee754_rem_pio2f+0x23c>
 800cefc:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800d0f4 <__ieee754_rem_pio2f+0x240>
 800cf00:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800cf04:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800cf08:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cf0c:	ed80 7a00 	vstr	s14, [r0]
 800cf10:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800cf14:	edc0 7a01 	vstr	s15, [r0, #4]
 800cf18:	2001      	movs	r0, #1
 800cf1a:	b007      	add	sp, #28
 800cf1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf1e:	4293      	cmp	r3, r2
 800cf20:	ee70 7a07 	vadd.f32	s15, s0, s14
 800cf24:	bf09      	itett	eq
 800cf26:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800d0ec <__ieee754_rem_pio2f+0x238>
 800cf2a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800d0f0 <__ieee754_rem_pio2f+0x23c>
 800cf2e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800d0f4 <__ieee754_rem_pio2f+0x240>
 800cf32:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800cf36:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800cf3a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cf3e:	ed80 7a00 	vstr	s14, [r0]
 800cf42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cf46:	edc0 7a01 	vstr	s15, [r0, #4]
 800cf4a:	f04f 30ff 	mov.w	r0, #4294967295
 800cf4e:	e7e4      	b.n	800cf1a <__ieee754_rem_pio2f+0x66>
 800cf50:	4b69      	ldr	r3, [pc, #420]	@ (800d0f8 <__ieee754_rem_pio2f+0x244>)
 800cf52:	429d      	cmp	r5, r3
 800cf54:	d873      	bhi.n	800d03e <__ieee754_rem_pio2f+0x18a>
 800cf56:	f000 f8dd 	bl	800d114 <fabsf>
 800cf5a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800d0fc <__ieee754_rem_pio2f+0x248>
 800cf5e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800cf62:	eee0 7a07 	vfma.f32	s15, s0, s14
 800cf66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cf6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800cf6e:	ee17 0a90 	vmov	r0, s15
 800cf72:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800d0e4 <__ieee754_rem_pio2f+0x230>
 800cf76:	eea7 0a67 	vfms.f32	s0, s14, s15
 800cf7a:	281f      	cmp	r0, #31
 800cf7c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800d0f0 <__ieee754_rem_pio2f+0x23c>
 800cf80:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf84:	eeb1 6a47 	vneg.f32	s12, s14
 800cf88:	ee70 6a67 	vsub.f32	s13, s0, s15
 800cf8c:	ee16 1a90 	vmov	r1, s13
 800cf90:	dc09      	bgt.n	800cfa6 <__ieee754_rem_pio2f+0xf2>
 800cf92:	4a5b      	ldr	r2, [pc, #364]	@ (800d100 <__ieee754_rem_pio2f+0x24c>)
 800cf94:	1e47      	subs	r7, r0, #1
 800cf96:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800cf9a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800cf9e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800cfa2:	4293      	cmp	r3, r2
 800cfa4:	d107      	bne.n	800cfb6 <__ieee754_rem_pio2f+0x102>
 800cfa6:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800cfaa:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800cfae:	2a08      	cmp	r2, #8
 800cfb0:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800cfb4:	dc14      	bgt.n	800cfe0 <__ieee754_rem_pio2f+0x12c>
 800cfb6:	6021      	str	r1, [r4, #0]
 800cfb8:	ed94 7a00 	vldr	s14, [r4]
 800cfbc:	ee30 0a47 	vsub.f32	s0, s0, s14
 800cfc0:	2e00      	cmp	r6, #0
 800cfc2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cfc6:	ed84 0a01 	vstr	s0, [r4, #4]
 800cfca:	daa6      	bge.n	800cf1a <__ieee754_rem_pio2f+0x66>
 800cfcc:	eeb1 7a47 	vneg.f32	s14, s14
 800cfd0:	eeb1 0a40 	vneg.f32	s0, s0
 800cfd4:	ed84 7a00 	vstr	s14, [r4]
 800cfd8:	ed84 0a01 	vstr	s0, [r4, #4]
 800cfdc:	4240      	negs	r0, r0
 800cfde:	e79c      	b.n	800cf1a <__ieee754_rem_pio2f+0x66>
 800cfe0:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800d0ec <__ieee754_rem_pio2f+0x238>
 800cfe4:	eef0 6a40 	vmov.f32	s13, s0
 800cfe8:	eee6 6a25 	vfma.f32	s13, s12, s11
 800cfec:	ee70 7a66 	vsub.f32	s15, s0, s13
 800cff0:	eee6 7a25 	vfma.f32	s15, s12, s11
 800cff4:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800d0f4 <__ieee754_rem_pio2f+0x240>
 800cff8:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800cffc:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800d000:	ee15 2a90 	vmov	r2, s11
 800d004:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800d008:	1a5b      	subs	r3, r3, r1
 800d00a:	2b19      	cmp	r3, #25
 800d00c:	dc04      	bgt.n	800d018 <__ieee754_rem_pio2f+0x164>
 800d00e:	edc4 5a00 	vstr	s11, [r4]
 800d012:	eeb0 0a66 	vmov.f32	s0, s13
 800d016:	e7cf      	b.n	800cfb8 <__ieee754_rem_pio2f+0x104>
 800d018:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800d104 <__ieee754_rem_pio2f+0x250>
 800d01c:	eeb0 0a66 	vmov.f32	s0, s13
 800d020:	eea6 0a25 	vfma.f32	s0, s12, s11
 800d024:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800d028:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800d108 <__ieee754_rem_pio2f+0x254>
 800d02c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d030:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800d034:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d038:	ed84 7a00 	vstr	s14, [r4]
 800d03c:	e7bc      	b.n	800cfb8 <__ieee754_rem_pio2f+0x104>
 800d03e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800d042:	d306      	bcc.n	800d052 <__ieee754_rem_pio2f+0x19e>
 800d044:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d048:	edc0 7a01 	vstr	s15, [r0, #4]
 800d04c:	edc0 7a00 	vstr	s15, [r0]
 800d050:	e73e      	b.n	800ced0 <__ieee754_rem_pio2f+0x1c>
 800d052:	15ea      	asrs	r2, r5, #23
 800d054:	3a86      	subs	r2, #134	@ 0x86
 800d056:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800d05a:	ee07 3a90 	vmov	s15, r3
 800d05e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d062:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800d10c <__ieee754_rem_pio2f+0x258>
 800d066:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d06a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d06e:	ed8d 7a03 	vstr	s14, [sp, #12]
 800d072:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d076:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d07a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d07e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d082:	ed8d 7a04 	vstr	s14, [sp, #16]
 800d086:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d08a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d08e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d092:	edcd 7a05 	vstr	s15, [sp, #20]
 800d096:	d11e      	bne.n	800d0d6 <__ieee754_rem_pio2f+0x222>
 800d098:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d09c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0a0:	bf0c      	ite	eq
 800d0a2:	2301      	moveq	r3, #1
 800d0a4:	2302      	movne	r3, #2
 800d0a6:	491a      	ldr	r1, [pc, #104]	@ (800d110 <__ieee754_rem_pio2f+0x25c>)
 800d0a8:	9101      	str	r1, [sp, #4]
 800d0aa:	2102      	movs	r1, #2
 800d0ac:	9100      	str	r1, [sp, #0]
 800d0ae:	a803      	add	r0, sp, #12
 800d0b0:	4621      	mov	r1, r4
 800d0b2:	f000 f837 	bl	800d124 <__kernel_rem_pio2f>
 800d0b6:	2e00      	cmp	r6, #0
 800d0b8:	f6bf af2f 	bge.w	800cf1a <__ieee754_rem_pio2f+0x66>
 800d0bc:	edd4 7a00 	vldr	s15, [r4]
 800d0c0:	eef1 7a67 	vneg.f32	s15, s15
 800d0c4:	edc4 7a00 	vstr	s15, [r4]
 800d0c8:	edd4 7a01 	vldr	s15, [r4, #4]
 800d0cc:	eef1 7a67 	vneg.f32	s15, s15
 800d0d0:	edc4 7a01 	vstr	s15, [r4, #4]
 800d0d4:	e782      	b.n	800cfdc <__ieee754_rem_pio2f+0x128>
 800d0d6:	2303      	movs	r3, #3
 800d0d8:	e7e5      	b.n	800d0a6 <__ieee754_rem_pio2f+0x1f2>
 800d0da:	bf00      	nop
 800d0dc:	3f490fd8 	.word	0x3f490fd8
 800d0e0:	4016cbe3 	.word	0x4016cbe3
 800d0e4:	3fc90f80 	.word	0x3fc90f80
 800d0e8:	3fc90fd0 	.word	0x3fc90fd0
 800d0ec:	37354400 	.word	0x37354400
 800d0f0:	37354443 	.word	0x37354443
 800d0f4:	2e85a308 	.word	0x2e85a308
 800d0f8:	43490f80 	.word	0x43490f80
 800d0fc:	3f22f984 	.word	0x3f22f984
 800d100:	0800dbcc 	.word	0x0800dbcc
 800d104:	2e85a300 	.word	0x2e85a300
 800d108:	248d3132 	.word	0x248d3132
 800d10c:	43800000 	.word	0x43800000
 800d110:	0800dc4c 	.word	0x0800dc4c

0800d114 <fabsf>:
 800d114:	ee10 3a10 	vmov	r3, s0
 800d118:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d11c:	ee00 3a10 	vmov	s0, r3
 800d120:	4770      	bx	lr
	...

0800d124 <__kernel_rem_pio2f>:
 800d124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d128:	ed2d 8b04 	vpush	{d8-d9}
 800d12c:	b0d9      	sub	sp, #356	@ 0x164
 800d12e:	4690      	mov	r8, r2
 800d130:	9001      	str	r0, [sp, #4]
 800d132:	4ab6      	ldr	r2, [pc, #728]	@ (800d40c <__kernel_rem_pio2f+0x2e8>)
 800d134:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800d136:	f118 0f04 	cmn.w	r8, #4
 800d13a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800d13e:	460f      	mov	r7, r1
 800d140:	f103 3bff 	add.w	fp, r3, #4294967295
 800d144:	db26      	blt.n	800d194 <__kernel_rem_pio2f+0x70>
 800d146:	f1b8 0203 	subs.w	r2, r8, #3
 800d14a:	bf48      	it	mi
 800d14c:	f108 0204 	addmi.w	r2, r8, #4
 800d150:	10d2      	asrs	r2, r2, #3
 800d152:	1c55      	adds	r5, r2, #1
 800d154:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800d156:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800d41c <__kernel_rem_pio2f+0x2f8>
 800d15a:	00e8      	lsls	r0, r5, #3
 800d15c:	eba2 060b 	sub.w	r6, r2, fp
 800d160:	9002      	str	r0, [sp, #8]
 800d162:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800d166:	eb0a 0c0b 	add.w	ip, sl, fp
 800d16a:	ac1c      	add	r4, sp, #112	@ 0x70
 800d16c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800d170:	2000      	movs	r0, #0
 800d172:	4560      	cmp	r0, ip
 800d174:	dd10      	ble.n	800d198 <__kernel_rem_pio2f+0x74>
 800d176:	a91c      	add	r1, sp, #112	@ 0x70
 800d178:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800d17c:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800d180:	2600      	movs	r6, #0
 800d182:	4556      	cmp	r6, sl
 800d184:	dc24      	bgt.n	800d1d0 <__kernel_rem_pio2f+0xac>
 800d186:	f8dd e004 	ldr.w	lr, [sp, #4]
 800d18a:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800d41c <__kernel_rem_pio2f+0x2f8>
 800d18e:	4684      	mov	ip, r0
 800d190:	2400      	movs	r4, #0
 800d192:	e016      	b.n	800d1c2 <__kernel_rem_pio2f+0x9e>
 800d194:	2200      	movs	r2, #0
 800d196:	e7dc      	b.n	800d152 <__kernel_rem_pio2f+0x2e>
 800d198:	42c6      	cmn	r6, r0
 800d19a:	bf5d      	ittte	pl
 800d19c:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800d1a0:	ee07 1a90 	vmovpl	s15, r1
 800d1a4:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800d1a8:	eef0 7a47 	vmovmi.f32	s15, s14
 800d1ac:	ece4 7a01 	vstmia	r4!, {s15}
 800d1b0:	3001      	adds	r0, #1
 800d1b2:	e7de      	b.n	800d172 <__kernel_rem_pio2f+0x4e>
 800d1b4:	ecfe 6a01 	vldmia	lr!, {s13}
 800d1b8:	ed3c 7a01 	vldmdb	ip!, {s14}
 800d1bc:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d1c0:	3401      	adds	r4, #1
 800d1c2:	455c      	cmp	r4, fp
 800d1c4:	ddf6      	ble.n	800d1b4 <__kernel_rem_pio2f+0x90>
 800d1c6:	ece9 7a01 	vstmia	r9!, {s15}
 800d1ca:	3601      	adds	r6, #1
 800d1cc:	3004      	adds	r0, #4
 800d1ce:	e7d8      	b.n	800d182 <__kernel_rem_pio2f+0x5e>
 800d1d0:	a908      	add	r1, sp, #32
 800d1d2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d1d6:	9104      	str	r1, [sp, #16]
 800d1d8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800d1da:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800d418 <__kernel_rem_pio2f+0x2f4>
 800d1de:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800d414 <__kernel_rem_pio2f+0x2f0>
 800d1e2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800d1e6:	9203      	str	r2, [sp, #12]
 800d1e8:	4654      	mov	r4, sl
 800d1ea:	00a2      	lsls	r2, r4, #2
 800d1ec:	9205      	str	r2, [sp, #20]
 800d1ee:	aa58      	add	r2, sp, #352	@ 0x160
 800d1f0:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800d1f4:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800d1f8:	a944      	add	r1, sp, #272	@ 0x110
 800d1fa:	aa08      	add	r2, sp, #32
 800d1fc:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800d200:	4694      	mov	ip, r2
 800d202:	4626      	mov	r6, r4
 800d204:	2e00      	cmp	r6, #0
 800d206:	dc4c      	bgt.n	800d2a2 <__kernel_rem_pio2f+0x17e>
 800d208:	4628      	mov	r0, r5
 800d20a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d20e:	f000 f9f1 	bl	800d5f4 <scalbnf>
 800d212:	eeb0 8a40 	vmov.f32	s16, s0
 800d216:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800d21a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800d21e:	f000 fa4f 	bl	800d6c0 <floorf>
 800d222:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800d226:	eea0 8a67 	vfms.f32	s16, s0, s15
 800d22a:	2d00      	cmp	r5, #0
 800d22c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d230:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800d234:	ee17 9a90 	vmov	r9, s15
 800d238:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d23c:	ee38 8a67 	vsub.f32	s16, s16, s15
 800d240:	dd41      	ble.n	800d2c6 <__kernel_rem_pio2f+0x1a2>
 800d242:	f104 3cff 	add.w	ip, r4, #4294967295
 800d246:	a908      	add	r1, sp, #32
 800d248:	f1c5 0e08 	rsb	lr, r5, #8
 800d24c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800d250:	fa46 f00e 	asr.w	r0, r6, lr
 800d254:	4481      	add	r9, r0
 800d256:	fa00 f00e 	lsl.w	r0, r0, lr
 800d25a:	1a36      	subs	r6, r6, r0
 800d25c:	f1c5 0007 	rsb	r0, r5, #7
 800d260:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800d264:	4106      	asrs	r6, r0
 800d266:	2e00      	cmp	r6, #0
 800d268:	dd3c      	ble.n	800d2e4 <__kernel_rem_pio2f+0x1c0>
 800d26a:	f04f 0e00 	mov.w	lr, #0
 800d26e:	f109 0901 	add.w	r9, r9, #1
 800d272:	4670      	mov	r0, lr
 800d274:	4574      	cmp	r4, lr
 800d276:	dc68      	bgt.n	800d34a <__kernel_rem_pio2f+0x226>
 800d278:	2d00      	cmp	r5, #0
 800d27a:	dd03      	ble.n	800d284 <__kernel_rem_pio2f+0x160>
 800d27c:	2d01      	cmp	r5, #1
 800d27e:	d074      	beq.n	800d36a <__kernel_rem_pio2f+0x246>
 800d280:	2d02      	cmp	r5, #2
 800d282:	d07d      	beq.n	800d380 <__kernel_rem_pio2f+0x25c>
 800d284:	2e02      	cmp	r6, #2
 800d286:	d12d      	bne.n	800d2e4 <__kernel_rem_pio2f+0x1c0>
 800d288:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d28c:	ee30 8a48 	vsub.f32	s16, s0, s16
 800d290:	b340      	cbz	r0, 800d2e4 <__kernel_rem_pio2f+0x1c0>
 800d292:	4628      	mov	r0, r5
 800d294:	9306      	str	r3, [sp, #24]
 800d296:	f000 f9ad 	bl	800d5f4 <scalbnf>
 800d29a:	9b06      	ldr	r3, [sp, #24]
 800d29c:	ee38 8a40 	vsub.f32	s16, s16, s0
 800d2a0:	e020      	b.n	800d2e4 <__kernel_rem_pio2f+0x1c0>
 800d2a2:	ee60 7a28 	vmul.f32	s15, s0, s17
 800d2a6:	3e01      	subs	r6, #1
 800d2a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d2ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d2b0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800d2b4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d2b8:	ecac 0a01 	vstmia	ip!, {s0}
 800d2bc:	ed30 0a01 	vldmdb	r0!, {s0}
 800d2c0:	ee37 0a80 	vadd.f32	s0, s15, s0
 800d2c4:	e79e      	b.n	800d204 <__kernel_rem_pio2f+0xe0>
 800d2c6:	d105      	bne.n	800d2d4 <__kernel_rem_pio2f+0x1b0>
 800d2c8:	1e60      	subs	r0, r4, #1
 800d2ca:	a908      	add	r1, sp, #32
 800d2cc:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800d2d0:	11f6      	asrs	r6, r6, #7
 800d2d2:	e7c8      	b.n	800d266 <__kernel_rem_pio2f+0x142>
 800d2d4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d2d8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800d2dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2e0:	da31      	bge.n	800d346 <__kernel_rem_pio2f+0x222>
 800d2e2:	2600      	movs	r6, #0
 800d2e4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d2e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2ec:	f040 8098 	bne.w	800d420 <__kernel_rem_pio2f+0x2fc>
 800d2f0:	1e60      	subs	r0, r4, #1
 800d2f2:	2200      	movs	r2, #0
 800d2f4:	4550      	cmp	r0, sl
 800d2f6:	da4b      	bge.n	800d390 <__kernel_rem_pio2f+0x26c>
 800d2f8:	2a00      	cmp	r2, #0
 800d2fa:	d065      	beq.n	800d3c8 <__kernel_rem_pio2f+0x2a4>
 800d2fc:	3c01      	subs	r4, #1
 800d2fe:	ab08      	add	r3, sp, #32
 800d300:	3d08      	subs	r5, #8
 800d302:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800d306:	2b00      	cmp	r3, #0
 800d308:	d0f8      	beq.n	800d2fc <__kernel_rem_pio2f+0x1d8>
 800d30a:	4628      	mov	r0, r5
 800d30c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d310:	f000 f970 	bl	800d5f4 <scalbnf>
 800d314:	1c63      	adds	r3, r4, #1
 800d316:	aa44      	add	r2, sp, #272	@ 0x110
 800d318:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800d418 <__kernel_rem_pio2f+0x2f4>
 800d31c:	0099      	lsls	r1, r3, #2
 800d31e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d322:	4623      	mov	r3, r4
 800d324:	2b00      	cmp	r3, #0
 800d326:	f280 80a9 	bge.w	800d47c <__kernel_rem_pio2f+0x358>
 800d32a:	4623      	mov	r3, r4
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	f2c0 80c7 	blt.w	800d4c0 <__kernel_rem_pio2f+0x39c>
 800d332:	aa44      	add	r2, sp, #272	@ 0x110
 800d334:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800d338:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800d410 <__kernel_rem_pio2f+0x2ec>
 800d33c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800d41c <__kernel_rem_pio2f+0x2f8>
 800d340:	2000      	movs	r0, #0
 800d342:	1ae2      	subs	r2, r4, r3
 800d344:	e0b1      	b.n	800d4aa <__kernel_rem_pio2f+0x386>
 800d346:	2602      	movs	r6, #2
 800d348:	e78f      	b.n	800d26a <__kernel_rem_pio2f+0x146>
 800d34a:	f852 1b04 	ldr.w	r1, [r2], #4
 800d34e:	b948      	cbnz	r0, 800d364 <__kernel_rem_pio2f+0x240>
 800d350:	b121      	cbz	r1, 800d35c <__kernel_rem_pio2f+0x238>
 800d352:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800d356:	f842 1c04 	str.w	r1, [r2, #-4]
 800d35a:	2101      	movs	r1, #1
 800d35c:	f10e 0e01 	add.w	lr, lr, #1
 800d360:	4608      	mov	r0, r1
 800d362:	e787      	b.n	800d274 <__kernel_rem_pio2f+0x150>
 800d364:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800d368:	e7f5      	b.n	800d356 <__kernel_rem_pio2f+0x232>
 800d36a:	f104 3cff 	add.w	ip, r4, #4294967295
 800d36e:	aa08      	add	r2, sp, #32
 800d370:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800d374:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d378:	a908      	add	r1, sp, #32
 800d37a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800d37e:	e781      	b.n	800d284 <__kernel_rem_pio2f+0x160>
 800d380:	f104 3cff 	add.w	ip, r4, #4294967295
 800d384:	aa08      	add	r2, sp, #32
 800d386:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800d38a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800d38e:	e7f3      	b.n	800d378 <__kernel_rem_pio2f+0x254>
 800d390:	a908      	add	r1, sp, #32
 800d392:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800d396:	3801      	subs	r0, #1
 800d398:	430a      	orrs	r2, r1
 800d39a:	e7ab      	b.n	800d2f4 <__kernel_rem_pio2f+0x1d0>
 800d39c:	3201      	adds	r2, #1
 800d39e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800d3a2:	2e00      	cmp	r6, #0
 800d3a4:	d0fa      	beq.n	800d39c <__kernel_rem_pio2f+0x278>
 800d3a6:	9905      	ldr	r1, [sp, #20]
 800d3a8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800d3ac:	eb0d 0001 	add.w	r0, sp, r1
 800d3b0:	18e6      	adds	r6, r4, r3
 800d3b2:	a91c      	add	r1, sp, #112	@ 0x70
 800d3b4:	f104 0c01 	add.w	ip, r4, #1
 800d3b8:	384c      	subs	r0, #76	@ 0x4c
 800d3ba:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800d3be:	4422      	add	r2, r4
 800d3c0:	4562      	cmp	r2, ip
 800d3c2:	da04      	bge.n	800d3ce <__kernel_rem_pio2f+0x2aa>
 800d3c4:	4614      	mov	r4, r2
 800d3c6:	e710      	b.n	800d1ea <__kernel_rem_pio2f+0xc6>
 800d3c8:	9804      	ldr	r0, [sp, #16]
 800d3ca:	2201      	movs	r2, #1
 800d3cc:	e7e7      	b.n	800d39e <__kernel_rem_pio2f+0x27a>
 800d3ce:	9903      	ldr	r1, [sp, #12]
 800d3d0:	f8dd e004 	ldr.w	lr, [sp, #4]
 800d3d4:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800d3d8:	9105      	str	r1, [sp, #20]
 800d3da:	ee07 1a90 	vmov	s15, r1
 800d3de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d3e2:	2400      	movs	r4, #0
 800d3e4:	ece6 7a01 	vstmia	r6!, {s15}
 800d3e8:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800d41c <__kernel_rem_pio2f+0x2f8>
 800d3ec:	46b1      	mov	r9, r6
 800d3ee:	455c      	cmp	r4, fp
 800d3f0:	dd04      	ble.n	800d3fc <__kernel_rem_pio2f+0x2d8>
 800d3f2:	ece0 7a01 	vstmia	r0!, {s15}
 800d3f6:	f10c 0c01 	add.w	ip, ip, #1
 800d3fa:	e7e1      	b.n	800d3c0 <__kernel_rem_pio2f+0x29c>
 800d3fc:	ecfe 6a01 	vldmia	lr!, {s13}
 800d400:	ed39 7a01 	vldmdb	r9!, {s14}
 800d404:	3401      	adds	r4, #1
 800d406:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d40a:	e7f0      	b.n	800d3ee <__kernel_rem_pio2f+0x2ca>
 800d40c:	0800df90 	.word	0x0800df90
 800d410:	0800df64 	.word	0x0800df64
 800d414:	43800000 	.word	0x43800000
 800d418:	3b800000 	.word	0x3b800000
 800d41c:	00000000 	.word	0x00000000
 800d420:	9b02      	ldr	r3, [sp, #8]
 800d422:	eeb0 0a48 	vmov.f32	s0, s16
 800d426:	eba3 0008 	sub.w	r0, r3, r8
 800d42a:	f000 f8e3 	bl	800d5f4 <scalbnf>
 800d42e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800d414 <__kernel_rem_pio2f+0x2f0>
 800d432:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800d436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d43a:	db19      	blt.n	800d470 <__kernel_rem_pio2f+0x34c>
 800d43c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800d418 <__kernel_rem_pio2f+0x2f4>
 800d440:	ee60 7a27 	vmul.f32	s15, s0, s15
 800d444:	aa08      	add	r2, sp, #32
 800d446:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d44a:	3508      	adds	r5, #8
 800d44c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d450:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800d454:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d458:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d45c:	ee10 3a10 	vmov	r3, s0
 800d460:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800d464:	ee17 3a90 	vmov	r3, s15
 800d468:	3401      	adds	r4, #1
 800d46a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800d46e:	e74c      	b.n	800d30a <__kernel_rem_pio2f+0x1e6>
 800d470:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d474:	aa08      	add	r2, sp, #32
 800d476:	ee10 3a10 	vmov	r3, s0
 800d47a:	e7f6      	b.n	800d46a <__kernel_rem_pio2f+0x346>
 800d47c:	a808      	add	r0, sp, #32
 800d47e:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800d482:	9001      	str	r0, [sp, #4]
 800d484:	ee07 0a90 	vmov	s15, r0
 800d488:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d48c:	3b01      	subs	r3, #1
 800d48e:	ee67 7a80 	vmul.f32	s15, s15, s0
 800d492:	ee20 0a07 	vmul.f32	s0, s0, s14
 800d496:	ed62 7a01 	vstmdb	r2!, {s15}
 800d49a:	e743      	b.n	800d324 <__kernel_rem_pio2f+0x200>
 800d49c:	ecfc 6a01 	vldmia	ip!, {s13}
 800d4a0:	ecb5 7a01 	vldmia	r5!, {s14}
 800d4a4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d4a8:	3001      	adds	r0, #1
 800d4aa:	4550      	cmp	r0, sl
 800d4ac:	dc01      	bgt.n	800d4b2 <__kernel_rem_pio2f+0x38e>
 800d4ae:	4290      	cmp	r0, r2
 800d4b0:	ddf4      	ble.n	800d49c <__kernel_rem_pio2f+0x378>
 800d4b2:	a858      	add	r0, sp, #352	@ 0x160
 800d4b4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800d4b8:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800d4bc:	3b01      	subs	r3, #1
 800d4be:	e735      	b.n	800d32c <__kernel_rem_pio2f+0x208>
 800d4c0:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800d4c2:	2b02      	cmp	r3, #2
 800d4c4:	dc09      	bgt.n	800d4da <__kernel_rem_pio2f+0x3b6>
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	dc27      	bgt.n	800d51a <__kernel_rem_pio2f+0x3f6>
 800d4ca:	d040      	beq.n	800d54e <__kernel_rem_pio2f+0x42a>
 800d4cc:	f009 0007 	and.w	r0, r9, #7
 800d4d0:	b059      	add	sp, #356	@ 0x164
 800d4d2:	ecbd 8b04 	vpop	{d8-d9}
 800d4d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4da:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800d4dc:	2b03      	cmp	r3, #3
 800d4de:	d1f5      	bne.n	800d4cc <__kernel_rem_pio2f+0x3a8>
 800d4e0:	aa30      	add	r2, sp, #192	@ 0xc0
 800d4e2:	1f0b      	subs	r3, r1, #4
 800d4e4:	4413      	add	r3, r2
 800d4e6:	461a      	mov	r2, r3
 800d4e8:	4620      	mov	r0, r4
 800d4ea:	2800      	cmp	r0, #0
 800d4ec:	dc50      	bgt.n	800d590 <__kernel_rem_pio2f+0x46c>
 800d4ee:	4622      	mov	r2, r4
 800d4f0:	2a01      	cmp	r2, #1
 800d4f2:	dc5d      	bgt.n	800d5b0 <__kernel_rem_pio2f+0x48c>
 800d4f4:	ab30      	add	r3, sp, #192	@ 0xc0
 800d4f6:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800d41c <__kernel_rem_pio2f+0x2f8>
 800d4fa:	440b      	add	r3, r1
 800d4fc:	2c01      	cmp	r4, #1
 800d4fe:	dc67      	bgt.n	800d5d0 <__kernel_rem_pio2f+0x4ac>
 800d500:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800d504:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800d508:	2e00      	cmp	r6, #0
 800d50a:	d167      	bne.n	800d5dc <__kernel_rem_pio2f+0x4b8>
 800d50c:	edc7 6a00 	vstr	s13, [r7]
 800d510:	ed87 7a01 	vstr	s14, [r7, #4]
 800d514:	edc7 7a02 	vstr	s15, [r7, #8]
 800d518:	e7d8      	b.n	800d4cc <__kernel_rem_pio2f+0x3a8>
 800d51a:	ab30      	add	r3, sp, #192	@ 0xc0
 800d51c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800d41c <__kernel_rem_pio2f+0x2f8>
 800d520:	440b      	add	r3, r1
 800d522:	4622      	mov	r2, r4
 800d524:	2a00      	cmp	r2, #0
 800d526:	da24      	bge.n	800d572 <__kernel_rem_pio2f+0x44e>
 800d528:	b34e      	cbz	r6, 800d57e <__kernel_rem_pio2f+0x45a>
 800d52a:	eef1 7a47 	vneg.f32	s15, s14
 800d52e:	edc7 7a00 	vstr	s15, [r7]
 800d532:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800d536:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d53a:	aa31      	add	r2, sp, #196	@ 0xc4
 800d53c:	2301      	movs	r3, #1
 800d53e:	429c      	cmp	r4, r3
 800d540:	da20      	bge.n	800d584 <__kernel_rem_pio2f+0x460>
 800d542:	b10e      	cbz	r6, 800d548 <__kernel_rem_pio2f+0x424>
 800d544:	eef1 7a67 	vneg.f32	s15, s15
 800d548:	edc7 7a01 	vstr	s15, [r7, #4]
 800d54c:	e7be      	b.n	800d4cc <__kernel_rem_pio2f+0x3a8>
 800d54e:	ab30      	add	r3, sp, #192	@ 0xc0
 800d550:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800d41c <__kernel_rem_pio2f+0x2f8>
 800d554:	440b      	add	r3, r1
 800d556:	2c00      	cmp	r4, #0
 800d558:	da05      	bge.n	800d566 <__kernel_rem_pio2f+0x442>
 800d55a:	b10e      	cbz	r6, 800d560 <__kernel_rem_pio2f+0x43c>
 800d55c:	eef1 7a67 	vneg.f32	s15, s15
 800d560:	edc7 7a00 	vstr	s15, [r7]
 800d564:	e7b2      	b.n	800d4cc <__kernel_rem_pio2f+0x3a8>
 800d566:	ed33 7a01 	vldmdb	r3!, {s14}
 800d56a:	3c01      	subs	r4, #1
 800d56c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d570:	e7f1      	b.n	800d556 <__kernel_rem_pio2f+0x432>
 800d572:	ed73 7a01 	vldmdb	r3!, {s15}
 800d576:	3a01      	subs	r2, #1
 800d578:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d57c:	e7d2      	b.n	800d524 <__kernel_rem_pio2f+0x400>
 800d57e:	eef0 7a47 	vmov.f32	s15, s14
 800d582:	e7d4      	b.n	800d52e <__kernel_rem_pio2f+0x40a>
 800d584:	ecb2 7a01 	vldmia	r2!, {s14}
 800d588:	3301      	adds	r3, #1
 800d58a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d58e:	e7d6      	b.n	800d53e <__kernel_rem_pio2f+0x41a>
 800d590:	ed72 7a01 	vldmdb	r2!, {s15}
 800d594:	edd2 6a01 	vldr	s13, [r2, #4]
 800d598:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d59c:	3801      	subs	r0, #1
 800d59e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d5a2:	ed82 7a00 	vstr	s14, [r2]
 800d5a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d5aa:	edc2 7a01 	vstr	s15, [r2, #4]
 800d5ae:	e79c      	b.n	800d4ea <__kernel_rem_pio2f+0x3c6>
 800d5b0:	ed73 7a01 	vldmdb	r3!, {s15}
 800d5b4:	edd3 6a01 	vldr	s13, [r3, #4]
 800d5b8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d5bc:	3a01      	subs	r2, #1
 800d5be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d5c2:	ed83 7a00 	vstr	s14, [r3]
 800d5c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d5ca:	edc3 7a01 	vstr	s15, [r3, #4]
 800d5ce:	e78f      	b.n	800d4f0 <__kernel_rem_pio2f+0x3cc>
 800d5d0:	ed33 7a01 	vldmdb	r3!, {s14}
 800d5d4:	3c01      	subs	r4, #1
 800d5d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d5da:	e78f      	b.n	800d4fc <__kernel_rem_pio2f+0x3d8>
 800d5dc:	eef1 6a66 	vneg.f32	s13, s13
 800d5e0:	eeb1 7a47 	vneg.f32	s14, s14
 800d5e4:	edc7 6a00 	vstr	s13, [r7]
 800d5e8:	ed87 7a01 	vstr	s14, [r7, #4]
 800d5ec:	eef1 7a67 	vneg.f32	s15, s15
 800d5f0:	e790      	b.n	800d514 <__kernel_rem_pio2f+0x3f0>
 800d5f2:	bf00      	nop

0800d5f4 <scalbnf>:
 800d5f4:	ee10 3a10 	vmov	r3, s0
 800d5f8:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800d5fc:	d02b      	beq.n	800d656 <scalbnf+0x62>
 800d5fe:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800d602:	d302      	bcc.n	800d60a <scalbnf+0x16>
 800d604:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d608:	4770      	bx	lr
 800d60a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800d60e:	d123      	bne.n	800d658 <scalbnf+0x64>
 800d610:	4b24      	ldr	r3, [pc, #144]	@ (800d6a4 <scalbnf+0xb0>)
 800d612:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800d6a8 <scalbnf+0xb4>
 800d616:	4298      	cmp	r0, r3
 800d618:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d61c:	db17      	blt.n	800d64e <scalbnf+0x5a>
 800d61e:	ee10 3a10 	vmov	r3, s0
 800d622:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d626:	3a19      	subs	r2, #25
 800d628:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800d62c:	4288      	cmp	r0, r1
 800d62e:	dd15      	ble.n	800d65c <scalbnf+0x68>
 800d630:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800d6ac <scalbnf+0xb8>
 800d634:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800d6b0 <scalbnf+0xbc>
 800d638:	ee10 3a10 	vmov	r3, s0
 800d63c:	eeb0 7a67 	vmov.f32	s14, s15
 800d640:	2b00      	cmp	r3, #0
 800d642:	bfb8      	it	lt
 800d644:	eef0 7a66 	vmovlt.f32	s15, s13
 800d648:	ee27 0a87 	vmul.f32	s0, s15, s14
 800d64c:	4770      	bx	lr
 800d64e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d6b4 <scalbnf+0xc0>
 800d652:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d656:	4770      	bx	lr
 800d658:	0dd2      	lsrs	r2, r2, #23
 800d65a:	e7e5      	b.n	800d628 <scalbnf+0x34>
 800d65c:	4410      	add	r0, r2
 800d65e:	28fe      	cmp	r0, #254	@ 0xfe
 800d660:	dce6      	bgt.n	800d630 <scalbnf+0x3c>
 800d662:	2800      	cmp	r0, #0
 800d664:	dd06      	ble.n	800d674 <scalbnf+0x80>
 800d666:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d66a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d66e:	ee00 3a10 	vmov	s0, r3
 800d672:	4770      	bx	lr
 800d674:	f110 0f16 	cmn.w	r0, #22
 800d678:	da09      	bge.n	800d68e <scalbnf+0x9a>
 800d67a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800d6b4 <scalbnf+0xc0>
 800d67e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800d6b8 <scalbnf+0xc4>
 800d682:	ee10 3a10 	vmov	r3, s0
 800d686:	eeb0 7a67 	vmov.f32	s14, s15
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	e7d9      	b.n	800d642 <scalbnf+0x4e>
 800d68e:	3019      	adds	r0, #25
 800d690:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d694:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d698:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800d6bc <scalbnf+0xc8>
 800d69c:	ee07 3a90 	vmov	s15, r3
 800d6a0:	e7d7      	b.n	800d652 <scalbnf+0x5e>
 800d6a2:	bf00      	nop
 800d6a4:	ffff3cb0 	.word	0xffff3cb0
 800d6a8:	4c000000 	.word	0x4c000000
 800d6ac:	7149f2ca 	.word	0x7149f2ca
 800d6b0:	f149f2ca 	.word	0xf149f2ca
 800d6b4:	0da24260 	.word	0x0da24260
 800d6b8:	8da24260 	.word	0x8da24260
 800d6bc:	33000000 	.word	0x33000000

0800d6c0 <floorf>:
 800d6c0:	ee10 3a10 	vmov	r3, s0
 800d6c4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d6c8:	3a7f      	subs	r2, #127	@ 0x7f
 800d6ca:	2a16      	cmp	r2, #22
 800d6cc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d6d0:	dc2b      	bgt.n	800d72a <floorf+0x6a>
 800d6d2:	2a00      	cmp	r2, #0
 800d6d4:	da12      	bge.n	800d6fc <floorf+0x3c>
 800d6d6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d73c <floorf+0x7c>
 800d6da:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d6de:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d6e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6e6:	dd06      	ble.n	800d6f6 <floorf+0x36>
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	da24      	bge.n	800d736 <floorf+0x76>
 800d6ec:	2900      	cmp	r1, #0
 800d6ee:	4b14      	ldr	r3, [pc, #80]	@ (800d740 <floorf+0x80>)
 800d6f0:	bf08      	it	eq
 800d6f2:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800d6f6:	ee00 3a10 	vmov	s0, r3
 800d6fa:	4770      	bx	lr
 800d6fc:	4911      	ldr	r1, [pc, #68]	@ (800d744 <floorf+0x84>)
 800d6fe:	4111      	asrs	r1, r2
 800d700:	420b      	tst	r3, r1
 800d702:	d0fa      	beq.n	800d6fa <floorf+0x3a>
 800d704:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800d73c <floorf+0x7c>
 800d708:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d70c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d714:	ddef      	ble.n	800d6f6 <floorf+0x36>
 800d716:	2b00      	cmp	r3, #0
 800d718:	bfbe      	ittt	lt
 800d71a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800d71e:	fa40 f202 	asrlt.w	r2, r0, r2
 800d722:	189b      	addlt	r3, r3, r2
 800d724:	ea23 0301 	bic.w	r3, r3, r1
 800d728:	e7e5      	b.n	800d6f6 <floorf+0x36>
 800d72a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800d72e:	d3e4      	bcc.n	800d6fa <floorf+0x3a>
 800d730:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d734:	4770      	bx	lr
 800d736:	2300      	movs	r3, #0
 800d738:	e7dd      	b.n	800d6f6 <floorf+0x36>
 800d73a:	bf00      	nop
 800d73c:	7149f2ca 	.word	0x7149f2ca
 800d740:	bf800000 	.word	0xbf800000
 800d744:	007fffff 	.word	0x007fffff

0800d748 <_init>:
 800d748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d74a:	bf00      	nop
 800d74c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d74e:	bc08      	pop	{r3}
 800d750:	469e      	mov	lr, r3
 800d752:	4770      	bx	lr

0800d754 <_fini>:
 800d754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d756:	bf00      	nop
 800d758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d75a:	bc08      	pop	{r3}
 800d75c:	469e      	mov	lr, r3
 800d75e:	4770      	bx	lr
