
PCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008540  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000500  08008710  08008710  00009710  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c10  08008c10  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008c10  08008c10  00009c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c18  08008c18  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c18  08008c18  00009c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008c1c  08008c1c  00009c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008c20  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  200001d4  08008df4  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004bc  08008df4  0000a4bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000137c2  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034bc  00000000  00000000  0001d9c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f98  00000000  00000000  00020e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c04  00000000  00000000  00021e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025cef  00000000  00000000  00022a24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015eac  00000000  00000000  00048713  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df357  00000000  00000000  0005e5bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013d916  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050c0  00000000  00000000  0013d95c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00142a1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080086f8 	.word	0x080086f8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	080086f8 	.word	0x080086f8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <FEB_CAN_BMS_Filter_Config>:



// ***** CAN FUNCTIONS ****

uint8_t FEB_CAN_BMS_Filter_Config(CAN_HandleTypeDef* hcan, uint8_t FIFO_assignment, uint8_t filter_bank) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08e      	sub	sp, #56	@ 0x38
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	460b      	mov	r3, r1
 8000f82:	70fb      	strb	r3, [r7, #3]
 8000f84:	4613      	mov	r3, r2
 8000f86:	70bb      	strb	r3, [r7, #2]
	uint16_t ids[] = {FEB_CAN_ID_BMS_STATE,FEB_CAN_ID_BMS_TEMPERATURE};
 8000f88:	2303      	movs	r3, #3
 8000f8a:	863b      	strh	r3, [r7, #48]	@ 0x30
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	867b      	strh	r3, [r7, #50]	@ 0x32

	for (uint8_t i = 0; i < 1; i++) {
 8000f90:	2300      	movs	r3, #0
 8000f92:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000f96:	e029      	b.n	8000fec <FEB_CAN_BMS_Filter_Config+0x74>
		CAN_FilterTypeDef filter_config;

	    // Standard CAN - 2.0A - 11 bit
	    filter_config.FilterActivation = CAN_FILTER_ENABLE;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
		filter_config.FilterBank = filter_bank;
 8000f9c:	78bb      	ldrb	r3, [r7, #2]
 8000f9e:	61fb      	str	r3, [r7, #28]
		filter_config.FilterFIFOAssignment = FIFO_assignment;
 8000fa0:	78fb      	ldrb	r3, [r7, #3]
 8000fa2:	61bb      	str	r3, [r7, #24]
		filter_config.FilterIdHigh = ids[i] << 5;
 8000fa4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	3338      	adds	r3, #56	@ 0x38
 8000fac:	443b      	add	r3, r7
 8000fae:	f833 3c08 	ldrh.w	r3, [r3, #-8]
 8000fb2:	015b      	lsls	r3, r3, #5
 8000fb4:	60bb      	str	r3, [r7, #8]
		filter_config.FilterIdLow = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60fb      	str	r3, [r7, #12]
		filter_config.FilterMaskIdHigh = 0xFFE0;
 8000fba:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000fbe:	613b      	str	r3, [r7, #16]
		filter_config.FilterMaskIdLow = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	617b      	str	r3, [r7, #20]
		filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	623b      	str	r3, [r7, #32]
		filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	627b      	str	r3, [r7, #36]	@ 0x24
		filter_config.SlaveStartFilterBank = 27;
 8000fcc:	231b      	movs	r3, #27
 8000fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    filter_bank++;
 8000fd0:	78bb      	ldrb	r3, [r7, #2]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	70bb      	strb	r3, [r7, #2]

		if (HAL_CAN_ConfigFilter(hcan, &filter_config) != HAL_OK) {
 8000fd6:	f107 0308 	add.w	r3, r7, #8
 8000fda:	4619      	mov	r1, r3
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f002 f95d 	bl	800329c <HAL_CAN_ConfigFilter>
	for (uint8_t i = 0; i < 1; i++) {
 8000fe2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000fec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d0d1      	beq.n	8000f98 <FEB_CAN_BMS_Filter_Config+0x20>
			//Code Error - shutdown
		}
	}

	return filter_bank;
 8000ff4:	78bb      	ldrb	r3, [r7, #2]
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3738      	adds	r7, #56	@ 0x38
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
	...

08001000 <FEB_CAN_BMS_Store_Msg>:

void FEB_CAN_BMS_Store_Msg(CAN_RxHeaderTypeDef* pHeader, uint8_t *RxData) {
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	6039      	str	r1, [r7, #0]
    switch (pHeader -> StdId){
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d002      	beq.n	8001018 <FEB_CAN_BMS_Store_Msg+0x18>
 8001012:	2b03      	cmp	r3, #3
 8001014:	d00f      	beq.n	8001036 <FEB_CAN_BMS_Store_Msg+0x36>

        case FEB_CAN_ID_BMS_STATE:
            BMS_MESSAGE.status = RxData[0];
            break;
    }
}
 8001016:	e013      	b.n	8001040 <FEB_CAN_BMS_Store_Msg+0x40>
        	BMS_MESSAGE.temp = RxData[2] << 8 | RxData[3];
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	3302      	adds	r3, #2
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	021b      	lsls	r3, r3, #8
 8001020:	b21a      	sxth	r2, r3
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	3303      	adds	r3, #3
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	b21b      	sxth	r3, r3
 800102a:	4313      	orrs	r3, r2
 800102c:	b21b      	sxth	r3, r3
 800102e:	b29a      	uxth	r2, r3
 8001030:	4b06      	ldr	r3, [pc, #24]	@ (800104c <FEB_CAN_BMS_Store_Msg+0x4c>)
 8001032:	801a      	strh	r2, [r3, #0]
            break;
 8001034:	e004      	b.n	8001040 <FEB_CAN_BMS_Store_Msg+0x40>
            BMS_MESSAGE.status = RxData[0];
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	781a      	ldrb	r2, [r3, #0]
 800103a:	4b04      	ldr	r3, [pc, #16]	@ (800104c <FEB_CAN_BMS_Store_Msg+0x4c>)
 800103c:	709a      	strb	r2, [r3, #2]
            break;
 800103e:	bf00      	nop
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	200001f0 	.word	0x200001f0

08001050 <FEB_CAN_BMS_getState>:

FEB_SM_ST_t FEB_CAN_BMS_getState(){
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
	return BMS_MESSAGE.status;
 8001054:	4b03      	ldr	r3, [pc, #12]	@ (8001064 <FEB_CAN_BMS_getState+0x14>)
 8001056:	789b      	ldrb	r3, [r3, #2]

}
 8001058:	4618      	mov	r0, r3
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	200001f0 	.word	0x200001f0

08001068 <FEB_CAN_ICS_Filter>:
static bool previous_button_state = false;
static bool READY_TO_DRIVE = false;

// **************************************** Functions ****************************************

uint8_t FEB_CAN_ICS_Filter(CAN_HandleTypeDef* hcan, uint8_t FIFO_assignment, uint8_t filter_bank) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b08e      	sub	sp, #56	@ 0x38
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	460b      	mov	r3, r1
 8001072:	70fb      	strb	r3, [r7, #3]
 8001074:	4613      	mov	r3, r2
 8001076:	70bb      	strb	r3, [r7, #2]
    // For multiple filters, create array of filter IDs and loop over IDs.

	uint16_t ids[] = {FEB_CAN_ID_ICS_BUTTON_STATE};
 8001078:	2307      	movs	r3, #7
 800107a:	86bb      	strh	r3, [r7, #52]	@ 0x34

	for (uint8_t i = 0; i < 1; i++) {
 800107c:	2300      	movs	r3, #0
 800107e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001082:	e029      	b.n	80010d8 <FEB_CAN_ICS_Filter+0x70>
		CAN_FilterTypeDef filter_config;

	    // Standard CAN - 2.0A - 11 bit
	    filter_config.FilterActivation = CAN_FILTER_ENABLE;
 8001084:	2301      	movs	r3, #1
 8001086:	62fb      	str	r3, [r7, #44]	@ 0x2c
		filter_config.FilterBank = filter_bank;
 8001088:	78bb      	ldrb	r3, [r7, #2]
 800108a:	623b      	str	r3, [r7, #32]
		filter_config.FilterFIFOAssignment = FIFO_assignment;
 800108c:	78fb      	ldrb	r3, [r7, #3]
 800108e:	61fb      	str	r3, [r7, #28]
		filter_config.FilterIdHigh = ids[i] << 5;
 8001090:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	3338      	adds	r3, #56	@ 0x38
 8001098:	443b      	add	r3, r7
 800109a:	f833 3c04 	ldrh.w	r3, [r3, #-4]
 800109e:	015b      	lsls	r3, r3, #5
 80010a0:	60fb      	str	r3, [r7, #12]
		filter_config.FilterIdLow = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	613b      	str	r3, [r7, #16]
		filter_config.FilterMaskIdHigh = 0xFFE0;
 80010a6:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80010aa:	617b      	str	r3, [r7, #20]
		filter_config.FilterMaskIdLow = 0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	61bb      	str	r3, [r7, #24]
		filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 80010b0:	2300      	movs	r3, #0
 80010b2:	627b      	str	r3, [r7, #36]	@ 0x24
		filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 80010b4:	2301      	movs	r3, #1
 80010b6:	62bb      	str	r3, [r7, #40]	@ 0x28
		filter_config.SlaveStartFilterBank = 27;
 80010b8:	231b      	movs	r3, #27
 80010ba:	633b      	str	r3, [r7, #48]	@ 0x30
	    filter_bank++;
 80010bc:	78bb      	ldrb	r3, [r7, #2]
 80010be:	3301      	adds	r3, #1
 80010c0:	70bb      	strb	r3, [r7, #2]

		if (HAL_CAN_ConfigFilter(hcan, &filter_config) != HAL_OK) {
 80010c2:	f107 030c 	add.w	r3, r7, #12
 80010c6:	4619      	mov	r1, r3
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f002 f8e7 	bl	800329c <HAL_CAN_ConfigFilter>
	for (uint8_t i = 0; i < 1; i++) {
 80010ce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80010d2:	3301      	adds	r3, #1
 80010d4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80010d8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d0d1      	beq.n	8001084 <FEB_CAN_ICS_Filter+0x1c>
			// Shutdown
		}
	}

	return filter_bank;
 80010e0:	78bb      	ldrb	r3, [r7, #2]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3738      	adds	r7, #56	@ 0x38
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
	...

080010ec <FEB_CAN_ICS_Store_Msg>:

void FEB_CAN_ICS_Store_Msg(CAN_RxHeaderTypeDef *rx_header, uint8_t rx_data[]) {
 80010ec:	b480      	push	{r7}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	6039      	str	r1, [r7, #0]
	switch(rx_header->StdId) {
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2b07      	cmp	r3, #7
 80010fc:	d133      	bne.n	8001166 <FEB_CAN_ICS_Store_Msg+0x7a>
		case FEB_CAN_ID_ICS_BUTTON_STATE:
//				READY_TO_DRIVE = ((rx_data[0] | 0b11111101) == 0b11111111);
//				break;

			bool current_button_state = ((rx_data[0] | 0b11111101) == 0b11111111);
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	f063 0302 	orn	r3, r3, #2
 8001106:	b2db      	uxtb	r3, r3
 8001108:	2bff      	cmp	r3, #255	@ 0xff
 800110a:	bf0c      	ite	eq
 800110c:	2301      	moveq	r3, #1
 800110e:	2300      	movne	r3, #0
 8001110:	73fb      	strb	r3, [r7, #15]


			if (READY_TO_DRIVE && !previous_button_state && current_button_state) {
 8001112:	4b18      	ldr	r3, [pc, #96]	@ (8001174 <FEB_CAN_ICS_Store_Msg+0x88>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d00d      	beq.n	8001136 <FEB_CAN_ICS_Store_Msg+0x4a>
 800111a:	4b17      	ldr	r3, [pc, #92]	@ (8001178 <FEB_CAN_ICS_Store_Msg+0x8c>)
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	f083 0301 	eor.w	r3, r3, #1
 8001122:	b2db      	uxtb	r3, r3
 8001124:	2b00      	cmp	r3, #0
 8001126:	d006      	beq.n	8001136 <FEB_CAN_ICS_Store_Msg+0x4a>
 8001128:	7bfb      	ldrb	r3, [r7, #15]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d003      	beq.n	8001136 <FEB_CAN_ICS_Store_Msg+0x4a>
				READY_TO_DRIVE = false;  // return to energized state
 800112e:	4b11      	ldr	r3, [pc, #68]	@ (8001174 <FEB_CAN_ICS_Store_Msg+0x88>)
 8001130:	2200      	movs	r2, #0
 8001132:	701a      	strb	r2, [r3, #0]
 8001134:	e013      	b.n	800115e <FEB_CAN_ICS_Store_Msg+0x72>
			}

			else if (!READY_TO_DRIVE && !previous_button_state && current_button_state) {
 8001136:	4b0f      	ldr	r3, [pc, #60]	@ (8001174 <FEB_CAN_ICS_Store_Msg+0x88>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	f083 0301 	eor.w	r3, r3, #1
 800113e:	b2db      	uxtb	r3, r3
 8001140:	2b00      	cmp	r3, #0
 8001142:	d00c      	beq.n	800115e <FEB_CAN_ICS_Store_Msg+0x72>
 8001144:	4b0c      	ldr	r3, [pc, #48]	@ (8001178 <FEB_CAN_ICS_Store_Msg+0x8c>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	f083 0301 	eor.w	r3, r3, #1
 800114c:	b2db      	uxtb	r3, r3
 800114e:	2b00      	cmp	r3, #0
 8001150:	d005      	beq.n	800115e <FEB_CAN_ICS_Store_Msg+0x72>
 8001152:	7bfb      	ldrb	r3, [r7, #15]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d002      	beq.n	800115e <FEB_CAN_ICS_Store_Msg+0x72>
				READY_TO_DRIVE = true;   // enter ready to drive state
 8001158:	4b06      	ldr	r3, [pc, #24]	@ (8001174 <FEB_CAN_ICS_Store_Msg+0x88>)
 800115a:	2201      	movs	r2, #1
 800115c:	701a      	strb	r2, [r3, #0]
			}

			previous_button_state = current_button_state;
 800115e:	4a06      	ldr	r2, [pc, #24]	@ (8001178 <FEB_CAN_ICS_Store_Msg+0x8c>)
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	7013      	strb	r3, [r2, #0]
			break;
 8001164:	bf00      	nop
	}
}
 8001166:	bf00      	nop
 8001168:	3714      	adds	r7, #20
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	200001f5 	.word	0x200001f5
 8001178:	200001f4 	.word	0x200001f4

0800117c <FEB_Ready_To_Drive>:

bool FEB_Ready_To_Drive() {
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
	return READY_TO_DRIVE;
 8001180:	4b03      	ldr	r3, [pc, #12]	@ (8001190 <FEB_Ready_To_Drive+0x14>)
 8001182:	781b      	ldrb	r3, [r3, #0]
}
 8001184:	4618      	mov	r0, r3
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	200001f5 	.word	0x200001f5

08001194 <FEB_CAN_RMS_Setup>:

// ********************************** Functions **********************************

// ***** SET UP ****

void FEB_CAN_RMS_Setup(void){
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
	 RMSControl.enabled = 0;
 8001198:	4b05      	ldr	r3, [pc, #20]	@ (80011b0 <FEB_CAN_RMS_Setup+0x1c>)
 800119a:	2200      	movs	r2, #0
 800119c:	709a      	strb	r2, [r3, #2]
	 RMSControl.torque= 0.0;
 800119e:	4b04      	ldr	r3, [pc, #16]	@ (80011b0 <FEB_CAN_RMS_Setup+0x1c>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	801a      	strh	r2, [r3, #0]
}
 80011a4:	bf00      	nop
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	200001f8 	.word	0x200001f8

080011b4 <FEB_CAN_RMS_Process>:

void FEB_CAN_RMS_Process(void){
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
	if (!RMSControl.enabled){
 80011b8:	4b05      	ldr	r3, [pc, #20]	@ (80011d0 <FEB_CAN_RMS_Process+0x1c>)
 80011ba:	789b      	ldrb	r3, [r3, #2]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d102      	bne.n	80011c6 <FEB_CAN_RMS_Process+0x12>
//		FEB_CAN_RMS_Init();
		RMSControl.enabled = 1;
 80011c0:	4b03      	ldr	r3, [pc, #12]	@ (80011d0 <FEB_CAN_RMS_Process+0x1c>)
 80011c2:	2201      	movs	r2, #1
 80011c4:	709a      	strb	r2, [r3, #2]
	}
}
 80011c6:	bf00      	nop
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	200001f8 	.word	0x200001f8

080011d4 <FEB_CAN_RMS_Disable>:

void FEB_CAN_RMS_Disable(void){
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
	RMSControl.enabled = 0;
 80011d8:	4b03      	ldr	r3, [pc, #12]	@ (80011e8 <FEB_CAN_RMS_Disable+0x14>)
 80011da:	2200      	movs	r2, #0
 80011dc:	709a      	strb	r2, [r3, #2]
}
 80011de:	bf00      	nop
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr
 80011e8:	200001f8 	.word	0x200001f8
 80011ec:	00000000 	.word	0x00000000

080011f0 <FEB_get_peak_current_delimiter>:
// This means we will assume the pack resistance is about 1 Ohm
// Note this will likely be steeper as we approach lower SOC, but these cell dynamics are hopefully
// negligible due to the heavy current limiting and the ohmic losses of the accumulator
// Linear interpolation between (460V, 60/60A) and (410V, 10/60A), where PEAK_CURRENT is 60A
float FEB_get_peak_current_delimiter()
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0
	float accumulator_voltage = (RMS_MESSAGE.HV_Bus_Voltage-50.0) / 10.0;
 80011f6:	4b38      	ldr	r3, [pc, #224]	@ (80012d8 <FEB_get_peak_current_delimiter+0xe8>)
 80011f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff f9b1 	bl	8000564 <__aeabi_i2d>
 8001202:	f04f 0200 	mov.w	r2, #0
 8001206:	4b35      	ldr	r3, [pc, #212]	@ (80012dc <FEB_get_peak_current_delimiter+0xec>)
 8001208:	f7ff f85e 	bl	80002c8 <__aeabi_dsub>
 800120c:	4602      	mov	r2, r0
 800120e:	460b      	mov	r3, r1
 8001210:	4610      	mov	r0, r2
 8001212:	4619      	mov	r1, r3
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	4b31      	ldr	r3, [pc, #196]	@ (80012e0 <FEB_get_peak_current_delimiter+0xf0>)
 800121a:	f7ff fb37 	bl	800088c <__aeabi_ddiv>
 800121e:	4602      	mov	r2, r0
 8001220:	460b      	mov	r3, r1
 8001222:	4610      	mov	r0, r2
 8001224:	4619      	mov	r1, r3
 8001226:	f7ff fcdf 	bl	8000be8 <__aeabi_d2f>
 800122a:	4603      	mov	r3, r0
 800122c:	617b      	str	r3, [r7, #20]
	float estimated_voltage_drop_at_peak = PEAK_CURRENT;
 800122e:	4b2d      	ldr	r3, [pc, #180]	@ (80012e4 <FEB_get_peak_current_delimiter+0xf4>)
 8001230:	613b      	str	r3, [r7, #16]
	float start_derating_voltage = 400.0 + PEAK_CURRENT; // Assume R_acc = 1ohm
 8001232:	4b2d      	ldr	r3, [pc, #180]	@ (80012e8 <FEB_get_peak_current_delimiter+0xf8>)
 8001234:	60fb      	str	r3, [r7, #12]
	// Note: Comments are based on start_derating_voltage = 460V and PEAK_CURRENT = 60

	// Saturate outside of 460 and 410
	if (accumulator_voltage > start_derating_voltage)
 8001236:	ed97 7a05 	vldr	s14, [r7, #20]
 800123a:	edd7 7a03 	vldr	s15, [r7, #12]
 800123e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001246:	dd02      	ble.n	800124e <FEB_get_peak_current_delimiter+0x5e>
	{
		return 1;
 8001248:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800124c:	e034      	b.n	80012b8 <FEB_get_peak_current_delimiter+0xc8>
	}
	if (accumulator_voltage <= 410)
 800124e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001252:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80012ec <FEB_get_peak_current_delimiter+0xfc>
 8001256:	eef4 7ac7 	vcmpe.f32	s15, s14
 800125a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800125e:	d801      	bhi.n	8001264 <FEB_get_peak_current_delimiter+0x74>
	{
		return (10.0 / PEAK_CURRENT); // limit to only 10A 
 8001260:	4b23      	ldr	r3, [pc, #140]	@ (80012f0 <FEB_get_peak_current_delimiter+0x100>)
 8001262:	e029      	b.n	80012b8 <FEB_get_peak_current_delimiter+0xc8>

	//   x0    y0            x1    y1
	// (460V, 60/60A) and (410V, 10/60A)

	//      m   = (        y_1           -              y_0)              / (x_1 -          x_0)
	float slope = ((10.0 / PEAK_CURRENT) - (PEAK_CURRENT / PEAK_CURRENT)) / (410.0 - (start_derating_voltage));
 8001264:	68f8      	ldr	r0, [r7, #12]
 8001266:	f7ff f98f 	bl	8000588 <__aeabi_f2d>
 800126a:	4602      	mov	r2, r0
 800126c:	460b      	mov	r3, r1
 800126e:	a116      	add	r1, pc, #88	@ (adr r1, 80012c8 <FEB_get_peak_current_delimiter+0xd8>)
 8001270:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001274:	f7ff f828 	bl	80002c8 <__aeabi_dsub>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	a114      	add	r1, pc, #80	@ (adr r1, 80012d0 <FEB_get_peak_current_delimiter+0xe0>)
 800127e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001282:	f7ff fb03 	bl	800088c <__aeabi_ddiv>
 8001286:	4602      	mov	r2, r0
 8001288:	460b      	mov	r3, r1
 800128a:	4610      	mov	r0, r2
 800128c:	4619      	mov	r1, r3
 800128e:	f7ff fcab 	bl	8000be8 <__aeabi_d2f>
 8001292:	4603      	mov	r3, r0
 8001294:	60bb      	str	r3, [r7, #8]
	//      y     =   m     (       x            -          x_0          ) + y_0
	float derater = slope * (accumulator_voltage - start_derating_voltage) + 1.0;
 8001296:	ed97 7a05 	vldr	s14, [r7, #20]
 800129a:	edd7 7a03 	vldr	s15, [r7, #12]
 800129e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80012a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80012ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012b2:	edc7 7a01 	vstr	s15, [r7, #4]

	return derater;   
 80012b6:	687b      	ldr	r3, [r7, #4]
}
 80012b8:	ee07 3a90 	vmov	s15, r3
 80012bc:	eeb0 0a67 	vmov.f32	s0, s15
 80012c0:	3718      	adds	r7, #24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	00000000 	.word	0x00000000
 80012cc:	4079a000 	.word	0x4079a000
 80012d0:	89d89d8a 	.word	0x89d89d8a
 80012d4:	bfe9d89d 	.word	0xbfe9d89d
 80012d8:	200001fc 	.word	0x200001fc
 80012dc:	40490000 	.word	0x40490000
 80012e0:	40240000 	.word	0x40240000
 80012e4:	42500000 	.word	0x42500000
 80012e8:	43e20000 	.word	0x43e20000
 80012ec:	43cd0000 	.word	0x43cd0000
 80012f0:	3e44ec4f 	.word	0x3e44ec4f
 80012f4:	00000000 	.word	0x00000000

080012f8 <FEB_CAN_RMS_getMaxTorque>:

float FEB_CAN_RMS_getMaxTorque(void){
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
	// float accumulator_voltage = min(INIT_VOLTAGE, (RMS_MESSAGE.HV_Bus_Voltage-50) / 10); // TODO: consider reading from IVT
	float motor_speed = RMS_MESSAGE.Motor_Speed * RPM_TO_RAD_S;
 80012fe:	4b30      	ldr	r3, [pc, #192]	@ (80013c0 <FEB_CAN_RMS_getMaxTorque+0xc8>)
 8001300:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff f92d 	bl	8000564 <__aeabi_i2d>
 800130a:	a32b      	add	r3, pc, #172	@ (adr r3, 80013b8 <FEB_CAN_RMS_getMaxTorque+0xc0>)
 800130c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001310:	f7ff f992 	bl	8000638 <__aeabi_dmul>
 8001314:	4602      	mov	r2, r0
 8001316:	460b      	mov	r3, r1
 8001318:	4610      	mov	r0, r2
 800131a:	4619      	mov	r1, r3
 800131c:	f7ff fc64 	bl	8000be8 <__aeabi_d2f>
 8001320:	4603      	mov	r3, r0
 8001322:	60fb      	str	r3, [r7, #12]
	float peak_current_limited = PEAK_CURRENT * FEB_get_peak_current_delimiter();
 8001324:	f7ff ff64 	bl	80011f0 <FEB_get_peak_current_delimiter>
 8001328:	ee10 3a10 	vmov	r3, s0
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff f92b 	bl	8000588 <__aeabi_f2d>
 8001332:	f04f 0200 	mov.w	r2, #0
 8001336:	4b23      	ldr	r3, [pc, #140]	@ (80013c4 <FEB_CAN_RMS_getMaxTorque+0xcc>)
 8001338:	f7ff f97e 	bl	8000638 <__aeabi_dmul>
 800133c:	4602      	mov	r2, r0
 800133e:	460b      	mov	r3, r1
 8001340:	4610      	mov	r0, r2
 8001342:	4619      	mov	r1, r3
 8001344:	f7ff fc50 	bl	8000be8 <__aeabi_d2f>
 8001348:	4603      	mov	r3, r0
 800134a:	60bb      	str	r3, [r7, #8]
	float power_capped = peak_current_limited * 400.0; // Cap power to 24kW (i.e. our min voltage)
 800134c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001350:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80013c8 <FEB_CAN_RMS_getMaxTorque+0xd0>
 8001354:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001358:	edc7 7a01 	vstr	s15, [r7, #4]
 	// If speed is less than 15, we should command max torque
  	// This catches divide by 0 errors and also negative speeds (which may create very high negative torque values)
	if (motor_speed < 15) {
 800135c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001360:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8001364:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136c:	d501      	bpl.n	8001372 <FEB_CAN_RMS_getMaxTorque+0x7a>
		return MAX_TORQUE;
 800136e:	4b17      	ldr	r3, [pc, #92]	@ (80013cc <FEB_CAN_RMS_getMaxTorque+0xd4>)
 8001370:	e018      	b.n	80013a4 <FEB_CAN_RMS_getMaxTorque+0xac>
	}
	float maxTorque = min(MAX_TORQUE, (power_capped) / motor_speed);
 8001372:	edd7 6a01 	vldr	s13, [r7, #4]
 8001376:	ed97 7a03 	vldr	s14, [r7, #12]
 800137a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800137e:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80013d0 <FEB_CAN_RMS_getMaxTorque+0xd8>
 8001382:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800138a:	dd02      	ble.n	8001392 <FEB_CAN_RMS_getMaxTorque+0x9a>
 800138c:	eddf 7a10 	vldr	s15, [pc, #64]	@ 80013d0 <FEB_CAN_RMS_getMaxTorque+0xd8>
 8001390:	e005      	b.n	800139e <FEB_CAN_RMS_getMaxTorque+0xa6>
 8001392:	edd7 6a01 	vldr	s13, [r7, #4]
 8001396:	ed97 7a03 	vldr	s14, [r7, #12]
 800139a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800139e:	edc7 7a00 	vstr	s15, [r7]
	return maxTorque;
 80013a2:	683b      	ldr	r3, [r7, #0]
}
 80013a4:	ee07 3a90 	vmov	s15, r3
 80013a8:	eeb0 0a67 	vmov.f32	s0, s15
 80013ac:	3710      	adds	r7, #16
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	f3af 8000 	nop.w
 80013b8:	0f3cb3e5 	.word	0x0f3cb3e5
 80013bc:	3fbaceee 	.word	0x3fbaceee
 80013c0:	200001fc 	.word	0x200001fc
 80013c4:	404a0000 	.word	0x404a0000
 80013c8:	43c80000 	.word	0x43c80000
 80013cc:	43660000 	.word	0x43660000
 80013d0:	43660000 	.word	0x43660000

080013d4 <FEB_CAN_RMS_Torque>:

void FEB_CAN_RMS_Torque(void){
 80013d4:	b580      	push	{r7, lr}
 80013d6:	ed2d 8b02 	vpush	{d8}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
	FEB_SM_ST_t current_BMS_state = FEB_CAN_BMS_getState(); // TODO: FOR ALEX
 80013de:	f7ff fe37 	bl	8001050 <FEB_CAN_BMS_getState>
 80013e2:	4603      	mov	r3, r0
 80013e4:	73fb      	strb	r3, [r7, #15]
	float accPos = FEB_Normalized_Acc_Pedals();
 80013e6:	f000 f9ff 	bl	80017e8 <FEB_Normalized_Acc_Pedals>
 80013ea:	ed87 0a02 	vstr	s0, [r7, #8]
	float brkPos = FEB_Normalized_getBrake();
 80013ee:	f000 fb13 	bl	8001a18 <FEB_Normalized_getBrake>
 80013f2:	ed87 0a01 	vstr	s0, [r7, #4]
//	    {
//	        // No braking detected, but driving not allowed by BMS state
//	        RMSControl.torque = 0;
//	    }
//	}
	RMSControl.torque = 10 * accPos * FEB_CAN_RMS_getMaxTorque(); // temp
 80013f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80013fa:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80013fe:	ee27 8a87 	vmul.f32	s16, s15, s14
 8001402:	f7ff ff79 	bl	80012f8 <FEB_CAN_RMS_getMaxTorque>
 8001406:	eef0 7a40 	vmov.f32	s15, s0
 800140a:	ee68 7a27 	vmul.f32	s15, s16, s15
 800140e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001412:	ee17 3a90 	vmov	r3, s15
 8001416:	b21a      	sxth	r2, r3
 8001418:	4b04      	ldr	r3, [pc, #16]	@ (800142c <FEB_CAN_RMS_Torque+0x58>)
 800141a:	801a      	strh	r2, [r3, #0]
//	sprintf(buf, "Torque: %d\n", max_torque);
//	HAL_UART_Transmit(&huart2, buf, strlen(buf), 100);
//
//	RMSControl.torque= max_torque;

	FEB_CAN_RMS_Transmit_updateTorque();
 800141c:	f000 f808 	bl	8001430 <FEB_CAN_RMS_Transmit_updateTorque>
}
 8001420:	bf00      	nop
 8001422:	3710      	adds	r7, #16
 8001424:	46bd      	mov	sp, r7
 8001426:	ecbd 8b02 	vpop	{d8}
 800142a:	bd80      	pop	{r7, pc}
 800142c:	200001f8 	.word	0x200001f8

08001430 <FEB_CAN_RMS_Transmit_updateTorque>:

	// Select CAN msg to broadcast
	FEB_CAN_RMS_Transmit_paramBroadcast();
}

void FEB_CAN_RMS_Transmit_updateTorque(void) { //TODO: Create Custom Transmit function and update below call
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  //uint8_t message_data[8] = {RMSControl.torque & 0xFF, RMSControl.torque >> 8, 0, 0, 0, RMSControl.enabled, 0, 0};
	FEB_CAN_Tx_Header.DLC = 8;
 8001434:	4b1f      	ldr	r3, [pc, #124]	@ (80014b4 <FEB_CAN_RMS_Transmit_updateTorque+0x84>)
 8001436:	2208      	movs	r2, #8
 8001438:	611a      	str	r2, [r3, #16]
	FEB_CAN_Tx_Header.StdId = FEB_CAN_RMS_COMMAND_MSG_FRAME_ID; //ID for sending paramater messages for RMS
 800143a:	4b1e      	ldr	r3, [pc, #120]	@ (80014b4 <FEB_CAN_RMS_Transmit_updateTorque+0x84>)
 800143c:	2207      	movs	r2, #7
 800143e:	601a      	str	r2, [r3, #0]
	FEB_CAN_Tx_Header.IDE = CAN_ID_STD;
 8001440:	4b1c      	ldr	r3, [pc, #112]	@ (80014b4 <FEB_CAN_RMS_Transmit_updateTorque+0x84>)
 8001442:	2200      	movs	r2, #0
 8001444:	609a      	str	r2, [r3, #8]
	FEB_CAN_Tx_Header.RTR = CAN_RTR_DATA;
 8001446:	4b1b      	ldr	r3, [pc, #108]	@ (80014b4 <FEB_CAN_RMS_Transmit_updateTorque+0x84>)
 8001448:	2200      	movs	r2, #0
 800144a:	60da      	str	r2, [r3, #12]
	FEB_CAN_Tx_Header.TransmitGlobalTime = DISABLE;
 800144c:	4b19      	ldr	r3, [pc, #100]	@ (80014b4 <FEB_CAN_RMS_Transmit_updateTorque+0x84>)
 800144e:	2200      	movs	r2, #0
 8001450:	751a      	strb	r2, [r3, #20]

	// Copy data to Tx buffer
	FEB_CAN_Tx_Data[0] = (uint8_t)RMSControl.torque & 0xFF;
 8001452:	4b19      	ldr	r3, [pc, #100]	@ (80014b8 <FEB_CAN_RMS_Transmit_updateTorque+0x88>)
 8001454:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001458:	b2da      	uxtb	r2, r3
 800145a:	4b18      	ldr	r3, [pc, #96]	@ (80014bc <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 800145c:	701a      	strb	r2, [r3, #0]
	FEB_CAN_Tx_Data[1] = (uint8_t)(RMSControl.torque >> 8) & 0xFF;
 800145e:	4b16      	ldr	r3, [pc, #88]	@ (80014b8 <FEB_CAN_RMS_Transmit_updateTorque+0x88>)
 8001460:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001464:	121b      	asrs	r3, r3, #8
 8001466:	b21b      	sxth	r3, r3
 8001468:	b2da      	uxtb	r2, r3
 800146a:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 800146c:	705a      	strb	r2, [r3, #1]
	FEB_CAN_Tx_Data[2] = 0;
 800146e:	4b13      	ldr	r3, [pc, #76]	@ (80014bc <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 8001470:	2200      	movs	r2, #0
 8001472:	709a      	strb	r2, [r3, #2]
	FEB_CAN_Tx_Data[3] = 0;
 8001474:	4b11      	ldr	r3, [pc, #68]	@ (80014bc <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 8001476:	2200      	movs	r2, #0
 8001478:	70da      	strb	r2, [r3, #3]
	FEB_CAN_Tx_Data[4] = 1;
 800147a:	4b10      	ldr	r3, [pc, #64]	@ (80014bc <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 800147c:	2201      	movs	r2, #1
 800147e:	711a      	strb	r2, [r3, #4]
	FEB_CAN_Tx_Data[5] = RMSControl.enabled;
 8001480:	4b0d      	ldr	r3, [pc, #52]	@ (80014b8 <FEB_CAN_RMS_Transmit_updateTorque+0x88>)
 8001482:	789a      	ldrb	r2, [r3, #2]
 8001484:	4b0d      	ldr	r3, [pc, #52]	@ (80014bc <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 8001486:	715a      	strb	r2, [r3, #5]
	FEB_CAN_Tx_Data[6] = 0;
 8001488:	4b0c      	ldr	r3, [pc, #48]	@ (80014bc <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 800148a:	2200      	movs	r2, #0
 800148c:	719a      	strb	r2, [r3, #6]
	FEB_CAN_Tx_Data[7] = 0;
 800148e:	4b0b      	ldr	r3, [pc, #44]	@ (80014bc <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 8001490:	2200      	movs	r2, #0
 8001492:	71da      	strb	r2, [r3, #7]

	// Delay until mailbox available
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {}
 8001494:	bf00      	nop
 8001496:	480a      	ldr	r0, [pc, #40]	@ (80014c0 <FEB_CAN_RMS_Transmit_updateTorque+0x90>)
 8001498:	f002 f8f4 	bl	8003684 <HAL_CAN_GetTxMailboxesFreeLevel>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d0f9      	beq.n	8001496 <FEB_CAN_RMS_Transmit_updateTorque+0x66>

	// Add Tx data to mailbox
	if (HAL_CAN_AddTxMessage(&hcan1, &FEB_CAN_Tx_Header, FEB_CAN_Tx_Data, &FEB_CAN_Tx_Mailbox) != HAL_OK) {
 80014a2:	4b08      	ldr	r3, [pc, #32]	@ (80014c4 <FEB_CAN_RMS_Transmit_updateTorque+0x94>)
 80014a4:	4a05      	ldr	r2, [pc, #20]	@ (80014bc <FEB_CAN_RMS_Transmit_updateTorque+0x8c>)
 80014a6:	4903      	ldr	r1, [pc, #12]	@ (80014b4 <FEB_CAN_RMS_Transmit_updateTorque+0x84>)
 80014a8:	4805      	ldr	r0, [pc, #20]	@ (80014c0 <FEB_CAN_RMS_Transmit_updateTorque+0x90>)
 80014aa:	f002 f81b 	bl	80034e4 <HAL_CAN_AddTxMessage>
		// Code Error - Shutdown
	}
}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000210 	.word	0x20000210
 80014b8:	200001f8 	.word	0x200001f8
 80014bc:	20000244 	.word	0x20000244
 80014c0:	200002a4 	.word	0x200002a4
 80014c4:	20000254 	.word	0x20000254

080014c8 <FEB_CAN_RMS_Filter_Config>:




uint8_t FEB_CAN_RMS_Filter_Config(CAN_HandleTypeDef* hcan, uint8_t FIFO_assignment, uint8_t filter_bank) {
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08e      	sub	sp, #56	@ 0x38
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	460b      	mov	r3, r1
 80014d2:	70fb      	strb	r3, [r7, #3]
 80014d4:	4613      	mov	r3, r2
 80014d6:	70bb      	strb	r3, [r7, #2]
	uint16_t ids[] = {FEB_CAN_ID_RMS_VOLTAGE, FEB_CAN_ID_RMS_MOTOR};
 80014d8:	4b1c      	ldr	r3, [pc, #112]	@ (800154c <FEB_CAN_RMS_Filter_Config+0x84>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	633b      	str	r3, [r7, #48]	@ 0x30

	for (uint8_t i = 0; i < 2; i++) {
 80014de:	2300      	movs	r3, #0
 80014e0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80014e4:	e029      	b.n	800153a <FEB_CAN_RMS_Filter_Config+0x72>
		CAN_FilterTypeDef filter_config;

	    // Standard CAN - 2.0A - 11 bit
	    filter_config.FilterActivation = CAN_FILTER_ENABLE;
 80014e6:	2301      	movs	r3, #1
 80014e8:	62bb      	str	r3, [r7, #40]	@ 0x28
		filter_config.FilterBank = filter_bank;
 80014ea:	78bb      	ldrb	r3, [r7, #2]
 80014ec:	61fb      	str	r3, [r7, #28]
		filter_config.FilterFIFOAssignment = FIFO_assignment;
 80014ee:	78fb      	ldrb	r3, [r7, #3]
 80014f0:	61bb      	str	r3, [r7, #24]
		filter_config.FilterIdHigh = ids[i] << 5;
 80014f2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80014f6:	005b      	lsls	r3, r3, #1
 80014f8:	3338      	adds	r3, #56	@ 0x38
 80014fa:	443b      	add	r3, r7
 80014fc:	f833 3c08 	ldrh.w	r3, [r3, #-8]
 8001500:	015b      	lsls	r3, r3, #5
 8001502:	60bb      	str	r3, [r7, #8]
		filter_config.FilterIdLow = 0;
 8001504:	2300      	movs	r3, #0
 8001506:	60fb      	str	r3, [r7, #12]
		filter_config.FilterMaskIdHigh = 0xFFE0;
 8001508:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800150c:	613b      	str	r3, [r7, #16]
		filter_config.FilterMaskIdLow = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	617b      	str	r3, [r7, #20]
		filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 8001512:	2300      	movs	r3, #0
 8001514:	623b      	str	r3, [r7, #32]
		filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 8001516:	2301      	movs	r3, #1
 8001518:	627b      	str	r3, [r7, #36]	@ 0x24
		filter_config.SlaveStartFilterBank = 27;
 800151a:	231b      	movs	r3, #27
 800151c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    filter_bank++;
 800151e:	78bb      	ldrb	r3, [r7, #2]
 8001520:	3301      	adds	r3, #1
 8001522:	70bb      	strb	r3, [r7, #2]

		if (HAL_CAN_ConfigFilter(hcan, &filter_config) != HAL_OK) {
 8001524:	f107 0308 	add.w	r3, r7, #8
 8001528:	4619      	mov	r1, r3
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f001 feb6 	bl	800329c <HAL_CAN_ConfigFilter>
	for (uint8_t i = 0; i < 2; i++) {
 8001530:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001534:	3301      	adds	r3, #1
 8001536:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800153a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800153e:	2b01      	cmp	r3, #1
 8001540:	d9d1      	bls.n	80014e6 <FEB_CAN_RMS_Filter_Config+0x1e>
			//Code Error - shutdown
		}
	}

	return filter_bank;
 8001542:	78bb      	ldrb	r3, [r7, #2]
}
 8001544:	4618      	mov	r0, r3
 8001546:	3738      	adds	r7, #56	@ 0x38
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	08008710 	.word	0x08008710

08001550 <FEB_CAN_RMS_Store_Msg>:
		// Code Error - Shutdown
	}
}


void FEB_CAN_RMS_Store_Msg(CAN_RxHeaderTypeDef* pHeader, uint8_t *RxData) {
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
	switch (pHeader -> StdId){
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2ba5      	cmp	r3, #165	@ 0xa5
 8001560:	d007      	beq.n	8001572 <FEB_CAN_RMS_Store_Msg+0x22>
 8001562:	2ba7      	cmp	r3, #167	@ 0xa7
 8001564:	d10c      	bne.n	8001580 <FEB_CAN_RMS_Store_Msg+0x30>
		case FEB_CAN_ID_RMS_VOLTAGE:
			memcpy(&(RMS_MESSAGE.HV_Bus_Voltage), RxData, 2);
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	881b      	ldrh	r3, [r3, #0]
 800156a:	b29a      	uxth	r2, r3
 800156c:	4b07      	ldr	r3, [pc, #28]	@ (800158c <FEB_CAN_RMS_Store_Msg+0x3c>)
 800156e:	801a      	strh	r2, [r3, #0]
			break;
 8001570:	e006      	b.n	8001580 <FEB_CAN_RMS_Store_Msg+0x30>
		case FEB_CAN_ID_RMS_MOTOR:
			memcpy(&(RMS_MESSAGE.Motor_Speed), RxData+2, 2);
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	3302      	adds	r3, #2
 8001576:	881b      	ldrh	r3, [r3, #0]
 8001578:	b29a      	uxth	r2, r3
 800157a:	4b04      	ldr	r3, [pc, #16]	@ (800158c <FEB_CAN_RMS_Store_Msg+0x3c>)
 800157c:	805a      	strh	r2, [r3, #2]
			break;
 800157e:	bf00      	nop
	}
}
 8001580:	bf00      	nop
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	200001fc 	.word	0x200001fc

08001590 <FEB_Read_ADC1>:
bool currHigh = false;


// **************************************** Functions ****************************************

uint16_t FEB_Read_ADC1(uint32_t channel){
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig={0};
 8001598:	f107 0308 	add.w	r3, r7, #8
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
	sConfig.Channel = channel;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80015aa:	2301      	movs	r3, #1
 80015ac:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80015ae:	2307      	movs	r3, #7
 80015b0:	613b      	str	r3, [r7, #16]

	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015b2:	f107 0308 	add.w	r3, r7, #8
 80015b6:	4619      	mov	r1, r3
 80015b8:	480b      	ldr	r0, [pc, #44]	@ (80015e8 <FEB_Read_ADC1+0x58>)
 80015ba:	f001 fa7b 	bl	8002ab4 <HAL_ADC_ConfigChannel>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <FEB_Read_ADC1+0x38>
	{
	   Error_Handler();
 80015c4:	f000 fd76 	bl	80020b4 <Error_Handler>
	}

	HAL_ADC_Start(&hadc1);
 80015c8:	4807      	ldr	r0, [pc, #28]	@ (80015e8 <FEB_Read_ADC1+0x58>)
 80015ca:	f001 f909 	bl	80027e0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 80015ce:	2164      	movs	r1, #100	@ 0x64
 80015d0:	4805      	ldr	r0, [pc, #20]	@ (80015e8 <FEB_Read_ADC1+0x58>)
 80015d2:	f001 f9d7 	bl	8002984 <HAL_ADC_PollForConversion>
	return (uint16_t)HAL_ADC_GetValue(&hadc1);
 80015d6:	4804      	ldr	r0, [pc, #16]	@ (80015e8 <FEB_Read_ADC1+0x58>)
 80015d8:	f001 fa5f 	bl	8002a9a <HAL_ADC_GetValue>
 80015dc:	4603      	mov	r3, r0
 80015de:	b29b      	uxth	r3, r3

}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3718      	adds	r7, #24
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	2000025c 	.word	0x2000025c

080015ec <FEB_HECS_update>:

void FEB_HECS_update(){
 80015ec:	b5b0      	push	{r4, r5, r7, lr}
 80015ee:	b0a8      	sub	sp, #160	@ 0xa0
 80015f0:	af04      	add	r7, sp, #16
	uint16_t current_HECS = FEB_Read_ADC1(HECS_SIGNAL);
 80015f2:	200e      	movs	r0, #14
 80015f4:	f7ff ffcc 	bl	8001590 <FEB_Read_ADC1>
 80015f8:	4603      	mov	r3, r0
 80015fa:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
	uint16_t current_ACC1 = FEB_Read_ADC1(ACC_PEDAL_1);
 80015fe:	2001      	movs	r0, #1
 8001600:	f7ff ffc6 	bl	8001590 <FEB_Read_ADC1>
 8001604:	4603      	mov	r3, r0
 8001606:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
	uint16_t current_BRAKE1 = FEB_Read_ADC1(BRAKE_PRESS_1);
 800160a:	200d      	movs	r0, #13
 800160c:	f7ff ffc0 	bl	8001590 <FEB_Read_ADC1>
 8001610:	4603      	mov	r3, r0
 8001612:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
	uint16_t current_ACC2 = FEB_Read_ADC1(ACC_PEDAL_2);
 8001616:	2000      	movs	r0, #0
 8001618:	f7ff ffba 	bl	8001590 <FEB_Read_ADC1>
 800161c:	4603      	mov	r3, r0
 800161e:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
	uint16_t current_BRAKE2 = FEB_Read_ADC1(BRAKE_PRESS_2);
 8001622:	200c      	movs	r0, #12
 8001624:	f7ff ffb4 	bl	8001590 <FEB_Read_ADC1>
 8001628:	4603      	mov	r3, r0
 800162a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

	char buf[128];
	uint8_t buf_len;
	buf_len = sprintf(buf, "HECS Current:%d, %d, %d, %d, %d\n\r", current_HECS,current_ACC1,current_BRAKE1,current_ACC2,current_BRAKE2);
 800162e:	f8b7 408e 	ldrh.w	r4, [r7, #142]	@ 0x8e
 8001632:	f8b7 508c 	ldrh.w	r5, [r7, #140]	@ 0x8c
 8001636:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800163a:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 800163e:	f8b7 1086 	ldrh.w	r1, [r7, #134]	@ 0x86
 8001642:	1d38      	adds	r0, r7, #4
 8001644:	9102      	str	r1, [sp, #8]
 8001646:	9201      	str	r2, [sp, #4]
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	462b      	mov	r3, r5
 800164c:	4622      	mov	r2, r4
 800164e:	4911      	ldr	r1, [pc, #68]	@ (8001694 <FEB_HECS_update+0xa8>)
 8001650:	f004 ff2e 	bl	80064b0 <siprintf>
 8001654:	4603      	mov	r3, r0
 8001656:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
	HAL_UART_Transmit(&huart2, buf, strlen(buf), HAL_MAX_DELAY);
 800165a:	1d3b      	adds	r3, r7, #4
 800165c:	4618      	mov	r0, r3
 800165e:	f7fe fe27 	bl	80002b0 <strlen>
 8001662:	4603      	mov	r3, r0
 8001664:	b29a      	uxth	r2, r3
 8001666:	1d39      	adds	r1, r7, #4
 8001668:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800166c:	480a      	ldr	r0, [pc, #40]	@ (8001698 <FEB_HECS_update+0xac>)
 800166e:	f003 fe41 	bl	80052f4 <HAL_UART_Transmit>

	if (current_HECS >= HECS_CURRENT){ //checks if current is above value (to be determined)
 8001672:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001676:	f5b3 6f3d 	cmp.w	r3, #3024	@ 0xbd0
 800167a:	d903      	bls.n	8001684 <FEB_HECS_update+0x98>
		currHigh = true;
 800167c:	4b07      	ldr	r3, [pc, #28]	@ (800169c <FEB_HECS_update+0xb0>)
 800167e:	2201      	movs	r2, #1
 8001680:	701a      	strb	r2, [r3, #0]
	}else{
		currHigh = false;
	}
	//FEB_HECS_indicate();
}
 8001682:	e002      	b.n	800168a <FEB_HECS_update+0x9e>
		currHigh = false;
 8001684:	4b05      	ldr	r3, [pc, #20]	@ (800169c <FEB_HECS_update+0xb0>)
 8001686:	2200      	movs	r2, #0
 8001688:	701a      	strb	r2, [r3, #0]
}
 800168a:	bf00      	nop
 800168c:	3790      	adds	r7, #144	@ 0x90
 800168e:	46bd      	mov	sp, r7
 8001690:	bdb0      	pop	{r4, r5, r7, pc}
 8001692:	bf00      	nop
 8001694:	08008714 	.word	0x08008714
 8001698:	20000320 	.word	0x20000320
 800169c:	20000200 	.word	0x20000200

080016a0 <FEB_Main_Setup>:
uint8_t buf_len; //stolen from Main_Setup (SN2)
const bool IS_TEST = false;

// ********************************** Functions **********************************

void FEB_Main_Setup(void){
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
	HAL_ADCEx_InjectedStart(&hadc1); //@lovehate - where does this go
 80016a4:	4804      	ldr	r0, [pc, #16]	@ (80016b8 <FEB_Main_Setup+0x18>)
 80016a6:	f001 fc33 	bl	8002f10 <HAL_ADCEx_InjectedStart>
//	FEB_Timer_Init();
//	FEB_TPS2482_Setup();
	FEB_CAN_Init(); //FEB_CAN_Init() // The transceiver must be connected otherwise you get sent into an infinite loop
 80016aa:	f000 fab7 	bl	8001c1c <FEB_CAN_Init>
	FEB_CAN_RMS_Setup();
 80016ae:	f7ff fd71 	bl	8001194 <FEB_CAN_RMS_Setup>
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	2000025c 	.word	0x2000025c

080016bc <FEB_Main_While>:

void FEB_Main_While(void){
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
//	FEB_CAN_ICS_Transmit();
//
	FEB_SM_ST_t bms_state = FEB_CAN_BMS_getState();
 80016c2:	f7ff fcc5 	bl	8001050 <FEB_CAN_BMS_getState>
 80016c6:	4603      	mov	r3, r0
 80016c8:	71fb      	strb	r3, [r7, #7]

	if (IS_TEST == true) {
 80016ca:	2300      	movs	r3, #0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d004      	beq.n	80016da <FEB_Main_While+0x1e>
		FEB_Normalized_updateAcc();
 80016d0:	f000 f85c 	bl	800178c <FEB_Normalized_updateAcc>
		FEB_CAN_RMS_Process();
 80016d4:	f7ff fd6e 	bl	80011b4 <FEB_CAN_RMS_Process>
 80016d8:	e013      	b.n	8001702 <FEB_Main_While+0x46>
	}

	else { // not testing
		if (FEB_Ready_To_Drive() && (bms_state == FEB_SM_ST_DRIVE || bms_state == FEB_SM_ST_DRIVE_REGEN)) {
 80016da:	f7ff fd4f 	bl	800117c <FEB_Ready_To_Drive>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d00a      	beq.n	80016fa <FEB_Main_While+0x3e>
 80016e4:	79fb      	ldrb	r3, [r7, #7]
 80016e6:	2b06      	cmp	r3, #6
 80016e8:	d002      	beq.n	80016f0 <FEB_Main_While+0x34>
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	2b07      	cmp	r3, #7
 80016ee:	d104      	bne.n	80016fa <FEB_Main_While+0x3e>
			FEB_Normalized_updateAcc();
 80016f0:	f000 f84c 	bl	800178c <FEB_Normalized_updateAcc>
			FEB_CAN_RMS_Process();
 80016f4:	f7ff fd5e 	bl	80011b4 <FEB_CAN_RMS_Process>
 80016f8:	e003      	b.n	8001702 <FEB_Main_While+0x46>

		} else {
			FEB_Normalized_setAcc0();
 80016fa:	f000 f839 	bl	8001770 <FEB_Normalized_setAcc0>
			FEB_CAN_RMS_Disable();
 80016fe:	f7ff fd69 	bl	80011d4 <FEB_CAN_RMS_Disable>
		}
	}

	FEB_HECS_update();
 8001702:	f7ff ff73 	bl	80015ec <FEB_HECS_update>

	FEB_CAN_RMS_Torque();
 8001706:	f7ff fe65 	bl	80013d4 <FEB_CAN_RMS_Torque>
	FEB_Normalized_CAN_sendBrake();
 800170a:	f000 fa1f 	bl	8001b4c <FEB_Normalized_CAN_sendBrake>

	HAL_Delay(10);
 800170e:	200a      	movs	r0, #10
 8001710:	f000 fffe 	bl	8002710 <HAL_Delay>
}
 8001714:	bf00      	nop
 8001716:	3708      	adds	r7, #8
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <FEB_Read_ADC>:
float normalized_brake;
bool isImpl = false;

// **************************************** Functions ****************************************

uint16_t FEB_Read_ADC(uint32_t channel){
 800171c:	b580      	push	{r7, lr}
 800171e:	b086      	sub	sp, #24
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig={0};
 8001724:	f107 0308 	add.w	r3, r7, #8
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
	sConfig.Channel = channel;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001736:	2301      	movs	r3, #1
 8001738:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800173a:	2307      	movs	r3, #7
 800173c:	613b      	str	r3, [r7, #16]

	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800173e:	f107 0308 	add.w	r3, r7, #8
 8001742:	4619      	mov	r1, r3
 8001744:	4809      	ldr	r0, [pc, #36]	@ (800176c <FEB_Read_ADC+0x50>)
 8001746:	f001 f9b5 	bl	8002ab4 <HAL_ADC_ConfigChannel>
	{
//	   Error_Handler();
	}

	HAL_ADC_Start(&hadc1);
 800174a:	4808      	ldr	r0, [pc, #32]	@ (800176c <FEB_Read_ADC+0x50>)
 800174c:	f001 f848 	bl	80027e0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8001750:	2164      	movs	r1, #100	@ 0x64
 8001752:	4806      	ldr	r0, [pc, #24]	@ (800176c <FEB_Read_ADC+0x50>)
 8001754:	f001 f916 	bl	8002984 <HAL_ADC_PollForConversion>
	return (uint16_t)HAL_ADC_GetValue(&hadc1);
 8001758:	4804      	ldr	r0, [pc, #16]	@ (800176c <FEB_Read_ADC+0x50>)
 800175a:	f001 f99e 	bl	8002a9a <HAL_ADC_GetValue>
 800175e:	4603      	mov	r3, r0
 8001760:	b29b      	uxth	r3, r3

}
 8001762:	4618      	mov	r0, r3
 8001764:	3718      	adds	r7, #24
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	2000025c 	.word	0x2000025c

08001770 <FEB_Normalized_setAcc0>:

float FEB_Normalized_getAcc(){
	return normalized_acc;
}

void FEB_Normalized_setAcc0(){
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
	normalized_acc = 0.0;
 8001774:	4b04      	ldr	r3, [pc, #16]	@ (8001788 <FEB_Normalized_setAcc0+0x18>)
 8001776:	f04f 0200 	mov.w	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
}
 800177c:	bf00      	nop
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	20000204 	.word	0x20000204

0800178c <FEB_Normalized_updateAcc>:
	char buf1[128];
	sprintf(buf1, "[SENSOR] Brake Position: %d.%d%%\n", brake_pedal_position_int1, brake_pedal_position_int2);
	HAL_UART_Transmit(&huart2,(uint8_t *)buf1, strlen(buf1), HAL_MAX_DELAY);
}

void FEB_Normalized_updateAcc(){
 800178c:	b580      	push	{r7, lr}
 800178e:	b0a2      	sub	sp, #136	@ 0x88
 8001790:	af00      	add	r7, sp, #0
	normalized_acc = FEB_Normalized_Acc_Pedals();
 8001792:	f000 f829 	bl	80017e8 <FEB_Normalized_Acc_Pedals>
 8001796:	eef0 7a40 	vmov.f32	s15, s0
 800179a:	4b0f      	ldr	r3, [pc, #60]	@ (80017d8 <FEB_Normalized_updateAcc+0x4c>)
 800179c:	edc3 7a00 	vstr	s15, [r3]

	char buf[128];
	uint8_t buf_len;
	buf_len = sprintf(buf, "normalized_acc: %f\n", normalized_acc);
 80017a0:	4b0d      	ldr	r3, [pc, #52]	@ (80017d8 <FEB_Normalized_updateAcc+0x4c>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7fe feef 	bl	8000588 <__aeabi_f2d>
 80017aa:	4602      	mov	r2, r0
 80017ac:	460b      	mov	r3, r1
 80017ae:	1d38      	adds	r0, r7, #4
 80017b0:	490a      	ldr	r1, [pc, #40]	@ (80017dc <FEB_Normalized_updateAcc+0x50>)
 80017b2:	f004 fe7d 	bl	80064b0 <siprintf>
 80017b6:	4603      	mov	r3, r0
 80017b8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	HAL_UART_Transmit(&huart2,(uint8_t *)buf, buf_len, HAL_MAX_DELAY);
 80017bc:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80017c0:	b29a      	uxth	r2, r3
 80017c2:	1d39      	adds	r1, r7, #4
 80017c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80017c8:	4805      	ldr	r0, [pc, #20]	@ (80017e0 <FEB_Normalized_updateAcc+0x54>)
 80017ca:	f003 fd93 	bl	80052f4 <HAL_UART_Transmit>

}
 80017ce:	bf00      	nop
 80017d0:	3788      	adds	r7, #136	@ 0x88
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	20000204 	.word	0x20000204
 80017dc:	08008830 	.word	0x08008830
 80017e0:	20000320 	.word	0x20000320
 80017e4:	00000000 	.word	0x00000000

080017e8 <FEB_Normalized_Acc_Pedals>:

float FEB_Normalized_Acc_Pedals() {
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b0a6      	sub	sp, #152	@ 0x98
 80017ec:	af00      	add	r7, sp, #0
	// raw ADC readings of the two acc pedal sensors
	uint16_t acc_pedal_1 = FEB_Read_ADC(ACC_PEDAL_1);
 80017ee:	2001      	movs	r0, #1
 80017f0:	f7ff ff94 	bl	800171c <FEB_Read_ADC>
 80017f4:	4603      	mov	r3, r0
 80017f6:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
	uint16_t acc_pedal_2 = FEB_Read_ADC(ACC_PEDAL_2);
 80017fa:	2000      	movs	r0, #0
 80017fc:	f7ff ff8e 	bl	800171c <FEB_Read_ADC>
 8001800:	4603      	mov	r3, r0
 8001802:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
	char buf[128];
	uint8_t buf_len;
	buf_len = sprintf(buf, "acc1:%d acc2:%d\n", acc_pedal_1, acc_pedal_2);
 8001806:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 800180a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800180e:	1d38      	adds	r0, r7, #4
 8001810:	497b      	ldr	r1, [pc, #492]	@ (8001a00 <FEB_Normalized_Acc_Pedals+0x218>)
 8001812:	f004 fe4d 	bl	80064b0 <siprintf>
 8001816:	4603      	mov	r3, r0
 8001818:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
//	HAL_UART_Transmit(&huart2,(uint8_t *)buf, buf_len, HAL_MAX_DELAY);


	// check implausibility for shorting. TODO: check if this fulfills the short circuiting rules.
	if (acc_pedal_1 < ACC_PEDAL_1_END - 20 || acc_pedal_1 > ACC_PEDAL_1_START + 20
 800181c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8001820:	f240 5233 	movw	r2, #1331	@ 0x533
 8001824:	4293      	cmp	r3, r2
 8001826:	d910      	bls.n	800184a <FEB_Normalized_Acc_Pedals+0x62>
 8001828:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800182c:	f240 6201 	movw	r2, #1537	@ 0x601
 8001830:	4293      	cmp	r3, r2
 8001832:	d80a      	bhi.n	800184a <FEB_Normalized_Acc_Pedals+0x62>
			|| acc_pedal_2 < ACC_PEDAL_2_START - 50 || acc_pedal_2 > ACC_PEDAL_2_END + 50) {
 8001834:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8001838:	f240 3201 	movw	r2, #769	@ 0x301
 800183c:	4293      	cmp	r3, r2
 800183e:	d904      	bls.n	800184a <FEB_Normalized_Acc_Pedals+0x62>
 8001840:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8001844:	f5b3 6fe8 	cmp.w	r3, #1856	@ 0x740
 8001848:	d905      	bls.n	8001856 <FEB_Normalized_Acc_Pedals+0x6e>
		isImpl = true;
 800184a:	4b6e      	ldr	r3, [pc, #440]	@ (8001a04 <FEB_Normalized_Acc_Pedals+0x21c>)
 800184c:	2201      	movs	r2, #1
 800184e:	701a      	strb	r2, [r3, #0]
		return 0.0;
 8001850:	f04f 0300 	mov.w	r3, #0
 8001854:	e0b7      	b.n	80019c6 <FEB_Normalized_Acc_Pedals+0x1de>
	}

	//convert to % travel
	// sensor 1 has positive slope
	float ped1_normalized = (acc_pedal_1 - ACC_PEDAL_1_START)/ (ACC_PEDAL_1_END - ACC_PEDAL_1_START);
 8001856:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800185a:	4618      	mov	r0, r3
 800185c:	f7fe fe82 	bl	8000564 <__aeabi_i2d>
 8001860:	a35d      	add	r3, pc, #372	@ (adr r3, 80019d8 <FEB_Normalized_Acc_Pedals+0x1f0>)
 8001862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001866:	f7fe fd2f 	bl	80002c8 <__aeabi_dsub>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	4610      	mov	r0, r2
 8001870:	4619      	mov	r1, r3
 8001872:	a35b      	add	r3, pc, #364	@ (adr r3, 80019e0 <FEB_Normalized_Acc_Pedals+0x1f8>)
 8001874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001878:	f7ff f808 	bl	800088c <__aeabi_ddiv>
 800187c:	4602      	mov	r2, r0
 800187e:	460b      	mov	r3, r1
 8001880:	4610      	mov	r0, r2
 8001882:	4619      	mov	r1, r3
 8001884:	f7ff f9b0 	bl	8000be8 <__aeabi_d2f>
 8001888:	4603      	mov	r3, r0
 800188a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	// sensor 2 has negative slope
	float ped2_normalized = (acc_pedal_2 - ACC_PEDAL_2_START) / (ACC_PEDAL_2_END - ACC_PEDAL_2_START);
 800188e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8001892:	4618      	mov	r0, r3
 8001894:	f7fe fe66 	bl	8000564 <__aeabi_i2d>
 8001898:	f04f 0200 	mov.w	r2, #0
 800189c:	4b5a      	ldr	r3, [pc, #360]	@ (8001a08 <FEB_Normalized_Acc_Pedals+0x220>)
 800189e:	f7fe fd13 	bl	80002c8 <__aeabi_dsub>
 80018a2:	4602      	mov	r2, r0
 80018a4:	460b      	mov	r3, r1
 80018a6:	4610      	mov	r0, r2
 80018a8:	4619      	mov	r1, r3
 80018aa:	f04f 0200 	mov.w	r2, #0
 80018ae:	4b57      	ldr	r3, [pc, #348]	@ (8001a0c <FEB_Normalized_Acc_Pedals+0x224>)
 80018b0:	f7fe ffec 	bl	800088c <__aeabi_ddiv>
 80018b4:	4602      	mov	r2, r0
 80018b6:	460b      	mov	r3, r1
 80018b8:	4610      	mov	r0, r2
 80018ba:	4619      	mov	r1, r3
 80018bc:	f7ff f994 	bl	8000be8 <__aeabi_d2f>
 80018c0:	4603      	mov	r3, r0
 80018c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

	// sensor measurements mismatch by more than 10%
	if(abs(ped1_normalized - ped2_normalized) > 0.1 ){
 80018c6:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 80018ca:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80018ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018d6:	ee17 3a90 	vmov	r3, s15
 80018da:	2b00      	cmp	r3, #0
 80018dc:	bfb8      	it	lt
 80018de:	425b      	neglt	r3, r3
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	dd05      	ble.n	80018f0 <FEB_Normalized_Acc_Pedals+0x108>
		isImpl = true;
 80018e4:	4b47      	ldr	r3, [pc, #284]	@ (8001a04 <FEB_Normalized_Acc_Pedals+0x21c>)
 80018e6:	2201      	movs	r2, #1
 80018e8:	701a      	strb	r2, [r3, #0]
		return 0.0;
 80018ea:	f04f 0300 	mov.w	r3, #0
 80018ee:	e06a      	b.n	80019c6 <FEB_Normalized_Acc_Pedals+0x1de>
	}

	float final_normalized = 0.5*(ped1_normalized + ped2_normalized);
 80018f0:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 80018f4:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80018f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018fc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001900:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001904:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84


//	 Implausiblity check if both pedals are stepped
	if (normalized_brake > 0.2 && normalized_acc > 0.1) {
 8001908:	4b41      	ldr	r3, [pc, #260]	@ (8001a10 <FEB_Normalized_Acc_Pedals+0x228>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4618      	mov	r0, r3
 800190e:	f7fe fe3b 	bl	8000588 <__aeabi_f2d>
 8001912:	a335      	add	r3, pc, #212	@ (adr r3, 80019e8 <FEB_Normalized_Acc_Pedals+0x200>)
 8001914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001918:	f7ff f91e 	bl	8000b58 <__aeabi_dcmpgt>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d00f      	beq.n	8001942 <FEB_Normalized_Acc_Pedals+0x15a>
 8001922:	4b3c      	ldr	r3, [pc, #240]	@ (8001a14 <FEB_Normalized_Acc_Pedals+0x22c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4618      	mov	r0, r3
 8001928:	f7fe fe2e 	bl	8000588 <__aeabi_f2d>
 800192c:	a330      	add	r3, pc, #192	@ (adr r3, 80019f0 <FEB_Normalized_Acc_Pedals+0x208>)
 800192e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001932:	f7ff f911 	bl	8000b58 <__aeabi_dcmpgt>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d002      	beq.n	8001942 <FEB_Normalized_Acc_Pedals+0x15a>
		isImpl = true;
 800193c:	4b31      	ldr	r3, [pc, #196]	@ (8001a04 <FEB_Normalized_Acc_Pedals+0x21c>)
 800193e:	2201      	movs	r2, #1
 8001940:	701a      	strb	r2, [r3, #0]
	}

	// recover from implausibility if acc pedal is not 5% less
	if (final_normalized < 0.05 && isImpl) {
 8001942:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8001946:	f7fe fe1f 	bl	8000588 <__aeabi_f2d>
 800194a:	a32b      	add	r3, pc, #172	@ (adr r3, 80019f8 <FEB_Normalized_Acc_Pedals+0x210>)
 800194c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001950:	f7ff f8e4 	bl	8000b1c <__aeabi_dcmplt>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d006      	beq.n	8001968 <FEB_Normalized_Acc_Pedals+0x180>
 800195a:	4b2a      	ldr	r3, [pc, #168]	@ (8001a04 <FEB_Normalized_Acc_Pedals+0x21c>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d002      	beq.n	8001968 <FEB_Normalized_Acc_Pedals+0x180>
		isImpl = false;
 8001962:	4b28      	ldr	r3, [pc, #160]	@ (8001a04 <FEB_Normalized_Acc_Pedals+0x21c>)
 8001964:	2200      	movs	r2, #0
 8001966:	701a      	strb	r2, [r3, #0]
	}

	if (!isImpl) {
 8001968:	4b26      	ldr	r3, [pc, #152]	@ (8001a04 <FEB_Normalized_Acc_Pedals+0x21c>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	f083 0301 	eor.w	r3, r3, #1
 8001970:	b2db      	uxtb	r3, r3
 8001972:	2b00      	cmp	r3, #0
 8001974:	d025      	beq.n	80019c2 <FEB_Normalized_Acc_Pedals+0x1da>
		final_normalized = final_normalized > 1 ? 1 : final_normalized;
 8001976:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800197a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800197e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001986:	dd02      	ble.n	800198e <FEB_Normalized_Acc_Pedals+0x1a6>
 8001988:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800198c:	e001      	b.n	8001992 <FEB_Normalized_Acc_Pedals+0x1aa>
 800198e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001992:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
		final_normalized = final_normalized < 0.05 ? 0 : final_normalized;
 8001996:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 800199a:	f7fe fdf5 	bl	8000588 <__aeabi_f2d>
 800199e:	a316      	add	r3, pc, #88	@ (adr r3, 80019f8 <FEB_Normalized_Acc_Pedals+0x210>)
 80019a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a4:	f7ff f8ba 	bl	8000b1c <__aeabi_dcmplt>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d002      	beq.n	80019b4 <FEB_Normalized_Acc_Pedals+0x1cc>
 80019ae:	f04f 0300 	mov.w	r3, #0
 80019b2:	e001      	b.n	80019b8 <FEB_Normalized_Acc_Pedals+0x1d0>
 80019b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80019b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
		return final_normalized;
 80019bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80019c0:	e001      	b.n	80019c6 <FEB_Normalized_Acc_Pedals+0x1de>
	} else {
		return 0.0;
 80019c2:	f04f 0300 	mov.w	r3, #0
	}
}
 80019c6:	ee07 3a90 	vmov	s15, r3
 80019ca:	eeb0 0a67 	vmov.f32	s0, s15
 80019ce:	3798      	adds	r7, #152	@ 0x98
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	f3af 8000 	nop.w
 80019d8:	00000000 	.word	0x00000000
 80019dc:	4097b400 	.word	0x4097b400
 80019e0:	00000000 	.word	0x00000000
 80019e4:	c064a000 	.word	0xc064a000
 80019e8:	9999999a 	.word	0x9999999a
 80019ec:	3fc99999 	.word	0x3fc99999
 80019f0:	9999999a 	.word	0x9999999a
 80019f4:	3fb99999 	.word	0x3fb99999
 80019f8:	9999999a 	.word	0x9999999a
 80019fc:	3fa99999 	.word	0x3fa99999
 8001a00:	08008844 	.word	0x08008844
 8001a04:	2000020c 	.word	0x2000020c
 8001a08:	4089a000 	.word	0x4089a000
 8001a0c:	408ed000 	.word	0x408ed000
 8001a10:	20000208 	.word	0x20000208
 8001a14:	20000204 	.word	0x20000204

08001a18 <FEB_Normalized_getBrake>:

float FEB_Normalized_getBrake() {
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
	return normalized_brake;
 8001a1c:	4b04      	ldr	r3, [pc, #16]	@ (8001a30 <FEB_Normalized_getBrake+0x18>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	ee07 3a90 	vmov	s15, r3
}
 8001a24:	eeb0 0a67 	vmov.f32	s0, s15
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	20000208 	.word	0x20000208

08001a34 <FEB_Normalized_update_Brake>:

void FEB_Normalized_update_Brake() {
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
	normalized_brake = FEB_Normalized_Brake_Pedals();
 8001a38:	f000 f80a 	bl	8001a50 <FEB_Normalized_Brake_Pedals>
 8001a3c:	eef0 7a40 	vmov.f32	s15, s0
 8001a40:	4b02      	ldr	r3, [pc, #8]	@ (8001a4c <FEB_Normalized_update_Brake+0x18>)
 8001a42:	edc3 7a00 	vstr	s15, [r3]
}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	20000208 	.word	0x20000208

08001a50 <FEB_Normalized_Brake_Pedals>:

float FEB_Normalized_Brake_Pedals() {
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b0a4      	sub	sp, #144	@ 0x90
 8001a54:	af00      	add	r7, sp, #0
	//TODO: This might need to change based on which sensor ends up getting used.
	uint16_t brake_pres_2 =  FEB_Read_ADC(BRAKE_PRESS_2);   //HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8001a56:	200c      	movs	r0, #12
 8001a58:	f7ff fe60 	bl	800171c <FEB_Read_ADC>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e

//	HAL_UART_Transmit(&huart2,(uint8_t *)buf, buf_len, HAL_MAX_DELAY);

	float final_normalized = (brake_pres_2 - PRESSURE_START)/ (PRESSURE_END - PRESSURE_START);
 8001a62:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7fe fd7c 	bl	8000564 <__aeabi_i2d>
 8001a6c:	a335      	add	r3, pc, #212	@ (adr r3, 8001b44 <FEB_Normalized_Brake_Pedals+0xf4>)
 8001a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a72:	f7fe fc29 	bl	80002c8 <__aeabi_dsub>
 8001a76:	4602      	mov	r2, r0
 8001a78:	460b      	mov	r3, r1
 8001a7a:	4610      	mov	r0, r2
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	f04f 0200 	mov.w	r2, #0
 8001a82:	4b2d      	ldr	r3, [pc, #180]	@ (8001b38 <FEB_Normalized_Brake_Pedals+0xe8>)
 8001a84:	f7fe ff02 	bl	800088c <__aeabi_ddiv>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	4610      	mov	r0, r2
 8001a8e:	4619      	mov	r1, r3
 8001a90:	f7ff f8aa 	bl	8000be8 <__aeabi_d2f>
 8001a94:	4603      	mov	r3, r0
 8001a96:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	final_normalized = final_normalized > 1 ? 1 : final_normalized;
 8001a9a:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8001a9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001aa2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aaa:	dd02      	ble.n	8001ab2 <FEB_Normalized_Brake_Pedals+0x62>
 8001aac:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001ab0:	e001      	b.n	8001ab6 <FEB_Normalized_Brake_Pedals+0x66>
 8001ab2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001ab6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	final_normalized = final_normalized < 0.05 ? 0 : final_normalized;
 8001aba:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8001abe:	f7fe fd63 	bl	8000588 <__aeabi_f2d>
 8001ac2:	a31b      	add	r3, pc, #108	@ (adr r3, 8001b30 <FEB_Normalized_Brake_Pedals+0xe0>)
 8001ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac8:	f7ff f828 	bl	8000b1c <__aeabi_dcmplt>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d002      	beq.n	8001ad8 <FEB_Normalized_Brake_Pedals+0x88>
 8001ad2:	f04f 0300 	mov.w	r3, #0
 8001ad6:	e001      	b.n	8001adc <FEB_Normalized_Brake_Pedals+0x8c>
 8001ad8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001adc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88


	if (brake_pres_2 < PRESSURE_START-20) {
 8001ae0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001ae4:	2ba8      	cmp	r3, #168	@ 0xa8
 8001ae6:	d802      	bhi.n	8001aee <FEB_Normalized_Brake_Pedals+0x9e>
		return 0.0;
 8001ae8:	f04f 0300 	mov.w	r3, #0
 8001aec:	e017      	b.n	8001b1e <FEB_Normalized_Brake_Pedals+0xce>
	}

	char buf[128];
	uint8_t buf_len;
	buf_len = sprintf(buf, "brake_Pos: %f\n", final_normalized);
 8001aee:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8001af2:	f7fe fd49 	bl	8000588 <__aeabi_f2d>
 8001af6:	4602      	mov	r2, r0
 8001af8:	460b      	mov	r3, r1
 8001afa:	1d38      	adds	r0, r7, #4
 8001afc:	490f      	ldr	r1, [pc, #60]	@ (8001b3c <FEB_Normalized_Brake_Pedals+0xec>)
 8001afe:	f004 fcd7 	bl	80064b0 <siprintf>
 8001b02:	4603      	mov	r3, r0
 8001b04:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

	HAL_UART_Transmit(&huart2,(uint8_t *)buf, buf_len, HAL_MAX_DELAY);
 8001b08:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001b0c:	b29a      	uxth	r2, r3
 8001b0e:	1d39      	adds	r1, r7, #4
 8001b10:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b14:	480a      	ldr	r0, [pc, #40]	@ (8001b40 <FEB_Normalized_Brake_Pedals+0xf0>)
 8001b16:	f003 fbed 	bl	80052f4 <HAL_UART_Transmit>

	return final_normalized;
 8001b1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 8001b1e:	ee07 3a90 	vmov	s15, r3
 8001b22:	eeb0 0a67 	vmov.f32	s0, s15
 8001b26:	3790      	adds	r7, #144	@ 0x90
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	f3af 8000 	nop.w
 8001b30:	9999999a 	.word	0x9999999a
 8001b34:	3fa99999 	.word	0x3fa99999
 8001b38:	408a2000 	.word	0x408a2000
 8001b3c:	08008858 	.word	0x08008858
 8001b40:	20000320 	.word	0x20000320
 8001b44:	00000000 	.word	0x00000000
 8001b48:	4067a000 	.word	0x4067a000

08001b4c <FEB_Normalized_CAN_sendBrake>:

void FEB_Normalized_CAN_sendBrake() {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b0a4      	sub	sp, #144	@ 0x90
 8001b50:	af00      	add	r7, sp, #0
	// Initialize transmission header
	FEB_CAN_Tx_Header.DLC = 2;
 8001b52:	4b2a      	ldr	r3, [pc, #168]	@ (8001bfc <FEB_Normalized_CAN_sendBrake+0xb0>)
 8001b54:	2202      	movs	r2, #2
 8001b56:	611a      	str	r2, [r3, #16]
	FEB_CAN_Tx_Header.StdId = FEB_CAN_NORMALIZED_BRAKE_FRAME_ID;
 8001b58:	4b28      	ldr	r3, [pc, #160]	@ (8001bfc <FEB_Normalized_CAN_sendBrake+0xb0>)
 8001b5a:	2205      	movs	r2, #5
 8001b5c:	601a      	str	r2, [r3, #0]
	FEB_CAN_Tx_Header.IDE = CAN_ID_STD;
 8001b5e:	4b27      	ldr	r3, [pc, #156]	@ (8001bfc <FEB_Normalized_CAN_sendBrake+0xb0>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
	FEB_CAN_Tx_Header.RTR = CAN_RTR_DATA;
 8001b64:	4b25      	ldr	r3, [pc, #148]	@ (8001bfc <FEB_Normalized_CAN_sendBrake+0xb0>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	60da      	str	r2, [r3, #12]
	FEB_CAN_Tx_Header.TransmitGlobalTime = DISABLE;
 8001b6a:	4b24      	ldr	r3, [pc, #144]	@ (8001bfc <FEB_Normalized_CAN_sendBrake+0xb0>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	751a      	strb	r2, [r3, #20]

	// Copy data to Tx buffer. This might be incorrect. It's possible you have to do some bit shifting
//	memcpy(FEB_CAN_Tx_Data, &normalized_brake, sizeof(float));
	FEB_Normalized_update_Brake();
 8001b70:	f7ff ff60 	bl	8001a34 <FEB_Normalized_update_Brake>
	memcpy(FEB_CAN_Tx_Data, &normalized_brake, sizeof(float)); // maybe?
 8001b74:	4b22      	ldr	r3, [pc, #136]	@ (8001c00 <FEB_Normalized_CAN_sendBrake+0xb4>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a22      	ldr	r2, [pc, #136]	@ (8001c04 <FEB_Normalized_CAN_sendBrake+0xb8>)
 8001b7a:	6013      	str	r3, [r2, #0]
	uint8_t converted_brake_val = (uint8_t)(normalized_brake * 100);
 8001b7c:	4b20      	ldr	r3, [pc, #128]	@ (8001c00 <FEB_Normalized_CAN_sendBrake+0xb4>)
 8001b7e:	edd3 7a00 	vldr	s15, [r3]
 8001b82:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001c08 <FEB_Normalized_CAN_sendBrake+0xbc>
 8001b86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b8e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001b92:	793b      	ldrb	r3, [r7, #4]
 8001b94:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

	FEB_CAN_Tx_Data[0] = converted_brake_val;
 8001b98:	4a1a      	ldr	r2, [pc, #104]	@ (8001c04 <FEB_Normalized_CAN_sendBrake+0xb8>)
 8001b9a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8001b9e:	7013      	strb	r3, [r2, #0]

	//Debug to see the position of the Brake position sensor


	// Delay until mailbox available
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {}
 8001ba0:	bf00      	nop
 8001ba2:	481a      	ldr	r0, [pc, #104]	@ (8001c0c <FEB_Normalized_CAN_sendBrake+0xc0>)
 8001ba4:	f001 fd6e 	bl	8003684 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d0f9      	beq.n	8001ba2 <FEB_Normalized_CAN_sendBrake+0x56>
//
	// Add Tx data to mailbox
	if (HAL_CAN_AddTxMessage(&hcan1, &FEB_CAN_Tx_Header, FEB_CAN_Tx_Data, &FEB_CAN_Tx_Mailbox) != HAL_OK) {
 8001bae:	4b18      	ldr	r3, [pc, #96]	@ (8001c10 <FEB_Normalized_CAN_sendBrake+0xc4>)
 8001bb0:	4a14      	ldr	r2, [pc, #80]	@ (8001c04 <FEB_Normalized_CAN_sendBrake+0xb8>)
 8001bb2:	4912      	ldr	r1, [pc, #72]	@ (8001bfc <FEB_Normalized_CAN_sendBrake+0xb0>)
 8001bb4:	4815      	ldr	r0, [pc, #84]	@ (8001c0c <FEB_Normalized_CAN_sendBrake+0xc0>)
 8001bb6:	f001 fc95 	bl	80034e4 <HAL_CAN_AddTxMessage>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d018      	beq.n	8001bf2 <FEB_Normalized_CAN_sendBrake+0xa6>
		//error - shutdown
		char buf[128];
		uint8_t buf_len;
		buf_len = sprintf(buf, "CAN MESSAGE FAIL TO SEND: %f\n", normalized_brake);
 8001bc0:	4b0f      	ldr	r3, [pc, #60]	@ (8001c00 <FEB_Normalized_CAN_sendBrake+0xb4>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7fe fcdf 	bl	8000588 <__aeabi_f2d>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	460b      	mov	r3, r1
 8001bce:	f107 000c 	add.w	r0, r7, #12
 8001bd2:	4910      	ldr	r1, [pc, #64]	@ (8001c14 <FEB_Normalized_CAN_sendBrake+0xc8>)
 8001bd4:	f004 fc6c 	bl	80064b0 <siprintf>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
		HAL_UART_Transmit(&huart2,(uint8_t *)buf, buf_len, HAL_MAX_DELAY);
 8001bde:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	f107 010c 	add.w	r1, r7, #12
 8001be8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001bec:	480a      	ldr	r0, [pc, #40]	@ (8001c18 <FEB_Normalized_CAN_sendBrake+0xcc>)
 8001bee:	f003 fb81 	bl	80052f4 <HAL_UART_Transmit>
	}

}
 8001bf2:	bf00      	nop
 8001bf4:	3790      	adds	r7, #144	@ 0x90
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20000210 	.word	0x20000210
 8001c00:	20000208 	.word	0x20000208
 8001c04:	20000244 	.word	0x20000244
 8001c08:	42c80000 	.word	0x42c80000
 8001c0c:	200002a4 	.word	0x200002a4
 8001c10:	20000254 	.word	0x20000254
 8001c14:	08008868 	.word	0x08008868
 8001c18:	20000320 	.word	0x20000320

08001c1c <FEB_CAN_Init>:
uint32_t FEB_CAN_Tx_Mailbox;
uint8_t setup = 0;

// **************************************** Functions ****************************************

void FEB_CAN_Init(void) {
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
	FEB_CAN_Filter_Config();
 8001c20:	f000 f814 	bl	8001c4c <FEB_CAN_Filter_Config>
	if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 8001c24:	4807      	ldr	r0, [pc, #28]	@ (8001c44 <FEB_CAN_Init+0x28>)
 8001c26:	f001 fc19 	bl	800345c <HAL_CAN_Start>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d002      	beq.n	8001c36 <FEB_CAN_Init+0x1a>
		setup = 1;
 8001c30:	4b05      	ldr	r3, [pc, #20]	@ (8001c48 <FEB_CAN_Init+0x2c>)
 8001c32:	2201      	movs	r2, #1
 8001c34:	701a      	strb	r2, [r3, #0]
        // Code Error - Shutdown
	}
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001c36:	2102      	movs	r1, #2
 8001c38:	4802      	ldr	r0, [pc, #8]	@ (8001c44 <FEB_CAN_Init+0x28>)
 8001c3a:	f001 fe7a 	bl	8003932 <HAL_CAN_ActivateNotification>
}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	200002a4 	.word	0x200002a4
 8001c48:	20000258 	.word	0x20000258

08001c4c <FEB_CAN_Filter_Config>:

void FEB_CAN_Filter_Config(void) {
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
	uint8_t filter_bank = 0;
 8001c52:	2300      	movs	r3, #0
 8001c54:	71fb      	strb	r3, [r7, #7]
    filter_bank = FEB_CAN_ICS_Filter(&hcan1, CAN_RX_FIFO0, filter_bank);
 8001c56:	79fb      	ldrb	r3, [r7, #7]
 8001c58:	461a      	mov	r2, r3
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	480c      	ldr	r0, [pc, #48]	@ (8001c90 <FEB_CAN_Filter_Config+0x44>)
 8001c5e:	f7ff fa03 	bl	8001068 <FEB_CAN_ICS_Filter>
 8001c62:	4603      	mov	r3, r0
 8001c64:	71fb      	strb	r3, [r7, #7]
    filter_bank = FEB_CAN_BMS_Filter_Config(&hcan1, CAN_RX_FIFO0,  filter_bank);
 8001c66:	79fb      	ldrb	r3, [r7, #7]
 8001c68:	461a      	mov	r2, r3
 8001c6a:	2100      	movs	r1, #0
 8001c6c:	4808      	ldr	r0, [pc, #32]	@ (8001c90 <FEB_CAN_Filter_Config+0x44>)
 8001c6e:	f7ff f983 	bl	8000f78 <FEB_CAN_BMS_Filter_Config>
 8001c72:	4603      	mov	r3, r0
 8001c74:	71fb      	strb	r3, [r7, #7]
    filter_bank = FEB_CAN_RMS_Filter_Config(&hcan1, CAN_RX_FIFO0, filter_bank);
 8001c76:	79fb      	ldrb	r3, [r7, #7]
 8001c78:	461a      	mov	r2, r3
 8001c7a:	2100      	movs	r1, #0
 8001c7c:	4804      	ldr	r0, [pc, #16]	@ (8001c90 <FEB_CAN_Filter_Config+0x44>)
 8001c7e:	f7ff fc23 	bl	80014c8 <FEB_CAN_RMS_Filter_Config>
 8001c82:	4603      	mov	r3, r0
 8001c84:	71fb      	strb	r3, [r7, #7]

	// Assign Filter
    // filter_bank = Function(&hcan1, CAN_RX_FIFO0, filter_bank);
}
 8001c86:	bf00      	nop
 8001c88:	3708      	adds	r7, #8
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	200002a4 	.word	0x200002a4

08001c94 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef* hcan) {
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &FEB_CAN_Rx_Header, FEB_CAN_Rx_Data) == HAL_OK) {
 8001c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001c9e:	4a0d      	ldr	r2, [pc, #52]	@ (8001cd4 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f001 fd23 	bl	80036ee <HAL_CAN_GetRxMessage>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d10b      	bne.n	8001cc6 <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
		FEB_CAN_ICS_Store_Msg(&FEB_CAN_Rx_Header, FEB_CAN_Rx_Data);
 8001cae:	4908      	ldr	r1, [pc, #32]	@ (8001cd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001cb0:	4808      	ldr	r0, [pc, #32]	@ (8001cd4 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001cb2:	f7ff fa1b 	bl	80010ec <FEB_CAN_ICS_Store_Msg>
		FEB_CAN_BMS_Store_Msg(&FEB_CAN_Rx_Header, FEB_CAN_Rx_Data);
 8001cb6:	4906      	ldr	r1, [pc, #24]	@ (8001cd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001cb8:	4806      	ldr	r0, [pc, #24]	@ (8001cd4 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001cba:	f7ff f9a1 	bl	8001000 <FEB_CAN_BMS_Store_Msg>
		FEB_CAN_RMS_Store_Msg(&FEB_CAN_Rx_Header, FEB_CAN_Rx_Data);
 8001cbe:	4904      	ldr	r1, [pc, #16]	@ (8001cd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001cc0:	4804      	ldr	r0, [pc, #16]	@ (8001cd4 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001cc2:	f7ff fc45 	bl	8001550 <FEB_CAN_RMS_Store_Msg>

	}
}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	2000024c 	.word	0x2000024c
 8001cd4:	20000228 	.word	0x20000228

08001cd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cdc:	f000 fca6 	bl	800262c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ce0:	f000 f810 	bl	8001d04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ce4:	f000 f960 	bl	8001fa8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001ce8:	f000 f934 	bl	8001f54 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8001cec:	f000 f8ce 	bl	8001e8c <MX_CAN1_Init>
  MX_I2C1_Init();
 8001cf0:	f000 f902 	bl	8001ef8 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001cf4:	f000 f878 	bl	8001de8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  FEB_Main_Setup();
 8001cf8:	f7ff fcd2 	bl	80016a0 <FEB_Main_Setup>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  FEB_Main_While();
 8001cfc:	f7ff fcde 	bl	80016bc <FEB_Main_While>
 8001d00:	e7fc      	b.n	8001cfc <main+0x24>
	...

08001d04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b094      	sub	sp, #80	@ 0x50
 8001d08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d0a:	f107 031c 	add.w	r3, r7, #28
 8001d0e:	2234      	movs	r2, #52	@ 0x34
 8001d10:	2100      	movs	r1, #0
 8001d12:	4618      	mov	r0, r3
 8001d14:	f004 fcae 	bl	8006674 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d18:	f107 0308 	add.w	r3, r7, #8
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	605a      	str	r2, [r3, #4]
 8001d22:	609a      	str	r2, [r3, #8]
 8001d24:	60da      	str	r2, [r3, #12]
 8001d26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d28:	2300      	movs	r3, #0
 8001d2a:	607b      	str	r3, [r7, #4]
 8001d2c:	4b2c      	ldr	r3, [pc, #176]	@ (8001de0 <SystemClock_Config+0xdc>)
 8001d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d30:	4a2b      	ldr	r2, [pc, #172]	@ (8001de0 <SystemClock_Config+0xdc>)
 8001d32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d36:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d38:	4b29      	ldr	r3, [pc, #164]	@ (8001de0 <SystemClock_Config+0xdc>)
 8001d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d40:	607b      	str	r3, [r7, #4]
 8001d42:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d44:	2300      	movs	r3, #0
 8001d46:	603b      	str	r3, [r7, #0]
 8001d48:	4b26      	ldr	r3, [pc, #152]	@ (8001de4 <SystemClock_Config+0xe0>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a25      	ldr	r2, [pc, #148]	@ (8001de4 <SystemClock_Config+0xe0>)
 8001d4e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001d52:	6013      	str	r3, [r2, #0]
 8001d54:	4b23      	ldr	r3, [pc, #140]	@ (8001de4 <SystemClock_Config+0xe0>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001d5c:	603b      	str	r3, [r7, #0]
 8001d5e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d60:	2301      	movs	r3, #1
 8001d62:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d64:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d68:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d6e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001d72:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001d74:	2304      	movs	r3, #4
 8001d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001d78:	23b4      	movs	r3, #180	@ 0xb4
 8001d7a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001d80:	2302      	movs	r3, #2
 8001d82:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001d84:	2302      	movs	r3, #2
 8001d86:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d88:	f107 031c 	add.w	r3, r7, #28
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f002 ffc3 	bl	8004d18 <HAL_RCC_OscConfig>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001d98:	f000 f98c 	bl	80020b4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001d9c:	f002 fc22 	bl	80045e4 <HAL_PWREx_EnableOverDrive>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001da6:	f000 f985 	bl	80020b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001daa:	230f      	movs	r3, #15
 8001dac:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dae:	2302      	movs	r3, #2
 8001db0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001db2:	2300      	movs	r3, #0
 8001db4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001db6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001dba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001dbc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dc0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001dc2:	f107 0308 	add.w	r3, r7, #8
 8001dc6:	2105      	movs	r1, #5
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f002 fc5b 	bl	8004684 <HAL_RCC_ClockConfig>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001dd4:	f000 f96e 	bl	80020b4 <Error_Handler>
  }
}
 8001dd8:	bf00      	nop
 8001dda:	3750      	adds	r7, #80	@ 0x50
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40023800 	.word	0x40023800
 8001de4:	40007000 	.word	0x40007000

08001de8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001dee:	463b      	mov	r3, r7
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	605a      	str	r2, [r3, #4]
 8001df6:	609a      	str	r2, [r3, #8]
 8001df8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001dfa:	4b21      	ldr	r3, [pc, #132]	@ (8001e80 <MX_ADC1_Init+0x98>)
 8001dfc:	4a21      	ldr	r2, [pc, #132]	@ (8001e84 <MX_ADC1_Init+0x9c>)
 8001dfe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001e00:	4b1f      	ldr	r3, [pc, #124]	@ (8001e80 <MX_ADC1_Init+0x98>)
 8001e02:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001e06:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001e08:	4b1d      	ldr	r3, [pc, #116]	@ (8001e80 <MX_ADC1_Init+0x98>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001e0e:	4b1c      	ldr	r3, [pc, #112]	@ (8001e80 <MX_ADC1_Init+0x98>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001e14:	4b1a      	ldr	r3, [pc, #104]	@ (8001e80 <MX_ADC1_Init+0x98>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e1a:	4b19      	ldr	r3, [pc, #100]	@ (8001e80 <MX_ADC1_Init+0x98>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e22:	4b17      	ldr	r3, [pc, #92]	@ (8001e80 <MX_ADC1_Init+0x98>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e28:	4b15      	ldr	r3, [pc, #84]	@ (8001e80 <MX_ADC1_Init+0x98>)
 8001e2a:	4a17      	ldr	r2, [pc, #92]	@ (8001e88 <MX_ADC1_Init+0xa0>)
 8001e2c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e2e:	4b14      	ldr	r3, [pc, #80]	@ (8001e80 <MX_ADC1_Init+0x98>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001e34:	4b12      	ldr	r3, [pc, #72]	@ (8001e80 <MX_ADC1_Init+0x98>)
 8001e36:	2201      	movs	r2, #1
 8001e38:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001e3a:	4b11      	ldr	r3, [pc, #68]	@ (8001e80 <MX_ADC1_Init+0x98>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e42:	4b0f      	ldr	r3, [pc, #60]	@ (8001e80 <MX_ADC1_Init+0x98>)
 8001e44:	2201      	movs	r2, #1
 8001e46:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e48:	480d      	ldr	r0, [pc, #52]	@ (8001e80 <MX_ADC1_Init+0x98>)
 8001e4a:	f000 fc85 	bl	8002758 <HAL_ADC_Init>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001e54:	f000 f92e 	bl	80020b4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001e60:	2300      	movs	r3, #0
 8001e62:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e64:	463b      	mov	r3, r7
 8001e66:	4619      	mov	r1, r3
 8001e68:	4805      	ldr	r0, [pc, #20]	@ (8001e80 <MX_ADC1_Init+0x98>)
 8001e6a:	f000 fe23 	bl	8002ab4 <HAL_ADC_ConfigChannel>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001e74:	f000 f91e 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e78:	bf00      	nop
 8001e7a:	3710      	adds	r7, #16
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	2000025c 	.word	0x2000025c
 8001e84:	40012000 	.word	0x40012000
 8001e88:	0f000001 	.word	0x0f000001

08001e8c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001e90:	4b17      	ldr	r3, [pc, #92]	@ (8001ef0 <MX_CAN1_Init+0x64>)
 8001e92:	4a18      	ldr	r2, [pc, #96]	@ (8001ef4 <MX_CAN1_Init+0x68>)
 8001e94:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 18;
 8001e96:	4b16      	ldr	r3, [pc, #88]	@ (8001ef0 <MX_CAN1_Init+0x64>)
 8001e98:	2212      	movs	r2, #18
 8001e9a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001e9c:	4b14      	ldr	r3, [pc, #80]	@ (8001ef0 <MX_CAN1_Init+0x64>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001ea2:	4b13      	ldr	r3, [pc, #76]	@ (8001ef0 <MX_CAN1_Init+0x64>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 8001ea8:	4b11      	ldr	r3, [pc, #68]	@ (8001ef0 <MX_CAN1_Init+0x64>)
 8001eaa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001eae:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001eb0:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef0 <MX_CAN1_Init+0x64>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef0 <MX_CAN1_Init+0x64>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef0 <MX_CAN1_Init+0x64>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef0 <MX_CAN1_Init+0x64>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001ec8:	4b09      	ldr	r3, [pc, #36]	@ (8001ef0 <MX_CAN1_Init+0x64>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001ece:	4b08      	ldr	r3, [pc, #32]	@ (8001ef0 <MX_CAN1_Init+0x64>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001ed4:	4b06      	ldr	r3, [pc, #24]	@ (8001ef0 <MX_CAN1_Init+0x64>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001eda:	4805      	ldr	r0, [pc, #20]	@ (8001ef0 <MX_CAN1_Init+0x64>)
 8001edc:	f001 f8e2 	bl	80030a4 <HAL_CAN_Init>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8001ee6:	f000 f8e5 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001eea:	bf00      	nop
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	200002a4 	.word	0x200002a4
 8001ef4:	40006400 	.word	0x40006400

08001ef8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001efc:	4b12      	ldr	r3, [pc, #72]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001efe:	4a13      	ldr	r2, [pc, #76]	@ (8001f4c <MX_I2C1_Init+0x54>)
 8001f00:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001f02:	4b11      	ldr	r3, [pc, #68]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f04:	4a12      	ldr	r2, [pc, #72]	@ (8001f50 <MX_I2C1_Init+0x58>)
 8001f06:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f08:	4b0f      	ldr	r3, [pc, #60]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f14:	4b0c      	ldr	r3, [pc, #48]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f16:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f1a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f22:	4b09      	ldr	r3, [pc, #36]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f28:	4b07      	ldr	r3, [pc, #28]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f2e:	4b06      	ldr	r3, [pc, #24]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f34:	4804      	ldr	r0, [pc, #16]	@ (8001f48 <MX_I2C1_Init+0x50>)
 8001f36:	f002 fa11 	bl	800435c <HAL_I2C_Init>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001f40:	f000 f8b8 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f44:	bf00      	nop
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	200002cc 	.word	0x200002cc
 8001f4c:	40005400 	.word	0x40005400
 8001f50:	000186a0 	.word	0x000186a0

08001f54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f58:	4b11      	ldr	r3, [pc, #68]	@ (8001fa0 <MX_USART2_UART_Init+0x4c>)
 8001f5a:	4a12      	ldr	r2, [pc, #72]	@ (8001fa4 <MX_USART2_UART_Init+0x50>)
 8001f5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f5e:	4b10      	ldr	r3, [pc, #64]	@ (8001fa0 <MX_USART2_UART_Init+0x4c>)
 8001f60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f66:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa0 <MX_USART2_UART_Init+0x4c>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa0 <MX_USART2_UART_Init+0x4c>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f72:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa0 <MX_USART2_UART_Init+0x4c>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f78:	4b09      	ldr	r3, [pc, #36]	@ (8001fa0 <MX_USART2_UART_Init+0x4c>)
 8001f7a:	220c      	movs	r2, #12
 8001f7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f7e:	4b08      	ldr	r3, [pc, #32]	@ (8001fa0 <MX_USART2_UART_Init+0x4c>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f84:	4b06      	ldr	r3, [pc, #24]	@ (8001fa0 <MX_USART2_UART_Init+0x4c>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f8a:	4805      	ldr	r0, [pc, #20]	@ (8001fa0 <MX_USART2_UART_Init+0x4c>)
 8001f8c:	f003 f962 	bl	8005254 <HAL_UART_Init>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f96:	f000 f88d 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	20000320 	.word	0x20000320
 8001fa4:	40004400 	.word	0x40004400

08001fa8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b08a      	sub	sp, #40	@ 0x28
 8001fac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fae:	f107 0314 	add.w	r3, r7, #20
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	601a      	str	r2, [r3, #0]
 8001fb6:	605a      	str	r2, [r3, #4]
 8001fb8:	609a      	str	r2, [r3, #8]
 8001fba:	60da      	str	r2, [r3, #12]
 8001fbc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	613b      	str	r3, [r7, #16]
 8001fc2:	4b39      	ldr	r3, [pc, #228]	@ (80020a8 <MX_GPIO_Init+0x100>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc6:	4a38      	ldr	r2, [pc, #224]	@ (80020a8 <MX_GPIO_Init+0x100>)
 8001fc8:	f043 0304 	orr.w	r3, r3, #4
 8001fcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fce:	4b36      	ldr	r3, [pc, #216]	@ (80020a8 <MX_GPIO_Init+0x100>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd2:	f003 0304 	and.w	r3, r3, #4
 8001fd6:	613b      	str	r3, [r7, #16]
 8001fd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fda:	2300      	movs	r3, #0
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	4b32      	ldr	r3, [pc, #200]	@ (80020a8 <MX_GPIO_Init+0x100>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe2:	4a31      	ldr	r2, [pc, #196]	@ (80020a8 <MX_GPIO_Init+0x100>)
 8001fe4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fe8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fea:	4b2f      	ldr	r3, [pc, #188]	@ (80020a8 <MX_GPIO_Init+0x100>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	60bb      	str	r3, [r7, #8]
 8001ffa:	4b2b      	ldr	r3, [pc, #172]	@ (80020a8 <MX_GPIO_Init+0x100>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffe:	4a2a      	ldr	r2, [pc, #168]	@ (80020a8 <MX_GPIO_Init+0x100>)
 8002000:	f043 0301 	orr.w	r3, r3, #1
 8002004:	6313      	str	r3, [r2, #48]	@ 0x30
 8002006:	4b28      	ldr	r3, [pc, #160]	@ (80020a8 <MX_GPIO_Init+0x100>)
 8002008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200a:	f003 0301 	and.w	r3, r3, #1
 800200e:	60bb      	str	r3, [r7, #8]
 8002010:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	607b      	str	r3, [r7, #4]
 8002016:	4b24      	ldr	r3, [pc, #144]	@ (80020a8 <MX_GPIO_Init+0x100>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201a:	4a23      	ldr	r2, [pc, #140]	@ (80020a8 <MX_GPIO_Init+0x100>)
 800201c:	f043 0302 	orr.w	r3, r3, #2
 8002020:	6313      	str	r3, [r2, #48]	@ 0x30
 8002022:	4b21      	ldr	r3, [pc, #132]	@ (80020a8 <MX_GPIO_Init+0x100>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	607b      	str	r3, [r7, #4]
 800202c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IVMeter_IND_Pin|RST_Pin, GPIO_PIN_RESET);
 800202e:	2200      	movs	r2, #0
 8002030:	2103      	movs	r1, #3
 8002032:	481e      	ldr	r0, [pc, #120]	@ (80020ac <MX_GPIO_Init+0x104>)
 8002034:	f002 f978 	bl	8004328 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002038:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800203c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800203e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002042:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002044:	2300      	movs	r3, #0
 8002046:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002048:	f107 0314 	add.w	r3, r7, #20
 800204c:	4619      	mov	r1, r3
 800204e:	4817      	ldr	r0, [pc, #92]	@ (80020ac <MX_GPIO_Init+0x104>)
 8002050:	f001 ffd6 	bl	8004000 <HAL_GPIO_Init>

  /*Configure GPIO pins : IVMeter_IND_Pin RST_Pin */
  GPIO_InitStruct.Pin = IVMeter_IND_Pin|RST_Pin;
 8002054:	2303      	movs	r3, #3
 8002056:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002058:	2301      	movs	r3, #1
 800205a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205c:	2300      	movs	r3, #0
 800205e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002060:	2300      	movs	r3, #0
 8002062:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002064:	f107 0314 	add.w	r3, r7, #20
 8002068:	4619      	mov	r1, r3
 800206a:	4810      	ldr	r0, [pc, #64]	@ (80020ac <MX_GPIO_Init+0x104>)
 800206c:	f001 ffc8 	bl	8004000 <HAL_GPIO_Init>

  /*Configure GPIO pins : IVL_Down_Pin IVTS_HALF_Pin SHUTDOWN_Pin PTS_HALF_Pin */
  GPIO_InitStruct.Pin = IVL_Down_Pin|IVTS_HALF_Pin|SHUTDOWN_Pin|PTS_HALF_Pin;
 8002070:	23f0      	movs	r3, #240	@ 0xf0
 8002072:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002074:	2300      	movs	r3, #0
 8002076:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002078:	2300      	movs	r3, #0
 800207a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800207c:	f107 0314 	add.w	r3, r7, #20
 8002080:	4619      	mov	r1, r3
 8002082:	480b      	ldr	r0, [pc, #44]	@ (80020b0 <MX_GPIO_Init+0x108>)
 8002084:	f001 ffbc 	bl	8004000 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTS_HALF_Pin */
  GPIO_InitStruct.Pin = BTS_HALF_Pin;
 8002088:	2320      	movs	r3, #32
 800208a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800208c:	2300      	movs	r3, #0
 800208e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002090:	2300      	movs	r3, #0
 8002092:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTS_HALF_GPIO_Port, &GPIO_InitStruct);
 8002094:	f107 0314 	add.w	r3, r7, #20
 8002098:	4619      	mov	r1, r3
 800209a:	4804      	ldr	r0, [pc, #16]	@ (80020ac <MX_GPIO_Init+0x104>)
 800209c:	f001 ffb0 	bl	8004000 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80020a0:	bf00      	nop
 80020a2:	3728      	adds	r7, #40	@ 0x28
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	40023800 	.word	0x40023800
 80020ac:	40020800 	.word	0x40020800
 80020b0:	40020000 	.word	0x40020000

080020b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020b8:	b672      	cpsid	i
}
 80020ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020bc:	bf00      	nop
 80020be:	e7fd      	b.n	80020bc <Error_Handler+0x8>

080020c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	607b      	str	r3, [r7, #4]
 80020ca:	4b10      	ldr	r3, [pc, #64]	@ (800210c <HAL_MspInit+0x4c>)
 80020cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ce:	4a0f      	ldr	r2, [pc, #60]	@ (800210c <HAL_MspInit+0x4c>)
 80020d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80020d6:	4b0d      	ldr	r3, [pc, #52]	@ (800210c <HAL_MspInit+0x4c>)
 80020d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020de:	607b      	str	r3, [r7, #4]
 80020e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	603b      	str	r3, [r7, #0]
 80020e6:	4b09      	ldr	r3, [pc, #36]	@ (800210c <HAL_MspInit+0x4c>)
 80020e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ea:	4a08      	ldr	r2, [pc, #32]	@ (800210c <HAL_MspInit+0x4c>)
 80020ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020f2:	4b06      	ldr	r3, [pc, #24]	@ (800210c <HAL_MspInit+0x4c>)
 80020f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020fa:	603b      	str	r3, [r7, #0]
 80020fc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80020fe:	2007      	movs	r0, #7
 8002100:	f001 ff3c 	bl	8003f7c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002104:	bf00      	nop
 8002106:	3708      	adds	r7, #8
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	40023800 	.word	0x40023800

08002110 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b08a      	sub	sp, #40	@ 0x28
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002118:	f107 0314 	add.w	r3, r7, #20
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	609a      	str	r2, [r3, #8]
 8002124:	60da      	str	r2, [r3, #12]
 8002126:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a24      	ldr	r2, [pc, #144]	@ (80021c0 <HAL_ADC_MspInit+0xb0>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d141      	bne.n	80021b6 <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	613b      	str	r3, [r7, #16]
 8002136:	4b23      	ldr	r3, [pc, #140]	@ (80021c4 <HAL_ADC_MspInit+0xb4>)
 8002138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800213a:	4a22      	ldr	r2, [pc, #136]	@ (80021c4 <HAL_ADC_MspInit+0xb4>)
 800213c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002140:	6453      	str	r3, [r2, #68]	@ 0x44
 8002142:	4b20      	ldr	r3, [pc, #128]	@ (80021c4 <HAL_ADC_MspInit+0xb4>)
 8002144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002146:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800214a:	613b      	str	r3, [r7, #16]
 800214c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	60fb      	str	r3, [r7, #12]
 8002152:	4b1c      	ldr	r3, [pc, #112]	@ (80021c4 <HAL_ADC_MspInit+0xb4>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002156:	4a1b      	ldr	r2, [pc, #108]	@ (80021c4 <HAL_ADC_MspInit+0xb4>)
 8002158:	f043 0304 	orr.w	r3, r3, #4
 800215c:	6313      	str	r3, [r2, #48]	@ 0x30
 800215e:	4b19      	ldr	r3, [pc, #100]	@ (80021c4 <HAL_ADC_MspInit+0xb4>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002162:	f003 0304 	and.w	r3, r3, #4
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	60bb      	str	r3, [r7, #8]
 800216e:	4b15      	ldr	r3, [pc, #84]	@ (80021c4 <HAL_ADC_MspInit+0xb4>)
 8002170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002172:	4a14      	ldr	r2, [pc, #80]	@ (80021c4 <HAL_ADC_MspInit+0xb4>)
 8002174:	f043 0301 	orr.w	r3, r3, #1
 8002178:	6313      	str	r3, [r2, #48]	@ 0x30
 800217a:	4b12      	ldr	r3, [pc, #72]	@ (80021c4 <HAL_ADC_MspInit+0xb4>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	60bb      	str	r3, [r7, #8]
 8002184:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> ADC1_IN13
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = brake1_Pin|brake2_Pin|brakeIn_Pin;
 8002186:	231c      	movs	r3, #28
 8002188:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800218a:	2303      	movs	r3, #3
 800218c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218e:	2300      	movs	r3, #0
 8002190:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002192:	f107 0314 	add.w	r3, r7, #20
 8002196:	4619      	mov	r1, r3
 8002198:	480b      	ldr	r0, [pc, #44]	@ (80021c8 <HAL_ADC_MspInit+0xb8>)
 800219a:	f001 ff31 	bl	8004000 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = acc1_Pin|acc2_Pin;
 800219e:	2303      	movs	r3, #3
 80021a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021a2:	2303      	movs	r3, #3
 80021a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a6:	2300      	movs	r3, #0
 80021a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021aa:	f107 0314 	add.w	r3, r7, #20
 80021ae:	4619      	mov	r1, r3
 80021b0:	4806      	ldr	r0, [pc, #24]	@ (80021cc <HAL_ADC_MspInit+0xbc>)
 80021b2:	f001 ff25 	bl	8004000 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80021b6:	bf00      	nop
 80021b8:	3728      	adds	r7, #40	@ 0x28
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	40012000 	.word	0x40012000
 80021c4:	40023800 	.word	0x40023800
 80021c8:	40020800 	.word	0x40020800
 80021cc:	40020000 	.word	0x40020000

080021d0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b08a      	sub	sp, #40	@ 0x28
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d8:	f107 0314 	add.w	r3, r7, #20
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	605a      	str	r2, [r3, #4]
 80021e2:	609a      	str	r2, [r3, #8]
 80021e4:	60da      	str	r2, [r3, #12]
 80021e6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a21      	ldr	r2, [pc, #132]	@ (8002274 <HAL_CAN_MspInit+0xa4>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d13c      	bne.n	800226c <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80021f2:	2300      	movs	r3, #0
 80021f4:	613b      	str	r3, [r7, #16]
 80021f6:	4b20      	ldr	r3, [pc, #128]	@ (8002278 <HAL_CAN_MspInit+0xa8>)
 80021f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021fa:	4a1f      	ldr	r2, [pc, #124]	@ (8002278 <HAL_CAN_MspInit+0xa8>)
 80021fc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002200:	6413      	str	r3, [r2, #64]	@ 0x40
 8002202:	4b1d      	ldr	r3, [pc, #116]	@ (8002278 <HAL_CAN_MspInit+0xa8>)
 8002204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800220a:	613b      	str	r3, [r7, #16]
 800220c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800220e:	2300      	movs	r3, #0
 8002210:	60fb      	str	r3, [r7, #12]
 8002212:	4b19      	ldr	r3, [pc, #100]	@ (8002278 <HAL_CAN_MspInit+0xa8>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002216:	4a18      	ldr	r2, [pc, #96]	@ (8002278 <HAL_CAN_MspInit+0xa8>)
 8002218:	f043 0301 	orr.w	r3, r3, #1
 800221c:	6313      	str	r3, [r2, #48]	@ 0x30
 800221e:	4b16      	ldr	r3, [pc, #88]	@ (8002278 <HAL_CAN_MspInit+0xa8>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002222:	f003 0301 	and.w	r3, r3, #1
 8002226:	60fb      	str	r3, [r7, #12]
 8002228:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800222a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800222e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002230:	2302      	movs	r3, #2
 8002232:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002234:	2300      	movs	r3, #0
 8002236:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002238:	2303      	movs	r3, #3
 800223a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800223c:	2309      	movs	r3, #9
 800223e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002240:	f107 0314 	add.w	r3, r7, #20
 8002244:	4619      	mov	r1, r3
 8002246:	480d      	ldr	r0, [pc, #52]	@ (800227c <HAL_CAN_MspInit+0xac>)
 8002248:	f001 feda 	bl	8004000 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800224c:	2200      	movs	r2, #0
 800224e:	2100      	movs	r1, #0
 8002250:	2014      	movs	r0, #20
 8002252:	f001 fe9e 	bl	8003f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002256:	2014      	movs	r0, #20
 8002258:	f001 feb7 	bl	8003fca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800225c:	2200      	movs	r2, #0
 800225e:	2100      	movs	r1, #0
 8002260:	2015      	movs	r0, #21
 8002262:	f001 fe96 	bl	8003f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8002266:	2015      	movs	r0, #21
 8002268:	f001 feaf 	bl	8003fca <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 800226c:	bf00      	nop
 800226e:	3728      	adds	r7, #40	@ 0x28
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40006400 	.word	0x40006400
 8002278:	40023800 	.word	0x40023800
 800227c:	40020000 	.word	0x40020000

08002280 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b08a      	sub	sp, #40	@ 0x28
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002288:	f107 0314 	add.w	r3, r7, #20
 800228c:	2200      	movs	r2, #0
 800228e:	601a      	str	r2, [r3, #0]
 8002290:	605a      	str	r2, [r3, #4]
 8002292:	609a      	str	r2, [r3, #8]
 8002294:	60da      	str	r2, [r3, #12]
 8002296:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a19      	ldr	r2, [pc, #100]	@ (8002304 <HAL_I2C_MspInit+0x84>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d12b      	bne.n	80022fa <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022a2:	2300      	movs	r3, #0
 80022a4:	613b      	str	r3, [r7, #16]
 80022a6:	4b18      	ldr	r3, [pc, #96]	@ (8002308 <HAL_I2C_MspInit+0x88>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022aa:	4a17      	ldr	r2, [pc, #92]	@ (8002308 <HAL_I2C_MspInit+0x88>)
 80022ac:	f043 0302 	orr.w	r3, r3, #2
 80022b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022b2:	4b15      	ldr	r3, [pc, #84]	@ (8002308 <HAL_I2C_MspInit+0x88>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	f003 0302 	and.w	r3, r3, #2
 80022ba:	613b      	str	r3, [r7, #16]
 80022bc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022be:	23c0      	movs	r3, #192	@ 0xc0
 80022c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022c2:	2312      	movs	r3, #18
 80022c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c6:	2300      	movs	r3, #0
 80022c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ca:	2303      	movs	r3, #3
 80022cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80022ce:	2304      	movs	r3, #4
 80022d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d2:	f107 0314 	add.w	r3, r7, #20
 80022d6:	4619      	mov	r1, r3
 80022d8:	480c      	ldr	r0, [pc, #48]	@ (800230c <HAL_I2C_MspInit+0x8c>)
 80022da:	f001 fe91 	bl	8004000 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022de:	2300      	movs	r3, #0
 80022e0:	60fb      	str	r3, [r7, #12]
 80022e2:	4b09      	ldr	r3, [pc, #36]	@ (8002308 <HAL_I2C_MspInit+0x88>)
 80022e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e6:	4a08      	ldr	r2, [pc, #32]	@ (8002308 <HAL_I2C_MspInit+0x88>)
 80022e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80022ee:	4b06      	ldr	r3, [pc, #24]	@ (8002308 <HAL_I2C_MspInit+0x88>)
 80022f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022f6:	60fb      	str	r3, [r7, #12]
 80022f8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80022fa:	bf00      	nop
 80022fc:	3728      	adds	r7, #40	@ 0x28
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	40005400 	.word	0x40005400
 8002308:	40023800 	.word	0x40023800
 800230c:	40020400 	.word	0x40020400

08002310 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b08a      	sub	sp, #40	@ 0x28
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002318:	f107 0314 	add.w	r3, r7, #20
 800231c:	2200      	movs	r2, #0
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	605a      	str	r2, [r3, #4]
 8002322:	609a      	str	r2, [r3, #8]
 8002324:	60da      	str	r2, [r3, #12]
 8002326:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a19      	ldr	r2, [pc, #100]	@ (8002394 <HAL_UART_MspInit+0x84>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d12b      	bne.n	800238a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002332:	2300      	movs	r3, #0
 8002334:	613b      	str	r3, [r7, #16]
 8002336:	4b18      	ldr	r3, [pc, #96]	@ (8002398 <HAL_UART_MspInit+0x88>)
 8002338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233a:	4a17      	ldr	r2, [pc, #92]	@ (8002398 <HAL_UART_MspInit+0x88>)
 800233c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002340:	6413      	str	r3, [r2, #64]	@ 0x40
 8002342:	4b15      	ldr	r3, [pc, #84]	@ (8002398 <HAL_UART_MspInit+0x88>)
 8002344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800234a:	613b      	str	r3, [r7, #16]
 800234c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800234e:	2300      	movs	r3, #0
 8002350:	60fb      	str	r3, [r7, #12]
 8002352:	4b11      	ldr	r3, [pc, #68]	@ (8002398 <HAL_UART_MspInit+0x88>)
 8002354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002356:	4a10      	ldr	r2, [pc, #64]	@ (8002398 <HAL_UART_MspInit+0x88>)
 8002358:	f043 0301 	orr.w	r3, r3, #1
 800235c:	6313      	str	r3, [r2, #48]	@ 0x30
 800235e:	4b0e      	ldr	r3, [pc, #56]	@ (8002398 <HAL_UART_MspInit+0x88>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002362:	f003 0301 	and.w	r3, r3, #1
 8002366:	60fb      	str	r3, [r7, #12]
 8002368:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800236a:	230c      	movs	r3, #12
 800236c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236e:	2302      	movs	r3, #2
 8002370:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002372:	2300      	movs	r3, #0
 8002374:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002376:	2303      	movs	r3, #3
 8002378:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800237a:	2307      	movs	r3, #7
 800237c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800237e:	f107 0314 	add.w	r3, r7, #20
 8002382:	4619      	mov	r1, r3
 8002384:	4805      	ldr	r0, [pc, #20]	@ (800239c <HAL_UART_MspInit+0x8c>)
 8002386:	f001 fe3b 	bl	8004000 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800238a:	bf00      	nop
 800238c:	3728      	adds	r7, #40	@ 0x28
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	40004400 	.word	0x40004400
 8002398:	40023800 	.word	0x40023800
 800239c:	40020000 	.word	0x40020000

080023a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023a4:	bf00      	nop
 80023a6:	e7fd      	b.n	80023a4 <NMI_Handler+0x4>

080023a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023ac:	bf00      	nop
 80023ae:	e7fd      	b.n	80023ac <HardFault_Handler+0x4>

080023b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023b4:	bf00      	nop
 80023b6:	e7fd      	b.n	80023b4 <MemManage_Handler+0x4>

080023b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023bc:	bf00      	nop
 80023be:	e7fd      	b.n	80023bc <BusFault_Handler+0x4>

080023c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023c4:	bf00      	nop
 80023c6:	e7fd      	b.n	80023c4 <UsageFault_Handler+0x4>

080023c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023cc:	bf00      	nop
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr

080023d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023d6:	b480      	push	{r7}
 80023d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023da:	bf00      	nop
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023e8:	bf00      	nop
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr

080023f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023f2:	b580      	push	{r7, lr}
 80023f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023f6:	f000 f96b 	bl	80026d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023fa:	bf00      	nop
 80023fc:	bd80      	pop	{r7, pc}
	...

08002400 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002404:	4802      	ldr	r0, [pc, #8]	@ (8002410 <CAN1_RX0_IRQHandler+0x10>)
 8002406:	f001 faba 	bl	800397e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800240a:	bf00      	nop
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	200002a4 	.word	0x200002a4

08002414 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002418:	4802      	ldr	r0, [pc, #8]	@ (8002424 <CAN1_RX1_IRQHandler+0x10>)
 800241a:	f001 fab0 	bl	800397e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800241e:	bf00      	nop
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	200002a4 	.word	0x200002a4

08002428 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  return 1;
 800242c:	2301      	movs	r3, #1
}
 800242e:	4618      	mov	r0, r3
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <_kill>:

int _kill(int pid, int sig)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002442:	f004 f933 	bl	80066ac <__errno>
 8002446:	4603      	mov	r3, r0
 8002448:	2216      	movs	r2, #22
 800244a:	601a      	str	r2, [r3, #0]
  return -1;
 800244c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002450:	4618      	mov	r0, r3
 8002452:	3708      	adds	r7, #8
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <_exit>:

void _exit (int status)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002460:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	f7ff ffe7 	bl	8002438 <_kill>
  while (1) {}    /* Make sure we hang here */
 800246a:	bf00      	nop
 800246c:	e7fd      	b.n	800246a <_exit+0x12>

0800246e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b086      	sub	sp, #24
 8002472:	af00      	add	r7, sp, #0
 8002474:	60f8      	str	r0, [r7, #12]
 8002476:	60b9      	str	r1, [r7, #8]
 8002478:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800247a:	2300      	movs	r3, #0
 800247c:	617b      	str	r3, [r7, #20]
 800247e:	e00a      	b.n	8002496 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002480:	f3af 8000 	nop.w
 8002484:	4601      	mov	r1, r0
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	1c5a      	adds	r2, r3, #1
 800248a:	60ba      	str	r2, [r7, #8]
 800248c:	b2ca      	uxtb	r2, r1
 800248e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	3301      	adds	r3, #1
 8002494:	617b      	str	r3, [r7, #20]
 8002496:	697a      	ldr	r2, [r7, #20]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	429a      	cmp	r2, r3
 800249c:	dbf0      	blt.n	8002480 <_read+0x12>
  }

  return len;
 800249e:	687b      	ldr	r3, [r7, #4]
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3718      	adds	r7, #24
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}

080024a8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024b4:	2300      	movs	r3, #0
 80024b6:	617b      	str	r3, [r7, #20]
 80024b8:	e009      	b.n	80024ce <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	1c5a      	adds	r2, r3, #1
 80024be:	60ba      	str	r2, [r7, #8]
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	4618      	mov	r0, r3
 80024c4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	3301      	adds	r3, #1
 80024cc:	617b      	str	r3, [r7, #20]
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	429a      	cmp	r2, r3
 80024d4:	dbf1      	blt.n	80024ba <_write+0x12>
  }
  return len;
 80024d6:	687b      	ldr	r3, [r7, #4]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3718      	adds	r7, #24
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <_close>:

int _close(int file)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002508:	605a      	str	r2, [r3, #4]
  return 0;
 800250a:	2300      	movs	r3, #0
}
 800250c:	4618      	mov	r0, r3
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <_isatty>:

int _isatty(int file)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002520:	2301      	movs	r3, #1
}
 8002522:	4618      	mov	r0, r3
 8002524:	370c      	adds	r7, #12
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr

0800252e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800252e:	b480      	push	{r7}
 8002530:	b085      	sub	sp, #20
 8002532:	af00      	add	r7, sp, #0
 8002534:	60f8      	str	r0, [r7, #12]
 8002536:	60b9      	str	r1, [r7, #8]
 8002538:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800253a:	2300      	movs	r3, #0
}
 800253c:	4618      	mov	r0, r3
 800253e:	3714      	adds	r7, #20
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b086      	sub	sp, #24
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002550:	4a14      	ldr	r2, [pc, #80]	@ (80025a4 <_sbrk+0x5c>)
 8002552:	4b15      	ldr	r3, [pc, #84]	@ (80025a8 <_sbrk+0x60>)
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800255c:	4b13      	ldr	r3, [pc, #76]	@ (80025ac <_sbrk+0x64>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d102      	bne.n	800256a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002564:	4b11      	ldr	r3, [pc, #68]	@ (80025ac <_sbrk+0x64>)
 8002566:	4a12      	ldr	r2, [pc, #72]	@ (80025b0 <_sbrk+0x68>)
 8002568:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800256a:	4b10      	ldr	r3, [pc, #64]	@ (80025ac <_sbrk+0x64>)
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	4413      	add	r3, r2
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	429a      	cmp	r2, r3
 8002576:	d207      	bcs.n	8002588 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002578:	f004 f898 	bl	80066ac <__errno>
 800257c:	4603      	mov	r3, r0
 800257e:	220c      	movs	r2, #12
 8002580:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002582:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002586:	e009      	b.n	800259c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002588:	4b08      	ldr	r3, [pc, #32]	@ (80025ac <_sbrk+0x64>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800258e:	4b07      	ldr	r3, [pc, #28]	@ (80025ac <_sbrk+0x64>)
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4413      	add	r3, r2
 8002596:	4a05      	ldr	r2, [pc, #20]	@ (80025ac <_sbrk+0x64>)
 8002598:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800259a:	68fb      	ldr	r3, [r7, #12]
}
 800259c:	4618      	mov	r0, r3
 800259e:	3718      	adds	r7, #24
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20020000 	.word	0x20020000
 80025a8:	00000400 	.word	0x00000400
 80025ac:	20000368 	.word	0x20000368
 80025b0:	200004c0 	.word	0x200004c0

080025b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025b8:	4b06      	ldr	r3, [pc, #24]	@ (80025d4 <SystemInit+0x20>)
 80025ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025be:	4a05      	ldr	r2, [pc, #20]	@ (80025d4 <SystemInit+0x20>)
 80025c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025c8:	bf00      	nop
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	e000ed00 	.word	0xe000ed00

080025d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80025d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002610 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80025dc:	f7ff ffea 	bl	80025b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025e0:	480c      	ldr	r0, [pc, #48]	@ (8002614 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025e2:	490d      	ldr	r1, [pc, #52]	@ (8002618 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025e4:	4a0d      	ldr	r2, [pc, #52]	@ (800261c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025e8:	e002      	b.n	80025f0 <LoopCopyDataInit>

080025ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025ee:	3304      	adds	r3, #4

080025f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025f4:	d3f9      	bcc.n	80025ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002620 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025f8:	4c0a      	ldr	r4, [pc, #40]	@ (8002624 <LoopFillZerobss+0x22>)
  movs r3, #0
 80025fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025fc:	e001      	b.n	8002602 <LoopFillZerobss>

080025fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002600:	3204      	adds	r2, #4

08002602 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002602:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002604:	d3fb      	bcc.n	80025fe <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002606:	f004 f857 	bl	80066b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800260a:	f7ff fb65 	bl	8001cd8 <main>
  bx  lr    
 800260e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002610:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002614:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002618:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800261c:	08008c20 	.word	0x08008c20
  ldr r2, =_sbss
 8002620:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002624:	200004bc 	.word	0x200004bc

08002628 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002628:	e7fe      	b.n	8002628 <ADC_IRQHandler>
	...

0800262c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002630:	4b0e      	ldr	r3, [pc, #56]	@ (800266c <HAL_Init+0x40>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a0d      	ldr	r2, [pc, #52]	@ (800266c <HAL_Init+0x40>)
 8002636:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800263a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800263c:	4b0b      	ldr	r3, [pc, #44]	@ (800266c <HAL_Init+0x40>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a0a      	ldr	r2, [pc, #40]	@ (800266c <HAL_Init+0x40>)
 8002642:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002646:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002648:	4b08      	ldr	r3, [pc, #32]	@ (800266c <HAL_Init+0x40>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a07      	ldr	r2, [pc, #28]	@ (800266c <HAL_Init+0x40>)
 800264e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002652:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002654:	2003      	movs	r0, #3
 8002656:	f001 fc91 	bl	8003f7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800265a:	2000      	movs	r0, #0
 800265c:	f000 f808 	bl	8002670 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002660:	f7ff fd2e 	bl	80020c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	40023c00 	.word	0x40023c00

08002670 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002678:	4b12      	ldr	r3, [pc, #72]	@ (80026c4 <HAL_InitTick+0x54>)
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	4b12      	ldr	r3, [pc, #72]	@ (80026c8 <HAL_InitTick+0x58>)
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	4619      	mov	r1, r3
 8002682:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002686:	fbb3 f3f1 	udiv	r3, r3, r1
 800268a:	fbb2 f3f3 	udiv	r3, r2, r3
 800268e:	4618      	mov	r0, r3
 8002690:	f001 fca9 	bl	8003fe6 <HAL_SYSTICK_Config>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e00e      	b.n	80026bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2b0f      	cmp	r3, #15
 80026a2:	d80a      	bhi.n	80026ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026a4:	2200      	movs	r2, #0
 80026a6:	6879      	ldr	r1, [r7, #4]
 80026a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80026ac:	f001 fc71 	bl	8003f92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026b0:	4a06      	ldr	r2, [pc, #24]	@ (80026cc <HAL_InitTick+0x5c>)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026b6:	2300      	movs	r3, #0
 80026b8:	e000      	b.n	80026bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3708      	adds	r7, #8
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	20000000 	.word	0x20000000
 80026c8:	20000008 	.word	0x20000008
 80026cc:	20000004 	.word	0x20000004

080026d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026d4:	4b06      	ldr	r3, [pc, #24]	@ (80026f0 <HAL_IncTick+0x20>)
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	461a      	mov	r2, r3
 80026da:	4b06      	ldr	r3, [pc, #24]	@ (80026f4 <HAL_IncTick+0x24>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4413      	add	r3, r2
 80026e0:	4a04      	ldr	r2, [pc, #16]	@ (80026f4 <HAL_IncTick+0x24>)
 80026e2:	6013      	str	r3, [r2, #0]
}
 80026e4:	bf00      	nop
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	20000008 	.word	0x20000008
 80026f4:	2000036c 	.word	0x2000036c

080026f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0
  return uwTick;
 80026fc:	4b03      	ldr	r3, [pc, #12]	@ (800270c <HAL_GetTick+0x14>)
 80026fe:	681b      	ldr	r3, [r3, #0]
}
 8002700:	4618      	mov	r0, r3
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	2000036c 	.word	0x2000036c

08002710 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002718:	f7ff ffee 	bl	80026f8 <HAL_GetTick>
 800271c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002728:	d005      	beq.n	8002736 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800272a:	4b0a      	ldr	r3, [pc, #40]	@ (8002754 <HAL_Delay+0x44>)
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	461a      	mov	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	4413      	add	r3, r2
 8002734:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002736:	bf00      	nop
 8002738:	f7ff ffde 	bl	80026f8 <HAL_GetTick>
 800273c:	4602      	mov	r2, r0
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	68fa      	ldr	r2, [r7, #12]
 8002744:	429a      	cmp	r2, r3
 8002746:	d8f7      	bhi.n	8002738 <HAL_Delay+0x28>
  {
  }
}
 8002748:	bf00      	nop
 800274a:	bf00      	nop
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	20000008 	.word	0x20000008

08002758 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002760:	2300      	movs	r3, #0
 8002762:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d101      	bne.n	800276e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e033      	b.n	80027d6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002772:	2b00      	cmp	r3, #0
 8002774:	d109      	bne.n	800278a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f7ff fcca 	bl	8002110 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800278e:	f003 0310 	and.w	r3, r3, #16
 8002792:	2b00      	cmp	r3, #0
 8002794:	d118      	bne.n	80027c8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800279e:	f023 0302 	bic.w	r3, r3, #2
 80027a2:	f043 0202 	orr.w	r2, r3, #2
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f000 fab4 	bl	8002d18 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ba:	f023 0303 	bic.w	r3, r3, #3
 80027be:	f043 0201 	orr.w	r2, r3, #1
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	641a      	str	r2, [r3, #64]	@ 0x40
 80027c6:	e001      	b.n	80027cc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80027d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3710      	adds	r7, #16
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
	...

080027e0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b085      	sub	sp, #20
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80027e8:	2300      	movs	r3, #0
 80027ea:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d101      	bne.n	80027fa <HAL_ADC_Start+0x1a>
 80027f6:	2302      	movs	r3, #2
 80027f8:	e0b2      	b.n	8002960 <HAL_ADC_Start+0x180>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2201      	movs	r2, #1
 80027fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	f003 0301 	and.w	r3, r3, #1
 800280c:	2b01      	cmp	r3, #1
 800280e:	d018      	beq.n	8002842 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	689a      	ldr	r2, [r3, #8]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f042 0201 	orr.w	r2, r2, #1
 800281e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002820:	4b52      	ldr	r3, [pc, #328]	@ (800296c <HAL_ADC_Start+0x18c>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a52      	ldr	r2, [pc, #328]	@ (8002970 <HAL_ADC_Start+0x190>)
 8002826:	fba2 2303 	umull	r2, r3, r2, r3
 800282a:	0c9a      	lsrs	r2, r3, #18
 800282c:	4613      	mov	r3, r2
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	4413      	add	r3, r2
 8002832:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002834:	e002      	b.n	800283c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	3b01      	subs	r3, #1
 800283a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d1f9      	bne.n	8002836 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	f003 0301 	and.w	r3, r3, #1
 800284c:	2b01      	cmp	r3, #1
 800284e:	d17a      	bne.n	8002946 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002854:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002858:	f023 0301 	bic.w	r3, r3, #1
 800285c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800286e:	2b00      	cmp	r3, #0
 8002870:	d007      	beq.n	8002882 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002876:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800287a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002886:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800288a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800288e:	d106      	bne.n	800289e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002894:	f023 0206 	bic.w	r2, r3, #6
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	645a      	str	r2, [r3, #68]	@ 0x44
 800289c:	e002      	b.n	80028a4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028ac:	4b31      	ldr	r3, [pc, #196]	@ (8002974 <HAL_ADC_Start+0x194>)
 80028ae:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80028b8:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f003 031f 	and.w	r3, r3, #31
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d12a      	bne.n	800291c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a2b      	ldr	r2, [pc, #172]	@ (8002978 <HAL_ADC_Start+0x198>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d015      	beq.n	80028fc <HAL_ADC_Start+0x11c>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a29      	ldr	r2, [pc, #164]	@ (800297c <HAL_ADC_Start+0x19c>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d105      	bne.n	80028e6 <HAL_ADC_Start+0x106>
 80028da:	4b26      	ldr	r3, [pc, #152]	@ (8002974 <HAL_ADC_Start+0x194>)
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f003 031f 	and.w	r3, r3, #31
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d00a      	beq.n	80028fc <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a25      	ldr	r2, [pc, #148]	@ (8002980 <HAL_ADC_Start+0x1a0>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d136      	bne.n	800295e <HAL_ADC_Start+0x17e>
 80028f0:	4b20      	ldr	r3, [pc, #128]	@ (8002974 <HAL_ADC_Start+0x194>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f003 0310 	and.w	r3, r3, #16
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d130      	bne.n	800295e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d129      	bne.n	800295e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	689a      	ldr	r2, [r3, #8]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002918:	609a      	str	r2, [r3, #8]
 800291a:	e020      	b.n	800295e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a15      	ldr	r2, [pc, #84]	@ (8002978 <HAL_ADC_Start+0x198>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d11b      	bne.n	800295e <HAL_ADC_Start+0x17e>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d114      	bne.n	800295e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	689a      	ldr	r2, [r3, #8]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002942:	609a      	str	r2, [r3, #8]
 8002944:	e00b      	b.n	800295e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294a:	f043 0210 	orr.w	r2, r3, #16
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002956:	f043 0201 	orr.w	r2, r3, #1
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800295e:	2300      	movs	r3, #0
}
 8002960:	4618      	mov	r0, r3
 8002962:	3714      	adds	r7, #20
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr
 800296c:	20000000 	.word	0x20000000
 8002970:	431bde83 	.word	0x431bde83
 8002974:	40012300 	.word	0x40012300
 8002978:	40012000 	.word	0x40012000
 800297c:	40012100 	.word	0x40012100
 8002980:	40012200 	.word	0x40012200

08002984 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800298e:	2300      	movs	r3, #0
 8002990:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800299c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029a0:	d113      	bne.n	80029ca <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80029ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029b0:	d10b      	bne.n	80029ca <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b6:	f043 0220 	orr.w	r2, r3, #32
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e063      	b.n	8002a92 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80029ca:	f7ff fe95 	bl	80026f8 <HAL_GetTick>
 80029ce:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80029d0:	e021      	b.n	8002a16 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80029d8:	d01d      	beq.n	8002a16 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d007      	beq.n	80029f0 <HAL_ADC_PollForConversion+0x6c>
 80029e0:	f7ff fe8a 	bl	80026f8 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	683a      	ldr	r2, [r7, #0]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d212      	bcs.n	8002a16 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d00b      	beq.n	8002a16 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a02:	f043 0204 	orr.w	r2, r3, #4
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e03d      	b.n	8002a92 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0302 	and.w	r3, r3, #2
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d1d6      	bne.n	80029d2 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f06f 0212 	mvn.w	r2, #18
 8002a2c:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a32:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d123      	bne.n	8002a90 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d11f      	bne.n	8002a90 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a56:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d006      	beq.n	8002a6c <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d111      	bne.n	8002a90 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a70:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d105      	bne.n	8002a90 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a88:	f043 0201 	orr.w	r2, r3, #1
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002a90:	2300      	movs	r3, #0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3710      	adds	r7, #16
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	b083      	sub	sp, #12
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d101      	bne.n	8002ad0 <HAL_ADC_ConfigChannel+0x1c>
 8002acc:	2302      	movs	r3, #2
 8002ace:	e113      	b.n	8002cf8 <HAL_ADC_ConfigChannel+0x244>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2b09      	cmp	r3, #9
 8002ade:	d925      	bls.n	8002b2c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68d9      	ldr	r1, [r3, #12]
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	461a      	mov	r2, r3
 8002aee:	4613      	mov	r3, r2
 8002af0:	005b      	lsls	r3, r3, #1
 8002af2:	4413      	add	r3, r2
 8002af4:	3b1e      	subs	r3, #30
 8002af6:	2207      	movs	r2, #7
 8002af8:	fa02 f303 	lsl.w	r3, r2, r3
 8002afc:	43da      	mvns	r2, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	400a      	ands	r2, r1
 8002b04:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68d9      	ldr	r1, [r3, #12]
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	689a      	ldr	r2, [r3, #8]
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	b29b      	uxth	r3, r3
 8002b16:	4618      	mov	r0, r3
 8002b18:	4603      	mov	r3, r0
 8002b1a:	005b      	lsls	r3, r3, #1
 8002b1c:	4403      	add	r3, r0
 8002b1e:	3b1e      	subs	r3, #30
 8002b20:	409a      	lsls	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	430a      	orrs	r2, r1
 8002b28:	60da      	str	r2, [r3, #12]
 8002b2a:	e022      	b.n	8002b72 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	6919      	ldr	r1, [r3, #16]
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	461a      	mov	r2, r3
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	4413      	add	r3, r2
 8002b40:	2207      	movs	r2, #7
 8002b42:	fa02 f303 	lsl.w	r3, r2, r3
 8002b46:	43da      	mvns	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	400a      	ands	r2, r1
 8002b4e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	6919      	ldr	r1, [r3, #16]
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	689a      	ldr	r2, [r3, #8]
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	4618      	mov	r0, r3
 8002b62:	4603      	mov	r3, r0
 8002b64:	005b      	lsls	r3, r3, #1
 8002b66:	4403      	add	r3, r0
 8002b68:	409a      	lsls	r2, r3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	2b06      	cmp	r3, #6
 8002b78:	d824      	bhi.n	8002bc4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	685a      	ldr	r2, [r3, #4]
 8002b84:	4613      	mov	r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	4413      	add	r3, r2
 8002b8a:	3b05      	subs	r3, #5
 8002b8c:	221f      	movs	r2, #31
 8002b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b92:	43da      	mvns	r2, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	400a      	ands	r2, r1
 8002b9a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	4618      	mov	r0, r3
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685a      	ldr	r2, [r3, #4]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	4413      	add	r3, r2
 8002bb4:	3b05      	subs	r3, #5
 8002bb6:	fa00 f203 	lsl.w	r2, r0, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bc2:	e04c      	b.n	8002c5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	2b0c      	cmp	r3, #12
 8002bca:	d824      	bhi.n	8002c16 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685a      	ldr	r2, [r3, #4]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	4413      	add	r3, r2
 8002bdc:	3b23      	subs	r3, #35	@ 0x23
 8002bde:	221f      	movs	r2, #31
 8002be0:	fa02 f303 	lsl.w	r3, r2, r3
 8002be4:	43da      	mvns	r2, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	400a      	ands	r2, r1
 8002bec:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685a      	ldr	r2, [r3, #4]
 8002c00:	4613      	mov	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	4413      	add	r3, r2
 8002c06:	3b23      	subs	r3, #35	@ 0x23
 8002c08:	fa00 f203 	lsl.w	r2, r0, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	430a      	orrs	r2, r1
 8002c12:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c14:	e023      	b.n	8002c5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685a      	ldr	r2, [r3, #4]
 8002c20:	4613      	mov	r3, r2
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	4413      	add	r3, r2
 8002c26:	3b41      	subs	r3, #65	@ 0x41
 8002c28:	221f      	movs	r2, #31
 8002c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2e:	43da      	mvns	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	400a      	ands	r2, r1
 8002c36:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	4618      	mov	r0, r3
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	685a      	ldr	r2, [r3, #4]
 8002c4a:	4613      	mov	r3, r2
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	4413      	add	r3, r2
 8002c50:	3b41      	subs	r3, #65	@ 0x41
 8002c52:	fa00 f203 	lsl.w	r2, r0, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c5e:	4b29      	ldr	r3, [pc, #164]	@ (8002d04 <HAL_ADC_ConfigChannel+0x250>)
 8002c60:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a28      	ldr	r2, [pc, #160]	@ (8002d08 <HAL_ADC_ConfigChannel+0x254>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d10f      	bne.n	8002c8c <HAL_ADC_ConfigChannel+0x1d8>
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	2b12      	cmp	r3, #18
 8002c72:	d10b      	bne.n	8002c8c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a1d      	ldr	r2, [pc, #116]	@ (8002d08 <HAL_ADC_ConfigChannel+0x254>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d12b      	bne.n	8002cee <HAL_ADC_ConfigChannel+0x23a>
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a1c      	ldr	r2, [pc, #112]	@ (8002d0c <HAL_ADC_ConfigChannel+0x258>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d003      	beq.n	8002ca8 <HAL_ADC_ConfigChannel+0x1f4>
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2b11      	cmp	r3, #17
 8002ca6:	d122      	bne.n	8002cee <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a11      	ldr	r2, [pc, #68]	@ (8002d0c <HAL_ADC_ConfigChannel+0x258>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d111      	bne.n	8002cee <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002cca:	4b11      	ldr	r3, [pc, #68]	@ (8002d10 <HAL_ADC_ConfigChannel+0x25c>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a11      	ldr	r2, [pc, #68]	@ (8002d14 <HAL_ADC_ConfigChannel+0x260>)
 8002cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd4:	0c9a      	lsrs	r2, r3, #18
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	4413      	add	r3, r2
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002ce0:	e002      	b.n	8002ce8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	3b01      	subs	r3, #1
 8002ce6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1f9      	bne.n	8002ce2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3714      	adds	r7, #20
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr
 8002d04:	40012300 	.word	0x40012300
 8002d08:	40012000 	.word	0x40012000
 8002d0c:	10000012 	.word	0x10000012
 8002d10:	20000000 	.word	0x20000000
 8002d14:	431bde83 	.word	0x431bde83

08002d18 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d20:	4b79      	ldr	r3, [pc, #484]	@ (8002f08 <ADC_Init+0x1f0>)
 8002d22:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	685a      	ldr	r2, [r3, #4]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	431a      	orrs	r2, r3
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	685a      	ldr	r2, [r3, #4]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d4c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	6859      	ldr	r1, [r3, #4]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	691b      	ldr	r3, [r3, #16]
 8002d58:	021a      	lsls	r2, r3, #8
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002d70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	6859      	ldr	r1, [r3, #4]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	430a      	orrs	r2, r1
 8002d82:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	689a      	ldr	r2, [r3, #8]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d92:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	6899      	ldr	r1, [r3, #8]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	68da      	ldr	r2, [r3, #12]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	430a      	orrs	r2, r1
 8002da4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002daa:	4a58      	ldr	r2, [pc, #352]	@ (8002f0c <ADC_Init+0x1f4>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d022      	beq.n	8002df6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	689a      	ldr	r2, [r3, #8]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002dbe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	6899      	ldr	r1, [r3, #8]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	689a      	ldr	r2, [r3, #8]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002de0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	6899      	ldr	r1, [r3, #8]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	430a      	orrs	r2, r1
 8002df2:	609a      	str	r2, [r3, #8]
 8002df4:	e00f      	b.n	8002e16 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	689a      	ldr	r2, [r3, #8]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002e14:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	689a      	ldr	r2, [r3, #8]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 0202 	bic.w	r2, r2, #2
 8002e24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	6899      	ldr	r1, [r3, #8]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	7e1b      	ldrb	r3, [r3, #24]
 8002e30:	005a      	lsls	r2, r3, #1
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d01b      	beq.n	8002e7c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	685a      	ldr	r2, [r3, #4]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e52:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	685a      	ldr	r2, [r3, #4]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002e62:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	6859      	ldr	r1, [r3, #4]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	035a      	lsls	r2, r3, #13
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	430a      	orrs	r2, r1
 8002e78:	605a      	str	r2, [r3, #4]
 8002e7a:	e007      	b.n	8002e8c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	685a      	ldr	r2, [r3, #4]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e8a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002e9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	69db      	ldr	r3, [r3, #28]
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	051a      	lsls	r2, r3, #20
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	689a      	ldr	r2, [r3, #8]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002ec0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	6899      	ldr	r1, [r3, #8]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ece:	025a      	lsls	r2, r3, #9
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	689a      	ldr	r2, [r3, #8]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ee6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	6899      	ldr	r1, [r3, #8]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	029a      	lsls	r2, r3, #10
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	430a      	orrs	r2, r1
 8002efa:	609a      	str	r2, [r3, #8]
}
 8002efc:	bf00      	nop
 8002efe:	3714      	adds	r7, #20
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr
 8002f08:	40012300 	.word	0x40012300
 8002f0c:	0f000001 	.word	0x0f000001

08002f10 <HAL_ADCEx_InjectedStart>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b087      	sub	sp, #28
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	617b      	str	r3, [r7, #20]
 8002f20:	2300      	movs	r3, #0
 8002f22:	613b      	str	r3, [r7, #16]
  ADC_Common_TypeDef *tmpADC_Common;

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d101      	bne.n	8002f32 <HAL_ADCEx_InjectedStart+0x22>
 8002f2e:	2302      	movs	r3, #2
 8002f30:	e0aa      	b.n	8003088 <HAL_ADCEx_InjectedStart+0x178>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2201      	movs	r2, #1
 8002f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */

  /* Check if ADC peripheral is disabled in order to enable it and wait during
     Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	f003 0301 	and.w	r3, r3, #1
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d018      	beq.n	8002f7a <HAL_ADCEx_InjectedStart+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	689a      	ldr	r2, [r3, #8]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f042 0201 	orr.w	r2, r2, #1
 8002f56:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f58:	4b4e      	ldr	r3, [pc, #312]	@ (8003094 <HAL_ADCEx_InjectedStart+0x184>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a4e      	ldr	r2, [pc, #312]	@ (8003098 <HAL_ADCEx_InjectedStart+0x188>)
 8002f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f62:	0c9a      	lsrs	r2, r3, #18
 8002f64:	4613      	mov	r3, r2
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	4413      	add	r3, r2
 8002f6a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002f6c:	e002      	b.n	8002f74 <HAL_ADCEx_InjectedStart+0x64>
    {
      counter--;
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	3b01      	subs	r3, #1
 8002f72:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1f9      	bne.n	8002f6e <HAL_ADCEx_InjectedStart+0x5e>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d172      	bne.n	800306e <HAL_ADCEx_InjectedStart+0x15e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f8c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002f90:	f023 0301 	bic.w	r3, r3, #1
 8002f94:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d102      	bne.n	8002fae <HAL_ADCEx_InjectedStart+0x9e>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f06f 0204 	mvn.w	r2, #4
 8002fbe:	601a      	str	r2, [r3, #0]

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fc0:	4b36      	ldr	r3, [pc, #216]	@ (800309c <HAL_ADCEx_InjectedStart+0x18c>)
 8002fc2:	60fb      	str	r3, [r7, #12]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f003 031f 	and.w	r3, r3, #31
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d124      	bne.n	800301a <HAL_ADCEx_InjectedStart+0x10a>
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	bf0c      	ite	eq
 8002fde:	2301      	moveq	r3, #1
 8002fe0:	2300      	movne	r3, #0
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	bf0c      	ite	eq
 8002ff4:	2301      	moveq	r3, #1
 8002ff6:	2300      	movne	r3, #0
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	613b      	str	r3, [r7, #16]
      if (tmp1 && tmp2)
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d041      	beq.n	8003086 <HAL_ADCEx_InjectedStart+0x176>
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d03e      	beq.n	8003086 <HAL_ADCEx_InjectedStart+0x176>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	689a      	ldr	r2, [r3, #8]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8003016:	609a      	str	r2, [r3, #8]
 8003018:	e035      	b.n	8003086 <HAL_ADCEx_InjectedStart+0x176>
      }
    }
    else
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003024:	2b00      	cmp	r3, #0
 8003026:	bf0c      	ite	eq
 8003028:	2301      	moveq	r3, #1
 800302a:	2300      	movne	r3, #0
 800302c:	b2db      	uxtb	r3, r3
 800302e:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800303a:	2b00      	cmp	r3, #0
 800303c:	bf0c      	ite	eq
 800303e:	2301      	moveq	r3, #1
 8003040:	2300      	movne	r3, #0
 8003042:	b2db      	uxtb	r3, r3
 8003044:	613b      	str	r3, [r7, #16]
      if ((hadc->Instance == ADC1) && tmp1 && tmp2)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a15      	ldr	r2, [pc, #84]	@ (80030a0 <HAL_ADCEx_InjectedStart+0x190>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d11a      	bne.n	8003086 <HAL_ADCEx_InjectedStart+0x176>
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d017      	beq.n	8003086 <HAL_ADCEx_InjectedStart+0x176>
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d014      	beq.n	8003086 <HAL_ADCEx_InjectedStart+0x176>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	689a      	ldr	r2, [r3, #8]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 800306a:	609a      	str	r2, [r3, #8]
 800306c:	e00b      	b.n	8003086 <HAL_ADCEx_InjectedStart+0x176>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003072:	f043 0210 	orr.w	r2, r3, #16
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800307e:	f043 0201 	orr.w	r2, r3, #1
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	371c      	adds	r7, #28
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr
 8003094:	20000000 	.word	0x20000000
 8003098:	431bde83 	.word	0x431bde83
 800309c:	40012300 	.word	0x40012300
 80030a0:	40012000 	.word	0x40012000

080030a4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d101      	bne.n	80030b6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e0ed      	b.n	8003292 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d102      	bne.n	80030c8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f7ff f884 	bl	80021d0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f042 0201 	orr.w	r2, r2, #1
 80030d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030d8:	f7ff fb0e 	bl	80026f8 <HAL_GetTick>
 80030dc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80030de:	e012      	b.n	8003106 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80030e0:	f7ff fb0a 	bl	80026f8 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	2b0a      	cmp	r3, #10
 80030ec:	d90b      	bls.n	8003106 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030f2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2205      	movs	r2, #5
 80030fe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e0c5      	b.n	8003292 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f003 0301 	and.w	r3, r3, #1
 8003110:	2b00      	cmp	r3, #0
 8003112:	d0e5      	beq.n	80030e0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f022 0202 	bic.w	r2, r2, #2
 8003122:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003124:	f7ff fae8 	bl	80026f8 <HAL_GetTick>
 8003128:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800312a:	e012      	b.n	8003152 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800312c:	f7ff fae4 	bl	80026f8 <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	2b0a      	cmp	r3, #10
 8003138:	d90b      	bls.n	8003152 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800313e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2205      	movs	r2, #5
 800314a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e09f      	b.n	8003292 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f003 0302 	and.w	r3, r3, #2
 800315c:	2b00      	cmp	r3, #0
 800315e:	d1e5      	bne.n	800312c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	7e1b      	ldrb	r3, [r3, #24]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d108      	bne.n	800317a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003176:	601a      	str	r2, [r3, #0]
 8003178:	e007      	b.n	800318a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003188:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	7e5b      	ldrb	r3, [r3, #25]
 800318e:	2b01      	cmp	r3, #1
 8003190:	d108      	bne.n	80031a4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80031a0:	601a      	str	r2, [r3, #0]
 80031a2:	e007      	b.n	80031b4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	7e9b      	ldrb	r3, [r3, #26]
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d108      	bne.n	80031ce <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f042 0220 	orr.w	r2, r2, #32
 80031ca:	601a      	str	r2, [r3, #0]
 80031cc:	e007      	b.n	80031de <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f022 0220 	bic.w	r2, r2, #32
 80031dc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	7edb      	ldrb	r3, [r3, #27]
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d108      	bne.n	80031f8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f022 0210 	bic.w	r2, r2, #16
 80031f4:	601a      	str	r2, [r3, #0]
 80031f6:	e007      	b.n	8003208 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f042 0210 	orr.w	r2, r2, #16
 8003206:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	7f1b      	ldrb	r3, [r3, #28]
 800320c:	2b01      	cmp	r3, #1
 800320e:	d108      	bne.n	8003222 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f042 0208 	orr.w	r2, r2, #8
 800321e:	601a      	str	r2, [r3, #0]
 8003220:	e007      	b.n	8003232 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f022 0208 	bic.w	r2, r2, #8
 8003230:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	7f5b      	ldrb	r3, [r3, #29]
 8003236:	2b01      	cmp	r3, #1
 8003238:	d108      	bne.n	800324c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f042 0204 	orr.w	r2, r2, #4
 8003248:	601a      	str	r2, [r3, #0]
 800324a:	e007      	b.n	800325c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f022 0204 	bic.w	r2, r2, #4
 800325a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	689a      	ldr	r2, [r3, #8]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	431a      	orrs	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	691b      	ldr	r3, [r3, #16]
 800326a:	431a      	orrs	r2, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	695b      	ldr	r3, [r3, #20]
 8003270:	ea42 0103 	orr.w	r1, r2, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	1e5a      	subs	r2, r3, #1
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	430a      	orrs	r2, r1
 8003280:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2200      	movs	r2, #0
 8003286:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2201      	movs	r2, #1
 800328c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003290:	2300      	movs	r3, #0
}
 8003292:	4618      	mov	r0, r3
 8003294:	3710      	adds	r7, #16
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
	...

0800329c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800329c:	b480      	push	{r7}
 800329e:	b087      	sub	sp, #28
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032b2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80032b4:	7cfb      	ldrb	r3, [r7, #19]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d003      	beq.n	80032c2 <HAL_CAN_ConfigFilter+0x26>
 80032ba:	7cfb      	ldrb	r3, [r7, #19]
 80032bc:	2b02      	cmp	r3, #2
 80032be:	f040 80be 	bne.w	800343e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80032c2:	4b65      	ldr	r3, [pc, #404]	@ (8003458 <HAL_CAN_ConfigFilter+0x1bc>)
 80032c4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80032cc:	f043 0201 	orr.w	r2, r3, #1
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80032dc:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f0:	021b      	lsls	r3, r3, #8
 80032f2:	431a      	orrs	r2, r3
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	695b      	ldr	r3, [r3, #20]
 80032fe:	f003 031f 	and.w	r3, r3, #31
 8003302:	2201      	movs	r2, #1
 8003304:	fa02 f303 	lsl.w	r3, r2, r3
 8003308:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	43db      	mvns	r3, r3
 8003314:	401a      	ands	r2, r3
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	69db      	ldr	r3, [r3, #28]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d123      	bne.n	800336c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	43db      	mvns	r3, r3
 800332e:	401a      	ands	r2, r3
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003342:	683a      	ldr	r2, [r7, #0]
 8003344:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003346:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	3248      	adds	r2, #72	@ 0x48
 800334c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003360:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003362:	6979      	ldr	r1, [r7, #20]
 8003364:	3348      	adds	r3, #72	@ 0x48
 8003366:	00db      	lsls	r3, r3, #3
 8003368:	440b      	add	r3, r1
 800336a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	69db      	ldr	r3, [r3, #28]
 8003370:	2b01      	cmp	r3, #1
 8003372:	d122      	bne.n	80033ba <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	431a      	orrs	r2, r3
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003390:	683a      	ldr	r2, [r7, #0]
 8003392:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003394:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	3248      	adds	r2, #72	@ 0x48
 800339a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80033ae:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80033b0:	6979      	ldr	r1, [r7, #20]
 80033b2:	3348      	adds	r3, #72	@ 0x48
 80033b4:	00db      	lsls	r3, r3, #3
 80033b6:	440b      	add	r3, r1
 80033b8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d109      	bne.n	80033d6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	43db      	mvns	r3, r3
 80033cc:	401a      	ands	r2, r3
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80033d4:	e007      	b.n	80033e6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	431a      	orrs	r2, r3
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	691b      	ldr	r3, [r3, #16]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d109      	bne.n	8003402 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	43db      	mvns	r3, r3
 80033f8:	401a      	ands	r2, r3
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8003400:	e007      	b.n	8003412 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	431a      	orrs	r2, r3
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	6a1b      	ldr	r3, [r3, #32]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d107      	bne.n	800342a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	431a      	orrs	r2, r3
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003430:	f023 0201 	bic.w	r2, r3, #1
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800343a:	2300      	movs	r3, #0
 800343c:	e006      	b.n	800344c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003442:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
  }
}
 800344c:	4618      	mov	r0, r3
 800344e:	371c      	adds	r7, #28
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr
 8003458:	40006400 	.word	0x40006400

0800345c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f893 3020 	ldrb.w	r3, [r3, #32]
 800346a:	b2db      	uxtb	r3, r3
 800346c:	2b01      	cmp	r3, #1
 800346e:	d12e      	bne.n	80034ce <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2202      	movs	r2, #2
 8003474:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f022 0201 	bic.w	r2, r2, #1
 8003486:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003488:	f7ff f936 	bl	80026f8 <HAL_GetTick>
 800348c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800348e:	e012      	b.n	80034b6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003490:	f7ff f932 	bl	80026f8 <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	2b0a      	cmp	r3, #10
 800349c:	d90b      	bls.n	80034b6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2205      	movs	r2, #5
 80034ae:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e012      	b.n	80034dc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f003 0301 	and.w	r3, r3, #1
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d1e5      	bne.n	8003490 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2200      	movs	r2, #0
 80034c8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80034ca:	2300      	movs	r3, #0
 80034cc:	e006      	b.n	80034dc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
  }
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3710      	adds	r7, #16
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b089      	sub	sp, #36	@ 0x24
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	607a      	str	r2, [r7, #4]
 80034f0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034f8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003502:	7ffb      	ldrb	r3, [r7, #31]
 8003504:	2b01      	cmp	r3, #1
 8003506:	d003      	beq.n	8003510 <HAL_CAN_AddTxMessage+0x2c>
 8003508:	7ffb      	ldrb	r3, [r7, #31]
 800350a:	2b02      	cmp	r3, #2
 800350c:	f040 80ad 	bne.w	800366a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d10a      	bne.n	8003530 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003520:	2b00      	cmp	r3, #0
 8003522:	d105      	bne.n	8003530 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800352a:	2b00      	cmp	r3, #0
 800352c:	f000 8095 	beq.w	800365a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003530:	69bb      	ldr	r3, [r7, #24]
 8003532:	0e1b      	lsrs	r3, r3, #24
 8003534:	f003 0303 	and.w	r3, r3, #3
 8003538:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800353a:	2201      	movs	r2, #1
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	409a      	lsls	r2, r3
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d10d      	bne.n	8003568 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003556:	68f9      	ldr	r1, [r7, #12]
 8003558:	6809      	ldr	r1, [r1, #0]
 800355a:	431a      	orrs	r2, r3
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	3318      	adds	r3, #24
 8003560:	011b      	lsls	r3, r3, #4
 8003562:	440b      	add	r3, r1
 8003564:	601a      	str	r2, [r3, #0]
 8003566:	e00f      	b.n	8003588 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003572:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003578:	68f9      	ldr	r1, [r7, #12]
 800357a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800357c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	3318      	adds	r3, #24
 8003582:	011b      	lsls	r3, r3, #4
 8003584:	440b      	add	r3, r1
 8003586:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6819      	ldr	r1, [r3, #0]
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	691a      	ldr	r2, [r3, #16]
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	3318      	adds	r3, #24
 8003594:	011b      	lsls	r3, r3, #4
 8003596:	440b      	add	r3, r1
 8003598:	3304      	adds	r3, #4
 800359a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	7d1b      	ldrb	r3, [r3, #20]
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d111      	bne.n	80035c8 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	3318      	adds	r3, #24
 80035ac:	011b      	lsls	r3, r3, #4
 80035ae:	4413      	add	r3, r2
 80035b0:	3304      	adds	r3, #4
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	68fa      	ldr	r2, [r7, #12]
 80035b6:	6811      	ldr	r1, [r2, #0]
 80035b8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	3318      	adds	r3, #24
 80035c0:	011b      	lsls	r3, r3, #4
 80035c2:	440b      	add	r3, r1
 80035c4:	3304      	adds	r3, #4
 80035c6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	3307      	adds	r3, #7
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	061a      	lsls	r2, r3, #24
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	3306      	adds	r3, #6
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	041b      	lsls	r3, r3, #16
 80035d8:	431a      	orrs	r2, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	3305      	adds	r3, #5
 80035de:	781b      	ldrb	r3, [r3, #0]
 80035e0:	021b      	lsls	r3, r3, #8
 80035e2:	4313      	orrs	r3, r2
 80035e4:	687a      	ldr	r2, [r7, #4]
 80035e6:	3204      	adds	r2, #4
 80035e8:	7812      	ldrb	r2, [r2, #0]
 80035ea:	4610      	mov	r0, r2
 80035ec:	68fa      	ldr	r2, [r7, #12]
 80035ee:	6811      	ldr	r1, [r2, #0]
 80035f0:	ea43 0200 	orr.w	r2, r3, r0
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	011b      	lsls	r3, r3, #4
 80035f8:	440b      	add	r3, r1
 80035fa:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80035fe:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	3303      	adds	r3, #3
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	061a      	lsls	r2, r3, #24
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	3302      	adds	r3, #2
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	041b      	lsls	r3, r3, #16
 8003610:	431a      	orrs	r2, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	3301      	adds	r3, #1
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	021b      	lsls	r3, r3, #8
 800361a:	4313      	orrs	r3, r2
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	7812      	ldrb	r2, [r2, #0]
 8003620:	4610      	mov	r0, r2
 8003622:	68fa      	ldr	r2, [r7, #12]
 8003624:	6811      	ldr	r1, [r2, #0]
 8003626:	ea43 0200 	orr.w	r2, r3, r0
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	011b      	lsls	r3, r3, #4
 800362e:	440b      	add	r3, r1
 8003630:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8003634:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	3318      	adds	r3, #24
 800363e:	011b      	lsls	r3, r3, #4
 8003640:	4413      	add	r3, r2
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	68fa      	ldr	r2, [r7, #12]
 8003646:	6811      	ldr	r1, [r2, #0]
 8003648:	f043 0201 	orr.w	r2, r3, #1
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	3318      	adds	r3, #24
 8003650:	011b      	lsls	r3, r3, #4
 8003652:	440b      	add	r3, r1
 8003654:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003656:	2300      	movs	r3, #0
 8003658:	e00e      	b.n	8003678 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800365e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e006      	b.n	8003678 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
  }
}
 8003678:	4618      	mov	r0, r3
 800367a:	3724      	adds	r7, #36	@ 0x24
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800368c:	2300      	movs	r3, #0
 800368e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003696:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003698:	7afb      	ldrb	r3, [r7, #11]
 800369a:	2b01      	cmp	r3, #1
 800369c:	d002      	beq.n	80036a4 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800369e:	7afb      	ldrb	r3, [r7, #11]
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d11d      	bne.n	80036e0 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d002      	beq.n	80036b8 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	3301      	adds	r3, #1
 80036b6:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d002      	beq.n	80036cc <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	3301      	adds	r3, #1
 80036ca:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d002      	beq.n	80036e0 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	3301      	adds	r3, #1
 80036de:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80036e0:	68fb      	ldr	r3, [r7, #12]
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3714      	adds	r7, #20
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr

080036ee <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80036ee:	b480      	push	{r7}
 80036f0:	b087      	sub	sp, #28
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	60f8      	str	r0, [r7, #12]
 80036f6:	60b9      	str	r1, [r7, #8]
 80036f8:	607a      	str	r2, [r7, #4]
 80036fa:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003702:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003704:	7dfb      	ldrb	r3, [r7, #23]
 8003706:	2b01      	cmp	r3, #1
 8003708:	d003      	beq.n	8003712 <HAL_CAN_GetRxMessage+0x24>
 800370a:	7dfb      	ldrb	r3, [r7, #23]
 800370c:	2b02      	cmp	r3, #2
 800370e:	f040 8103 	bne.w	8003918 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d10e      	bne.n	8003736 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	f003 0303 	and.w	r3, r3, #3
 8003722:	2b00      	cmp	r3, #0
 8003724:	d116      	bne.n	8003754 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800372a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e0f7      	b.n	8003926 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	691b      	ldr	r3, [r3, #16]
 800373c:	f003 0303 	and.w	r3, r3, #3
 8003740:	2b00      	cmp	r3, #0
 8003742:	d107      	bne.n	8003754 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003748:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e0e8      	b.n	8003926 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	331b      	adds	r3, #27
 800375c:	011b      	lsls	r3, r3, #4
 800375e:	4413      	add	r3, r2
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0204 	and.w	r2, r3, #4
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d10c      	bne.n	800378c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	331b      	adds	r3, #27
 800377a:	011b      	lsls	r3, r3, #4
 800377c:	4413      	add	r3, r2
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	0d5b      	lsrs	r3, r3, #21
 8003782:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	601a      	str	r2, [r3, #0]
 800378a:	e00b      	b.n	80037a4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	331b      	adds	r3, #27
 8003794:	011b      	lsls	r3, r3, #4
 8003796:	4413      	add	r3, r2
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	08db      	lsrs	r3, r3, #3
 800379c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	331b      	adds	r3, #27
 80037ac:	011b      	lsls	r3, r3, #4
 80037ae:	4413      	add	r3, r2
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0202 	and.w	r2, r3, #2
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	331b      	adds	r3, #27
 80037c2:	011b      	lsls	r3, r3, #4
 80037c4:	4413      	add	r3, r2
 80037c6:	3304      	adds	r3, #4
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 0308 	and.w	r3, r3, #8
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d003      	beq.n	80037da <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2208      	movs	r2, #8
 80037d6:	611a      	str	r2, [r3, #16]
 80037d8:	e00b      	b.n	80037f2 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	331b      	adds	r3, #27
 80037e2:	011b      	lsls	r3, r3, #4
 80037e4:	4413      	add	r3, r2
 80037e6:	3304      	adds	r3, #4
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 020f 	and.w	r2, r3, #15
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	331b      	adds	r3, #27
 80037fa:	011b      	lsls	r3, r3, #4
 80037fc:	4413      	add	r3, r2
 80037fe:	3304      	adds	r3, #4
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	0a1b      	lsrs	r3, r3, #8
 8003804:	b2da      	uxtb	r2, r3
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	331b      	adds	r3, #27
 8003812:	011b      	lsls	r3, r3, #4
 8003814:	4413      	add	r3, r2
 8003816:	3304      	adds	r3, #4
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	0c1b      	lsrs	r3, r3, #16
 800381c:	b29a      	uxth	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	011b      	lsls	r3, r3, #4
 800382a:	4413      	add	r3, r2
 800382c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	b2da      	uxtb	r2, r3
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	011b      	lsls	r3, r3, #4
 8003840:	4413      	add	r3, r2
 8003842:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	0a1a      	lsrs	r2, r3, #8
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	3301      	adds	r3, #1
 800384e:	b2d2      	uxtb	r2, r2
 8003850:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	011b      	lsls	r3, r3, #4
 800385a:	4413      	add	r3, r2
 800385c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	0c1a      	lsrs	r2, r3, #16
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	3302      	adds	r3, #2
 8003868:	b2d2      	uxtb	r2, r2
 800386a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	011b      	lsls	r3, r3, #4
 8003874:	4413      	add	r3, r2
 8003876:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	0e1a      	lsrs	r2, r3, #24
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	3303      	adds	r3, #3
 8003882:	b2d2      	uxtb	r2, r2
 8003884:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	011b      	lsls	r3, r3, #4
 800388e:	4413      	add	r3, r2
 8003890:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	3304      	adds	r3, #4
 800389a:	b2d2      	uxtb	r2, r2
 800389c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	011b      	lsls	r3, r3, #4
 80038a6:	4413      	add	r3, r2
 80038a8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	0a1a      	lsrs	r2, r3, #8
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	3305      	adds	r3, #5
 80038b4:	b2d2      	uxtb	r2, r2
 80038b6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	011b      	lsls	r3, r3, #4
 80038c0:	4413      	add	r3, r2
 80038c2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	0c1a      	lsrs	r2, r3, #16
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	3306      	adds	r3, #6
 80038ce:	b2d2      	uxtb	r2, r2
 80038d0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	011b      	lsls	r3, r3, #4
 80038da:	4413      	add	r3, r2
 80038dc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	0e1a      	lsrs	r2, r3, #24
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	3307      	adds	r3, #7
 80038e8:	b2d2      	uxtb	r2, r2
 80038ea:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d108      	bne.n	8003904 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	68da      	ldr	r2, [r3, #12]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f042 0220 	orr.w	r2, r2, #32
 8003900:	60da      	str	r2, [r3, #12]
 8003902:	e007      	b.n	8003914 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	691a      	ldr	r2, [r3, #16]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f042 0220 	orr.w	r2, r2, #32
 8003912:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003914:	2300      	movs	r3, #0
 8003916:	e006      	b.n	8003926 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800391c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
  }
}
 8003926:	4618      	mov	r0, r3
 8003928:	371c      	adds	r7, #28
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr

08003932 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003932:	b480      	push	{r7}
 8003934:	b085      	sub	sp, #20
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
 800393a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003942:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003944:	7bfb      	ldrb	r3, [r7, #15]
 8003946:	2b01      	cmp	r3, #1
 8003948:	d002      	beq.n	8003950 <HAL_CAN_ActivateNotification+0x1e>
 800394a:	7bfb      	ldrb	r3, [r7, #15]
 800394c:	2b02      	cmp	r3, #2
 800394e:	d109      	bne.n	8003964 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	6959      	ldr	r1, [r3, #20]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	683a      	ldr	r2, [r7, #0]
 800395c:	430a      	orrs	r2, r1
 800395e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003960:	2300      	movs	r3, #0
 8003962:	e006      	b.n	8003972 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003968:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
  }
}
 8003972:	4618      	mov	r0, r3
 8003974:	3714      	adds	r7, #20
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr

0800397e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800397e:	b580      	push	{r7, lr}
 8003980:	b08a      	sub	sp, #40	@ 0x28
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003986:	2300      	movs	r3, #0
 8003988:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	695b      	ldr	r3, [r3, #20]
 8003990:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	699b      	ldr	r3, [r3, #24]
 80039b8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80039ba:	6a3b      	ldr	r3, [r7, #32]
 80039bc:	f003 0301 	and.w	r3, r3, #1
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d07c      	beq.n	8003abe <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80039c4:	69bb      	ldr	r3, [r7, #24]
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d023      	beq.n	8003a16 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2201      	movs	r2, #1
 80039d4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	f003 0302 	and.w	r3, r3, #2
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d003      	beq.n	80039e8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f000 f983 	bl	8003cec <HAL_CAN_TxMailbox0CompleteCallback>
 80039e6:	e016      	b.n	8003a16 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	f003 0304 	and.w	r3, r3, #4
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d004      	beq.n	80039fc <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80039f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80039f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80039fa:	e00c      	b.n	8003a16 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	f003 0308 	and.w	r3, r3, #8
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d004      	beq.n	8003a10 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a08:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003a0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a0e:	e002      	b.n	8003a16 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f000 f989 	bl	8003d28 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d024      	beq.n	8003a6a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a28:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003a2a:	69bb      	ldr	r3, [r7, #24]
 8003a2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d003      	beq.n	8003a3c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f000 f963 	bl	8003d00 <HAL_CAN_TxMailbox1CompleteCallback>
 8003a3a:	e016      	b.n	8003a6a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d004      	beq.n	8003a50 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a48:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003a4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a4e:	e00c      	b.n	8003a6a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003a50:	69bb      	ldr	r3, [r7, #24]
 8003a52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d004      	beq.n	8003a64 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a60:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a62:	e002      	b.n	8003a6a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003a64:	6878      	ldr	r0, [r7, #4]
 8003a66:	f000 f969 	bl	8003d3c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d024      	beq.n	8003abe <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003a7c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d003      	beq.n	8003a90 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f000 f943 	bl	8003d14 <HAL_CAN_TxMailbox2CompleteCallback>
 8003a8e:	e016      	b.n	8003abe <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d004      	beq.n	8003aa4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003aa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003aa2:	e00c      	b.n	8003abe <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d004      	beq.n	8003ab8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ab4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ab6:	e002      	b.n	8003abe <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f000 f949 	bl	8003d50 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003abe:	6a3b      	ldr	r3, [r7, #32]
 8003ac0:	f003 0308 	and.w	r3, r3, #8
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d00c      	beq.n	8003ae2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	f003 0310 	and.w	r3, r3, #16
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d007      	beq.n	8003ae2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003ad8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2210      	movs	r2, #16
 8003ae0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003ae2:	6a3b      	ldr	r3, [r7, #32]
 8003ae4:	f003 0304 	and.w	r3, r3, #4
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d00b      	beq.n	8003b04 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	f003 0308 	and.w	r3, r3, #8
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d006      	beq.n	8003b04 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2208      	movs	r2, #8
 8003afc:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 f930 	bl	8003d64 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003b04:	6a3b      	ldr	r3, [r7, #32]
 8003b06:	f003 0302 	and.w	r3, r3, #2
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d009      	beq.n	8003b22 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	f003 0303 	and.w	r3, r3, #3
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d002      	beq.n	8003b22 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	f7fe f8b9 	bl	8001c94 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003b22:	6a3b      	ldr	r3, [r7, #32]
 8003b24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d00c      	beq.n	8003b46 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	f003 0310 	and.w	r3, r3, #16
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d007      	beq.n	8003b46 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b38:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003b3c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	2210      	movs	r2, #16
 8003b44:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003b46:	6a3b      	ldr	r3, [r7, #32]
 8003b48:	f003 0320 	and.w	r3, r3, #32
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d00b      	beq.n	8003b68 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	f003 0308 	and.w	r3, r3, #8
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d006      	beq.n	8003b68 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	2208      	movs	r2, #8
 8003b60:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 f912 	bl	8003d8c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003b68:	6a3b      	ldr	r3, [r7, #32]
 8003b6a:	f003 0310 	and.w	r3, r3, #16
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d009      	beq.n	8003b86 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	691b      	ldr	r3, [r3, #16]
 8003b78:	f003 0303 	and.w	r3, r3, #3
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d002      	beq.n	8003b86 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 f8f9 	bl	8003d78 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003b86:	6a3b      	ldr	r3, [r7, #32]
 8003b88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d00b      	beq.n	8003ba8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	f003 0310 	and.w	r3, r3, #16
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d006      	beq.n	8003ba8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	2210      	movs	r2, #16
 8003ba0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f000 f8fc 	bl	8003da0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003ba8:	6a3b      	ldr	r3, [r7, #32]
 8003baa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00b      	beq.n	8003bca <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	f003 0308 	and.w	r3, r3, #8
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d006      	beq.n	8003bca <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	2208      	movs	r2, #8
 8003bc2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f000 f8f5 	bl	8003db4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003bca:	6a3b      	ldr	r3, [r7, #32]
 8003bcc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d07b      	beq.n	8003ccc <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	f003 0304 	and.w	r3, r3, #4
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d072      	beq.n	8003cc4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003bde:	6a3b      	ldr	r3, [r7, #32]
 8003be0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d008      	beq.n	8003bfa <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d003      	beq.n	8003bfa <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf4:	f043 0301 	orr.w	r3, r3, #1
 8003bf8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003bfa:	6a3b      	ldr	r3, [r7, #32]
 8003bfc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d008      	beq.n	8003c16 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d003      	beq.n	8003c16 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c10:	f043 0302 	orr.w	r3, r3, #2
 8003c14:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003c16:	6a3b      	ldr	r3, [r7, #32]
 8003c18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d008      	beq.n	8003c32 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d003      	beq.n	8003c32 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2c:	f043 0304 	orr.w	r3, r3, #4
 8003c30:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003c32:	6a3b      	ldr	r3, [r7, #32]
 8003c34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d043      	beq.n	8003cc4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d03e      	beq.n	8003cc4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c4c:	2b60      	cmp	r3, #96	@ 0x60
 8003c4e:	d02b      	beq.n	8003ca8 <HAL_CAN_IRQHandler+0x32a>
 8003c50:	2b60      	cmp	r3, #96	@ 0x60
 8003c52:	d82e      	bhi.n	8003cb2 <HAL_CAN_IRQHandler+0x334>
 8003c54:	2b50      	cmp	r3, #80	@ 0x50
 8003c56:	d022      	beq.n	8003c9e <HAL_CAN_IRQHandler+0x320>
 8003c58:	2b50      	cmp	r3, #80	@ 0x50
 8003c5a:	d82a      	bhi.n	8003cb2 <HAL_CAN_IRQHandler+0x334>
 8003c5c:	2b40      	cmp	r3, #64	@ 0x40
 8003c5e:	d019      	beq.n	8003c94 <HAL_CAN_IRQHandler+0x316>
 8003c60:	2b40      	cmp	r3, #64	@ 0x40
 8003c62:	d826      	bhi.n	8003cb2 <HAL_CAN_IRQHandler+0x334>
 8003c64:	2b30      	cmp	r3, #48	@ 0x30
 8003c66:	d010      	beq.n	8003c8a <HAL_CAN_IRQHandler+0x30c>
 8003c68:	2b30      	cmp	r3, #48	@ 0x30
 8003c6a:	d822      	bhi.n	8003cb2 <HAL_CAN_IRQHandler+0x334>
 8003c6c:	2b10      	cmp	r3, #16
 8003c6e:	d002      	beq.n	8003c76 <HAL_CAN_IRQHandler+0x2f8>
 8003c70:	2b20      	cmp	r3, #32
 8003c72:	d005      	beq.n	8003c80 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003c74:	e01d      	b.n	8003cb2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c78:	f043 0308 	orr.w	r3, r3, #8
 8003c7c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003c7e:	e019      	b.n	8003cb4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c82:	f043 0310 	orr.w	r3, r3, #16
 8003c86:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003c88:	e014      	b.n	8003cb4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c8c:	f043 0320 	orr.w	r3, r3, #32
 8003c90:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003c92:	e00f      	b.n	8003cb4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c9a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003c9c:	e00a      	b.n	8003cb4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ca4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003ca6:	e005      	b.n	8003cb4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003caa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cae:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003cb0:	e000      	b.n	8003cb4 <HAL_CAN_IRQHandler+0x336>
            break;
 8003cb2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	699a      	ldr	r2, [r3, #24]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003cc2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2204      	movs	r2, #4
 8003cca:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d008      	beq.n	8003ce4 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd8:	431a      	orrs	r2, r3
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 f872 	bl	8003dc8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003ce4:	bf00      	nop
 8003ce6:	3728      	adds	r7, #40	@ 0x28
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}

08003cec <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003cf4:	bf00      	nop
 8003cf6:	370c      	adds	r7, #12
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr

08003d00 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003d08:	bf00      	nop
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr

08003d14 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003d1c:	bf00      	nop
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003d30:	bf00      	nop
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003d58:	bf00      	nop
 8003d5a:	370c      	adds	r7, #12
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr

08003d64 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr

08003d78 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003d80:	bf00      	nop
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr

08003da0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003da8:	bf00      	nop
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003dd0:	bf00      	nop
 8003dd2:	370c      	adds	r7, #12
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr

08003ddc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b085      	sub	sp, #20
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f003 0307 	and.w	r3, r3, #7
 8003dea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003dec:	4b0c      	ldr	r3, [pc, #48]	@ (8003e20 <__NVIC_SetPriorityGrouping+0x44>)
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003df2:	68ba      	ldr	r2, [r7, #8]
 8003df4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003df8:	4013      	ands	r3, r2
 8003dfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e0e:	4a04      	ldr	r2, [pc, #16]	@ (8003e20 <__NVIC_SetPriorityGrouping+0x44>)
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	60d3      	str	r3, [r2, #12]
}
 8003e14:	bf00      	nop
 8003e16:	3714      	adds	r7, #20
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr
 8003e20:	e000ed00 	.word	0xe000ed00

08003e24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e24:	b480      	push	{r7}
 8003e26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e28:	4b04      	ldr	r3, [pc, #16]	@ (8003e3c <__NVIC_GetPriorityGrouping+0x18>)
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	0a1b      	lsrs	r3, r3, #8
 8003e2e:	f003 0307 	and.w	r3, r3, #7
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr
 8003e3c:	e000ed00 	.word	0xe000ed00

08003e40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b083      	sub	sp, #12
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	4603      	mov	r3, r0
 8003e48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	db0b      	blt.n	8003e6a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e52:	79fb      	ldrb	r3, [r7, #7]
 8003e54:	f003 021f 	and.w	r2, r3, #31
 8003e58:	4907      	ldr	r1, [pc, #28]	@ (8003e78 <__NVIC_EnableIRQ+0x38>)
 8003e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e5e:	095b      	lsrs	r3, r3, #5
 8003e60:	2001      	movs	r0, #1
 8003e62:	fa00 f202 	lsl.w	r2, r0, r2
 8003e66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e6a:	bf00      	nop
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	e000e100 	.word	0xe000e100

08003e7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	4603      	mov	r3, r0
 8003e84:	6039      	str	r1, [r7, #0]
 8003e86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	db0a      	blt.n	8003ea6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	b2da      	uxtb	r2, r3
 8003e94:	490c      	ldr	r1, [pc, #48]	@ (8003ec8 <__NVIC_SetPriority+0x4c>)
 8003e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e9a:	0112      	lsls	r2, r2, #4
 8003e9c:	b2d2      	uxtb	r2, r2
 8003e9e:	440b      	add	r3, r1
 8003ea0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ea4:	e00a      	b.n	8003ebc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	b2da      	uxtb	r2, r3
 8003eaa:	4908      	ldr	r1, [pc, #32]	@ (8003ecc <__NVIC_SetPriority+0x50>)
 8003eac:	79fb      	ldrb	r3, [r7, #7]
 8003eae:	f003 030f 	and.w	r3, r3, #15
 8003eb2:	3b04      	subs	r3, #4
 8003eb4:	0112      	lsls	r2, r2, #4
 8003eb6:	b2d2      	uxtb	r2, r2
 8003eb8:	440b      	add	r3, r1
 8003eba:	761a      	strb	r2, [r3, #24]
}
 8003ebc:	bf00      	nop
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	e000e100 	.word	0xe000e100
 8003ecc:	e000ed00 	.word	0xe000ed00

08003ed0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b089      	sub	sp, #36	@ 0x24
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f003 0307 	and.w	r3, r3, #7
 8003ee2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	f1c3 0307 	rsb	r3, r3, #7
 8003eea:	2b04      	cmp	r3, #4
 8003eec:	bf28      	it	cs
 8003eee:	2304      	movcs	r3, #4
 8003ef0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ef2:	69fb      	ldr	r3, [r7, #28]
 8003ef4:	3304      	adds	r3, #4
 8003ef6:	2b06      	cmp	r3, #6
 8003ef8:	d902      	bls.n	8003f00 <NVIC_EncodePriority+0x30>
 8003efa:	69fb      	ldr	r3, [r7, #28]
 8003efc:	3b03      	subs	r3, #3
 8003efe:	e000      	b.n	8003f02 <NVIC_EncodePriority+0x32>
 8003f00:	2300      	movs	r3, #0
 8003f02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0e:	43da      	mvns	r2, r3
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	401a      	ands	r2, r3
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f18:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f22:	43d9      	mvns	r1, r3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f28:	4313      	orrs	r3, r2
         );
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3724      	adds	r7, #36	@ 0x24
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr
	...

08003f38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	3b01      	subs	r3, #1
 8003f44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f48:	d301      	bcc.n	8003f4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e00f      	b.n	8003f6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f4e:	4a0a      	ldr	r2, [pc, #40]	@ (8003f78 <SysTick_Config+0x40>)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	3b01      	subs	r3, #1
 8003f54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f56:	210f      	movs	r1, #15
 8003f58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003f5c:	f7ff ff8e 	bl	8003e7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f60:	4b05      	ldr	r3, [pc, #20]	@ (8003f78 <SysTick_Config+0x40>)
 8003f62:	2200      	movs	r2, #0
 8003f64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f66:	4b04      	ldr	r3, [pc, #16]	@ (8003f78 <SysTick_Config+0x40>)
 8003f68:	2207      	movs	r2, #7
 8003f6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3708      	adds	r7, #8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	e000e010 	.word	0xe000e010

08003f7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f7ff ff29 	bl	8003ddc <__NVIC_SetPriorityGrouping>
}
 8003f8a:	bf00      	nop
 8003f8c:	3708      	adds	r7, #8
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}

08003f92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b086      	sub	sp, #24
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	4603      	mov	r3, r0
 8003f9a:	60b9      	str	r1, [r7, #8]
 8003f9c:	607a      	str	r2, [r7, #4]
 8003f9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003fa4:	f7ff ff3e 	bl	8003e24 <__NVIC_GetPriorityGrouping>
 8003fa8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	68b9      	ldr	r1, [r7, #8]
 8003fae:	6978      	ldr	r0, [r7, #20]
 8003fb0:	f7ff ff8e 	bl	8003ed0 <NVIC_EncodePriority>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fba:	4611      	mov	r1, r2
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f7ff ff5d 	bl	8003e7c <__NVIC_SetPriority>
}
 8003fc2:	bf00      	nop
 8003fc4:	3718      	adds	r7, #24
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}

08003fca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b082      	sub	sp, #8
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7ff ff31 	bl	8003e40 <__NVIC_EnableIRQ>
}
 8003fde:	bf00      	nop
 8003fe0:	3708      	adds	r7, #8
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}

08003fe6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fe6:	b580      	push	{r7, lr}
 8003fe8:	b082      	sub	sp, #8
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f7ff ffa2 	bl	8003f38 <SysTick_Config>
 8003ff4:	4603      	mov	r3, r0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3708      	adds	r7, #8
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
	...

08004000 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004000:	b480      	push	{r7}
 8004002:	b089      	sub	sp, #36	@ 0x24
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800400a:	2300      	movs	r3, #0
 800400c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800400e:	2300      	movs	r3, #0
 8004010:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004012:	2300      	movs	r3, #0
 8004014:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004016:	2300      	movs	r3, #0
 8004018:	61fb      	str	r3, [r7, #28]
 800401a:	e165      	b.n	80042e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800401c:	2201      	movs	r2, #1
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	fa02 f303 	lsl.w	r3, r2, r3
 8004024:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	697a      	ldr	r2, [r7, #20]
 800402c:	4013      	ands	r3, r2
 800402e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004030:	693a      	ldr	r2, [r7, #16]
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	429a      	cmp	r2, r3
 8004036:	f040 8154 	bne.w	80042e2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f003 0303 	and.w	r3, r3, #3
 8004042:	2b01      	cmp	r3, #1
 8004044:	d005      	beq.n	8004052 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800404e:	2b02      	cmp	r3, #2
 8004050:	d130      	bne.n	80040b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	005b      	lsls	r3, r3, #1
 800405c:	2203      	movs	r2, #3
 800405e:	fa02 f303 	lsl.w	r3, r2, r3
 8004062:	43db      	mvns	r3, r3
 8004064:	69ba      	ldr	r2, [r7, #24]
 8004066:	4013      	ands	r3, r2
 8004068:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	68da      	ldr	r2, [r3, #12]
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	005b      	lsls	r3, r3, #1
 8004072:	fa02 f303 	lsl.w	r3, r2, r3
 8004076:	69ba      	ldr	r2, [r7, #24]
 8004078:	4313      	orrs	r3, r2
 800407a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	69ba      	ldr	r2, [r7, #24]
 8004080:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004088:	2201      	movs	r2, #1
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	fa02 f303 	lsl.w	r3, r2, r3
 8004090:	43db      	mvns	r3, r3
 8004092:	69ba      	ldr	r2, [r7, #24]
 8004094:	4013      	ands	r3, r2
 8004096:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	091b      	lsrs	r3, r3, #4
 800409e:	f003 0201 	and.w	r2, r3, #1
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	fa02 f303 	lsl.w	r3, r2, r3
 80040a8:	69ba      	ldr	r2, [r7, #24]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	69ba      	ldr	r2, [r7, #24]
 80040b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f003 0303 	and.w	r3, r3, #3
 80040bc:	2b03      	cmp	r3, #3
 80040be:	d017      	beq.n	80040f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	005b      	lsls	r3, r3, #1
 80040ca:	2203      	movs	r2, #3
 80040cc:	fa02 f303 	lsl.w	r3, r2, r3
 80040d0:	43db      	mvns	r3, r3
 80040d2:	69ba      	ldr	r2, [r7, #24]
 80040d4:	4013      	ands	r3, r2
 80040d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	689a      	ldr	r2, [r3, #8]
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	005b      	lsls	r3, r3, #1
 80040e0:	fa02 f303 	lsl.w	r3, r2, r3
 80040e4:	69ba      	ldr	r2, [r7, #24]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	69ba      	ldr	r2, [r7, #24]
 80040ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	f003 0303 	and.w	r3, r3, #3
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d123      	bne.n	8004144 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040fc:	69fb      	ldr	r3, [r7, #28]
 80040fe:	08da      	lsrs	r2, r3, #3
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	3208      	adds	r2, #8
 8004104:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004108:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	f003 0307 	and.w	r3, r3, #7
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	220f      	movs	r2, #15
 8004114:	fa02 f303 	lsl.w	r3, r2, r3
 8004118:	43db      	mvns	r3, r3
 800411a:	69ba      	ldr	r2, [r7, #24]
 800411c:	4013      	ands	r3, r2
 800411e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	691a      	ldr	r2, [r3, #16]
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	f003 0307 	and.w	r3, r3, #7
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	fa02 f303 	lsl.w	r3, r2, r3
 8004130:	69ba      	ldr	r2, [r7, #24]
 8004132:	4313      	orrs	r3, r2
 8004134:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004136:	69fb      	ldr	r3, [r7, #28]
 8004138:	08da      	lsrs	r2, r3, #3
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	3208      	adds	r2, #8
 800413e:	69b9      	ldr	r1, [r7, #24]
 8004140:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	005b      	lsls	r3, r3, #1
 800414e:	2203      	movs	r2, #3
 8004150:	fa02 f303 	lsl.w	r3, r2, r3
 8004154:	43db      	mvns	r3, r3
 8004156:	69ba      	ldr	r2, [r7, #24]
 8004158:	4013      	ands	r3, r2
 800415a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f003 0203 	and.w	r2, r3, #3
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	005b      	lsls	r3, r3, #1
 8004168:	fa02 f303 	lsl.w	r3, r2, r3
 800416c:	69ba      	ldr	r2, [r7, #24]
 800416e:	4313      	orrs	r3, r2
 8004170:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004180:	2b00      	cmp	r3, #0
 8004182:	f000 80ae 	beq.w	80042e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004186:	2300      	movs	r3, #0
 8004188:	60fb      	str	r3, [r7, #12]
 800418a:	4b5d      	ldr	r3, [pc, #372]	@ (8004300 <HAL_GPIO_Init+0x300>)
 800418c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800418e:	4a5c      	ldr	r2, [pc, #368]	@ (8004300 <HAL_GPIO_Init+0x300>)
 8004190:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004194:	6453      	str	r3, [r2, #68]	@ 0x44
 8004196:	4b5a      	ldr	r3, [pc, #360]	@ (8004300 <HAL_GPIO_Init+0x300>)
 8004198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800419a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800419e:	60fb      	str	r3, [r7, #12]
 80041a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80041a2:	4a58      	ldr	r2, [pc, #352]	@ (8004304 <HAL_GPIO_Init+0x304>)
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	089b      	lsrs	r3, r3, #2
 80041a8:	3302      	adds	r3, #2
 80041aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	f003 0303 	and.w	r3, r3, #3
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	220f      	movs	r2, #15
 80041ba:	fa02 f303 	lsl.w	r3, r2, r3
 80041be:	43db      	mvns	r3, r3
 80041c0:	69ba      	ldr	r2, [r7, #24]
 80041c2:	4013      	ands	r3, r2
 80041c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a4f      	ldr	r2, [pc, #316]	@ (8004308 <HAL_GPIO_Init+0x308>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d025      	beq.n	800421a <HAL_GPIO_Init+0x21a>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a4e      	ldr	r2, [pc, #312]	@ (800430c <HAL_GPIO_Init+0x30c>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d01f      	beq.n	8004216 <HAL_GPIO_Init+0x216>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a4d      	ldr	r2, [pc, #308]	@ (8004310 <HAL_GPIO_Init+0x310>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d019      	beq.n	8004212 <HAL_GPIO_Init+0x212>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	4a4c      	ldr	r2, [pc, #304]	@ (8004314 <HAL_GPIO_Init+0x314>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d013      	beq.n	800420e <HAL_GPIO_Init+0x20e>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a4b      	ldr	r2, [pc, #300]	@ (8004318 <HAL_GPIO_Init+0x318>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d00d      	beq.n	800420a <HAL_GPIO_Init+0x20a>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a4a      	ldr	r2, [pc, #296]	@ (800431c <HAL_GPIO_Init+0x31c>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d007      	beq.n	8004206 <HAL_GPIO_Init+0x206>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4a49      	ldr	r2, [pc, #292]	@ (8004320 <HAL_GPIO_Init+0x320>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d101      	bne.n	8004202 <HAL_GPIO_Init+0x202>
 80041fe:	2306      	movs	r3, #6
 8004200:	e00c      	b.n	800421c <HAL_GPIO_Init+0x21c>
 8004202:	2307      	movs	r3, #7
 8004204:	e00a      	b.n	800421c <HAL_GPIO_Init+0x21c>
 8004206:	2305      	movs	r3, #5
 8004208:	e008      	b.n	800421c <HAL_GPIO_Init+0x21c>
 800420a:	2304      	movs	r3, #4
 800420c:	e006      	b.n	800421c <HAL_GPIO_Init+0x21c>
 800420e:	2303      	movs	r3, #3
 8004210:	e004      	b.n	800421c <HAL_GPIO_Init+0x21c>
 8004212:	2302      	movs	r3, #2
 8004214:	e002      	b.n	800421c <HAL_GPIO_Init+0x21c>
 8004216:	2301      	movs	r3, #1
 8004218:	e000      	b.n	800421c <HAL_GPIO_Init+0x21c>
 800421a:	2300      	movs	r3, #0
 800421c:	69fa      	ldr	r2, [r7, #28]
 800421e:	f002 0203 	and.w	r2, r2, #3
 8004222:	0092      	lsls	r2, r2, #2
 8004224:	4093      	lsls	r3, r2
 8004226:	69ba      	ldr	r2, [r7, #24]
 8004228:	4313      	orrs	r3, r2
 800422a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800422c:	4935      	ldr	r1, [pc, #212]	@ (8004304 <HAL_GPIO_Init+0x304>)
 800422e:	69fb      	ldr	r3, [r7, #28]
 8004230:	089b      	lsrs	r3, r3, #2
 8004232:	3302      	adds	r3, #2
 8004234:	69ba      	ldr	r2, [r7, #24]
 8004236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800423a:	4b3a      	ldr	r3, [pc, #232]	@ (8004324 <HAL_GPIO_Init+0x324>)
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	43db      	mvns	r3, r3
 8004244:	69ba      	ldr	r2, [r7, #24]
 8004246:	4013      	ands	r3, r2
 8004248:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d003      	beq.n	800425e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004256:	69ba      	ldr	r2, [r7, #24]
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	4313      	orrs	r3, r2
 800425c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800425e:	4a31      	ldr	r2, [pc, #196]	@ (8004324 <HAL_GPIO_Init+0x324>)
 8004260:	69bb      	ldr	r3, [r7, #24]
 8004262:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004264:	4b2f      	ldr	r3, [pc, #188]	@ (8004324 <HAL_GPIO_Init+0x324>)
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	43db      	mvns	r3, r3
 800426e:	69ba      	ldr	r2, [r7, #24]
 8004270:	4013      	ands	r3, r2
 8004272:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800427c:	2b00      	cmp	r3, #0
 800427e:	d003      	beq.n	8004288 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004280:	69ba      	ldr	r2, [r7, #24]
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	4313      	orrs	r3, r2
 8004286:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004288:	4a26      	ldr	r2, [pc, #152]	@ (8004324 <HAL_GPIO_Init+0x324>)
 800428a:	69bb      	ldr	r3, [r7, #24]
 800428c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800428e:	4b25      	ldr	r3, [pc, #148]	@ (8004324 <HAL_GPIO_Init+0x324>)
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	43db      	mvns	r3, r3
 8004298:	69ba      	ldr	r2, [r7, #24]
 800429a:	4013      	ands	r3, r2
 800429c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d003      	beq.n	80042b2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80042aa:	69ba      	ldr	r2, [r7, #24]
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80042b2:	4a1c      	ldr	r2, [pc, #112]	@ (8004324 <HAL_GPIO_Init+0x324>)
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80042b8:	4b1a      	ldr	r3, [pc, #104]	@ (8004324 <HAL_GPIO_Init+0x324>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	43db      	mvns	r3, r3
 80042c2:	69ba      	ldr	r2, [r7, #24]
 80042c4:	4013      	ands	r3, r2
 80042c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d003      	beq.n	80042dc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	4313      	orrs	r3, r2
 80042da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80042dc:	4a11      	ldr	r2, [pc, #68]	@ (8004324 <HAL_GPIO_Init+0x324>)
 80042de:	69bb      	ldr	r3, [r7, #24]
 80042e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	3301      	adds	r3, #1
 80042e6:	61fb      	str	r3, [r7, #28]
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	2b0f      	cmp	r3, #15
 80042ec:	f67f ae96 	bls.w	800401c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80042f0:	bf00      	nop
 80042f2:	bf00      	nop
 80042f4:	3724      	adds	r7, #36	@ 0x24
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr
 80042fe:	bf00      	nop
 8004300:	40023800 	.word	0x40023800
 8004304:	40013800 	.word	0x40013800
 8004308:	40020000 	.word	0x40020000
 800430c:	40020400 	.word	0x40020400
 8004310:	40020800 	.word	0x40020800
 8004314:	40020c00 	.word	0x40020c00
 8004318:	40021000 	.word	0x40021000
 800431c:	40021400 	.word	0x40021400
 8004320:	40021800 	.word	0x40021800
 8004324:	40013c00 	.word	0x40013c00

08004328 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	460b      	mov	r3, r1
 8004332:	807b      	strh	r3, [r7, #2]
 8004334:	4613      	mov	r3, r2
 8004336:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004338:	787b      	ldrb	r3, [r7, #1]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d003      	beq.n	8004346 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800433e:	887a      	ldrh	r2, [r7, #2]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004344:	e003      	b.n	800434e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004346:	887b      	ldrh	r3, [r7, #2]
 8004348:	041a      	lsls	r2, r3, #16
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	619a      	str	r2, [r3, #24]
}
 800434e:	bf00      	nop
 8004350:	370c      	adds	r7, #12
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
	...

0800435c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d101      	bne.n	800436e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e12b      	b.n	80045c6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	d106      	bne.n	8004388 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f7fd ff7c 	bl	8002280 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2224      	movs	r2, #36	@ 0x24
 800438c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f022 0201 	bic.w	r2, r2, #1
 800439e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043ae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80043be:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80043c0:	f000 fa52 	bl	8004868 <HAL_RCC_GetPCLK1Freq>
 80043c4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	4a81      	ldr	r2, [pc, #516]	@ (80045d0 <HAL_I2C_Init+0x274>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d807      	bhi.n	80043e0 <HAL_I2C_Init+0x84>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	4a80      	ldr	r2, [pc, #512]	@ (80045d4 <HAL_I2C_Init+0x278>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	bf94      	ite	ls
 80043d8:	2301      	movls	r3, #1
 80043da:	2300      	movhi	r3, #0
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	e006      	b.n	80043ee <HAL_I2C_Init+0x92>
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	4a7d      	ldr	r2, [pc, #500]	@ (80045d8 <HAL_I2C_Init+0x27c>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	bf94      	ite	ls
 80043e8:	2301      	movls	r3, #1
 80043ea:	2300      	movhi	r3, #0
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d001      	beq.n	80043f6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e0e7      	b.n	80045c6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	4a78      	ldr	r2, [pc, #480]	@ (80045dc <HAL_I2C_Init+0x280>)
 80043fa:	fba2 2303 	umull	r2, r3, r2, r3
 80043fe:	0c9b      	lsrs	r3, r3, #18
 8004400:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68ba      	ldr	r2, [r7, #8]
 8004412:	430a      	orrs	r2, r1
 8004414:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	6a1b      	ldr	r3, [r3, #32]
 800441c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	4a6a      	ldr	r2, [pc, #424]	@ (80045d0 <HAL_I2C_Init+0x274>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d802      	bhi.n	8004430 <HAL_I2C_Init+0xd4>
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	3301      	adds	r3, #1
 800442e:	e009      	b.n	8004444 <HAL_I2C_Init+0xe8>
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004436:	fb02 f303 	mul.w	r3, r2, r3
 800443a:	4a69      	ldr	r2, [pc, #420]	@ (80045e0 <HAL_I2C_Init+0x284>)
 800443c:	fba2 2303 	umull	r2, r3, r2, r3
 8004440:	099b      	lsrs	r3, r3, #6
 8004442:	3301      	adds	r3, #1
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	6812      	ldr	r2, [r2, #0]
 8004448:	430b      	orrs	r3, r1
 800444a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	69db      	ldr	r3, [r3, #28]
 8004452:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004456:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	495c      	ldr	r1, [pc, #368]	@ (80045d0 <HAL_I2C_Init+0x274>)
 8004460:	428b      	cmp	r3, r1
 8004462:	d819      	bhi.n	8004498 <HAL_I2C_Init+0x13c>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	1e59      	subs	r1, r3, #1
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	005b      	lsls	r3, r3, #1
 800446e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004472:	1c59      	adds	r1, r3, #1
 8004474:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004478:	400b      	ands	r3, r1
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00a      	beq.n	8004494 <HAL_I2C_Init+0x138>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	1e59      	subs	r1, r3, #1
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	005b      	lsls	r3, r3, #1
 8004488:	fbb1 f3f3 	udiv	r3, r1, r3
 800448c:	3301      	adds	r3, #1
 800448e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004492:	e051      	b.n	8004538 <HAL_I2C_Init+0x1dc>
 8004494:	2304      	movs	r3, #4
 8004496:	e04f      	b.n	8004538 <HAL_I2C_Init+0x1dc>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d111      	bne.n	80044c4 <HAL_I2C_Init+0x168>
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	1e58      	subs	r0, r3, #1
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6859      	ldr	r1, [r3, #4]
 80044a8:	460b      	mov	r3, r1
 80044aa:	005b      	lsls	r3, r3, #1
 80044ac:	440b      	add	r3, r1
 80044ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80044b2:	3301      	adds	r3, #1
 80044b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	bf0c      	ite	eq
 80044bc:	2301      	moveq	r3, #1
 80044be:	2300      	movne	r3, #0
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	e012      	b.n	80044ea <HAL_I2C_Init+0x18e>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	1e58      	subs	r0, r3, #1
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6859      	ldr	r1, [r3, #4]
 80044cc:	460b      	mov	r3, r1
 80044ce:	009b      	lsls	r3, r3, #2
 80044d0:	440b      	add	r3, r1
 80044d2:	0099      	lsls	r1, r3, #2
 80044d4:	440b      	add	r3, r1
 80044d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80044da:	3301      	adds	r3, #1
 80044dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	bf0c      	ite	eq
 80044e4:	2301      	moveq	r3, #1
 80044e6:	2300      	movne	r3, #0
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d001      	beq.n	80044f2 <HAL_I2C_Init+0x196>
 80044ee:	2301      	movs	r3, #1
 80044f0:	e022      	b.n	8004538 <HAL_I2C_Init+0x1dc>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d10e      	bne.n	8004518 <HAL_I2C_Init+0x1bc>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	1e58      	subs	r0, r3, #1
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6859      	ldr	r1, [r3, #4]
 8004502:	460b      	mov	r3, r1
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	440b      	add	r3, r1
 8004508:	fbb0 f3f3 	udiv	r3, r0, r3
 800450c:	3301      	adds	r3, #1
 800450e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004512:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004516:	e00f      	b.n	8004538 <HAL_I2C_Init+0x1dc>
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	1e58      	subs	r0, r3, #1
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6859      	ldr	r1, [r3, #4]
 8004520:	460b      	mov	r3, r1
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	440b      	add	r3, r1
 8004526:	0099      	lsls	r1, r3, #2
 8004528:	440b      	add	r3, r1
 800452a:	fbb0 f3f3 	udiv	r3, r0, r3
 800452e:	3301      	adds	r3, #1
 8004530:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004534:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004538:	6879      	ldr	r1, [r7, #4]
 800453a:	6809      	ldr	r1, [r1, #0]
 800453c:	4313      	orrs	r3, r2
 800453e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	69da      	ldr	r2, [r3, #28]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	431a      	orrs	r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	430a      	orrs	r2, r1
 800455a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004566:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	6911      	ldr	r1, [r2, #16]
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	68d2      	ldr	r2, [r2, #12]
 8004572:	4311      	orrs	r1, r2
 8004574:	687a      	ldr	r2, [r7, #4]
 8004576:	6812      	ldr	r2, [r2, #0]
 8004578:	430b      	orrs	r3, r1
 800457a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	695a      	ldr	r2, [r3, #20]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	431a      	orrs	r2, r3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	430a      	orrs	r2, r1
 8004596:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f042 0201 	orr.w	r2, r2, #1
 80045a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2220      	movs	r2, #32
 80045b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2200      	movs	r2, #0
 80045c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80045c4:	2300      	movs	r3, #0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3710      	adds	r7, #16
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	000186a0 	.word	0x000186a0
 80045d4:	001e847f 	.word	0x001e847f
 80045d8:	003d08ff 	.word	0x003d08ff
 80045dc:	431bde83 	.word	0x431bde83
 80045e0:	10624dd3 	.word	0x10624dd3

080045e4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b082      	sub	sp, #8
 80045e8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80045ea:	2300      	movs	r3, #0
 80045ec:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80045ee:	2300      	movs	r3, #0
 80045f0:	603b      	str	r3, [r7, #0]
 80045f2:	4b20      	ldr	r3, [pc, #128]	@ (8004674 <HAL_PWREx_EnableOverDrive+0x90>)
 80045f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f6:	4a1f      	ldr	r2, [pc, #124]	@ (8004674 <HAL_PWREx_EnableOverDrive+0x90>)
 80045f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80045fe:	4b1d      	ldr	r3, [pc, #116]	@ (8004674 <HAL_PWREx_EnableOverDrive+0x90>)
 8004600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004602:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004606:	603b      	str	r3, [r7, #0]
 8004608:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800460a:	4b1b      	ldr	r3, [pc, #108]	@ (8004678 <HAL_PWREx_EnableOverDrive+0x94>)
 800460c:	2201      	movs	r2, #1
 800460e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004610:	f7fe f872 	bl	80026f8 <HAL_GetTick>
 8004614:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004616:	e009      	b.n	800462c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004618:	f7fe f86e 	bl	80026f8 <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004626:	d901      	bls.n	800462c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004628:	2303      	movs	r3, #3
 800462a:	e01f      	b.n	800466c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800462c:	4b13      	ldr	r3, [pc, #76]	@ (800467c <HAL_PWREx_EnableOverDrive+0x98>)
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004634:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004638:	d1ee      	bne.n	8004618 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800463a:	4b11      	ldr	r3, [pc, #68]	@ (8004680 <HAL_PWREx_EnableOverDrive+0x9c>)
 800463c:	2201      	movs	r2, #1
 800463e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004640:	f7fe f85a 	bl	80026f8 <HAL_GetTick>
 8004644:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004646:	e009      	b.n	800465c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004648:	f7fe f856 	bl	80026f8 <HAL_GetTick>
 800464c:	4602      	mov	r2, r0
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004656:	d901      	bls.n	800465c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004658:	2303      	movs	r3, #3
 800465a:	e007      	b.n	800466c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800465c:	4b07      	ldr	r3, [pc, #28]	@ (800467c <HAL_PWREx_EnableOverDrive+0x98>)
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004664:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004668:	d1ee      	bne.n	8004648 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800466a:	2300      	movs	r3, #0
}
 800466c:	4618      	mov	r0, r3
 800466e:	3708      	adds	r7, #8
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}
 8004674:	40023800 	.word	0x40023800
 8004678:	420e0040 	.word	0x420e0040
 800467c:	40007000 	.word	0x40007000
 8004680:	420e0044 	.word	0x420e0044

08004684 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d101      	bne.n	8004698 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e0cc      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004698:	4b68      	ldr	r3, [pc, #416]	@ (800483c <HAL_RCC_ClockConfig+0x1b8>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 030f 	and.w	r3, r3, #15
 80046a0:	683a      	ldr	r2, [r7, #0]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d90c      	bls.n	80046c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046a6:	4b65      	ldr	r3, [pc, #404]	@ (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80046a8:	683a      	ldr	r2, [r7, #0]
 80046aa:	b2d2      	uxtb	r2, r2
 80046ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ae:	4b63      	ldr	r3, [pc, #396]	@ (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 030f 	and.w	r3, r3, #15
 80046b6:	683a      	ldr	r2, [r7, #0]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d001      	beq.n	80046c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e0b8      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0302 	and.w	r3, r3, #2
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d020      	beq.n	800470e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0304 	and.w	r3, r3, #4
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d005      	beq.n	80046e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046d8:	4b59      	ldr	r3, [pc, #356]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	4a58      	ldr	r2, [pc, #352]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046de:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80046e2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0308 	and.w	r3, r3, #8
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d005      	beq.n	80046fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046f0:	4b53      	ldr	r3, [pc, #332]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	4a52      	ldr	r2, [pc, #328]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046f6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80046fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046fc:	4b50      	ldr	r3, [pc, #320]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	494d      	ldr	r1, [pc, #308]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 800470a:	4313      	orrs	r3, r2
 800470c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b00      	cmp	r3, #0
 8004718:	d044      	beq.n	80047a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	2b01      	cmp	r3, #1
 8004720:	d107      	bne.n	8004732 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004722:	4b47      	ldr	r3, [pc, #284]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d119      	bne.n	8004762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e07f      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	2b02      	cmp	r3, #2
 8004738:	d003      	beq.n	8004742 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800473e:	2b03      	cmp	r3, #3
 8004740:	d107      	bne.n	8004752 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004742:	4b3f      	ldr	r3, [pc, #252]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d109      	bne.n	8004762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e06f      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004752:	4b3b      	ldr	r3, [pc, #236]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d101      	bne.n	8004762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e067      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004762:	4b37      	ldr	r3, [pc, #220]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	f023 0203 	bic.w	r2, r3, #3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	4934      	ldr	r1, [pc, #208]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004770:	4313      	orrs	r3, r2
 8004772:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004774:	f7fd ffc0 	bl	80026f8 <HAL_GetTick>
 8004778:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800477a:	e00a      	b.n	8004792 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800477c:	f7fd ffbc 	bl	80026f8 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	f241 3288 	movw	r2, #5000	@ 0x1388
 800478a:	4293      	cmp	r3, r2
 800478c:	d901      	bls.n	8004792 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	e04f      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004792:	4b2b      	ldr	r3, [pc, #172]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f003 020c 	and.w	r2, r3, #12
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d1eb      	bne.n	800477c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047a4:	4b25      	ldr	r3, [pc, #148]	@ (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 030f 	and.w	r3, r3, #15
 80047ac:	683a      	ldr	r2, [r7, #0]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d20c      	bcs.n	80047cc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047b2:	4b22      	ldr	r3, [pc, #136]	@ (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80047b4:	683a      	ldr	r2, [r7, #0]
 80047b6:	b2d2      	uxtb	r2, r2
 80047b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047ba:	4b20      	ldr	r3, [pc, #128]	@ (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 030f 	and.w	r3, r3, #15
 80047c2:	683a      	ldr	r2, [r7, #0]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d001      	beq.n	80047cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e032      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0304 	and.w	r3, r3, #4
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d008      	beq.n	80047ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047d8:	4b19      	ldr	r3, [pc, #100]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	4916      	ldr	r1, [pc, #88]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0308 	and.w	r3, r3, #8
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d009      	beq.n	800480a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047f6:	4b12      	ldr	r3, [pc, #72]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	00db      	lsls	r3, r3, #3
 8004804:	490e      	ldr	r1, [pc, #56]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004806:	4313      	orrs	r3, r2
 8004808:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800480a:	f000 f855 	bl	80048b8 <HAL_RCC_GetSysClockFreq>
 800480e:	4602      	mov	r2, r0
 8004810:	4b0b      	ldr	r3, [pc, #44]	@ (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	091b      	lsrs	r3, r3, #4
 8004816:	f003 030f 	and.w	r3, r3, #15
 800481a:	490a      	ldr	r1, [pc, #40]	@ (8004844 <HAL_RCC_ClockConfig+0x1c0>)
 800481c:	5ccb      	ldrb	r3, [r1, r3]
 800481e:	fa22 f303 	lsr.w	r3, r2, r3
 8004822:	4a09      	ldr	r2, [pc, #36]	@ (8004848 <HAL_RCC_ClockConfig+0x1c4>)
 8004824:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004826:	4b09      	ldr	r3, [pc, #36]	@ (800484c <HAL_RCC_ClockConfig+0x1c8>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4618      	mov	r0, r3
 800482c:	f7fd ff20 	bl	8002670 <HAL_InitTick>

  return HAL_OK;
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	40023c00 	.word	0x40023c00
 8004840:	40023800 	.word	0x40023800
 8004844:	08008888 	.word	0x08008888
 8004848:	20000000 	.word	0x20000000
 800484c:	20000004 	.word	0x20000004

08004850 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004850:	b480      	push	{r7}
 8004852:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004854:	4b03      	ldr	r3, [pc, #12]	@ (8004864 <HAL_RCC_GetHCLKFreq+0x14>)
 8004856:	681b      	ldr	r3, [r3, #0]
}
 8004858:	4618      	mov	r0, r3
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	20000000 	.word	0x20000000

08004868 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800486c:	f7ff fff0 	bl	8004850 <HAL_RCC_GetHCLKFreq>
 8004870:	4602      	mov	r2, r0
 8004872:	4b05      	ldr	r3, [pc, #20]	@ (8004888 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	0a9b      	lsrs	r3, r3, #10
 8004878:	f003 0307 	and.w	r3, r3, #7
 800487c:	4903      	ldr	r1, [pc, #12]	@ (800488c <HAL_RCC_GetPCLK1Freq+0x24>)
 800487e:	5ccb      	ldrb	r3, [r1, r3]
 8004880:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004884:	4618      	mov	r0, r3
 8004886:	bd80      	pop	{r7, pc}
 8004888:	40023800 	.word	0x40023800
 800488c:	08008898 	.word	0x08008898

08004890 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004894:	f7ff ffdc 	bl	8004850 <HAL_RCC_GetHCLKFreq>
 8004898:	4602      	mov	r2, r0
 800489a:	4b05      	ldr	r3, [pc, #20]	@ (80048b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	0b5b      	lsrs	r3, r3, #13
 80048a0:	f003 0307 	and.w	r3, r3, #7
 80048a4:	4903      	ldr	r1, [pc, #12]	@ (80048b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048a6:	5ccb      	ldrb	r3, [r1, r3]
 80048a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	40023800 	.word	0x40023800
 80048b4:	08008898 	.word	0x08008898

080048b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048bc:	b0ae      	sub	sp, #184	@ 0xb8
 80048be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80048c0:	2300      	movs	r3, #0
 80048c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80048c6:	2300      	movs	r3, #0
 80048c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80048cc:	2300      	movs	r3, #0
 80048ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80048d2:	2300      	movs	r3, #0
 80048d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80048d8:	2300      	movs	r3, #0
 80048da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80048de:	4bcb      	ldr	r3, [pc, #812]	@ (8004c0c <HAL_RCC_GetSysClockFreq+0x354>)
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f003 030c 	and.w	r3, r3, #12
 80048e6:	2b0c      	cmp	r3, #12
 80048e8:	f200 8206 	bhi.w	8004cf8 <HAL_RCC_GetSysClockFreq+0x440>
 80048ec:	a201      	add	r2, pc, #4	@ (adr r2, 80048f4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80048ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048f2:	bf00      	nop
 80048f4:	08004929 	.word	0x08004929
 80048f8:	08004cf9 	.word	0x08004cf9
 80048fc:	08004cf9 	.word	0x08004cf9
 8004900:	08004cf9 	.word	0x08004cf9
 8004904:	08004931 	.word	0x08004931
 8004908:	08004cf9 	.word	0x08004cf9
 800490c:	08004cf9 	.word	0x08004cf9
 8004910:	08004cf9 	.word	0x08004cf9
 8004914:	08004939 	.word	0x08004939
 8004918:	08004cf9 	.word	0x08004cf9
 800491c:	08004cf9 	.word	0x08004cf9
 8004920:	08004cf9 	.word	0x08004cf9
 8004924:	08004b29 	.word	0x08004b29
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004928:	4bb9      	ldr	r3, [pc, #740]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x358>)
 800492a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800492e:	e1e7      	b.n	8004d00 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004930:	4bb8      	ldr	r3, [pc, #736]	@ (8004c14 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004932:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004936:	e1e3      	b.n	8004d00 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004938:	4bb4      	ldr	r3, [pc, #720]	@ (8004c0c <HAL_RCC_GetSysClockFreq+0x354>)
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004940:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004944:	4bb1      	ldr	r3, [pc, #708]	@ (8004c0c <HAL_RCC_GetSysClockFreq+0x354>)
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800494c:	2b00      	cmp	r3, #0
 800494e:	d071      	beq.n	8004a34 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004950:	4bae      	ldr	r3, [pc, #696]	@ (8004c0c <HAL_RCC_GetSysClockFreq+0x354>)
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	099b      	lsrs	r3, r3, #6
 8004956:	2200      	movs	r2, #0
 8004958:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800495c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004960:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004964:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004968:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800496c:	2300      	movs	r3, #0
 800496e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004972:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004976:	4622      	mov	r2, r4
 8004978:	462b      	mov	r3, r5
 800497a:	f04f 0000 	mov.w	r0, #0
 800497e:	f04f 0100 	mov.w	r1, #0
 8004982:	0159      	lsls	r1, r3, #5
 8004984:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004988:	0150      	lsls	r0, r2, #5
 800498a:	4602      	mov	r2, r0
 800498c:	460b      	mov	r3, r1
 800498e:	4621      	mov	r1, r4
 8004990:	1a51      	subs	r1, r2, r1
 8004992:	6439      	str	r1, [r7, #64]	@ 0x40
 8004994:	4629      	mov	r1, r5
 8004996:	eb63 0301 	sbc.w	r3, r3, r1
 800499a:	647b      	str	r3, [r7, #68]	@ 0x44
 800499c:	f04f 0200 	mov.w	r2, #0
 80049a0:	f04f 0300 	mov.w	r3, #0
 80049a4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80049a8:	4649      	mov	r1, r9
 80049aa:	018b      	lsls	r3, r1, #6
 80049ac:	4641      	mov	r1, r8
 80049ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80049b2:	4641      	mov	r1, r8
 80049b4:	018a      	lsls	r2, r1, #6
 80049b6:	4641      	mov	r1, r8
 80049b8:	1a51      	subs	r1, r2, r1
 80049ba:	63b9      	str	r1, [r7, #56]	@ 0x38
 80049bc:	4649      	mov	r1, r9
 80049be:	eb63 0301 	sbc.w	r3, r3, r1
 80049c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049c4:	f04f 0200 	mov.w	r2, #0
 80049c8:	f04f 0300 	mov.w	r3, #0
 80049cc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80049d0:	4649      	mov	r1, r9
 80049d2:	00cb      	lsls	r3, r1, #3
 80049d4:	4641      	mov	r1, r8
 80049d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049da:	4641      	mov	r1, r8
 80049dc:	00ca      	lsls	r2, r1, #3
 80049de:	4610      	mov	r0, r2
 80049e0:	4619      	mov	r1, r3
 80049e2:	4603      	mov	r3, r0
 80049e4:	4622      	mov	r2, r4
 80049e6:	189b      	adds	r3, r3, r2
 80049e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80049ea:	462b      	mov	r3, r5
 80049ec:	460a      	mov	r2, r1
 80049ee:	eb42 0303 	adc.w	r3, r2, r3
 80049f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80049f4:	f04f 0200 	mov.w	r2, #0
 80049f8:	f04f 0300 	mov.w	r3, #0
 80049fc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004a00:	4629      	mov	r1, r5
 8004a02:	024b      	lsls	r3, r1, #9
 8004a04:	4621      	mov	r1, r4
 8004a06:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004a0a:	4621      	mov	r1, r4
 8004a0c:	024a      	lsls	r2, r1, #9
 8004a0e:	4610      	mov	r0, r2
 8004a10:	4619      	mov	r1, r3
 8004a12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a16:	2200      	movs	r2, #0
 8004a18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004a20:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004a24:	f7fc f930 	bl	8000c88 <__aeabi_uldivmod>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	460b      	mov	r3, r1
 8004a2c:	4613      	mov	r3, r2
 8004a2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a32:	e067      	b.n	8004b04 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a34:	4b75      	ldr	r3, [pc, #468]	@ (8004c0c <HAL_RCC_GetSysClockFreq+0x354>)
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	099b      	lsrs	r3, r3, #6
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a40:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004a44:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004a48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a4c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004a4e:	2300      	movs	r3, #0
 8004a50:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004a52:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004a56:	4622      	mov	r2, r4
 8004a58:	462b      	mov	r3, r5
 8004a5a:	f04f 0000 	mov.w	r0, #0
 8004a5e:	f04f 0100 	mov.w	r1, #0
 8004a62:	0159      	lsls	r1, r3, #5
 8004a64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a68:	0150      	lsls	r0, r2, #5
 8004a6a:	4602      	mov	r2, r0
 8004a6c:	460b      	mov	r3, r1
 8004a6e:	4621      	mov	r1, r4
 8004a70:	1a51      	subs	r1, r2, r1
 8004a72:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004a74:	4629      	mov	r1, r5
 8004a76:	eb63 0301 	sbc.w	r3, r3, r1
 8004a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a7c:	f04f 0200 	mov.w	r2, #0
 8004a80:	f04f 0300 	mov.w	r3, #0
 8004a84:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004a88:	4649      	mov	r1, r9
 8004a8a:	018b      	lsls	r3, r1, #6
 8004a8c:	4641      	mov	r1, r8
 8004a8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004a92:	4641      	mov	r1, r8
 8004a94:	018a      	lsls	r2, r1, #6
 8004a96:	4641      	mov	r1, r8
 8004a98:	ebb2 0a01 	subs.w	sl, r2, r1
 8004a9c:	4649      	mov	r1, r9
 8004a9e:	eb63 0b01 	sbc.w	fp, r3, r1
 8004aa2:	f04f 0200 	mov.w	r2, #0
 8004aa6:	f04f 0300 	mov.w	r3, #0
 8004aaa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004aae:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004ab2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ab6:	4692      	mov	sl, r2
 8004ab8:	469b      	mov	fp, r3
 8004aba:	4623      	mov	r3, r4
 8004abc:	eb1a 0303 	adds.w	r3, sl, r3
 8004ac0:	623b      	str	r3, [r7, #32]
 8004ac2:	462b      	mov	r3, r5
 8004ac4:	eb4b 0303 	adc.w	r3, fp, r3
 8004ac8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004aca:	f04f 0200 	mov.w	r2, #0
 8004ace:	f04f 0300 	mov.w	r3, #0
 8004ad2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004ad6:	4629      	mov	r1, r5
 8004ad8:	028b      	lsls	r3, r1, #10
 8004ada:	4621      	mov	r1, r4
 8004adc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ae0:	4621      	mov	r1, r4
 8004ae2:	028a      	lsls	r2, r1, #10
 8004ae4:	4610      	mov	r0, r2
 8004ae6:	4619      	mov	r1, r3
 8004ae8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004aec:	2200      	movs	r2, #0
 8004aee:	673b      	str	r3, [r7, #112]	@ 0x70
 8004af0:	677a      	str	r2, [r7, #116]	@ 0x74
 8004af2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004af6:	f7fc f8c7 	bl	8000c88 <__aeabi_uldivmod>
 8004afa:	4602      	mov	r2, r0
 8004afc:	460b      	mov	r3, r1
 8004afe:	4613      	mov	r3, r2
 8004b00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004b04:	4b41      	ldr	r3, [pc, #260]	@ (8004c0c <HAL_RCC_GetSysClockFreq+0x354>)
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	0c1b      	lsrs	r3, r3, #16
 8004b0a:	f003 0303 	and.w	r3, r3, #3
 8004b0e:	3301      	adds	r3, #1
 8004b10:	005b      	lsls	r3, r3, #1
 8004b12:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004b16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004b26:	e0eb      	b.n	8004d00 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b28:	4b38      	ldr	r3, [pc, #224]	@ (8004c0c <HAL_RCC_GetSysClockFreq+0x354>)
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b34:	4b35      	ldr	r3, [pc, #212]	@ (8004c0c <HAL_RCC_GetSysClockFreq+0x354>)
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d06b      	beq.n	8004c18 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b40:	4b32      	ldr	r3, [pc, #200]	@ (8004c0c <HAL_RCC_GetSysClockFreq+0x354>)
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	099b      	lsrs	r3, r3, #6
 8004b46:	2200      	movs	r2, #0
 8004b48:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b4a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004b4c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b52:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b54:	2300      	movs	r3, #0
 8004b56:	667b      	str	r3, [r7, #100]	@ 0x64
 8004b58:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004b5c:	4622      	mov	r2, r4
 8004b5e:	462b      	mov	r3, r5
 8004b60:	f04f 0000 	mov.w	r0, #0
 8004b64:	f04f 0100 	mov.w	r1, #0
 8004b68:	0159      	lsls	r1, r3, #5
 8004b6a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b6e:	0150      	lsls	r0, r2, #5
 8004b70:	4602      	mov	r2, r0
 8004b72:	460b      	mov	r3, r1
 8004b74:	4621      	mov	r1, r4
 8004b76:	1a51      	subs	r1, r2, r1
 8004b78:	61b9      	str	r1, [r7, #24]
 8004b7a:	4629      	mov	r1, r5
 8004b7c:	eb63 0301 	sbc.w	r3, r3, r1
 8004b80:	61fb      	str	r3, [r7, #28]
 8004b82:	f04f 0200 	mov.w	r2, #0
 8004b86:	f04f 0300 	mov.w	r3, #0
 8004b8a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004b8e:	4659      	mov	r1, fp
 8004b90:	018b      	lsls	r3, r1, #6
 8004b92:	4651      	mov	r1, sl
 8004b94:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b98:	4651      	mov	r1, sl
 8004b9a:	018a      	lsls	r2, r1, #6
 8004b9c:	4651      	mov	r1, sl
 8004b9e:	ebb2 0801 	subs.w	r8, r2, r1
 8004ba2:	4659      	mov	r1, fp
 8004ba4:	eb63 0901 	sbc.w	r9, r3, r1
 8004ba8:	f04f 0200 	mov.w	r2, #0
 8004bac:	f04f 0300 	mov.w	r3, #0
 8004bb0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bb4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004bb8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bbc:	4690      	mov	r8, r2
 8004bbe:	4699      	mov	r9, r3
 8004bc0:	4623      	mov	r3, r4
 8004bc2:	eb18 0303 	adds.w	r3, r8, r3
 8004bc6:	613b      	str	r3, [r7, #16]
 8004bc8:	462b      	mov	r3, r5
 8004bca:	eb49 0303 	adc.w	r3, r9, r3
 8004bce:	617b      	str	r3, [r7, #20]
 8004bd0:	f04f 0200 	mov.w	r2, #0
 8004bd4:	f04f 0300 	mov.w	r3, #0
 8004bd8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004bdc:	4629      	mov	r1, r5
 8004bde:	024b      	lsls	r3, r1, #9
 8004be0:	4621      	mov	r1, r4
 8004be2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004be6:	4621      	mov	r1, r4
 8004be8:	024a      	lsls	r2, r1, #9
 8004bea:	4610      	mov	r0, r2
 8004bec:	4619      	mov	r1, r3
 8004bee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004bf6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004bf8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004bfc:	f7fc f844 	bl	8000c88 <__aeabi_uldivmod>
 8004c00:	4602      	mov	r2, r0
 8004c02:	460b      	mov	r3, r1
 8004c04:	4613      	mov	r3, r2
 8004c06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c0a:	e065      	b.n	8004cd8 <HAL_RCC_GetSysClockFreq+0x420>
 8004c0c:	40023800 	.word	0x40023800
 8004c10:	00f42400 	.word	0x00f42400
 8004c14:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c18:	4b3d      	ldr	r3, [pc, #244]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x458>)
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	099b      	lsrs	r3, r3, #6
 8004c1e:	2200      	movs	r2, #0
 8004c20:	4618      	mov	r0, r3
 8004c22:	4611      	mov	r1, r2
 8004c24:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c28:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c2e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004c32:	4642      	mov	r2, r8
 8004c34:	464b      	mov	r3, r9
 8004c36:	f04f 0000 	mov.w	r0, #0
 8004c3a:	f04f 0100 	mov.w	r1, #0
 8004c3e:	0159      	lsls	r1, r3, #5
 8004c40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c44:	0150      	lsls	r0, r2, #5
 8004c46:	4602      	mov	r2, r0
 8004c48:	460b      	mov	r3, r1
 8004c4a:	4641      	mov	r1, r8
 8004c4c:	1a51      	subs	r1, r2, r1
 8004c4e:	60b9      	str	r1, [r7, #8]
 8004c50:	4649      	mov	r1, r9
 8004c52:	eb63 0301 	sbc.w	r3, r3, r1
 8004c56:	60fb      	str	r3, [r7, #12]
 8004c58:	f04f 0200 	mov.w	r2, #0
 8004c5c:	f04f 0300 	mov.w	r3, #0
 8004c60:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004c64:	4659      	mov	r1, fp
 8004c66:	018b      	lsls	r3, r1, #6
 8004c68:	4651      	mov	r1, sl
 8004c6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c6e:	4651      	mov	r1, sl
 8004c70:	018a      	lsls	r2, r1, #6
 8004c72:	4651      	mov	r1, sl
 8004c74:	1a54      	subs	r4, r2, r1
 8004c76:	4659      	mov	r1, fp
 8004c78:	eb63 0501 	sbc.w	r5, r3, r1
 8004c7c:	f04f 0200 	mov.w	r2, #0
 8004c80:	f04f 0300 	mov.w	r3, #0
 8004c84:	00eb      	lsls	r3, r5, #3
 8004c86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c8a:	00e2      	lsls	r2, r4, #3
 8004c8c:	4614      	mov	r4, r2
 8004c8e:	461d      	mov	r5, r3
 8004c90:	4643      	mov	r3, r8
 8004c92:	18e3      	adds	r3, r4, r3
 8004c94:	603b      	str	r3, [r7, #0]
 8004c96:	464b      	mov	r3, r9
 8004c98:	eb45 0303 	adc.w	r3, r5, r3
 8004c9c:	607b      	str	r3, [r7, #4]
 8004c9e:	f04f 0200 	mov.w	r2, #0
 8004ca2:	f04f 0300 	mov.w	r3, #0
 8004ca6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004caa:	4629      	mov	r1, r5
 8004cac:	028b      	lsls	r3, r1, #10
 8004cae:	4621      	mov	r1, r4
 8004cb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cb4:	4621      	mov	r1, r4
 8004cb6:	028a      	lsls	r2, r1, #10
 8004cb8:	4610      	mov	r0, r2
 8004cba:	4619      	mov	r1, r3
 8004cbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cc4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004cc6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004cca:	f7fb ffdd 	bl	8000c88 <__aeabi_uldivmod>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	460b      	mov	r3, r1
 8004cd2:	4613      	mov	r3, r2
 8004cd4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004cd8:	4b0d      	ldr	r3, [pc, #52]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x458>)
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	0f1b      	lsrs	r3, r3, #28
 8004cde:	f003 0307 	and.w	r3, r3, #7
 8004ce2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004ce6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004cea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cf2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004cf6:	e003      	b.n	8004d00 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004cf8:	4b06      	ldr	r3, [pc, #24]	@ (8004d14 <HAL_RCC_GetSysClockFreq+0x45c>)
 8004cfa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004cfe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	37b8      	adds	r7, #184	@ 0xb8
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d0e:	bf00      	nop
 8004d10:	40023800 	.word	0x40023800
 8004d14:	00f42400 	.word	0x00f42400

08004d18 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b086      	sub	sp, #24
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d101      	bne.n	8004d2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e28d      	b.n	8005246 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0301 	and.w	r3, r3, #1
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	f000 8083 	beq.w	8004e3e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004d38:	4b94      	ldr	r3, [pc, #592]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	f003 030c 	and.w	r3, r3, #12
 8004d40:	2b04      	cmp	r3, #4
 8004d42:	d019      	beq.n	8004d78 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004d44:	4b91      	ldr	r3, [pc, #580]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	f003 030c 	and.w	r3, r3, #12
        || \
 8004d4c:	2b08      	cmp	r3, #8
 8004d4e:	d106      	bne.n	8004d5e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004d50:	4b8e      	ldr	r3, [pc, #568]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d5c:	d00c      	beq.n	8004d78 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d5e:	4b8b      	ldr	r3, [pc, #556]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004d66:	2b0c      	cmp	r3, #12
 8004d68:	d112      	bne.n	8004d90 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d6a:	4b88      	ldr	r3, [pc, #544]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d76:	d10b      	bne.n	8004d90 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d78:	4b84      	ldr	r3, [pc, #528]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d05b      	beq.n	8004e3c <HAL_RCC_OscConfig+0x124>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d157      	bne.n	8004e3c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e25a      	b.n	8005246 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d98:	d106      	bne.n	8004da8 <HAL_RCC_OscConfig+0x90>
 8004d9a:	4b7c      	ldr	r3, [pc, #496]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a7b      	ldr	r2, [pc, #492]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004da0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004da4:	6013      	str	r3, [r2, #0]
 8004da6:	e01d      	b.n	8004de4 <HAL_RCC_OscConfig+0xcc>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004db0:	d10c      	bne.n	8004dcc <HAL_RCC_OscConfig+0xb4>
 8004db2:	4b76      	ldr	r3, [pc, #472]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a75      	ldr	r2, [pc, #468]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004db8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004dbc:	6013      	str	r3, [r2, #0]
 8004dbe:	4b73      	ldr	r3, [pc, #460]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a72      	ldr	r2, [pc, #456]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004dc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dc8:	6013      	str	r3, [r2, #0]
 8004dca:	e00b      	b.n	8004de4 <HAL_RCC_OscConfig+0xcc>
 8004dcc:	4b6f      	ldr	r3, [pc, #444]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a6e      	ldr	r2, [pc, #440]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004dd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dd6:	6013      	str	r3, [r2, #0]
 8004dd8:	4b6c      	ldr	r3, [pc, #432]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a6b      	ldr	r2, [pc, #428]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004dde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004de2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d013      	beq.n	8004e14 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dec:	f7fd fc84 	bl	80026f8 <HAL_GetTick>
 8004df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004df2:	e008      	b.n	8004e06 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004df4:	f7fd fc80 	bl	80026f8 <HAL_GetTick>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	2b64      	cmp	r3, #100	@ 0x64
 8004e00:	d901      	bls.n	8004e06 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004e02:	2303      	movs	r3, #3
 8004e04:	e21f      	b.n	8005246 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e06:	4b61      	ldr	r3, [pc, #388]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d0f0      	beq.n	8004df4 <HAL_RCC_OscConfig+0xdc>
 8004e12:	e014      	b.n	8004e3e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e14:	f7fd fc70 	bl	80026f8 <HAL_GetTick>
 8004e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e1a:	e008      	b.n	8004e2e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e1c:	f7fd fc6c 	bl	80026f8 <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	2b64      	cmp	r3, #100	@ 0x64
 8004e28:	d901      	bls.n	8004e2e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e20b      	b.n	8005246 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e2e:	4b57      	ldr	r3, [pc, #348]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d1f0      	bne.n	8004e1c <HAL_RCC_OscConfig+0x104>
 8004e3a:	e000      	b.n	8004e3e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0302 	and.w	r3, r3, #2
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d06f      	beq.n	8004f2a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004e4a:	4b50      	ldr	r3, [pc, #320]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	f003 030c 	and.w	r3, r3, #12
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d017      	beq.n	8004e86 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004e56:	4b4d      	ldr	r3, [pc, #308]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f003 030c 	and.w	r3, r3, #12
        || \
 8004e5e:	2b08      	cmp	r3, #8
 8004e60:	d105      	bne.n	8004e6e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004e62:	4b4a      	ldr	r3, [pc, #296]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00b      	beq.n	8004e86 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e6e:	4b47      	ldr	r3, [pc, #284]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004e76:	2b0c      	cmp	r3, #12
 8004e78:	d11c      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e7a:	4b44      	ldr	r3, [pc, #272]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d116      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e86:	4b41      	ldr	r3, [pc, #260]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0302 	and.w	r3, r3, #2
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d005      	beq.n	8004e9e <HAL_RCC_OscConfig+0x186>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d001      	beq.n	8004e9e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e1d3      	b.n	8005246 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e9e:	4b3b      	ldr	r3, [pc, #236]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	00db      	lsls	r3, r3, #3
 8004eac:	4937      	ldr	r1, [pc, #220]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004eb2:	e03a      	b.n	8004f2a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d020      	beq.n	8004efe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ebc:	4b34      	ldr	r3, [pc, #208]	@ (8004f90 <HAL_RCC_OscConfig+0x278>)
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ec2:	f7fd fc19 	bl	80026f8 <HAL_GetTick>
 8004ec6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ec8:	e008      	b.n	8004edc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004eca:	f7fd fc15 	bl	80026f8 <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	2b02      	cmp	r3, #2
 8004ed6:	d901      	bls.n	8004edc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004ed8:	2303      	movs	r3, #3
 8004eda:	e1b4      	b.n	8005246 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004edc:	4b2b      	ldr	r3, [pc, #172]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0302 	and.w	r3, r3, #2
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d0f0      	beq.n	8004eca <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ee8:	4b28      	ldr	r3, [pc, #160]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	691b      	ldr	r3, [r3, #16]
 8004ef4:	00db      	lsls	r3, r3, #3
 8004ef6:	4925      	ldr	r1, [pc, #148]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	600b      	str	r3, [r1, #0]
 8004efc:	e015      	b.n	8004f2a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004efe:	4b24      	ldr	r3, [pc, #144]	@ (8004f90 <HAL_RCC_OscConfig+0x278>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f04:	f7fd fbf8 	bl	80026f8 <HAL_GetTick>
 8004f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f0a:	e008      	b.n	8004f1e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f0c:	f7fd fbf4 	bl	80026f8 <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d901      	bls.n	8004f1e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	e193      	b.n	8005246 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0302 	and.w	r3, r3, #2
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d1f0      	bne.n	8004f0c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0308 	and.w	r3, r3, #8
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d036      	beq.n	8004fa4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	695b      	ldr	r3, [r3, #20]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d016      	beq.n	8004f6c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f3e:	4b15      	ldr	r3, [pc, #84]	@ (8004f94 <HAL_RCC_OscConfig+0x27c>)
 8004f40:	2201      	movs	r2, #1
 8004f42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f44:	f7fd fbd8 	bl	80026f8 <HAL_GetTick>
 8004f48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f4a:	e008      	b.n	8004f5e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f4c:	f7fd fbd4 	bl	80026f8 <HAL_GetTick>
 8004f50:	4602      	mov	r2, r0
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	1ad3      	subs	r3, r2, r3
 8004f56:	2b02      	cmp	r3, #2
 8004f58:	d901      	bls.n	8004f5e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004f5a:	2303      	movs	r3, #3
 8004f5c:	e173      	b.n	8005246 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8004f8c <HAL_RCC_OscConfig+0x274>)
 8004f60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f62:	f003 0302 	and.w	r3, r3, #2
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d0f0      	beq.n	8004f4c <HAL_RCC_OscConfig+0x234>
 8004f6a:	e01b      	b.n	8004fa4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f6c:	4b09      	ldr	r3, [pc, #36]	@ (8004f94 <HAL_RCC_OscConfig+0x27c>)
 8004f6e:	2200      	movs	r2, #0
 8004f70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f72:	f7fd fbc1 	bl	80026f8 <HAL_GetTick>
 8004f76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f78:	e00e      	b.n	8004f98 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f7a:	f7fd fbbd 	bl	80026f8 <HAL_GetTick>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	1ad3      	subs	r3, r2, r3
 8004f84:	2b02      	cmp	r3, #2
 8004f86:	d907      	bls.n	8004f98 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004f88:	2303      	movs	r3, #3
 8004f8a:	e15c      	b.n	8005246 <HAL_RCC_OscConfig+0x52e>
 8004f8c:	40023800 	.word	0x40023800
 8004f90:	42470000 	.word	0x42470000
 8004f94:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f98:	4b8a      	ldr	r3, [pc, #552]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 8004f9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f9c:	f003 0302 	and.w	r3, r3, #2
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d1ea      	bne.n	8004f7a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0304 	and.w	r3, r3, #4
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	f000 8097 	beq.w	80050e0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fb6:	4b83      	ldr	r3, [pc, #524]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 8004fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d10f      	bne.n	8004fe2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	60bb      	str	r3, [r7, #8]
 8004fc6:	4b7f      	ldr	r3, [pc, #508]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 8004fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fca:	4a7e      	ldr	r2, [pc, #504]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 8004fcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004fd2:	4b7c      	ldr	r3, [pc, #496]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 8004fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fda:	60bb      	str	r3, [r7, #8]
 8004fdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fe2:	4b79      	ldr	r3, [pc, #484]	@ (80051c8 <HAL_RCC_OscConfig+0x4b0>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d118      	bne.n	8005020 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004fee:	4b76      	ldr	r3, [pc, #472]	@ (80051c8 <HAL_RCC_OscConfig+0x4b0>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a75      	ldr	r2, [pc, #468]	@ (80051c8 <HAL_RCC_OscConfig+0x4b0>)
 8004ff4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ff8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ffa:	f7fd fb7d 	bl	80026f8 <HAL_GetTick>
 8004ffe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005000:	e008      	b.n	8005014 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005002:	f7fd fb79 	bl	80026f8 <HAL_GetTick>
 8005006:	4602      	mov	r2, r0
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	1ad3      	subs	r3, r2, r3
 800500c:	2b02      	cmp	r3, #2
 800500e:	d901      	bls.n	8005014 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005010:	2303      	movs	r3, #3
 8005012:	e118      	b.n	8005246 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005014:	4b6c      	ldr	r3, [pc, #432]	@ (80051c8 <HAL_RCC_OscConfig+0x4b0>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800501c:	2b00      	cmp	r3, #0
 800501e:	d0f0      	beq.n	8005002 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	2b01      	cmp	r3, #1
 8005026:	d106      	bne.n	8005036 <HAL_RCC_OscConfig+0x31e>
 8005028:	4b66      	ldr	r3, [pc, #408]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 800502a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800502c:	4a65      	ldr	r2, [pc, #404]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 800502e:	f043 0301 	orr.w	r3, r3, #1
 8005032:	6713      	str	r3, [r2, #112]	@ 0x70
 8005034:	e01c      	b.n	8005070 <HAL_RCC_OscConfig+0x358>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	2b05      	cmp	r3, #5
 800503c:	d10c      	bne.n	8005058 <HAL_RCC_OscConfig+0x340>
 800503e:	4b61      	ldr	r3, [pc, #388]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 8005040:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005042:	4a60      	ldr	r2, [pc, #384]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 8005044:	f043 0304 	orr.w	r3, r3, #4
 8005048:	6713      	str	r3, [r2, #112]	@ 0x70
 800504a:	4b5e      	ldr	r3, [pc, #376]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 800504c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800504e:	4a5d      	ldr	r2, [pc, #372]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 8005050:	f043 0301 	orr.w	r3, r3, #1
 8005054:	6713      	str	r3, [r2, #112]	@ 0x70
 8005056:	e00b      	b.n	8005070 <HAL_RCC_OscConfig+0x358>
 8005058:	4b5a      	ldr	r3, [pc, #360]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 800505a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800505c:	4a59      	ldr	r2, [pc, #356]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 800505e:	f023 0301 	bic.w	r3, r3, #1
 8005062:	6713      	str	r3, [r2, #112]	@ 0x70
 8005064:	4b57      	ldr	r3, [pc, #348]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 8005066:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005068:	4a56      	ldr	r2, [pc, #344]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 800506a:	f023 0304 	bic.w	r3, r3, #4
 800506e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d015      	beq.n	80050a4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005078:	f7fd fb3e 	bl	80026f8 <HAL_GetTick>
 800507c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800507e:	e00a      	b.n	8005096 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005080:	f7fd fb3a 	bl	80026f8 <HAL_GetTick>
 8005084:	4602      	mov	r2, r0
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	1ad3      	subs	r3, r2, r3
 800508a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800508e:	4293      	cmp	r3, r2
 8005090:	d901      	bls.n	8005096 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005092:	2303      	movs	r3, #3
 8005094:	e0d7      	b.n	8005246 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005096:	4b4b      	ldr	r3, [pc, #300]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 8005098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800509a:	f003 0302 	and.w	r3, r3, #2
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d0ee      	beq.n	8005080 <HAL_RCC_OscConfig+0x368>
 80050a2:	e014      	b.n	80050ce <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050a4:	f7fd fb28 	bl	80026f8 <HAL_GetTick>
 80050a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050aa:	e00a      	b.n	80050c2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050ac:	f7fd fb24 	bl	80026f8 <HAL_GetTick>
 80050b0:	4602      	mov	r2, r0
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	1ad3      	subs	r3, r2, r3
 80050b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d901      	bls.n	80050c2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80050be:	2303      	movs	r3, #3
 80050c0:	e0c1      	b.n	8005246 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050c2:	4b40      	ldr	r3, [pc, #256]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 80050c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050c6:	f003 0302 	and.w	r3, r3, #2
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d1ee      	bne.n	80050ac <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80050ce:	7dfb      	ldrb	r3, [r7, #23]
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d105      	bne.n	80050e0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050d4:	4b3b      	ldr	r3, [pc, #236]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 80050d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d8:	4a3a      	ldr	r2, [pc, #232]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 80050da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050de:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	699b      	ldr	r3, [r3, #24]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	f000 80ad 	beq.w	8005244 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80050ea:	4b36      	ldr	r3, [pc, #216]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	f003 030c 	and.w	r3, r3, #12
 80050f2:	2b08      	cmp	r3, #8
 80050f4:	d060      	beq.n	80051b8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	699b      	ldr	r3, [r3, #24]
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	d145      	bne.n	800518a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050fe:	4b33      	ldr	r3, [pc, #204]	@ (80051cc <HAL_RCC_OscConfig+0x4b4>)
 8005100:	2200      	movs	r2, #0
 8005102:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005104:	f7fd faf8 	bl	80026f8 <HAL_GetTick>
 8005108:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800510a:	e008      	b.n	800511e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800510c:	f7fd faf4 	bl	80026f8 <HAL_GetTick>
 8005110:	4602      	mov	r2, r0
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	1ad3      	subs	r3, r2, r3
 8005116:	2b02      	cmp	r3, #2
 8005118:	d901      	bls.n	800511e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800511a:	2303      	movs	r3, #3
 800511c:	e093      	b.n	8005246 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800511e:	4b29      	ldr	r3, [pc, #164]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005126:	2b00      	cmp	r3, #0
 8005128:	d1f0      	bne.n	800510c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	69da      	ldr	r2, [r3, #28]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6a1b      	ldr	r3, [r3, #32]
 8005132:	431a      	orrs	r2, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005138:	019b      	lsls	r3, r3, #6
 800513a:	431a      	orrs	r2, r3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005140:	085b      	lsrs	r3, r3, #1
 8005142:	3b01      	subs	r3, #1
 8005144:	041b      	lsls	r3, r3, #16
 8005146:	431a      	orrs	r2, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514c:	061b      	lsls	r3, r3, #24
 800514e:	431a      	orrs	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005154:	071b      	lsls	r3, r3, #28
 8005156:	491b      	ldr	r1, [pc, #108]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 8005158:	4313      	orrs	r3, r2
 800515a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800515c:	4b1b      	ldr	r3, [pc, #108]	@ (80051cc <HAL_RCC_OscConfig+0x4b4>)
 800515e:	2201      	movs	r2, #1
 8005160:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005162:	f7fd fac9 	bl	80026f8 <HAL_GetTick>
 8005166:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005168:	e008      	b.n	800517c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800516a:	f7fd fac5 	bl	80026f8 <HAL_GetTick>
 800516e:	4602      	mov	r2, r0
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	2b02      	cmp	r3, #2
 8005176:	d901      	bls.n	800517c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005178:	2303      	movs	r3, #3
 800517a:	e064      	b.n	8005246 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800517c:	4b11      	ldr	r3, [pc, #68]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005184:	2b00      	cmp	r3, #0
 8005186:	d0f0      	beq.n	800516a <HAL_RCC_OscConfig+0x452>
 8005188:	e05c      	b.n	8005244 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800518a:	4b10      	ldr	r3, [pc, #64]	@ (80051cc <HAL_RCC_OscConfig+0x4b4>)
 800518c:	2200      	movs	r2, #0
 800518e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005190:	f7fd fab2 	bl	80026f8 <HAL_GetTick>
 8005194:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005196:	e008      	b.n	80051aa <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005198:	f7fd faae 	bl	80026f8 <HAL_GetTick>
 800519c:	4602      	mov	r2, r0
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	1ad3      	subs	r3, r2, r3
 80051a2:	2b02      	cmp	r3, #2
 80051a4:	d901      	bls.n	80051aa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80051a6:	2303      	movs	r3, #3
 80051a8:	e04d      	b.n	8005246 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051aa:	4b06      	ldr	r3, [pc, #24]	@ (80051c4 <HAL_RCC_OscConfig+0x4ac>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d1f0      	bne.n	8005198 <HAL_RCC_OscConfig+0x480>
 80051b6:	e045      	b.n	8005244 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	699b      	ldr	r3, [r3, #24]
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d107      	bne.n	80051d0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e040      	b.n	8005246 <HAL_RCC_OscConfig+0x52e>
 80051c4:	40023800 	.word	0x40023800
 80051c8:	40007000 	.word	0x40007000
 80051cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80051d0:	4b1f      	ldr	r3, [pc, #124]	@ (8005250 <HAL_RCC_OscConfig+0x538>)
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	699b      	ldr	r3, [r3, #24]
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d030      	beq.n	8005240 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d129      	bne.n	8005240 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d122      	bne.n	8005240 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80051fa:	68fa      	ldr	r2, [r7, #12]
 80051fc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005200:	4013      	ands	r3, r2
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005206:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005208:	4293      	cmp	r3, r2
 800520a:	d119      	bne.n	8005240 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005216:	085b      	lsrs	r3, r3, #1
 8005218:	3b01      	subs	r3, #1
 800521a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800521c:	429a      	cmp	r2, r3
 800521e:	d10f      	bne.n	8005240 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800522a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800522c:	429a      	cmp	r2, r3
 800522e:	d107      	bne.n	8005240 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800523a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800523c:	429a      	cmp	r2, r3
 800523e:	d001      	beq.n	8005244 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	e000      	b.n	8005246 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005244:	2300      	movs	r3, #0
}
 8005246:	4618      	mov	r0, r3
 8005248:	3718      	adds	r7, #24
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop
 8005250:	40023800 	.word	0x40023800

08005254 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b082      	sub	sp, #8
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d101      	bne.n	8005266 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e042      	b.n	80052ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800526c:	b2db      	uxtb	r3, r3
 800526e:	2b00      	cmp	r3, #0
 8005270:	d106      	bne.n	8005280 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f7fd f848 	bl	8002310 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2224      	movs	r2, #36	@ 0x24
 8005284:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	68da      	ldr	r2, [r3, #12]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005296:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f000 f973 	bl	8005584 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	691a      	ldr	r2, [r3, #16]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80052ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	695a      	ldr	r2, [r3, #20]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80052bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	68da      	ldr	r2, [r3, #12]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80052cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2220      	movs	r2, #32
 80052d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2220      	movs	r2, #32
 80052e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80052ea:	2300      	movs	r3, #0
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3708      	adds	r7, #8
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b08a      	sub	sp, #40	@ 0x28
 80052f8:	af02      	add	r7, sp, #8
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	60b9      	str	r1, [r7, #8]
 80052fe:	603b      	str	r3, [r7, #0]
 8005300:	4613      	mov	r3, r2
 8005302:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005304:	2300      	movs	r3, #0
 8005306:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800530e:	b2db      	uxtb	r3, r3
 8005310:	2b20      	cmp	r3, #32
 8005312:	d175      	bne.n	8005400 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d002      	beq.n	8005320 <HAL_UART_Transmit+0x2c>
 800531a:	88fb      	ldrh	r3, [r7, #6]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	e06e      	b.n	8005402 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2221      	movs	r2, #33	@ 0x21
 800532e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005332:	f7fd f9e1 	bl	80026f8 <HAL_GetTick>
 8005336:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	88fa      	ldrh	r2, [r7, #6]
 800533c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	88fa      	ldrh	r2, [r7, #6]
 8005342:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800534c:	d108      	bne.n	8005360 <HAL_UART_Transmit+0x6c>
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	691b      	ldr	r3, [r3, #16]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d104      	bne.n	8005360 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005356:	2300      	movs	r3, #0
 8005358:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	61bb      	str	r3, [r7, #24]
 800535e:	e003      	b.n	8005368 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005364:	2300      	movs	r3, #0
 8005366:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005368:	e02e      	b.n	80053c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	9300      	str	r3, [sp, #0]
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	2200      	movs	r2, #0
 8005372:	2180      	movs	r1, #128	@ 0x80
 8005374:	68f8      	ldr	r0, [r7, #12]
 8005376:	f000 f848 	bl	800540a <UART_WaitOnFlagUntilTimeout>
 800537a:	4603      	mov	r3, r0
 800537c:	2b00      	cmp	r3, #0
 800537e:	d005      	beq.n	800538c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2220      	movs	r2, #32
 8005384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005388:	2303      	movs	r3, #3
 800538a:	e03a      	b.n	8005402 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d10b      	bne.n	80053aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	881b      	ldrh	r3, [r3, #0]
 8005396:	461a      	mov	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80053a2:	69bb      	ldr	r3, [r7, #24]
 80053a4:	3302      	adds	r3, #2
 80053a6:	61bb      	str	r3, [r7, #24]
 80053a8:	e007      	b.n	80053ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	781a      	ldrb	r2, [r3, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	3301      	adds	r3, #1
 80053b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80053be:	b29b      	uxth	r3, r3
 80053c0:	3b01      	subs	r3, #1
 80053c2:	b29a      	uxth	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d1cb      	bne.n	800536a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	9300      	str	r3, [sp, #0]
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	2200      	movs	r2, #0
 80053da:	2140      	movs	r1, #64	@ 0x40
 80053dc:	68f8      	ldr	r0, [r7, #12]
 80053de:	f000 f814 	bl	800540a <UART_WaitOnFlagUntilTimeout>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d005      	beq.n	80053f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2220      	movs	r2, #32
 80053ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	e006      	b.n	8005402 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2220      	movs	r2, #32
 80053f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80053fc:	2300      	movs	r3, #0
 80053fe:	e000      	b.n	8005402 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005400:	2302      	movs	r3, #2
  }
}
 8005402:	4618      	mov	r0, r3
 8005404:	3720      	adds	r7, #32
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}

0800540a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800540a:	b580      	push	{r7, lr}
 800540c:	b086      	sub	sp, #24
 800540e:	af00      	add	r7, sp, #0
 8005410:	60f8      	str	r0, [r7, #12]
 8005412:	60b9      	str	r1, [r7, #8]
 8005414:	603b      	str	r3, [r7, #0]
 8005416:	4613      	mov	r3, r2
 8005418:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800541a:	e03b      	b.n	8005494 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800541c:	6a3b      	ldr	r3, [r7, #32]
 800541e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005422:	d037      	beq.n	8005494 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005424:	f7fd f968 	bl	80026f8 <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	6a3a      	ldr	r2, [r7, #32]
 8005430:	429a      	cmp	r2, r3
 8005432:	d302      	bcc.n	800543a <UART_WaitOnFlagUntilTimeout+0x30>
 8005434:	6a3b      	ldr	r3, [r7, #32]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d101      	bne.n	800543e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800543a:	2303      	movs	r3, #3
 800543c:	e03a      	b.n	80054b4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	f003 0304 	and.w	r3, r3, #4
 8005448:	2b00      	cmp	r3, #0
 800544a:	d023      	beq.n	8005494 <UART_WaitOnFlagUntilTimeout+0x8a>
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	2b80      	cmp	r3, #128	@ 0x80
 8005450:	d020      	beq.n	8005494 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	2b40      	cmp	r3, #64	@ 0x40
 8005456:	d01d      	beq.n	8005494 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0308 	and.w	r3, r3, #8
 8005462:	2b08      	cmp	r3, #8
 8005464:	d116      	bne.n	8005494 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005466:	2300      	movs	r3, #0
 8005468:	617b      	str	r3, [r7, #20]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	617b      	str	r3, [r7, #20]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	617b      	str	r3, [r7, #20]
 800547a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800547c:	68f8      	ldr	r0, [r7, #12]
 800547e:	f000 f81d 	bl	80054bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2208      	movs	r2, #8
 8005486:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	e00f      	b.n	80054b4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	4013      	ands	r3, r2
 800549e:	68ba      	ldr	r2, [r7, #8]
 80054a0:	429a      	cmp	r2, r3
 80054a2:	bf0c      	ite	eq
 80054a4:	2301      	moveq	r3, #1
 80054a6:	2300      	movne	r3, #0
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	461a      	mov	r2, r3
 80054ac:	79fb      	ldrb	r3, [r7, #7]
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d0b4      	beq.n	800541c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80054b2:	2300      	movs	r3, #0
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	3718      	adds	r7, #24
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bd80      	pop	{r7, pc}

080054bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054bc:	b480      	push	{r7}
 80054be:	b095      	sub	sp, #84	@ 0x54
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	330c      	adds	r3, #12
 80054ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054ce:	e853 3f00 	ldrex	r3, [r3]
 80054d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80054d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	330c      	adds	r3, #12
 80054e2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80054e4:	643a      	str	r2, [r7, #64]	@ 0x40
 80054e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80054ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80054ec:	e841 2300 	strex	r3, r2, [r1]
 80054f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80054f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d1e5      	bne.n	80054c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	3314      	adds	r3, #20
 80054fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005500:	6a3b      	ldr	r3, [r7, #32]
 8005502:	e853 3f00 	ldrex	r3, [r3]
 8005506:	61fb      	str	r3, [r7, #28]
   return(result);
 8005508:	69fb      	ldr	r3, [r7, #28]
 800550a:	f023 0301 	bic.w	r3, r3, #1
 800550e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	3314      	adds	r3, #20
 8005516:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005518:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800551a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800551e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005520:	e841 2300 	strex	r3, r2, [r1]
 8005524:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005528:	2b00      	cmp	r3, #0
 800552a:	d1e5      	bne.n	80054f8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005530:	2b01      	cmp	r3, #1
 8005532:	d119      	bne.n	8005568 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	330c      	adds	r3, #12
 800553a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	e853 3f00 	ldrex	r3, [r3]
 8005542:	60bb      	str	r3, [r7, #8]
   return(result);
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	f023 0310 	bic.w	r3, r3, #16
 800554a:	647b      	str	r3, [r7, #68]	@ 0x44
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	330c      	adds	r3, #12
 8005552:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005554:	61ba      	str	r2, [r7, #24]
 8005556:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005558:	6979      	ldr	r1, [r7, #20]
 800555a:	69ba      	ldr	r2, [r7, #24]
 800555c:	e841 2300 	strex	r3, r2, [r1]
 8005560:	613b      	str	r3, [r7, #16]
   return(result);
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d1e5      	bne.n	8005534 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2220      	movs	r2, #32
 800556c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2200      	movs	r2, #0
 8005574:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005576:	bf00      	nop
 8005578:	3754      	adds	r7, #84	@ 0x54
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr
	...

08005584 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005584:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005588:	b0c0      	sub	sp, #256	@ 0x100
 800558a:	af00      	add	r7, sp, #0
 800558c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	691b      	ldr	r3, [r3, #16]
 8005598:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800559c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055a0:	68d9      	ldr	r1, [r3, #12]
 80055a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	ea40 0301 	orr.w	r3, r0, r1
 80055ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80055ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055b2:	689a      	ldr	r2, [r3, #8]
 80055b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055b8:	691b      	ldr	r3, [r3, #16]
 80055ba:	431a      	orrs	r2, r3
 80055bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055c0:	695b      	ldr	r3, [r3, #20]
 80055c2:	431a      	orrs	r2, r3
 80055c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055c8:	69db      	ldr	r3, [r3, #28]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80055d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80055dc:	f021 010c 	bic.w	r1, r1, #12
 80055e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80055ea:	430b      	orrs	r3, r1
 80055ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80055ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	695b      	ldr	r3, [r3, #20]
 80055f6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80055fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055fe:	6999      	ldr	r1, [r3, #24]
 8005600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	ea40 0301 	orr.w	r3, r0, r1
 800560a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800560c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	4b8f      	ldr	r3, [pc, #572]	@ (8005850 <UART_SetConfig+0x2cc>)
 8005614:	429a      	cmp	r2, r3
 8005616:	d005      	beq.n	8005624 <UART_SetConfig+0xa0>
 8005618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	4b8d      	ldr	r3, [pc, #564]	@ (8005854 <UART_SetConfig+0x2d0>)
 8005620:	429a      	cmp	r2, r3
 8005622:	d104      	bne.n	800562e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005624:	f7ff f934 	bl	8004890 <HAL_RCC_GetPCLK2Freq>
 8005628:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800562c:	e003      	b.n	8005636 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800562e:	f7ff f91b 	bl	8004868 <HAL_RCC_GetPCLK1Freq>
 8005632:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005636:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800563a:	69db      	ldr	r3, [r3, #28]
 800563c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005640:	f040 810c 	bne.w	800585c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005644:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005648:	2200      	movs	r2, #0
 800564a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800564e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005652:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005656:	4622      	mov	r2, r4
 8005658:	462b      	mov	r3, r5
 800565a:	1891      	adds	r1, r2, r2
 800565c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800565e:	415b      	adcs	r3, r3
 8005660:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005662:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005666:	4621      	mov	r1, r4
 8005668:	eb12 0801 	adds.w	r8, r2, r1
 800566c:	4629      	mov	r1, r5
 800566e:	eb43 0901 	adc.w	r9, r3, r1
 8005672:	f04f 0200 	mov.w	r2, #0
 8005676:	f04f 0300 	mov.w	r3, #0
 800567a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800567e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005682:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005686:	4690      	mov	r8, r2
 8005688:	4699      	mov	r9, r3
 800568a:	4623      	mov	r3, r4
 800568c:	eb18 0303 	adds.w	r3, r8, r3
 8005690:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005694:	462b      	mov	r3, r5
 8005696:	eb49 0303 	adc.w	r3, r9, r3
 800569a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800569e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80056aa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80056ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80056b2:	460b      	mov	r3, r1
 80056b4:	18db      	adds	r3, r3, r3
 80056b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80056b8:	4613      	mov	r3, r2
 80056ba:	eb42 0303 	adc.w	r3, r2, r3
 80056be:	657b      	str	r3, [r7, #84]	@ 0x54
 80056c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80056c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80056c8:	f7fb fade 	bl	8000c88 <__aeabi_uldivmod>
 80056cc:	4602      	mov	r2, r0
 80056ce:	460b      	mov	r3, r1
 80056d0:	4b61      	ldr	r3, [pc, #388]	@ (8005858 <UART_SetConfig+0x2d4>)
 80056d2:	fba3 2302 	umull	r2, r3, r3, r2
 80056d6:	095b      	lsrs	r3, r3, #5
 80056d8:	011c      	lsls	r4, r3, #4
 80056da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056de:	2200      	movs	r2, #0
 80056e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80056e4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80056e8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80056ec:	4642      	mov	r2, r8
 80056ee:	464b      	mov	r3, r9
 80056f0:	1891      	adds	r1, r2, r2
 80056f2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80056f4:	415b      	adcs	r3, r3
 80056f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80056fc:	4641      	mov	r1, r8
 80056fe:	eb12 0a01 	adds.w	sl, r2, r1
 8005702:	4649      	mov	r1, r9
 8005704:	eb43 0b01 	adc.w	fp, r3, r1
 8005708:	f04f 0200 	mov.w	r2, #0
 800570c:	f04f 0300 	mov.w	r3, #0
 8005710:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005714:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005718:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800571c:	4692      	mov	sl, r2
 800571e:	469b      	mov	fp, r3
 8005720:	4643      	mov	r3, r8
 8005722:	eb1a 0303 	adds.w	r3, sl, r3
 8005726:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800572a:	464b      	mov	r3, r9
 800572c:	eb4b 0303 	adc.w	r3, fp, r3
 8005730:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	2200      	movs	r2, #0
 800573c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005740:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005744:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005748:	460b      	mov	r3, r1
 800574a:	18db      	adds	r3, r3, r3
 800574c:	643b      	str	r3, [r7, #64]	@ 0x40
 800574e:	4613      	mov	r3, r2
 8005750:	eb42 0303 	adc.w	r3, r2, r3
 8005754:	647b      	str	r3, [r7, #68]	@ 0x44
 8005756:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800575a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800575e:	f7fb fa93 	bl	8000c88 <__aeabi_uldivmod>
 8005762:	4602      	mov	r2, r0
 8005764:	460b      	mov	r3, r1
 8005766:	4611      	mov	r1, r2
 8005768:	4b3b      	ldr	r3, [pc, #236]	@ (8005858 <UART_SetConfig+0x2d4>)
 800576a:	fba3 2301 	umull	r2, r3, r3, r1
 800576e:	095b      	lsrs	r3, r3, #5
 8005770:	2264      	movs	r2, #100	@ 0x64
 8005772:	fb02 f303 	mul.w	r3, r2, r3
 8005776:	1acb      	subs	r3, r1, r3
 8005778:	00db      	lsls	r3, r3, #3
 800577a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800577e:	4b36      	ldr	r3, [pc, #216]	@ (8005858 <UART_SetConfig+0x2d4>)
 8005780:	fba3 2302 	umull	r2, r3, r3, r2
 8005784:	095b      	lsrs	r3, r3, #5
 8005786:	005b      	lsls	r3, r3, #1
 8005788:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800578c:	441c      	add	r4, r3
 800578e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005792:	2200      	movs	r2, #0
 8005794:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005798:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800579c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80057a0:	4642      	mov	r2, r8
 80057a2:	464b      	mov	r3, r9
 80057a4:	1891      	adds	r1, r2, r2
 80057a6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80057a8:	415b      	adcs	r3, r3
 80057aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80057b0:	4641      	mov	r1, r8
 80057b2:	1851      	adds	r1, r2, r1
 80057b4:	6339      	str	r1, [r7, #48]	@ 0x30
 80057b6:	4649      	mov	r1, r9
 80057b8:	414b      	adcs	r3, r1
 80057ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80057bc:	f04f 0200 	mov.w	r2, #0
 80057c0:	f04f 0300 	mov.w	r3, #0
 80057c4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80057c8:	4659      	mov	r1, fp
 80057ca:	00cb      	lsls	r3, r1, #3
 80057cc:	4651      	mov	r1, sl
 80057ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80057d2:	4651      	mov	r1, sl
 80057d4:	00ca      	lsls	r2, r1, #3
 80057d6:	4610      	mov	r0, r2
 80057d8:	4619      	mov	r1, r3
 80057da:	4603      	mov	r3, r0
 80057dc:	4642      	mov	r2, r8
 80057de:	189b      	adds	r3, r3, r2
 80057e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80057e4:	464b      	mov	r3, r9
 80057e6:	460a      	mov	r2, r1
 80057e8:	eb42 0303 	adc.w	r3, r2, r3
 80057ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80057f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	2200      	movs	r2, #0
 80057f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80057fc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005800:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005804:	460b      	mov	r3, r1
 8005806:	18db      	adds	r3, r3, r3
 8005808:	62bb      	str	r3, [r7, #40]	@ 0x28
 800580a:	4613      	mov	r3, r2
 800580c:	eb42 0303 	adc.w	r3, r2, r3
 8005810:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005812:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005816:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800581a:	f7fb fa35 	bl	8000c88 <__aeabi_uldivmod>
 800581e:	4602      	mov	r2, r0
 8005820:	460b      	mov	r3, r1
 8005822:	4b0d      	ldr	r3, [pc, #52]	@ (8005858 <UART_SetConfig+0x2d4>)
 8005824:	fba3 1302 	umull	r1, r3, r3, r2
 8005828:	095b      	lsrs	r3, r3, #5
 800582a:	2164      	movs	r1, #100	@ 0x64
 800582c:	fb01 f303 	mul.w	r3, r1, r3
 8005830:	1ad3      	subs	r3, r2, r3
 8005832:	00db      	lsls	r3, r3, #3
 8005834:	3332      	adds	r3, #50	@ 0x32
 8005836:	4a08      	ldr	r2, [pc, #32]	@ (8005858 <UART_SetConfig+0x2d4>)
 8005838:	fba2 2303 	umull	r2, r3, r2, r3
 800583c:	095b      	lsrs	r3, r3, #5
 800583e:	f003 0207 	and.w	r2, r3, #7
 8005842:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4422      	add	r2, r4
 800584a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800584c:	e106      	b.n	8005a5c <UART_SetConfig+0x4d8>
 800584e:	bf00      	nop
 8005850:	40011000 	.word	0x40011000
 8005854:	40011400 	.word	0x40011400
 8005858:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800585c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005860:	2200      	movs	r2, #0
 8005862:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005866:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800586a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800586e:	4642      	mov	r2, r8
 8005870:	464b      	mov	r3, r9
 8005872:	1891      	adds	r1, r2, r2
 8005874:	6239      	str	r1, [r7, #32]
 8005876:	415b      	adcs	r3, r3
 8005878:	627b      	str	r3, [r7, #36]	@ 0x24
 800587a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800587e:	4641      	mov	r1, r8
 8005880:	1854      	adds	r4, r2, r1
 8005882:	4649      	mov	r1, r9
 8005884:	eb43 0501 	adc.w	r5, r3, r1
 8005888:	f04f 0200 	mov.w	r2, #0
 800588c:	f04f 0300 	mov.w	r3, #0
 8005890:	00eb      	lsls	r3, r5, #3
 8005892:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005896:	00e2      	lsls	r2, r4, #3
 8005898:	4614      	mov	r4, r2
 800589a:	461d      	mov	r5, r3
 800589c:	4643      	mov	r3, r8
 800589e:	18e3      	adds	r3, r4, r3
 80058a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80058a4:	464b      	mov	r3, r9
 80058a6:	eb45 0303 	adc.w	r3, r5, r3
 80058aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80058ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80058ba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80058be:	f04f 0200 	mov.w	r2, #0
 80058c2:	f04f 0300 	mov.w	r3, #0
 80058c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80058ca:	4629      	mov	r1, r5
 80058cc:	008b      	lsls	r3, r1, #2
 80058ce:	4621      	mov	r1, r4
 80058d0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058d4:	4621      	mov	r1, r4
 80058d6:	008a      	lsls	r2, r1, #2
 80058d8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80058dc:	f7fb f9d4 	bl	8000c88 <__aeabi_uldivmod>
 80058e0:	4602      	mov	r2, r0
 80058e2:	460b      	mov	r3, r1
 80058e4:	4b60      	ldr	r3, [pc, #384]	@ (8005a68 <UART_SetConfig+0x4e4>)
 80058e6:	fba3 2302 	umull	r2, r3, r3, r2
 80058ea:	095b      	lsrs	r3, r3, #5
 80058ec:	011c      	lsls	r4, r3, #4
 80058ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058f2:	2200      	movs	r2, #0
 80058f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80058f8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80058fc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005900:	4642      	mov	r2, r8
 8005902:	464b      	mov	r3, r9
 8005904:	1891      	adds	r1, r2, r2
 8005906:	61b9      	str	r1, [r7, #24]
 8005908:	415b      	adcs	r3, r3
 800590a:	61fb      	str	r3, [r7, #28]
 800590c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005910:	4641      	mov	r1, r8
 8005912:	1851      	adds	r1, r2, r1
 8005914:	6139      	str	r1, [r7, #16]
 8005916:	4649      	mov	r1, r9
 8005918:	414b      	adcs	r3, r1
 800591a:	617b      	str	r3, [r7, #20]
 800591c:	f04f 0200 	mov.w	r2, #0
 8005920:	f04f 0300 	mov.w	r3, #0
 8005924:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005928:	4659      	mov	r1, fp
 800592a:	00cb      	lsls	r3, r1, #3
 800592c:	4651      	mov	r1, sl
 800592e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005932:	4651      	mov	r1, sl
 8005934:	00ca      	lsls	r2, r1, #3
 8005936:	4610      	mov	r0, r2
 8005938:	4619      	mov	r1, r3
 800593a:	4603      	mov	r3, r0
 800593c:	4642      	mov	r2, r8
 800593e:	189b      	adds	r3, r3, r2
 8005940:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005944:	464b      	mov	r3, r9
 8005946:	460a      	mov	r2, r1
 8005948:	eb42 0303 	adc.w	r3, r2, r3
 800594c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	67bb      	str	r3, [r7, #120]	@ 0x78
 800595a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800595c:	f04f 0200 	mov.w	r2, #0
 8005960:	f04f 0300 	mov.w	r3, #0
 8005964:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005968:	4649      	mov	r1, r9
 800596a:	008b      	lsls	r3, r1, #2
 800596c:	4641      	mov	r1, r8
 800596e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005972:	4641      	mov	r1, r8
 8005974:	008a      	lsls	r2, r1, #2
 8005976:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800597a:	f7fb f985 	bl	8000c88 <__aeabi_uldivmod>
 800597e:	4602      	mov	r2, r0
 8005980:	460b      	mov	r3, r1
 8005982:	4611      	mov	r1, r2
 8005984:	4b38      	ldr	r3, [pc, #224]	@ (8005a68 <UART_SetConfig+0x4e4>)
 8005986:	fba3 2301 	umull	r2, r3, r3, r1
 800598a:	095b      	lsrs	r3, r3, #5
 800598c:	2264      	movs	r2, #100	@ 0x64
 800598e:	fb02 f303 	mul.w	r3, r2, r3
 8005992:	1acb      	subs	r3, r1, r3
 8005994:	011b      	lsls	r3, r3, #4
 8005996:	3332      	adds	r3, #50	@ 0x32
 8005998:	4a33      	ldr	r2, [pc, #204]	@ (8005a68 <UART_SetConfig+0x4e4>)
 800599a:	fba2 2303 	umull	r2, r3, r2, r3
 800599e:	095b      	lsrs	r3, r3, #5
 80059a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80059a4:	441c      	add	r4, r3
 80059a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059aa:	2200      	movs	r2, #0
 80059ac:	673b      	str	r3, [r7, #112]	@ 0x70
 80059ae:	677a      	str	r2, [r7, #116]	@ 0x74
 80059b0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80059b4:	4642      	mov	r2, r8
 80059b6:	464b      	mov	r3, r9
 80059b8:	1891      	adds	r1, r2, r2
 80059ba:	60b9      	str	r1, [r7, #8]
 80059bc:	415b      	adcs	r3, r3
 80059be:	60fb      	str	r3, [r7, #12]
 80059c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80059c4:	4641      	mov	r1, r8
 80059c6:	1851      	adds	r1, r2, r1
 80059c8:	6039      	str	r1, [r7, #0]
 80059ca:	4649      	mov	r1, r9
 80059cc:	414b      	adcs	r3, r1
 80059ce:	607b      	str	r3, [r7, #4]
 80059d0:	f04f 0200 	mov.w	r2, #0
 80059d4:	f04f 0300 	mov.w	r3, #0
 80059d8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80059dc:	4659      	mov	r1, fp
 80059de:	00cb      	lsls	r3, r1, #3
 80059e0:	4651      	mov	r1, sl
 80059e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059e6:	4651      	mov	r1, sl
 80059e8:	00ca      	lsls	r2, r1, #3
 80059ea:	4610      	mov	r0, r2
 80059ec:	4619      	mov	r1, r3
 80059ee:	4603      	mov	r3, r0
 80059f0:	4642      	mov	r2, r8
 80059f2:	189b      	adds	r3, r3, r2
 80059f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80059f6:	464b      	mov	r3, r9
 80059f8:	460a      	mov	r2, r1
 80059fa:	eb42 0303 	adc.w	r3, r2, r3
 80059fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	2200      	movs	r2, #0
 8005a08:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a0a:	667a      	str	r2, [r7, #100]	@ 0x64
 8005a0c:	f04f 0200 	mov.w	r2, #0
 8005a10:	f04f 0300 	mov.w	r3, #0
 8005a14:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005a18:	4649      	mov	r1, r9
 8005a1a:	008b      	lsls	r3, r1, #2
 8005a1c:	4641      	mov	r1, r8
 8005a1e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a22:	4641      	mov	r1, r8
 8005a24:	008a      	lsls	r2, r1, #2
 8005a26:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005a2a:	f7fb f92d 	bl	8000c88 <__aeabi_uldivmod>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	460b      	mov	r3, r1
 8005a32:	4b0d      	ldr	r3, [pc, #52]	@ (8005a68 <UART_SetConfig+0x4e4>)
 8005a34:	fba3 1302 	umull	r1, r3, r3, r2
 8005a38:	095b      	lsrs	r3, r3, #5
 8005a3a:	2164      	movs	r1, #100	@ 0x64
 8005a3c:	fb01 f303 	mul.w	r3, r1, r3
 8005a40:	1ad3      	subs	r3, r2, r3
 8005a42:	011b      	lsls	r3, r3, #4
 8005a44:	3332      	adds	r3, #50	@ 0x32
 8005a46:	4a08      	ldr	r2, [pc, #32]	@ (8005a68 <UART_SetConfig+0x4e4>)
 8005a48:	fba2 2303 	umull	r2, r3, r2, r3
 8005a4c:	095b      	lsrs	r3, r3, #5
 8005a4e:	f003 020f 	and.w	r2, r3, #15
 8005a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4422      	add	r2, r4
 8005a5a:	609a      	str	r2, [r3, #8]
}
 8005a5c:	bf00      	nop
 8005a5e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005a62:	46bd      	mov	sp, r7
 8005a64:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a68:	51eb851f 	.word	0x51eb851f

08005a6c <_calloc_r>:
 8005a6c:	b570      	push	{r4, r5, r6, lr}
 8005a6e:	fba1 5402 	umull	r5, r4, r1, r2
 8005a72:	b93c      	cbnz	r4, 8005a84 <_calloc_r+0x18>
 8005a74:	4629      	mov	r1, r5
 8005a76:	f000 fb01 	bl	800607c <_malloc_r>
 8005a7a:	4606      	mov	r6, r0
 8005a7c:	b928      	cbnz	r0, 8005a8a <_calloc_r+0x1e>
 8005a7e:	2600      	movs	r6, #0
 8005a80:	4630      	mov	r0, r6
 8005a82:	bd70      	pop	{r4, r5, r6, pc}
 8005a84:	220c      	movs	r2, #12
 8005a86:	6002      	str	r2, [r0, #0]
 8005a88:	e7f9      	b.n	8005a7e <_calloc_r+0x12>
 8005a8a:	462a      	mov	r2, r5
 8005a8c:	4621      	mov	r1, r4
 8005a8e:	f000 fdf1 	bl	8006674 <memset>
 8005a92:	e7f5      	b.n	8005a80 <_calloc_r+0x14>

08005a94 <__cvt>:
 8005a94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a98:	ec57 6b10 	vmov	r6, r7, d0
 8005a9c:	2f00      	cmp	r7, #0
 8005a9e:	460c      	mov	r4, r1
 8005aa0:	4619      	mov	r1, r3
 8005aa2:	463b      	mov	r3, r7
 8005aa4:	bfbb      	ittet	lt
 8005aa6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005aaa:	461f      	movlt	r7, r3
 8005aac:	2300      	movge	r3, #0
 8005aae:	232d      	movlt	r3, #45	@ 0x2d
 8005ab0:	700b      	strb	r3, [r1, #0]
 8005ab2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ab4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005ab8:	4691      	mov	r9, r2
 8005aba:	f023 0820 	bic.w	r8, r3, #32
 8005abe:	bfbc      	itt	lt
 8005ac0:	4632      	movlt	r2, r6
 8005ac2:	4616      	movlt	r6, r2
 8005ac4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005ac8:	d005      	beq.n	8005ad6 <__cvt+0x42>
 8005aca:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005ace:	d100      	bne.n	8005ad2 <__cvt+0x3e>
 8005ad0:	3401      	adds	r4, #1
 8005ad2:	2102      	movs	r1, #2
 8005ad4:	e000      	b.n	8005ad8 <__cvt+0x44>
 8005ad6:	2103      	movs	r1, #3
 8005ad8:	ab03      	add	r3, sp, #12
 8005ada:	9301      	str	r3, [sp, #4]
 8005adc:	ab02      	add	r3, sp, #8
 8005ade:	9300      	str	r3, [sp, #0]
 8005ae0:	ec47 6b10 	vmov	d0, r6, r7
 8005ae4:	4653      	mov	r3, sl
 8005ae6:	4622      	mov	r2, r4
 8005ae8:	f000 fe96 	bl	8006818 <_dtoa_r>
 8005aec:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005af0:	4605      	mov	r5, r0
 8005af2:	d119      	bne.n	8005b28 <__cvt+0x94>
 8005af4:	f019 0f01 	tst.w	r9, #1
 8005af8:	d00e      	beq.n	8005b18 <__cvt+0x84>
 8005afa:	eb00 0904 	add.w	r9, r0, r4
 8005afe:	2200      	movs	r2, #0
 8005b00:	2300      	movs	r3, #0
 8005b02:	4630      	mov	r0, r6
 8005b04:	4639      	mov	r1, r7
 8005b06:	f7fa ffff 	bl	8000b08 <__aeabi_dcmpeq>
 8005b0a:	b108      	cbz	r0, 8005b10 <__cvt+0x7c>
 8005b0c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005b10:	2230      	movs	r2, #48	@ 0x30
 8005b12:	9b03      	ldr	r3, [sp, #12]
 8005b14:	454b      	cmp	r3, r9
 8005b16:	d31e      	bcc.n	8005b56 <__cvt+0xc2>
 8005b18:	9b03      	ldr	r3, [sp, #12]
 8005b1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005b1c:	1b5b      	subs	r3, r3, r5
 8005b1e:	4628      	mov	r0, r5
 8005b20:	6013      	str	r3, [r2, #0]
 8005b22:	b004      	add	sp, #16
 8005b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b28:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005b2c:	eb00 0904 	add.w	r9, r0, r4
 8005b30:	d1e5      	bne.n	8005afe <__cvt+0x6a>
 8005b32:	7803      	ldrb	r3, [r0, #0]
 8005b34:	2b30      	cmp	r3, #48	@ 0x30
 8005b36:	d10a      	bne.n	8005b4e <__cvt+0xba>
 8005b38:	2200      	movs	r2, #0
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	4630      	mov	r0, r6
 8005b3e:	4639      	mov	r1, r7
 8005b40:	f7fa ffe2 	bl	8000b08 <__aeabi_dcmpeq>
 8005b44:	b918      	cbnz	r0, 8005b4e <__cvt+0xba>
 8005b46:	f1c4 0401 	rsb	r4, r4, #1
 8005b4a:	f8ca 4000 	str.w	r4, [sl]
 8005b4e:	f8da 3000 	ldr.w	r3, [sl]
 8005b52:	4499      	add	r9, r3
 8005b54:	e7d3      	b.n	8005afe <__cvt+0x6a>
 8005b56:	1c59      	adds	r1, r3, #1
 8005b58:	9103      	str	r1, [sp, #12]
 8005b5a:	701a      	strb	r2, [r3, #0]
 8005b5c:	e7d9      	b.n	8005b12 <__cvt+0x7e>

08005b5e <__exponent>:
 8005b5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b60:	2900      	cmp	r1, #0
 8005b62:	bfba      	itte	lt
 8005b64:	4249      	neglt	r1, r1
 8005b66:	232d      	movlt	r3, #45	@ 0x2d
 8005b68:	232b      	movge	r3, #43	@ 0x2b
 8005b6a:	2909      	cmp	r1, #9
 8005b6c:	7002      	strb	r2, [r0, #0]
 8005b6e:	7043      	strb	r3, [r0, #1]
 8005b70:	dd29      	ble.n	8005bc6 <__exponent+0x68>
 8005b72:	f10d 0307 	add.w	r3, sp, #7
 8005b76:	461d      	mov	r5, r3
 8005b78:	270a      	movs	r7, #10
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	fbb1 f6f7 	udiv	r6, r1, r7
 8005b80:	fb07 1416 	mls	r4, r7, r6, r1
 8005b84:	3430      	adds	r4, #48	@ 0x30
 8005b86:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005b8a:	460c      	mov	r4, r1
 8005b8c:	2c63      	cmp	r4, #99	@ 0x63
 8005b8e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005b92:	4631      	mov	r1, r6
 8005b94:	dcf1      	bgt.n	8005b7a <__exponent+0x1c>
 8005b96:	3130      	adds	r1, #48	@ 0x30
 8005b98:	1e94      	subs	r4, r2, #2
 8005b9a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005b9e:	1c41      	adds	r1, r0, #1
 8005ba0:	4623      	mov	r3, r4
 8005ba2:	42ab      	cmp	r3, r5
 8005ba4:	d30a      	bcc.n	8005bbc <__exponent+0x5e>
 8005ba6:	f10d 0309 	add.w	r3, sp, #9
 8005baa:	1a9b      	subs	r3, r3, r2
 8005bac:	42ac      	cmp	r4, r5
 8005bae:	bf88      	it	hi
 8005bb0:	2300      	movhi	r3, #0
 8005bb2:	3302      	adds	r3, #2
 8005bb4:	4403      	add	r3, r0
 8005bb6:	1a18      	subs	r0, r3, r0
 8005bb8:	b003      	add	sp, #12
 8005bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005bbc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005bc0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005bc4:	e7ed      	b.n	8005ba2 <__exponent+0x44>
 8005bc6:	2330      	movs	r3, #48	@ 0x30
 8005bc8:	3130      	adds	r1, #48	@ 0x30
 8005bca:	7083      	strb	r3, [r0, #2]
 8005bcc:	70c1      	strb	r1, [r0, #3]
 8005bce:	1d03      	adds	r3, r0, #4
 8005bd0:	e7f1      	b.n	8005bb6 <__exponent+0x58>
	...

08005bd4 <_printf_float>:
 8005bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bd8:	b08d      	sub	sp, #52	@ 0x34
 8005bda:	460c      	mov	r4, r1
 8005bdc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005be0:	4616      	mov	r6, r2
 8005be2:	461f      	mov	r7, r3
 8005be4:	4605      	mov	r5, r0
 8005be6:	f000 fd4d 	bl	8006684 <_localeconv_r>
 8005bea:	6803      	ldr	r3, [r0, #0]
 8005bec:	9304      	str	r3, [sp, #16]
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f7fa fb5e 	bl	80002b0 <strlen>
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005bf8:	f8d8 3000 	ldr.w	r3, [r8]
 8005bfc:	9005      	str	r0, [sp, #20]
 8005bfe:	3307      	adds	r3, #7
 8005c00:	f023 0307 	bic.w	r3, r3, #7
 8005c04:	f103 0208 	add.w	r2, r3, #8
 8005c08:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005c0c:	f8d4 b000 	ldr.w	fp, [r4]
 8005c10:	f8c8 2000 	str.w	r2, [r8]
 8005c14:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005c18:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005c1c:	9307      	str	r3, [sp, #28]
 8005c1e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005c22:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005c26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c2a:	4b9c      	ldr	r3, [pc, #624]	@ (8005e9c <_printf_float+0x2c8>)
 8005c2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005c30:	f7fa ff9c 	bl	8000b6c <__aeabi_dcmpun>
 8005c34:	bb70      	cbnz	r0, 8005c94 <_printf_float+0xc0>
 8005c36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c3a:	4b98      	ldr	r3, [pc, #608]	@ (8005e9c <_printf_float+0x2c8>)
 8005c3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005c40:	f7fa ff76 	bl	8000b30 <__aeabi_dcmple>
 8005c44:	bb30      	cbnz	r0, 8005c94 <_printf_float+0xc0>
 8005c46:	2200      	movs	r2, #0
 8005c48:	2300      	movs	r3, #0
 8005c4a:	4640      	mov	r0, r8
 8005c4c:	4649      	mov	r1, r9
 8005c4e:	f7fa ff65 	bl	8000b1c <__aeabi_dcmplt>
 8005c52:	b110      	cbz	r0, 8005c5a <_printf_float+0x86>
 8005c54:	232d      	movs	r3, #45	@ 0x2d
 8005c56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c5a:	4a91      	ldr	r2, [pc, #580]	@ (8005ea0 <_printf_float+0x2cc>)
 8005c5c:	4b91      	ldr	r3, [pc, #580]	@ (8005ea4 <_printf_float+0x2d0>)
 8005c5e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005c62:	bf94      	ite	ls
 8005c64:	4690      	movls	r8, r2
 8005c66:	4698      	movhi	r8, r3
 8005c68:	2303      	movs	r3, #3
 8005c6a:	6123      	str	r3, [r4, #16]
 8005c6c:	f02b 0304 	bic.w	r3, fp, #4
 8005c70:	6023      	str	r3, [r4, #0]
 8005c72:	f04f 0900 	mov.w	r9, #0
 8005c76:	9700      	str	r7, [sp, #0]
 8005c78:	4633      	mov	r3, r6
 8005c7a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005c7c:	4621      	mov	r1, r4
 8005c7e:	4628      	mov	r0, r5
 8005c80:	f000 fa7c 	bl	800617c <_printf_common>
 8005c84:	3001      	adds	r0, #1
 8005c86:	f040 808d 	bne.w	8005da4 <_printf_float+0x1d0>
 8005c8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005c8e:	b00d      	add	sp, #52	@ 0x34
 8005c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c94:	4642      	mov	r2, r8
 8005c96:	464b      	mov	r3, r9
 8005c98:	4640      	mov	r0, r8
 8005c9a:	4649      	mov	r1, r9
 8005c9c:	f7fa ff66 	bl	8000b6c <__aeabi_dcmpun>
 8005ca0:	b140      	cbz	r0, 8005cb4 <_printf_float+0xe0>
 8005ca2:	464b      	mov	r3, r9
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	bfbc      	itt	lt
 8005ca8:	232d      	movlt	r3, #45	@ 0x2d
 8005caa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005cae:	4a7e      	ldr	r2, [pc, #504]	@ (8005ea8 <_printf_float+0x2d4>)
 8005cb0:	4b7e      	ldr	r3, [pc, #504]	@ (8005eac <_printf_float+0x2d8>)
 8005cb2:	e7d4      	b.n	8005c5e <_printf_float+0x8a>
 8005cb4:	6863      	ldr	r3, [r4, #4]
 8005cb6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005cba:	9206      	str	r2, [sp, #24]
 8005cbc:	1c5a      	adds	r2, r3, #1
 8005cbe:	d13b      	bne.n	8005d38 <_printf_float+0x164>
 8005cc0:	2306      	movs	r3, #6
 8005cc2:	6063      	str	r3, [r4, #4]
 8005cc4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005cc8:	2300      	movs	r3, #0
 8005cca:	6022      	str	r2, [r4, #0]
 8005ccc:	9303      	str	r3, [sp, #12]
 8005cce:	ab0a      	add	r3, sp, #40	@ 0x28
 8005cd0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005cd4:	ab09      	add	r3, sp, #36	@ 0x24
 8005cd6:	9300      	str	r3, [sp, #0]
 8005cd8:	6861      	ldr	r1, [r4, #4]
 8005cda:	ec49 8b10 	vmov	d0, r8, r9
 8005cde:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005ce2:	4628      	mov	r0, r5
 8005ce4:	f7ff fed6 	bl	8005a94 <__cvt>
 8005ce8:	9b06      	ldr	r3, [sp, #24]
 8005cea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005cec:	2b47      	cmp	r3, #71	@ 0x47
 8005cee:	4680      	mov	r8, r0
 8005cf0:	d129      	bne.n	8005d46 <_printf_float+0x172>
 8005cf2:	1cc8      	adds	r0, r1, #3
 8005cf4:	db02      	blt.n	8005cfc <_printf_float+0x128>
 8005cf6:	6863      	ldr	r3, [r4, #4]
 8005cf8:	4299      	cmp	r1, r3
 8005cfa:	dd41      	ble.n	8005d80 <_printf_float+0x1ac>
 8005cfc:	f1aa 0a02 	sub.w	sl, sl, #2
 8005d00:	fa5f fa8a 	uxtb.w	sl, sl
 8005d04:	3901      	subs	r1, #1
 8005d06:	4652      	mov	r2, sl
 8005d08:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005d0c:	9109      	str	r1, [sp, #36]	@ 0x24
 8005d0e:	f7ff ff26 	bl	8005b5e <__exponent>
 8005d12:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005d14:	1813      	adds	r3, r2, r0
 8005d16:	2a01      	cmp	r2, #1
 8005d18:	4681      	mov	r9, r0
 8005d1a:	6123      	str	r3, [r4, #16]
 8005d1c:	dc02      	bgt.n	8005d24 <_printf_float+0x150>
 8005d1e:	6822      	ldr	r2, [r4, #0]
 8005d20:	07d2      	lsls	r2, r2, #31
 8005d22:	d501      	bpl.n	8005d28 <_printf_float+0x154>
 8005d24:	3301      	adds	r3, #1
 8005d26:	6123      	str	r3, [r4, #16]
 8005d28:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d0a2      	beq.n	8005c76 <_printf_float+0xa2>
 8005d30:	232d      	movs	r3, #45	@ 0x2d
 8005d32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d36:	e79e      	b.n	8005c76 <_printf_float+0xa2>
 8005d38:	9a06      	ldr	r2, [sp, #24]
 8005d3a:	2a47      	cmp	r2, #71	@ 0x47
 8005d3c:	d1c2      	bne.n	8005cc4 <_printf_float+0xf0>
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d1c0      	bne.n	8005cc4 <_printf_float+0xf0>
 8005d42:	2301      	movs	r3, #1
 8005d44:	e7bd      	b.n	8005cc2 <_printf_float+0xee>
 8005d46:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005d4a:	d9db      	bls.n	8005d04 <_printf_float+0x130>
 8005d4c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005d50:	d118      	bne.n	8005d84 <_printf_float+0x1b0>
 8005d52:	2900      	cmp	r1, #0
 8005d54:	6863      	ldr	r3, [r4, #4]
 8005d56:	dd0b      	ble.n	8005d70 <_printf_float+0x19c>
 8005d58:	6121      	str	r1, [r4, #16]
 8005d5a:	b913      	cbnz	r3, 8005d62 <_printf_float+0x18e>
 8005d5c:	6822      	ldr	r2, [r4, #0]
 8005d5e:	07d0      	lsls	r0, r2, #31
 8005d60:	d502      	bpl.n	8005d68 <_printf_float+0x194>
 8005d62:	3301      	adds	r3, #1
 8005d64:	440b      	add	r3, r1
 8005d66:	6123      	str	r3, [r4, #16]
 8005d68:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005d6a:	f04f 0900 	mov.w	r9, #0
 8005d6e:	e7db      	b.n	8005d28 <_printf_float+0x154>
 8005d70:	b913      	cbnz	r3, 8005d78 <_printf_float+0x1a4>
 8005d72:	6822      	ldr	r2, [r4, #0]
 8005d74:	07d2      	lsls	r2, r2, #31
 8005d76:	d501      	bpl.n	8005d7c <_printf_float+0x1a8>
 8005d78:	3302      	adds	r3, #2
 8005d7a:	e7f4      	b.n	8005d66 <_printf_float+0x192>
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e7f2      	b.n	8005d66 <_printf_float+0x192>
 8005d80:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005d84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d86:	4299      	cmp	r1, r3
 8005d88:	db05      	blt.n	8005d96 <_printf_float+0x1c2>
 8005d8a:	6823      	ldr	r3, [r4, #0]
 8005d8c:	6121      	str	r1, [r4, #16]
 8005d8e:	07d8      	lsls	r0, r3, #31
 8005d90:	d5ea      	bpl.n	8005d68 <_printf_float+0x194>
 8005d92:	1c4b      	adds	r3, r1, #1
 8005d94:	e7e7      	b.n	8005d66 <_printf_float+0x192>
 8005d96:	2900      	cmp	r1, #0
 8005d98:	bfd4      	ite	le
 8005d9a:	f1c1 0202 	rsble	r2, r1, #2
 8005d9e:	2201      	movgt	r2, #1
 8005da0:	4413      	add	r3, r2
 8005da2:	e7e0      	b.n	8005d66 <_printf_float+0x192>
 8005da4:	6823      	ldr	r3, [r4, #0]
 8005da6:	055a      	lsls	r2, r3, #21
 8005da8:	d407      	bmi.n	8005dba <_printf_float+0x1e6>
 8005daa:	6923      	ldr	r3, [r4, #16]
 8005dac:	4642      	mov	r2, r8
 8005dae:	4631      	mov	r1, r6
 8005db0:	4628      	mov	r0, r5
 8005db2:	47b8      	blx	r7
 8005db4:	3001      	adds	r0, #1
 8005db6:	d12b      	bne.n	8005e10 <_printf_float+0x23c>
 8005db8:	e767      	b.n	8005c8a <_printf_float+0xb6>
 8005dba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005dbe:	f240 80dd 	bls.w	8005f7c <_printf_float+0x3a8>
 8005dc2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	2300      	movs	r3, #0
 8005dca:	f7fa fe9d 	bl	8000b08 <__aeabi_dcmpeq>
 8005dce:	2800      	cmp	r0, #0
 8005dd0:	d033      	beq.n	8005e3a <_printf_float+0x266>
 8005dd2:	4a37      	ldr	r2, [pc, #220]	@ (8005eb0 <_printf_float+0x2dc>)
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	4631      	mov	r1, r6
 8005dd8:	4628      	mov	r0, r5
 8005dda:	47b8      	blx	r7
 8005ddc:	3001      	adds	r0, #1
 8005dde:	f43f af54 	beq.w	8005c8a <_printf_float+0xb6>
 8005de2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005de6:	4543      	cmp	r3, r8
 8005de8:	db02      	blt.n	8005df0 <_printf_float+0x21c>
 8005dea:	6823      	ldr	r3, [r4, #0]
 8005dec:	07d8      	lsls	r0, r3, #31
 8005dee:	d50f      	bpl.n	8005e10 <_printf_float+0x23c>
 8005df0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005df4:	4631      	mov	r1, r6
 8005df6:	4628      	mov	r0, r5
 8005df8:	47b8      	blx	r7
 8005dfa:	3001      	adds	r0, #1
 8005dfc:	f43f af45 	beq.w	8005c8a <_printf_float+0xb6>
 8005e00:	f04f 0900 	mov.w	r9, #0
 8005e04:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005e08:	f104 0a1a 	add.w	sl, r4, #26
 8005e0c:	45c8      	cmp	r8, r9
 8005e0e:	dc09      	bgt.n	8005e24 <_printf_float+0x250>
 8005e10:	6823      	ldr	r3, [r4, #0]
 8005e12:	079b      	lsls	r3, r3, #30
 8005e14:	f100 8103 	bmi.w	800601e <_printf_float+0x44a>
 8005e18:	68e0      	ldr	r0, [r4, #12]
 8005e1a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e1c:	4298      	cmp	r0, r3
 8005e1e:	bfb8      	it	lt
 8005e20:	4618      	movlt	r0, r3
 8005e22:	e734      	b.n	8005c8e <_printf_float+0xba>
 8005e24:	2301      	movs	r3, #1
 8005e26:	4652      	mov	r2, sl
 8005e28:	4631      	mov	r1, r6
 8005e2a:	4628      	mov	r0, r5
 8005e2c:	47b8      	blx	r7
 8005e2e:	3001      	adds	r0, #1
 8005e30:	f43f af2b 	beq.w	8005c8a <_printf_float+0xb6>
 8005e34:	f109 0901 	add.w	r9, r9, #1
 8005e38:	e7e8      	b.n	8005e0c <_printf_float+0x238>
 8005e3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	dc39      	bgt.n	8005eb4 <_printf_float+0x2e0>
 8005e40:	4a1b      	ldr	r2, [pc, #108]	@ (8005eb0 <_printf_float+0x2dc>)
 8005e42:	2301      	movs	r3, #1
 8005e44:	4631      	mov	r1, r6
 8005e46:	4628      	mov	r0, r5
 8005e48:	47b8      	blx	r7
 8005e4a:	3001      	adds	r0, #1
 8005e4c:	f43f af1d 	beq.w	8005c8a <_printf_float+0xb6>
 8005e50:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005e54:	ea59 0303 	orrs.w	r3, r9, r3
 8005e58:	d102      	bne.n	8005e60 <_printf_float+0x28c>
 8005e5a:	6823      	ldr	r3, [r4, #0]
 8005e5c:	07d9      	lsls	r1, r3, #31
 8005e5e:	d5d7      	bpl.n	8005e10 <_printf_float+0x23c>
 8005e60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e64:	4631      	mov	r1, r6
 8005e66:	4628      	mov	r0, r5
 8005e68:	47b8      	blx	r7
 8005e6a:	3001      	adds	r0, #1
 8005e6c:	f43f af0d 	beq.w	8005c8a <_printf_float+0xb6>
 8005e70:	f04f 0a00 	mov.w	sl, #0
 8005e74:	f104 0b1a 	add.w	fp, r4, #26
 8005e78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e7a:	425b      	negs	r3, r3
 8005e7c:	4553      	cmp	r3, sl
 8005e7e:	dc01      	bgt.n	8005e84 <_printf_float+0x2b0>
 8005e80:	464b      	mov	r3, r9
 8005e82:	e793      	b.n	8005dac <_printf_float+0x1d8>
 8005e84:	2301      	movs	r3, #1
 8005e86:	465a      	mov	r2, fp
 8005e88:	4631      	mov	r1, r6
 8005e8a:	4628      	mov	r0, r5
 8005e8c:	47b8      	blx	r7
 8005e8e:	3001      	adds	r0, #1
 8005e90:	f43f aefb 	beq.w	8005c8a <_printf_float+0xb6>
 8005e94:	f10a 0a01 	add.w	sl, sl, #1
 8005e98:	e7ee      	b.n	8005e78 <_printf_float+0x2a4>
 8005e9a:	bf00      	nop
 8005e9c:	7fefffff 	.word	0x7fefffff
 8005ea0:	080088a0 	.word	0x080088a0
 8005ea4:	080088a4 	.word	0x080088a4
 8005ea8:	080088a8 	.word	0x080088a8
 8005eac:	080088ac 	.word	0x080088ac
 8005eb0:	080088b0 	.word	0x080088b0
 8005eb4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005eb6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005eba:	4553      	cmp	r3, sl
 8005ebc:	bfa8      	it	ge
 8005ebe:	4653      	movge	r3, sl
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	4699      	mov	r9, r3
 8005ec4:	dc36      	bgt.n	8005f34 <_printf_float+0x360>
 8005ec6:	f04f 0b00 	mov.w	fp, #0
 8005eca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ece:	f104 021a 	add.w	r2, r4, #26
 8005ed2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005ed4:	9306      	str	r3, [sp, #24]
 8005ed6:	eba3 0309 	sub.w	r3, r3, r9
 8005eda:	455b      	cmp	r3, fp
 8005edc:	dc31      	bgt.n	8005f42 <_printf_float+0x36e>
 8005ede:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ee0:	459a      	cmp	sl, r3
 8005ee2:	dc3a      	bgt.n	8005f5a <_printf_float+0x386>
 8005ee4:	6823      	ldr	r3, [r4, #0]
 8005ee6:	07da      	lsls	r2, r3, #31
 8005ee8:	d437      	bmi.n	8005f5a <_printf_float+0x386>
 8005eea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eec:	ebaa 0903 	sub.w	r9, sl, r3
 8005ef0:	9b06      	ldr	r3, [sp, #24]
 8005ef2:	ebaa 0303 	sub.w	r3, sl, r3
 8005ef6:	4599      	cmp	r9, r3
 8005ef8:	bfa8      	it	ge
 8005efa:	4699      	movge	r9, r3
 8005efc:	f1b9 0f00 	cmp.w	r9, #0
 8005f00:	dc33      	bgt.n	8005f6a <_printf_float+0x396>
 8005f02:	f04f 0800 	mov.w	r8, #0
 8005f06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f0a:	f104 0b1a 	add.w	fp, r4, #26
 8005f0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f10:	ebaa 0303 	sub.w	r3, sl, r3
 8005f14:	eba3 0309 	sub.w	r3, r3, r9
 8005f18:	4543      	cmp	r3, r8
 8005f1a:	f77f af79 	ble.w	8005e10 <_printf_float+0x23c>
 8005f1e:	2301      	movs	r3, #1
 8005f20:	465a      	mov	r2, fp
 8005f22:	4631      	mov	r1, r6
 8005f24:	4628      	mov	r0, r5
 8005f26:	47b8      	blx	r7
 8005f28:	3001      	adds	r0, #1
 8005f2a:	f43f aeae 	beq.w	8005c8a <_printf_float+0xb6>
 8005f2e:	f108 0801 	add.w	r8, r8, #1
 8005f32:	e7ec      	b.n	8005f0e <_printf_float+0x33a>
 8005f34:	4642      	mov	r2, r8
 8005f36:	4631      	mov	r1, r6
 8005f38:	4628      	mov	r0, r5
 8005f3a:	47b8      	blx	r7
 8005f3c:	3001      	adds	r0, #1
 8005f3e:	d1c2      	bne.n	8005ec6 <_printf_float+0x2f2>
 8005f40:	e6a3      	b.n	8005c8a <_printf_float+0xb6>
 8005f42:	2301      	movs	r3, #1
 8005f44:	4631      	mov	r1, r6
 8005f46:	4628      	mov	r0, r5
 8005f48:	9206      	str	r2, [sp, #24]
 8005f4a:	47b8      	blx	r7
 8005f4c:	3001      	adds	r0, #1
 8005f4e:	f43f ae9c 	beq.w	8005c8a <_printf_float+0xb6>
 8005f52:	9a06      	ldr	r2, [sp, #24]
 8005f54:	f10b 0b01 	add.w	fp, fp, #1
 8005f58:	e7bb      	b.n	8005ed2 <_printf_float+0x2fe>
 8005f5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f5e:	4631      	mov	r1, r6
 8005f60:	4628      	mov	r0, r5
 8005f62:	47b8      	blx	r7
 8005f64:	3001      	adds	r0, #1
 8005f66:	d1c0      	bne.n	8005eea <_printf_float+0x316>
 8005f68:	e68f      	b.n	8005c8a <_printf_float+0xb6>
 8005f6a:	9a06      	ldr	r2, [sp, #24]
 8005f6c:	464b      	mov	r3, r9
 8005f6e:	4442      	add	r2, r8
 8005f70:	4631      	mov	r1, r6
 8005f72:	4628      	mov	r0, r5
 8005f74:	47b8      	blx	r7
 8005f76:	3001      	adds	r0, #1
 8005f78:	d1c3      	bne.n	8005f02 <_printf_float+0x32e>
 8005f7a:	e686      	b.n	8005c8a <_printf_float+0xb6>
 8005f7c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005f80:	f1ba 0f01 	cmp.w	sl, #1
 8005f84:	dc01      	bgt.n	8005f8a <_printf_float+0x3b6>
 8005f86:	07db      	lsls	r3, r3, #31
 8005f88:	d536      	bpl.n	8005ff8 <_printf_float+0x424>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	4642      	mov	r2, r8
 8005f8e:	4631      	mov	r1, r6
 8005f90:	4628      	mov	r0, r5
 8005f92:	47b8      	blx	r7
 8005f94:	3001      	adds	r0, #1
 8005f96:	f43f ae78 	beq.w	8005c8a <_printf_float+0xb6>
 8005f9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f9e:	4631      	mov	r1, r6
 8005fa0:	4628      	mov	r0, r5
 8005fa2:	47b8      	blx	r7
 8005fa4:	3001      	adds	r0, #1
 8005fa6:	f43f ae70 	beq.w	8005c8a <_printf_float+0xb6>
 8005faa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005fae:	2200      	movs	r2, #0
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005fb6:	f7fa fda7 	bl	8000b08 <__aeabi_dcmpeq>
 8005fba:	b9c0      	cbnz	r0, 8005fee <_printf_float+0x41a>
 8005fbc:	4653      	mov	r3, sl
 8005fbe:	f108 0201 	add.w	r2, r8, #1
 8005fc2:	4631      	mov	r1, r6
 8005fc4:	4628      	mov	r0, r5
 8005fc6:	47b8      	blx	r7
 8005fc8:	3001      	adds	r0, #1
 8005fca:	d10c      	bne.n	8005fe6 <_printf_float+0x412>
 8005fcc:	e65d      	b.n	8005c8a <_printf_float+0xb6>
 8005fce:	2301      	movs	r3, #1
 8005fd0:	465a      	mov	r2, fp
 8005fd2:	4631      	mov	r1, r6
 8005fd4:	4628      	mov	r0, r5
 8005fd6:	47b8      	blx	r7
 8005fd8:	3001      	adds	r0, #1
 8005fda:	f43f ae56 	beq.w	8005c8a <_printf_float+0xb6>
 8005fde:	f108 0801 	add.w	r8, r8, #1
 8005fe2:	45d0      	cmp	r8, sl
 8005fe4:	dbf3      	blt.n	8005fce <_printf_float+0x3fa>
 8005fe6:	464b      	mov	r3, r9
 8005fe8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005fec:	e6df      	b.n	8005dae <_printf_float+0x1da>
 8005fee:	f04f 0800 	mov.w	r8, #0
 8005ff2:	f104 0b1a 	add.w	fp, r4, #26
 8005ff6:	e7f4      	b.n	8005fe2 <_printf_float+0x40e>
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	4642      	mov	r2, r8
 8005ffc:	e7e1      	b.n	8005fc2 <_printf_float+0x3ee>
 8005ffe:	2301      	movs	r3, #1
 8006000:	464a      	mov	r2, r9
 8006002:	4631      	mov	r1, r6
 8006004:	4628      	mov	r0, r5
 8006006:	47b8      	blx	r7
 8006008:	3001      	adds	r0, #1
 800600a:	f43f ae3e 	beq.w	8005c8a <_printf_float+0xb6>
 800600e:	f108 0801 	add.w	r8, r8, #1
 8006012:	68e3      	ldr	r3, [r4, #12]
 8006014:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006016:	1a5b      	subs	r3, r3, r1
 8006018:	4543      	cmp	r3, r8
 800601a:	dcf0      	bgt.n	8005ffe <_printf_float+0x42a>
 800601c:	e6fc      	b.n	8005e18 <_printf_float+0x244>
 800601e:	f04f 0800 	mov.w	r8, #0
 8006022:	f104 0919 	add.w	r9, r4, #25
 8006026:	e7f4      	b.n	8006012 <_printf_float+0x43e>

08006028 <malloc>:
 8006028:	4b02      	ldr	r3, [pc, #8]	@ (8006034 <malloc+0xc>)
 800602a:	4601      	mov	r1, r0
 800602c:	6818      	ldr	r0, [r3, #0]
 800602e:	f000 b825 	b.w	800607c <_malloc_r>
 8006032:	bf00      	nop
 8006034:	20000018 	.word	0x20000018

08006038 <sbrk_aligned>:
 8006038:	b570      	push	{r4, r5, r6, lr}
 800603a:	4e0f      	ldr	r6, [pc, #60]	@ (8006078 <sbrk_aligned+0x40>)
 800603c:	460c      	mov	r4, r1
 800603e:	6831      	ldr	r1, [r6, #0]
 8006040:	4605      	mov	r5, r0
 8006042:	b911      	cbnz	r1, 800604a <sbrk_aligned+0x12>
 8006044:	f000 fb22 	bl	800668c <_sbrk_r>
 8006048:	6030      	str	r0, [r6, #0]
 800604a:	4621      	mov	r1, r4
 800604c:	4628      	mov	r0, r5
 800604e:	f000 fb1d 	bl	800668c <_sbrk_r>
 8006052:	1c43      	adds	r3, r0, #1
 8006054:	d103      	bne.n	800605e <sbrk_aligned+0x26>
 8006056:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800605a:	4620      	mov	r0, r4
 800605c:	bd70      	pop	{r4, r5, r6, pc}
 800605e:	1cc4      	adds	r4, r0, #3
 8006060:	f024 0403 	bic.w	r4, r4, #3
 8006064:	42a0      	cmp	r0, r4
 8006066:	d0f8      	beq.n	800605a <sbrk_aligned+0x22>
 8006068:	1a21      	subs	r1, r4, r0
 800606a:	4628      	mov	r0, r5
 800606c:	f000 fb0e 	bl	800668c <_sbrk_r>
 8006070:	3001      	adds	r0, #1
 8006072:	d1f2      	bne.n	800605a <sbrk_aligned+0x22>
 8006074:	e7ef      	b.n	8006056 <sbrk_aligned+0x1e>
 8006076:	bf00      	nop
 8006078:	20000370 	.word	0x20000370

0800607c <_malloc_r>:
 800607c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006080:	1ccd      	adds	r5, r1, #3
 8006082:	f025 0503 	bic.w	r5, r5, #3
 8006086:	3508      	adds	r5, #8
 8006088:	2d0c      	cmp	r5, #12
 800608a:	bf38      	it	cc
 800608c:	250c      	movcc	r5, #12
 800608e:	2d00      	cmp	r5, #0
 8006090:	4606      	mov	r6, r0
 8006092:	db01      	blt.n	8006098 <_malloc_r+0x1c>
 8006094:	42a9      	cmp	r1, r5
 8006096:	d904      	bls.n	80060a2 <_malloc_r+0x26>
 8006098:	230c      	movs	r3, #12
 800609a:	6033      	str	r3, [r6, #0]
 800609c:	2000      	movs	r0, #0
 800609e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006178 <_malloc_r+0xfc>
 80060a6:	f000 f9f7 	bl	8006498 <__malloc_lock>
 80060aa:	f8d8 3000 	ldr.w	r3, [r8]
 80060ae:	461c      	mov	r4, r3
 80060b0:	bb44      	cbnz	r4, 8006104 <_malloc_r+0x88>
 80060b2:	4629      	mov	r1, r5
 80060b4:	4630      	mov	r0, r6
 80060b6:	f7ff ffbf 	bl	8006038 <sbrk_aligned>
 80060ba:	1c43      	adds	r3, r0, #1
 80060bc:	4604      	mov	r4, r0
 80060be:	d158      	bne.n	8006172 <_malloc_r+0xf6>
 80060c0:	f8d8 4000 	ldr.w	r4, [r8]
 80060c4:	4627      	mov	r7, r4
 80060c6:	2f00      	cmp	r7, #0
 80060c8:	d143      	bne.n	8006152 <_malloc_r+0xd6>
 80060ca:	2c00      	cmp	r4, #0
 80060cc:	d04b      	beq.n	8006166 <_malloc_r+0xea>
 80060ce:	6823      	ldr	r3, [r4, #0]
 80060d0:	4639      	mov	r1, r7
 80060d2:	4630      	mov	r0, r6
 80060d4:	eb04 0903 	add.w	r9, r4, r3
 80060d8:	f000 fad8 	bl	800668c <_sbrk_r>
 80060dc:	4581      	cmp	r9, r0
 80060de:	d142      	bne.n	8006166 <_malloc_r+0xea>
 80060e0:	6821      	ldr	r1, [r4, #0]
 80060e2:	1a6d      	subs	r5, r5, r1
 80060e4:	4629      	mov	r1, r5
 80060e6:	4630      	mov	r0, r6
 80060e8:	f7ff ffa6 	bl	8006038 <sbrk_aligned>
 80060ec:	3001      	adds	r0, #1
 80060ee:	d03a      	beq.n	8006166 <_malloc_r+0xea>
 80060f0:	6823      	ldr	r3, [r4, #0]
 80060f2:	442b      	add	r3, r5
 80060f4:	6023      	str	r3, [r4, #0]
 80060f6:	f8d8 3000 	ldr.w	r3, [r8]
 80060fa:	685a      	ldr	r2, [r3, #4]
 80060fc:	bb62      	cbnz	r2, 8006158 <_malloc_r+0xdc>
 80060fe:	f8c8 7000 	str.w	r7, [r8]
 8006102:	e00f      	b.n	8006124 <_malloc_r+0xa8>
 8006104:	6822      	ldr	r2, [r4, #0]
 8006106:	1b52      	subs	r2, r2, r5
 8006108:	d420      	bmi.n	800614c <_malloc_r+0xd0>
 800610a:	2a0b      	cmp	r2, #11
 800610c:	d917      	bls.n	800613e <_malloc_r+0xc2>
 800610e:	1961      	adds	r1, r4, r5
 8006110:	42a3      	cmp	r3, r4
 8006112:	6025      	str	r5, [r4, #0]
 8006114:	bf18      	it	ne
 8006116:	6059      	strne	r1, [r3, #4]
 8006118:	6863      	ldr	r3, [r4, #4]
 800611a:	bf08      	it	eq
 800611c:	f8c8 1000 	streq.w	r1, [r8]
 8006120:	5162      	str	r2, [r4, r5]
 8006122:	604b      	str	r3, [r1, #4]
 8006124:	4630      	mov	r0, r6
 8006126:	f000 f9bd 	bl	80064a4 <__malloc_unlock>
 800612a:	f104 000b 	add.w	r0, r4, #11
 800612e:	1d23      	adds	r3, r4, #4
 8006130:	f020 0007 	bic.w	r0, r0, #7
 8006134:	1ac2      	subs	r2, r0, r3
 8006136:	bf1c      	itt	ne
 8006138:	1a1b      	subne	r3, r3, r0
 800613a:	50a3      	strne	r3, [r4, r2]
 800613c:	e7af      	b.n	800609e <_malloc_r+0x22>
 800613e:	6862      	ldr	r2, [r4, #4]
 8006140:	42a3      	cmp	r3, r4
 8006142:	bf0c      	ite	eq
 8006144:	f8c8 2000 	streq.w	r2, [r8]
 8006148:	605a      	strne	r2, [r3, #4]
 800614a:	e7eb      	b.n	8006124 <_malloc_r+0xa8>
 800614c:	4623      	mov	r3, r4
 800614e:	6864      	ldr	r4, [r4, #4]
 8006150:	e7ae      	b.n	80060b0 <_malloc_r+0x34>
 8006152:	463c      	mov	r4, r7
 8006154:	687f      	ldr	r7, [r7, #4]
 8006156:	e7b6      	b.n	80060c6 <_malloc_r+0x4a>
 8006158:	461a      	mov	r2, r3
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	42a3      	cmp	r3, r4
 800615e:	d1fb      	bne.n	8006158 <_malloc_r+0xdc>
 8006160:	2300      	movs	r3, #0
 8006162:	6053      	str	r3, [r2, #4]
 8006164:	e7de      	b.n	8006124 <_malloc_r+0xa8>
 8006166:	230c      	movs	r3, #12
 8006168:	6033      	str	r3, [r6, #0]
 800616a:	4630      	mov	r0, r6
 800616c:	f000 f99a 	bl	80064a4 <__malloc_unlock>
 8006170:	e794      	b.n	800609c <_malloc_r+0x20>
 8006172:	6005      	str	r5, [r0, #0]
 8006174:	e7d6      	b.n	8006124 <_malloc_r+0xa8>
 8006176:	bf00      	nop
 8006178:	20000374 	.word	0x20000374

0800617c <_printf_common>:
 800617c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006180:	4616      	mov	r6, r2
 8006182:	4698      	mov	r8, r3
 8006184:	688a      	ldr	r2, [r1, #8]
 8006186:	690b      	ldr	r3, [r1, #16]
 8006188:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800618c:	4293      	cmp	r3, r2
 800618e:	bfb8      	it	lt
 8006190:	4613      	movlt	r3, r2
 8006192:	6033      	str	r3, [r6, #0]
 8006194:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006198:	4607      	mov	r7, r0
 800619a:	460c      	mov	r4, r1
 800619c:	b10a      	cbz	r2, 80061a2 <_printf_common+0x26>
 800619e:	3301      	adds	r3, #1
 80061a0:	6033      	str	r3, [r6, #0]
 80061a2:	6823      	ldr	r3, [r4, #0]
 80061a4:	0699      	lsls	r1, r3, #26
 80061a6:	bf42      	ittt	mi
 80061a8:	6833      	ldrmi	r3, [r6, #0]
 80061aa:	3302      	addmi	r3, #2
 80061ac:	6033      	strmi	r3, [r6, #0]
 80061ae:	6825      	ldr	r5, [r4, #0]
 80061b0:	f015 0506 	ands.w	r5, r5, #6
 80061b4:	d106      	bne.n	80061c4 <_printf_common+0x48>
 80061b6:	f104 0a19 	add.w	sl, r4, #25
 80061ba:	68e3      	ldr	r3, [r4, #12]
 80061bc:	6832      	ldr	r2, [r6, #0]
 80061be:	1a9b      	subs	r3, r3, r2
 80061c0:	42ab      	cmp	r3, r5
 80061c2:	dc26      	bgt.n	8006212 <_printf_common+0x96>
 80061c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80061c8:	6822      	ldr	r2, [r4, #0]
 80061ca:	3b00      	subs	r3, #0
 80061cc:	bf18      	it	ne
 80061ce:	2301      	movne	r3, #1
 80061d0:	0692      	lsls	r2, r2, #26
 80061d2:	d42b      	bmi.n	800622c <_printf_common+0xb0>
 80061d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80061d8:	4641      	mov	r1, r8
 80061da:	4638      	mov	r0, r7
 80061dc:	47c8      	blx	r9
 80061de:	3001      	adds	r0, #1
 80061e0:	d01e      	beq.n	8006220 <_printf_common+0xa4>
 80061e2:	6823      	ldr	r3, [r4, #0]
 80061e4:	6922      	ldr	r2, [r4, #16]
 80061e6:	f003 0306 	and.w	r3, r3, #6
 80061ea:	2b04      	cmp	r3, #4
 80061ec:	bf02      	ittt	eq
 80061ee:	68e5      	ldreq	r5, [r4, #12]
 80061f0:	6833      	ldreq	r3, [r6, #0]
 80061f2:	1aed      	subeq	r5, r5, r3
 80061f4:	68a3      	ldr	r3, [r4, #8]
 80061f6:	bf0c      	ite	eq
 80061f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80061fc:	2500      	movne	r5, #0
 80061fe:	4293      	cmp	r3, r2
 8006200:	bfc4      	itt	gt
 8006202:	1a9b      	subgt	r3, r3, r2
 8006204:	18ed      	addgt	r5, r5, r3
 8006206:	2600      	movs	r6, #0
 8006208:	341a      	adds	r4, #26
 800620a:	42b5      	cmp	r5, r6
 800620c:	d11a      	bne.n	8006244 <_printf_common+0xc8>
 800620e:	2000      	movs	r0, #0
 8006210:	e008      	b.n	8006224 <_printf_common+0xa8>
 8006212:	2301      	movs	r3, #1
 8006214:	4652      	mov	r2, sl
 8006216:	4641      	mov	r1, r8
 8006218:	4638      	mov	r0, r7
 800621a:	47c8      	blx	r9
 800621c:	3001      	adds	r0, #1
 800621e:	d103      	bne.n	8006228 <_printf_common+0xac>
 8006220:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006228:	3501      	adds	r5, #1
 800622a:	e7c6      	b.n	80061ba <_printf_common+0x3e>
 800622c:	18e1      	adds	r1, r4, r3
 800622e:	1c5a      	adds	r2, r3, #1
 8006230:	2030      	movs	r0, #48	@ 0x30
 8006232:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006236:	4422      	add	r2, r4
 8006238:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800623c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006240:	3302      	adds	r3, #2
 8006242:	e7c7      	b.n	80061d4 <_printf_common+0x58>
 8006244:	2301      	movs	r3, #1
 8006246:	4622      	mov	r2, r4
 8006248:	4641      	mov	r1, r8
 800624a:	4638      	mov	r0, r7
 800624c:	47c8      	blx	r9
 800624e:	3001      	adds	r0, #1
 8006250:	d0e6      	beq.n	8006220 <_printf_common+0xa4>
 8006252:	3601      	adds	r6, #1
 8006254:	e7d9      	b.n	800620a <_printf_common+0x8e>
	...

08006258 <_printf_i>:
 8006258:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800625c:	7e0f      	ldrb	r7, [r1, #24]
 800625e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006260:	2f78      	cmp	r7, #120	@ 0x78
 8006262:	4691      	mov	r9, r2
 8006264:	4680      	mov	r8, r0
 8006266:	460c      	mov	r4, r1
 8006268:	469a      	mov	sl, r3
 800626a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800626e:	d807      	bhi.n	8006280 <_printf_i+0x28>
 8006270:	2f62      	cmp	r7, #98	@ 0x62
 8006272:	d80a      	bhi.n	800628a <_printf_i+0x32>
 8006274:	2f00      	cmp	r7, #0
 8006276:	f000 80d2 	beq.w	800641e <_printf_i+0x1c6>
 800627a:	2f58      	cmp	r7, #88	@ 0x58
 800627c:	f000 80b9 	beq.w	80063f2 <_printf_i+0x19a>
 8006280:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006284:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006288:	e03a      	b.n	8006300 <_printf_i+0xa8>
 800628a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800628e:	2b15      	cmp	r3, #21
 8006290:	d8f6      	bhi.n	8006280 <_printf_i+0x28>
 8006292:	a101      	add	r1, pc, #4	@ (adr r1, 8006298 <_printf_i+0x40>)
 8006294:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006298:	080062f1 	.word	0x080062f1
 800629c:	08006305 	.word	0x08006305
 80062a0:	08006281 	.word	0x08006281
 80062a4:	08006281 	.word	0x08006281
 80062a8:	08006281 	.word	0x08006281
 80062ac:	08006281 	.word	0x08006281
 80062b0:	08006305 	.word	0x08006305
 80062b4:	08006281 	.word	0x08006281
 80062b8:	08006281 	.word	0x08006281
 80062bc:	08006281 	.word	0x08006281
 80062c0:	08006281 	.word	0x08006281
 80062c4:	08006405 	.word	0x08006405
 80062c8:	0800632f 	.word	0x0800632f
 80062cc:	080063bf 	.word	0x080063bf
 80062d0:	08006281 	.word	0x08006281
 80062d4:	08006281 	.word	0x08006281
 80062d8:	08006427 	.word	0x08006427
 80062dc:	08006281 	.word	0x08006281
 80062e0:	0800632f 	.word	0x0800632f
 80062e4:	08006281 	.word	0x08006281
 80062e8:	08006281 	.word	0x08006281
 80062ec:	080063c7 	.word	0x080063c7
 80062f0:	6833      	ldr	r3, [r6, #0]
 80062f2:	1d1a      	adds	r2, r3, #4
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	6032      	str	r2, [r6, #0]
 80062f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006300:	2301      	movs	r3, #1
 8006302:	e09d      	b.n	8006440 <_printf_i+0x1e8>
 8006304:	6833      	ldr	r3, [r6, #0]
 8006306:	6820      	ldr	r0, [r4, #0]
 8006308:	1d19      	adds	r1, r3, #4
 800630a:	6031      	str	r1, [r6, #0]
 800630c:	0606      	lsls	r6, r0, #24
 800630e:	d501      	bpl.n	8006314 <_printf_i+0xbc>
 8006310:	681d      	ldr	r5, [r3, #0]
 8006312:	e003      	b.n	800631c <_printf_i+0xc4>
 8006314:	0645      	lsls	r5, r0, #25
 8006316:	d5fb      	bpl.n	8006310 <_printf_i+0xb8>
 8006318:	f9b3 5000 	ldrsh.w	r5, [r3]
 800631c:	2d00      	cmp	r5, #0
 800631e:	da03      	bge.n	8006328 <_printf_i+0xd0>
 8006320:	232d      	movs	r3, #45	@ 0x2d
 8006322:	426d      	negs	r5, r5
 8006324:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006328:	4859      	ldr	r0, [pc, #356]	@ (8006490 <_printf_i+0x238>)
 800632a:	230a      	movs	r3, #10
 800632c:	e011      	b.n	8006352 <_printf_i+0xfa>
 800632e:	6821      	ldr	r1, [r4, #0]
 8006330:	6833      	ldr	r3, [r6, #0]
 8006332:	0608      	lsls	r0, r1, #24
 8006334:	f853 5b04 	ldr.w	r5, [r3], #4
 8006338:	d402      	bmi.n	8006340 <_printf_i+0xe8>
 800633a:	0649      	lsls	r1, r1, #25
 800633c:	bf48      	it	mi
 800633e:	b2ad      	uxthmi	r5, r5
 8006340:	2f6f      	cmp	r7, #111	@ 0x6f
 8006342:	4853      	ldr	r0, [pc, #332]	@ (8006490 <_printf_i+0x238>)
 8006344:	6033      	str	r3, [r6, #0]
 8006346:	bf14      	ite	ne
 8006348:	230a      	movne	r3, #10
 800634a:	2308      	moveq	r3, #8
 800634c:	2100      	movs	r1, #0
 800634e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006352:	6866      	ldr	r6, [r4, #4]
 8006354:	60a6      	str	r6, [r4, #8]
 8006356:	2e00      	cmp	r6, #0
 8006358:	bfa2      	ittt	ge
 800635a:	6821      	ldrge	r1, [r4, #0]
 800635c:	f021 0104 	bicge.w	r1, r1, #4
 8006360:	6021      	strge	r1, [r4, #0]
 8006362:	b90d      	cbnz	r5, 8006368 <_printf_i+0x110>
 8006364:	2e00      	cmp	r6, #0
 8006366:	d04b      	beq.n	8006400 <_printf_i+0x1a8>
 8006368:	4616      	mov	r6, r2
 800636a:	fbb5 f1f3 	udiv	r1, r5, r3
 800636e:	fb03 5711 	mls	r7, r3, r1, r5
 8006372:	5dc7      	ldrb	r7, [r0, r7]
 8006374:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006378:	462f      	mov	r7, r5
 800637a:	42bb      	cmp	r3, r7
 800637c:	460d      	mov	r5, r1
 800637e:	d9f4      	bls.n	800636a <_printf_i+0x112>
 8006380:	2b08      	cmp	r3, #8
 8006382:	d10b      	bne.n	800639c <_printf_i+0x144>
 8006384:	6823      	ldr	r3, [r4, #0]
 8006386:	07df      	lsls	r7, r3, #31
 8006388:	d508      	bpl.n	800639c <_printf_i+0x144>
 800638a:	6923      	ldr	r3, [r4, #16]
 800638c:	6861      	ldr	r1, [r4, #4]
 800638e:	4299      	cmp	r1, r3
 8006390:	bfde      	ittt	le
 8006392:	2330      	movle	r3, #48	@ 0x30
 8006394:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006398:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800639c:	1b92      	subs	r2, r2, r6
 800639e:	6122      	str	r2, [r4, #16]
 80063a0:	f8cd a000 	str.w	sl, [sp]
 80063a4:	464b      	mov	r3, r9
 80063a6:	aa03      	add	r2, sp, #12
 80063a8:	4621      	mov	r1, r4
 80063aa:	4640      	mov	r0, r8
 80063ac:	f7ff fee6 	bl	800617c <_printf_common>
 80063b0:	3001      	adds	r0, #1
 80063b2:	d14a      	bne.n	800644a <_printf_i+0x1f2>
 80063b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80063b8:	b004      	add	sp, #16
 80063ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063be:	6823      	ldr	r3, [r4, #0]
 80063c0:	f043 0320 	orr.w	r3, r3, #32
 80063c4:	6023      	str	r3, [r4, #0]
 80063c6:	4833      	ldr	r0, [pc, #204]	@ (8006494 <_printf_i+0x23c>)
 80063c8:	2778      	movs	r7, #120	@ 0x78
 80063ca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80063ce:	6823      	ldr	r3, [r4, #0]
 80063d0:	6831      	ldr	r1, [r6, #0]
 80063d2:	061f      	lsls	r7, r3, #24
 80063d4:	f851 5b04 	ldr.w	r5, [r1], #4
 80063d8:	d402      	bmi.n	80063e0 <_printf_i+0x188>
 80063da:	065f      	lsls	r7, r3, #25
 80063dc:	bf48      	it	mi
 80063de:	b2ad      	uxthmi	r5, r5
 80063e0:	6031      	str	r1, [r6, #0]
 80063e2:	07d9      	lsls	r1, r3, #31
 80063e4:	bf44      	itt	mi
 80063e6:	f043 0320 	orrmi.w	r3, r3, #32
 80063ea:	6023      	strmi	r3, [r4, #0]
 80063ec:	b11d      	cbz	r5, 80063f6 <_printf_i+0x19e>
 80063ee:	2310      	movs	r3, #16
 80063f0:	e7ac      	b.n	800634c <_printf_i+0xf4>
 80063f2:	4827      	ldr	r0, [pc, #156]	@ (8006490 <_printf_i+0x238>)
 80063f4:	e7e9      	b.n	80063ca <_printf_i+0x172>
 80063f6:	6823      	ldr	r3, [r4, #0]
 80063f8:	f023 0320 	bic.w	r3, r3, #32
 80063fc:	6023      	str	r3, [r4, #0]
 80063fe:	e7f6      	b.n	80063ee <_printf_i+0x196>
 8006400:	4616      	mov	r6, r2
 8006402:	e7bd      	b.n	8006380 <_printf_i+0x128>
 8006404:	6833      	ldr	r3, [r6, #0]
 8006406:	6825      	ldr	r5, [r4, #0]
 8006408:	6961      	ldr	r1, [r4, #20]
 800640a:	1d18      	adds	r0, r3, #4
 800640c:	6030      	str	r0, [r6, #0]
 800640e:	062e      	lsls	r6, r5, #24
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	d501      	bpl.n	8006418 <_printf_i+0x1c0>
 8006414:	6019      	str	r1, [r3, #0]
 8006416:	e002      	b.n	800641e <_printf_i+0x1c6>
 8006418:	0668      	lsls	r0, r5, #25
 800641a:	d5fb      	bpl.n	8006414 <_printf_i+0x1bc>
 800641c:	8019      	strh	r1, [r3, #0]
 800641e:	2300      	movs	r3, #0
 8006420:	6123      	str	r3, [r4, #16]
 8006422:	4616      	mov	r6, r2
 8006424:	e7bc      	b.n	80063a0 <_printf_i+0x148>
 8006426:	6833      	ldr	r3, [r6, #0]
 8006428:	1d1a      	adds	r2, r3, #4
 800642a:	6032      	str	r2, [r6, #0]
 800642c:	681e      	ldr	r6, [r3, #0]
 800642e:	6862      	ldr	r2, [r4, #4]
 8006430:	2100      	movs	r1, #0
 8006432:	4630      	mov	r0, r6
 8006434:	f7f9 feec 	bl	8000210 <memchr>
 8006438:	b108      	cbz	r0, 800643e <_printf_i+0x1e6>
 800643a:	1b80      	subs	r0, r0, r6
 800643c:	6060      	str	r0, [r4, #4]
 800643e:	6863      	ldr	r3, [r4, #4]
 8006440:	6123      	str	r3, [r4, #16]
 8006442:	2300      	movs	r3, #0
 8006444:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006448:	e7aa      	b.n	80063a0 <_printf_i+0x148>
 800644a:	6923      	ldr	r3, [r4, #16]
 800644c:	4632      	mov	r2, r6
 800644e:	4649      	mov	r1, r9
 8006450:	4640      	mov	r0, r8
 8006452:	47d0      	blx	sl
 8006454:	3001      	adds	r0, #1
 8006456:	d0ad      	beq.n	80063b4 <_printf_i+0x15c>
 8006458:	6823      	ldr	r3, [r4, #0]
 800645a:	079b      	lsls	r3, r3, #30
 800645c:	d413      	bmi.n	8006486 <_printf_i+0x22e>
 800645e:	68e0      	ldr	r0, [r4, #12]
 8006460:	9b03      	ldr	r3, [sp, #12]
 8006462:	4298      	cmp	r0, r3
 8006464:	bfb8      	it	lt
 8006466:	4618      	movlt	r0, r3
 8006468:	e7a6      	b.n	80063b8 <_printf_i+0x160>
 800646a:	2301      	movs	r3, #1
 800646c:	4632      	mov	r2, r6
 800646e:	4649      	mov	r1, r9
 8006470:	4640      	mov	r0, r8
 8006472:	47d0      	blx	sl
 8006474:	3001      	adds	r0, #1
 8006476:	d09d      	beq.n	80063b4 <_printf_i+0x15c>
 8006478:	3501      	adds	r5, #1
 800647a:	68e3      	ldr	r3, [r4, #12]
 800647c:	9903      	ldr	r1, [sp, #12]
 800647e:	1a5b      	subs	r3, r3, r1
 8006480:	42ab      	cmp	r3, r5
 8006482:	dcf2      	bgt.n	800646a <_printf_i+0x212>
 8006484:	e7eb      	b.n	800645e <_printf_i+0x206>
 8006486:	2500      	movs	r5, #0
 8006488:	f104 0619 	add.w	r6, r4, #25
 800648c:	e7f5      	b.n	800647a <_printf_i+0x222>
 800648e:	bf00      	nop
 8006490:	080088b2 	.word	0x080088b2
 8006494:	080088c3 	.word	0x080088c3

08006498 <__malloc_lock>:
 8006498:	4801      	ldr	r0, [pc, #4]	@ (80064a0 <__malloc_lock+0x8>)
 800649a:	f000 b932 	b.w	8006702 <__retarget_lock_acquire_recursive>
 800649e:	bf00      	nop
 80064a0:	200004b4 	.word	0x200004b4

080064a4 <__malloc_unlock>:
 80064a4:	4801      	ldr	r0, [pc, #4]	@ (80064ac <__malloc_unlock+0x8>)
 80064a6:	f000 b92d 	b.w	8006704 <__retarget_lock_release_recursive>
 80064aa:	bf00      	nop
 80064ac:	200004b4 	.word	0x200004b4

080064b0 <siprintf>:
 80064b0:	b40e      	push	{r1, r2, r3}
 80064b2:	b500      	push	{lr}
 80064b4:	b09c      	sub	sp, #112	@ 0x70
 80064b6:	ab1d      	add	r3, sp, #116	@ 0x74
 80064b8:	9002      	str	r0, [sp, #8]
 80064ba:	9006      	str	r0, [sp, #24]
 80064bc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80064c0:	4809      	ldr	r0, [pc, #36]	@ (80064e8 <siprintf+0x38>)
 80064c2:	9107      	str	r1, [sp, #28]
 80064c4:	9104      	str	r1, [sp, #16]
 80064c6:	4909      	ldr	r1, [pc, #36]	@ (80064ec <siprintf+0x3c>)
 80064c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80064cc:	9105      	str	r1, [sp, #20]
 80064ce:	6800      	ldr	r0, [r0, #0]
 80064d0:	9301      	str	r3, [sp, #4]
 80064d2:	a902      	add	r1, sp, #8
 80064d4:	f001 f80a 	bl	80074ec <_svfiprintf_r>
 80064d8:	9b02      	ldr	r3, [sp, #8]
 80064da:	2200      	movs	r2, #0
 80064dc:	701a      	strb	r2, [r3, #0]
 80064de:	b01c      	add	sp, #112	@ 0x70
 80064e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80064e4:	b003      	add	sp, #12
 80064e6:	4770      	bx	lr
 80064e8:	20000018 	.word	0x20000018
 80064ec:	ffff0208 	.word	0xffff0208

080064f0 <std>:
 80064f0:	2300      	movs	r3, #0
 80064f2:	b510      	push	{r4, lr}
 80064f4:	4604      	mov	r4, r0
 80064f6:	e9c0 3300 	strd	r3, r3, [r0]
 80064fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80064fe:	6083      	str	r3, [r0, #8]
 8006500:	8181      	strh	r1, [r0, #12]
 8006502:	6643      	str	r3, [r0, #100]	@ 0x64
 8006504:	81c2      	strh	r2, [r0, #14]
 8006506:	6183      	str	r3, [r0, #24]
 8006508:	4619      	mov	r1, r3
 800650a:	2208      	movs	r2, #8
 800650c:	305c      	adds	r0, #92	@ 0x5c
 800650e:	f000 f8b1 	bl	8006674 <memset>
 8006512:	4b0d      	ldr	r3, [pc, #52]	@ (8006548 <std+0x58>)
 8006514:	6263      	str	r3, [r4, #36]	@ 0x24
 8006516:	4b0d      	ldr	r3, [pc, #52]	@ (800654c <std+0x5c>)
 8006518:	62a3      	str	r3, [r4, #40]	@ 0x28
 800651a:	4b0d      	ldr	r3, [pc, #52]	@ (8006550 <std+0x60>)
 800651c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800651e:	4b0d      	ldr	r3, [pc, #52]	@ (8006554 <std+0x64>)
 8006520:	6323      	str	r3, [r4, #48]	@ 0x30
 8006522:	4b0d      	ldr	r3, [pc, #52]	@ (8006558 <std+0x68>)
 8006524:	6224      	str	r4, [r4, #32]
 8006526:	429c      	cmp	r4, r3
 8006528:	d006      	beq.n	8006538 <std+0x48>
 800652a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800652e:	4294      	cmp	r4, r2
 8006530:	d002      	beq.n	8006538 <std+0x48>
 8006532:	33d0      	adds	r3, #208	@ 0xd0
 8006534:	429c      	cmp	r4, r3
 8006536:	d105      	bne.n	8006544 <std+0x54>
 8006538:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800653c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006540:	f000 b8de 	b.w	8006700 <__retarget_lock_init_recursive>
 8006544:	bd10      	pop	{r4, pc}
 8006546:	bf00      	nop
 8006548:	08007f41 	.word	0x08007f41
 800654c:	08007f63 	.word	0x08007f63
 8006550:	08007f9b 	.word	0x08007f9b
 8006554:	08007fbf 	.word	0x08007fbf
 8006558:	20000378 	.word	0x20000378

0800655c <stdio_exit_handler>:
 800655c:	4a02      	ldr	r2, [pc, #8]	@ (8006568 <stdio_exit_handler+0xc>)
 800655e:	4903      	ldr	r1, [pc, #12]	@ (800656c <stdio_exit_handler+0x10>)
 8006560:	4803      	ldr	r0, [pc, #12]	@ (8006570 <stdio_exit_handler+0x14>)
 8006562:	f000 b869 	b.w	8006638 <_fwalk_sglue>
 8006566:	bf00      	nop
 8006568:	2000000c 	.word	0x2000000c
 800656c:	080077ed 	.word	0x080077ed
 8006570:	2000001c 	.word	0x2000001c

08006574 <cleanup_stdio>:
 8006574:	6841      	ldr	r1, [r0, #4]
 8006576:	4b0c      	ldr	r3, [pc, #48]	@ (80065a8 <cleanup_stdio+0x34>)
 8006578:	4299      	cmp	r1, r3
 800657a:	b510      	push	{r4, lr}
 800657c:	4604      	mov	r4, r0
 800657e:	d001      	beq.n	8006584 <cleanup_stdio+0x10>
 8006580:	f001 f934 	bl	80077ec <_fflush_r>
 8006584:	68a1      	ldr	r1, [r4, #8]
 8006586:	4b09      	ldr	r3, [pc, #36]	@ (80065ac <cleanup_stdio+0x38>)
 8006588:	4299      	cmp	r1, r3
 800658a:	d002      	beq.n	8006592 <cleanup_stdio+0x1e>
 800658c:	4620      	mov	r0, r4
 800658e:	f001 f92d 	bl	80077ec <_fflush_r>
 8006592:	68e1      	ldr	r1, [r4, #12]
 8006594:	4b06      	ldr	r3, [pc, #24]	@ (80065b0 <cleanup_stdio+0x3c>)
 8006596:	4299      	cmp	r1, r3
 8006598:	d004      	beq.n	80065a4 <cleanup_stdio+0x30>
 800659a:	4620      	mov	r0, r4
 800659c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065a0:	f001 b924 	b.w	80077ec <_fflush_r>
 80065a4:	bd10      	pop	{r4, pc}
 80065a6:	bf00      	nop
 80065a8:	20000378 	.word	0x20000378
 80065ac:	200003e0 	.word	0x200003e0
 80065b0:	20000448 	.word	0x20000448

080065b4 <global_stdio_init.part.0>:
 80065b4:	b510      	push	{r4, lr}
 80065b6:	4b0b      	ldr	r3, [pc, #44]	@ (80065e4 <global_stdio_init.part.0+0x30>)
 80065b8:	4c0b      	ldr	r4, [pc, #44]	@ (80065e8 <global_stdio_init.part.0+0x34>)
 80065ba:	4a0c      	ldr	r2, [pc, #48]	@ (80065ec <global_stdio_init.part.0+0x38>)
 80065bc:	601a      	str	r2, [r3, #0]
 80065be:	4620      	mov	r0, r4
 80065c0:	2200      	movs	r2, #0
 80065c2:	2104      	movs	r1, #4
 80065c4:	f7ff ff94 	bl	80064f0 <std>
 80065c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80065cc:	2201      	movs	r2, #1
 80065ce:	2109      	movs	r1, #9
 80065d0:	f7ff ff8e 	bl	80064f0 <std>
 80065d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80065d8:	2202      	movs	r2, #2
 80065da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065de:	2112      	movs	r1, #18
 80065e0:	f7ff bf86 	b.w	80064f0 <std>
 80065e4:	200004b0 	.word	0x200004b0
 80065e8:	20000378 	.word	0x20000378
 80065ec:	0800655d 	.word	0x0800655d

080065f0 <__sfp_lock_acquire>:
 80065f0:	4801      	ldr	r0, [pc, #4]	@ (80065f8 <__sfp_lock_acquire+0x8>)
 80065f2:	f000 b886 	b.w	8006702 <__retarget_lock_acquire_recursive>
 80065f6:	bf00      	nop
 80065f8:	200004b5 	.word	0x200004b5

080065fc <__sfp_lock_release>:
 80065fc:	4801      	ldr	r0, [pc, #4]	@ (8006604 <__sfp_lock_release+0x8>)
 80065fe:	f000 b881 	b.w	8006704 <__retarget_lock_release_recursive>
 8006602:	bf00      	nop
 8006604:	200004b5 	.word	0x200004b5

08006608 <__sinit>:
 8006608:	b510      	push	{r4, lr}
 800660a:	4604      	mov	r4, r0
 800660c:	f7ff fff0 	bl	80065f0 <__sfp_lock_acquire>
 8006610:	6a23      	ldr	r3, [r4, #32]
 8006612:	b11b      	cbz	r3, 800661c <__sinit+0x14>
 8006614:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006618:	f7ff bff0 	b.w	80065fc <__sfp_lock_release>
 800661c:	4b04      	ldr	r3, [pc, #16]	@ (8006630 <__sinit+0x28>)
 800661e:	6223      	str	r3, [r4, #32]
 8006620:	4b04      	ldr	r3, [pc, #16]	@ (8006634 <__sinit+0x2c>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d1f5      	bne.n	8006614 <__sinit+0xc>
 8006628:	f7ff ffc4 	bl	80065b4 <global_stdio_init.part.0>
 800662c:	e7f2      	b.n	8006614 <__sinit+0xc>
 800662e:	bf00      	nop
 8006630:	08006575 	.word	0x08006575
 8006634:	200004b0 	.word	0x200004b0

08006638 <_fwalk_sglue>:
 8006638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800663c:	4607      	mov	r7, r0
 800663e:	4688      	mov	r8, r1
 8006640:	4614      	mov	r4, r2
 8006642:	2600      	movs	r6, #0
 8006644:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006648:	f1b9 0901 	subs.w	r9, r9, #1
 800664c:	d505      	bpl.n	800665a <_fwalk_sglue+0x22>
 800664e:	6824      	ldr	r4, [r4, #0]
 8006650:	2c00      	cmp	r4, #0
 8006652:	d1f7      	bne.n	8006644 <_fwalk_sglue+0xc>
 8006654:	4630      	mov	r0, r6
 8006656:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800665a:	89ab      	ldrh	r3, [r5, #12]
 800665c:	2b01      	cmp	r3, #1
 800665e:	d907      	bls.n	8006670 <_fwalk_sglue+0x38>
 8006660:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006664:	3301      	adds	r3, #1
 8006666:	d003      	beq.n	8006670 <_fwalk_sglue+0x38>
 8006668:	4629      	mov	r1, r5
 800666a:	4638      	mov	r0, r7
 800666c:	47c0      	blx	r8
 800666e:	4306      	orrs	r6, r0
 8006670:	3568      	adds	r5, #104	@ 0x68
 8006672:	e7e9      	b.n	8006648 <_fwalk_sglue+0x10>

08006674 <memset>:
 8006674:	4402      	add	r2, r0
 8006676:	4603      	mov	r3, r0
 8006678:	4293      	cmp	r3, r2
 800667a:	d100      	bne.n	800667e <memset+0xa>
 800667c:	4770      	bx	lr
 800667e:	f803 1b01 	strb.w	r1, [r3], #1
 8006682:	e7f9      	b.n	8006678 <memset+0x4>

08006684 <_localeconv_r>:
 8006684:	4800      	ldr	r0, [pc, #0]	@ (8006688 <_localeconv_r+0x4>)
 8006686:	4770      	bx	lr
 8006688:	20000158 	.word	0x20000158

0800668c <_sbrk_r>:
 800668c:	b538      	push	{r3, r4, r5, lr}
 800668e:	4d06      	ldr	r5, [pc, #24]	@ (80066a8 <_sbrk_r+0x1c>)
 8006690:	2300      	movs	r3, #0
 8006692:	4604      	mov	r4, r0
 8006694:	4608      	mov	r0, r1
 8006696:	602b      	str	r3, [r5, #0]
 8006698:	f7fb ff56 	bl	8002548 <_sbrk>
 800669c:	1c43      	adds	r3, r0, #1
 800669e:	d102      	bne.n	80066a6 <_sbrk_r+0x1a>
 80066a0:	682b      	ldr	r3, [r5, #0]
 80066a2:	b103      	cbz	r3, 80066a6 <_sbrk_r+0x1a>
 80066a4:	6023      	str	r3, [r4, #0]
 80066a6:	bd38      	pop	{r3, r4, r5, pc}
 80066a8:	200004b8 	.word	0x200004b8

080066ac <__errno>:
 80066ac:	4b01      	ldr	r3, [pc, #4]	@ (80066b4 <__errno+0x8>)
 80066ae:	6818      	ldr	r0, [r3, #0]
 80066b0:	4770      	bx	lr
 80066b2:	bf00      	nop
 80066b4:	20000018 	.word	0x20000018

080066b8 <__libc_init_array>:
 80066b8:	b570      	push	{r4, r5, r6, lr}
 80066ba:	4d0d      	ldr	r5, [pc, #52]	@ (80066f0 <__libc_init_array+0x38>)
 80066bc:	4c0d      	ldr	r4, [pc, #52]	@ (80066f4 <__libc_init_array+0x3c>)
 80066be:	1b64      	subs	r4, r4, r5
 80066c0:	10a4      	asrs	r4, r4, #2
 80066c2:	2600      	movs	r6, #0
 80066c4:	42a6      	cmp	r6, r4
 80066c6:	d109      	bne.n	80066dc <__libc_init_array+0x24>
 80066c8:	4d0b      	ldr	r5, [pc, #44]	@ (80066f8 <__libc_init_array+0x40>)
 80066ca:	4c0c      	ldr	r4, [pc, #48]	@ (80066fc <__libc_init_array+0x44>)
 80066cc:	f002 f814 	bl	80086f8 <_init>
 80066d0:	1b64      	subs	r4, r4, r5
 80066d2:	10a4      	asrs	r4, r4, #2
 80066d4:	2600      	movs	r6, #0
 80066d6:	42a6      	cmp	r6, r4
 80066d8:	d105      	bne.n	80066e6 <__libc_init_array+0x2e>
 80066da:	bd70      	pop	{r4, r5, r6, pc}
 80066dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80066e0:	4798      	blx	r3
 80066e2:	3601      	adds	r6, #1
 80066e4:	e7ee      	b.n	80066c4 <__libc_init_array+0xc>
 80066e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80066ea:	4798      	blx	r3
 80066ec:	3601      	adds	r6, #1
 80066ee:	e7f2      	b.n	80066d6 <__libc_init_array+0x1e>
 80066f0:	08008c18 	.word	0x08008c18
 80066f4:	08008c18 	.word	0x08008c18
 80066f8:	08008c18 	.word	0x08008c18
 80066fc:	08008c1c 	.word	0x08008c1c

08006700 <__retarget_lock_init_recursive>:
 8006700:	4770      	bx	lr

08006702 <__retarget_lock_acquire_recursive>:
 8006702:	4770      	bx	lr

08006704 <__retarget_lock_release_recursive>:
 8006704:	4770      	bx	lr

08006706 <quorem>:
 8006706:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800670a:	6903      	ldr	r3, [r0, #16]
 800670c:	690c      	ldr	r4, [r1, #16]
 800670e:	42a3      	cmp	r3, r4
 8006710:	4607      	mov	r7, r0
 8006712:	db7e      	blt.n	8006812 <quorem+0x10c>
 8006714:	3c01      	subs	r4, #1
 8006716:	f101 0814 	add.w	r8, r1, #20
 800671a:	00a3      	lsls	r3, r4, #2
 800671c:	f100 0514 	add.w	r5, r0, #20
 8006720:	9300      	str	r3, [sp, #0]
 8006722:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006726:	9301      	str	r3, [sp, #4]
 8006728:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800672c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006730:	3301      	adds	r3, #1
 8006732:	429a      	cmp	r2, r3
 8006734:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006738:	fbb2 f6f3 	udiv	r6, r2, r3
 800673c:	d32e      	bcc.n	800679c <quorem+0x96>
 800673e:	f04f 0a00 	mov.w	sl, #0
 8006742:	46c4      	mov	ip, r8
 8006744:	46ae      	mov	lr, r5
 8006746:	46d3      	mov	fp, sl
 8006748:	f85c 3b04 	ldr.w	r3, [ip], #4
 800674c:	b298      	uxth	r0, r3
 800674e:	fb06 a000 	mla	r0, r6, r0, sl
 8006752:	0c02      	lsrs	r2, r0, #16
 8006754:	0c1b      	lsrs	r3, r3, #16
 8006756:	fb06 2303 	mla	r3, r6, r3, r2
 800675a:	f8de 2000 	ldr.w	r2, [lr]
 800675e:	b280      	uxth	r0, r0
 8006760:	b292      	uxth	r2, r2
 8006762:	1a12      	subs	r2, r2, r0
 8006764:	445a      	add	r2, fp
 8006766:	f8de 0000 	ldr.w	r0, [lr]
 800676a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800676e:	b29b      	uxth	r3, r3
 8006770:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006774:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006778:	b292      	uxth	r2, r2
 800677a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800677e:	45e1      	cmp	r9, ip
 8006780:	f84e 2b04 	str.w	r2, [lr], #4
 8006784:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006788:	d2de      	bcs.n	8006748 <quorem+0x42>
 800678a:	9b00      	ldr	r3, [sp, #0]
 800678c:	58eb      	ldr	r3, [r5, r3]
 800678e:	b92b      	cbnz	r3, 800679c <quorem+0x96>
 8006790:	9b01      	ldr	r3, [sp, #4]
 8006792:	3b04      	subs	r3, #4
 8006794:	429d      	cmp	r5, r3
 8006796:	461a      	mov	r2, r3
 8006798:	d32f      	bcc.n	80067fa <quorem+0xf4>
 800679a:	613c      	str	r4, [r7, #16]
 800679c:	4638      	mov	r0, r7
 800679e:	f001 fac7 	bl	8007d30 <__mcmp>
 80067a2:	2800      	cmp	r0, #0
 80067a4:	db25      	blt.n	80067f2 <quorem+0xec>
 80067a6:	4629      	mov	r1, r5
 80067a8:	2000      	movs	r0, #0
 80067aa:	f858 2b04 	ldr.w	r2, [r8], #4
 80067ae:	f8d1 c000 	ldr.w	ip, [r1]
 80067b2:	fa1f fe82 	uxth.w	lr, r2
 80067b6:	fa1f f38c 	uxth.w	r3, ip
 80067ba:	eba3 030e 	sub.w	r3, r3, lr
 80067be:	4403      	add	r3, r0
 80067c0:	0c12      	lsrs	r2, r2, #16
 80067c2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80067c6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067d0:	45c1      	cmp	r9, r8
 80067d2:	f841 3b04 	str.w	r3, [r1], #4
 80067d6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80067da:	d2e6      	bcs.n	80067aa <quorem+0xa4>
 80067dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80067e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80067e4:	b922      	cbnz	r2, 80067f0 <quorem+0xea>
 80067e6:	3b04      	subs	r3, #4
 80067e8:	429d      	cmp	r5, r3
 80067ea:	461a      	mov	r2, r3
 80067ec:	d30b      	bcc.n	8006806 <quorem+0x100>
 80067ee:	613c      	str	r4, [r7, #16]
 80067f0:	3601      	adds	r6, #1
 80067f2:	4630      	mov	r0, r6
 80067f4:	b003      	add	sp, #12
 80067f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067fa:	6812      	ldr	r2, [r2, #0]
 80067fc:	3b04      	subs	r3, #4
 80067fe:	2a00      	cmp	r2, #0
 8006800:	d1cb      	bne.n	800679a <quorem+0x94>
 8006802:	3c01      	subs	r4, #1
 8006804:	e7c6      	b.n	8006794 <quorem+0x8e>
 8006806:	6812      	ldr	r2, [r2, #0]
 8006808:	3b04      	subs	r3, #4
 800680a:	2a00      	cmp	r2, #0
 800680c:	d1ef      	bne.n	80067ee <quorem+0xe8>
 800680e:	3c01      	subs	r4, #1
 8006810:	e7ea      	b.n	80067e8 <quorem+0xe2>
 8006812:	2000      	movs	r0, #0
 8006814:	e7ee      	b.n	80067f4 <quorem+0xee>
	...

08006818 <_dtoa_r>:
 8006818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800681c:	69c7      	ldr	r7, [r0, #28]
 800681e:	b099      	sub	sp, #100	@ 0x64
 8006820:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006824:	ec55 4b10 	vmov	r4, r5, d0
 8006828:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800682a:	9109      	str	r1, [sp, #36]	@ 0x24
 800682c:	4683      	mov	fp, r0
 800682e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006830:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006832:	b97f      	cbnz	r7, 8006854 <_dtoa_r+0x3c>
 8006834:	2010      	movs	r0, #16
 8006836:	f7ff fbf7 	bl	8006028 <malloc>
 800683a:	4602      	mov	r2, r0
 800683c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006840:	b920      	cbnz	r0, 800684c <_dtoa_r+0x34>
 8006842:	4ba7      	ldr	r3, [pc, #668]	@ (8006ae0 <_dtoa_r+0x2c8>)
 8006844:	21ef      	movs	r1, #239	@ 0xef
 8006846:	48a7      	ldr	r0, [pc, #668]	@ (8006ae4 <_dtoa_r+0x2cc>)
 8006848:	f001 fc5a 	bl	8008100 <__assert_func>
 800684c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006850:	6007      	str	r7, [r0, #0]
 8006852:	60c7      	str	r7, [r0, #12]
 8006854:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006858:	6819      	ldr	r1, [r3, #0]
 800685a:	b159      	cbz	r1, 8006874 <_dtoa_r+0x5c>
 800685c:	685a      	ldr	r2, [r3, #4]
 800685e:	604a      	str	r2, [r1, #4]
 8006860:	2301      	movs	r3, #1
 8006862:	4093      	lsls	r3, r2
 8006864:	608b      	str	r3, [r1, #8]
 8006866:	4658      	mov	r0, fp
 8006868:	f001 f828 	bl	80078bc <_Bfree>
 800686c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006870:	2200      	movs	r2, #0
 8006872:	601a      	str	r2, [r3, #0]
 8006874:	1e2b      	subs	r3, r5, #0
 8006876:	bfb9      	ittee	lt
 8006878:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800687c:	9303      	strlt	r3, [sp, #12]
 800687e:	2300      	movge	r3, #0
 8006880:	6033      	strge	r3, [r6, #0]
 8006882:	9f03      	ldr	r7, [sp, #12]
 8006884:	4b98      	ldr	r3, [pc, #608]	@ (8006ae8 <_dtoa_r+0x2d0>)
 8006886:	bfbc      	itt	lt
 8006888:	2201      	movlt	r2, #1
 800688a:	6032      	strlt	r2, [r6, #0]
 800688c:	43bb      	bics	r3, r7
 800688e:	d112      	bne.n	80068b6 <_dtoa_r+0x9e>
 8006890:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006892:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006896:	6013      	str	r3, [r2, #0]
 8006898:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800689c:	4323      	orrs	r3, r4
 800689e:	f000 854d 	beq.w	800733c <_dtoa_r+0xb24>
 80068a2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80068a4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006afc <_dtoa_r+0x2e4>
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	f000 854f 	beq.w	800734c <_dtoa_r+0xb34>
 80068ae:	f10a 0303 	add.w	r3, sl, #3
 80068b2:	f000 bd49 	b.w	8007348 <_dtoa_r+0xb30>
 80068b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80068ba:	2200      	movs	r2, #0
 80068bc:	ec51 0b17 	vmov	r0, r1, d7
 80068c0:	2300      	movs	r3, #0
 80068c2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80068c6:	f7fa f91f 	bl	8000b08 <__aeabi_dcmpeq>
 80068ca:	4680      	mov	r8, r0
 80068cc:	b158      	cbz	r0, 80068e6 <_dtoa_r+0xce>
 80068ce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80068d0:	2301      	movs	r3, #1
 80068d2:	6013      	str	r3, [r2, #0]
 80068d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80068d6:	b113      	cbz	r3, 80068de <_dtoa_r+0xc6>
 80068d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80068da:	4b84      	ldr	r3, [pc, #528]	@ (8006aec <_dtoa_r+0x2d4>)
 80068dc:	6013      	str	r3, [r2, #0]
 80068de:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006b00 <_dtoa_r+0x2e8>
 80068e2:	f000 bd33 	b.w	800734c <_dtoa_r+0xb34>
 80068e6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80068ea:	aa16      	add	r2, sp, #88	@ 0x58
 80068ec:	a917      	add	r1, sp, #92	@ 0x5c
 80068ee:	4658      	mov	r0, fp
 80068f0:	f001 face 	bl	8007e90 <__d2b>
 80068f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80068f8:	4681      	mov	r9, r0
 80068fa:	2e00      	cmp	r6, #0
 80068fc:	d077      	beq.n	80069ee <_dtoa_r+0x1d6>
 80068fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006900:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006904:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006908:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800690c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006910:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006914:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006918:	4619      	mov	r1, r3
 800691a:	2200      	movs	r2, #0
 800691c:	4b74      	ldr	r3, [pc, #464]	@ (8006af0 <_dtoa_r+0x2d8>)
 800691e:	f7f9 fcd3 	bl	80002c8 <__aeabi_dsub>
 8006922:	a369      	add	r3, pc, #420	@ (adr r3, 8006ac8 <_dtoa_r+0x2b0>)
 8006924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006928:	f7f9 fe86 	bl	8000638 <__aeabi_dmul>
 800692c:	a368      	add	r3, pc, #416	@ (adr r3, 8006ad0 <_dtoa_r+0x2b8>)
 800692e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006932:	f7f9 fccb 	bl	80002cc <__adddf3>
 8006936:	4604      	mov	r4, r0
 8006938:	4630      	mov	r0, r6
 800693a:	460d      	mov	r5, r1
 800693c:	f7f9 fe12 	bl	8000564 <__aeabi_i2d>
 8006940:	a365      	add	r3, pc, #404	@ (adr r3, 8006ad8 <_dtoa_r+0x2c0>)
 8006942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006946:	f7f9 fe77 	bl	8000638 <__aeabi_dmul>
 800694a:	4602      	mov	r2, r0
 800694c:	460b      	mov	r3, r1
 800694e:	4620      	mov	r0, r4
 8006950:	4629      	mov	r1, r5
 8006952:	f7f9 fcbb 	bl	80002cc <__adddf3>
 8006956:	4604      	mov	r4, r0
 8006958:	460d      	mov	r5, r1
 800695a:	f7fa f91d 	bl	8000b98 <__aeabi_d2iz>
 800695e:	2200      	movs	r2, #0
 8006960:	4607      	mov	r7, r0
 8006962:	2300      	movs	r3, #0
 8006964:	4620      	mov	r0, r4
 8006966:	4629      	mov	r1, r5
 8006968:	f7fa f8d8 	bl	8000b1c <__aeabi_dcmplt>
 800696c:	b140      	cbz	r0, 8006980 <_dtoa_r+0x168>
 800696e:	4638      	mov	r0, r7
 8006970:	f7f9 fdf8 	bl	8000564 <__aeabi_i2d>
 8006974:	4622      	mov	r2, r4
 8006976:	462b      	mov	r3, r5
 8006978:	f7fa f8c6 	bl	8000b08 <__aeabi_dcmpeq>
 800697c:	b900      	cbnz	r0, 8006980 <_dtoa_r+0x168>
 800697e:	3f01      	subs	r7, #1
 8006980:	2f16      	cmp	r7, #22
 8006982:	d851      	bhi.n	8006a28 <_dtoa_r+0x210>
 8006984:	4b5b      	ldr	r3, [pc, #364]	@ (8006af4 <_dtoa_r+0x2dc>)
 8006986:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800698a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800698e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006992:	f7fa f8c3 	bl	8000b1c <__aeabi_dcmplt>
 8006996:	2800      	cmp	r0, #0
 8006998:	d048      	beq.n	8006a2c <_dtoa_r+0x214>
 800699a:	3f01      	subs	r7, #1
 800699c:	2300      	movs	r3, #0
 800699e:	9312      	str	r3, [sp, #72]	@ 0x48
 80069a0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80069a2:	1b9b      	subs	r3, r3, r6
 80069a4:	1e5a      	subs	r2, r3, #1
 80069a6:	bf44      	itt	mi
 80069a8:	f1c3 0801 	rsbmi	r8, r3, #1
 80069ac:	2300      	movmi	r3, #0
 80069ae:	9208      	str	r2, [sp, #32]
 80069b0:	bf54      	ite	pl
 80069b2:	f04f 0800 	movpl.w	r8, #0
 80069b6:	9308      	strmi	r3, [sp, #32]
 80069b8:	2f00      	cmp	r7, #0
 80069ba:	db39      	blt.n	8006a30 <_dtoa_r+0x218>
 80069bc:	9b08      	ldr	r3, [sp, #32]
 80069be:	970f      	str	r7, [sp, #60]	@ 0x3c
 80069c0:	443b      	add	r3, r7
 80069c2:	9308      	str	r3, [sp, #32]
 80069c4:	2300      	movs	r3, #0
 80069c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80069c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069ca:	2b09      	cmp	r3, #9
 80069cc:	d864      	bhi.n	8006a98 <_dtoa_r+0x280>
 80069ce:	2b05      	cmp	r3, #5
 80069d0:	bfc4      	itt	gt
 80069d2:	3b04      	subgt	r3, #4
 80069d4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80069d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069d8:	f1a3 0302 	sub.w	r3, r3, #2
 80069dc:	bfcc      	ite	gt
 80069de:	2400      	movgt	r4, #0
 80069e0:	2401      	movle	r4, #1
 80069e2:	2b03      	cmp	r3, #3
 80069e4:	d863      	bhi.n	8006aae <_dtoa_r+0x296>
 80069e6:	e8df f003 	tbb	[pc, r3]
 80069ea:	372a      	.short	0x372a
 80069ec:	5535      	.short	0x5535
 80069ee:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80069f2:	441e      	add	r6, r3
 80069f4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80069f8:	2b20      	cmp	r3, #32
 80069fa:	bfc1      	itttt	gt
 80069fc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006a00:	409f      	lslgt	r7, r3
 8006a02:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006a06:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006a0a:	bfd6      	itet	le
 8006a0c:	f1c3 0320 	rsble	r3, r3, #32
 8006a10:	ea47 0003 	orrgt.w	r0, r7, r3
 8006a14:	fa04 f003 	lslle.w	r0, r4, r3
 8006a18:	f7f9 fd94 	bl	8000544 <__aeabi_ui2d>
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006a22:	3e01      	subs	r6, #1
 8006a24:	9214      	str	r2, [sp, #80]	@ 0x50
 8006a26:	e777      	b.n	8006918 <_dtoa_r+0x100>
 8006a28:	2301      	movs	r3, #1
 8006a2a:	e7b8      	b.n	800699e <_dtoa_r+0x186>
 8006a2c:	9012      	str	r0, [sp, #72]	@ 0x48
 8006a2e:	e7b7      	b.n	80069a0 <_dtoa_r+0x188>
 8006a30:	427b      	negs	r3, r7
 8006a32:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a34:	2300      	movs	r3, #0
 8006a36:	eba8 0807 	sub.w	r8, r8, r7
 8006a3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006a3c:	e7c4      	b.n	80069c8 <_dtoa_r+0x1b0>
 8006a3e:	2300      	movs	r3, #0
 8006a40:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	dc35      	bgt.n	8006ab4 <_dtoa_r+0x29c>
 8006a48:	2301      	movs	r3, #1
 8006a4a:	9300      	str	r3, [sp, #0]
 8006a4c:	9307      	str	r3, [sp, #28]
 8006a4e:	461a      	mov	r2, r3
 8006a50:	920e      	str	r2, [sp, #56]	@ 0x38
 8006a52:	e00b      	b.n	8006a6c <_dtoa_r+0x254>
 8006a54:	2301      	movs	r3, #1
 8006a56:	e7f3      	b.n	8006a40 <_dtoa_r+0x228>
 8006a58:	2300      	movs	r3, #0
 8006a5a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a5e:	18fb      	adds	r3, r7, r3
 8006a60:	9300      	str	r3, [sp, #0]
 8006a62:	3301      	adds	r3, #1
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	9307      	str	r3, [sp, #28]
 8006a68:	bfb8      	it	lt
 8006a6a:	2301      	movlt	r3, #1
 8006a6c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006a70:	2100      	movs	r1, #0
 8006a72:	2204      	movs	r2, #4
 8006a74:	f102 0514 	add.w	r5, r2, #20
 8006a78:	429d      	cmp	r5, r3
 8006a7a:	d91f      	bls.n	8006abc <_dtoa_r+0x2a4>
 8006a7c:	6041      	str	r1, [r0, #4]
 8006a7e:	4658      	mov	r0, fp
 8006a80:	f000 fedc 	bl	800783c <_Balloc>
 8006a84:	4682      	mov	sl, r0
 8006a86:	2800      	cmp	r0, #0
 8006a88:	d13c      	bne.n	8006b04 <_dtoa_r+0x2ec>
 8006a8a:	4b1b      	ldr	r3, [pc, #108]	@ (8006af8 <_dtoa_r+0x2e0>)
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006a92:	e6d8      	b.n	8006846 <_dtoa_r+0x2e>
 8006a94:	2301      	movs	r3, #1
 8006a96:	e7e0      	b.n	8006a5a <_dtoa_r+0x242>
 8006a98:	2401      	movs	r4, #1
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a9e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006aa0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006aa4:	9300      	str	r3, [sp, #0]
 8006aa6:	9307      	str	r3, [sp, #28]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	2312      	movs	r3, #18
 8006aac:	e7d0      	b.n	8006a50 <_dtoa_r+0x238>
 8006aae:	2301      	movs	r3, #1
 8006ab0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ab2:	e7f5      	b.n	8006aa0 <_dtoa_r+0x288>
 8006ab4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ab6:	9300      	str	r3, [sp, #0]
 8006ab8:	9307      	str	r3, [sp, #28]
 8006aba:	e7d7      	b.n	8006a6c <_dtoa_r+0x254>
 8006abc:	3101      	adds	r1, #1
 8006abe:	0052      	lsls	r2, r2, #1
 8006ac0:	e7d8      	b.n	8006a74 <_dtoa_r+0x25c>
 8006ac2:	bf00      	nop
 8006ac4:	f3af 8000 	nop.w
 8006ac8:	636f4361 	.word	0x636f4361
 8006acc:	3fd287a7 	.word	0x3fd287a7
 8006ad0:	8b60c8b3 	.word	0x8b60c8b3
 8006ad4:	3fc68a28 	.word	0x3fc68a28
 8006ad8:	509f79fb 	.word	0x509f79fb
 8006adc:	3fd34413 	.word	0x3fd34413
 8006ae0:	080088e1 	.word	0x080088e1
 8006ae4:	080088f8 	.word	0x080088f8
 8006ae8:	7ff00000 	.word	0x7ff00000
 8006aec:	080088b1 	.word	0x080088b1
 8006af0:	3ff80000 	.word	0x3ff80000
 8006af4:	08008a00 	.word	0x08008a00
 8006af8:	08008950 	.word	0x08008950
 8006afc:	080088dd 	.word	0x080088dd
 8006b00:	080088b0 	.word	0x080088b0
 8006b04:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006b08:	6018      	str	r0, [r3, #0]
 8006b0a:	9b07      	ldr	r3, [sp, #28]
 8006b0c:	2b0e      	cmp	r3, #14
 8006b0e:	f200 80a4 	bhi.w	8006c5a <_dtoa_r+0x442>
 8006b12:	2c00      	cmp	r4, #0
 8006b14:	f000 80a1 	beq.w	8006c5a <_dtoa_r+0x442>
 8006b18:	2f00      	cmp	r7, #0
 8006b1a:	dd33      	ble.n	8006b84 <_dtoa_r+0x36c>
 8006b1c:	4bad      	ldr	r3, [pc, #692]	@ (8006dd4 <_dtoa_r+0x5bc>)
 8006b1e:	f007 020f 	and.w	r2, r7, #15
 8006b22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b26:	ed93 7b00 	vldr	d7, [r3]
 8006b2a:	05f8      	lsls	r0, r7, #23
 8006b2c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006b30:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006b34:	d516      	bpl.n	8006b64 <_dtoa_r+0x34c>
 8006b36:	4ba8      	ldr	r3, [pc, #672]	@ (8006dd8 <_dtoa_r+0x5c0>)
 8006b38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006b40:	f7f9 fea4 	bl	800088c <__aeabi_ddiv>
 8006b44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b48:	f004 040f 	and.w	r4, r4, #15
 8006b4c:	2603      	movs	r6, #3
 8006b4e:	4da2      	ldr	r5, [pc, #648]	@ (8006dd8 <_dtoa_r+0x5c0>)
 8006b50:	b954      	cbnz	r4, 8006b68 <_dtoa_r+0x350>
 8006b52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b5a:	f7f9 fe97 	bl	800088c <__aeabi_ddiv>
 8006b5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b62:	e028      	b.n	8006bb6 <_dtoa_r+0x39e>
 8006b64:	2602      	movs	r6, #2
 8006b66:	e7f2      	b.n	8006b4e <_dtoa_r+0x336>
 8006b68:	07e1      	lsls	r1, r4, #31
 8006b6a:	d508      	bpl.n	8006b7e <_dtoa_r+0x366>
 8006b6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b70:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006b74:	f7f9 fd60 	bl	8000638 <__aeabi_dmul>
 8006b78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b7c:	3601      	adds	r6, #1
 8006b7e:	1064      	asrs	r4, r4, #1
 8006b80:	3508      	adds	r5, #8
 8006b82:	e7e5      	b.n	8006b50 <_dtoa_r+0x338>
 8006b84:	f000 80d2 	beq.w	8006d2c <_dtoa_r+0x514>
 8006b88:	427c      	negs	r4, r7
 8006b8a:	4b92      	ldr	r3, [pc, #584]	@ (8006dd4 <_dtoa_r+0x5bc>)
 8006b8c:	4d92      	ldr	r5, [pc, #584]	@ (8006dd8 <_dtoa_r+0x5c0>)
 8006b8e:	f004 020f 	and.w	r2, r4, #15
 8006b92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b9e:	f7f9 fd4b 	bl	8000638 <__aeabi_dmul>
 8006ba2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ba6:	1124      	asrs	r4, r4, #4
 8006ba8:	2300      	movs	r3, #0
 8006baa:	2602      	movs	r6, #2
 8006bac:	2c00      	cmp	r4, #0
 8006bae:	f040 80b2 	bne.w	8006d16 <_dtoa_r+0x4fe>
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1d3      	bne.n	8006b5e <_dtoa_r+0x346>
 8006bb6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006bb8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	f000 80b7 	beq.w	8006d30 <_dtoa_r+0x518>
 8006bc2:	4b86      	ldr	r3, [pc, #536]	@ (8006ddc <_dtoa_r+0x5c4>)
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	4620      	mov	r0, r4
 8006bc8:	4629      	mov	r1, r5
 8006bca:	f7f9 ffa7 	bl	8000b1c <__aeabi_dcmplt>
 8006bce:	2800      	cmp	r0, #0
 8006bd0:	f000 80ae 	beq.w	8006d30 <_dtoa_r+0x518>
 8006bd4:	9b07      	ldr	r3, [sp, #28]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	f000 80aa 	beq.w	8006d30 <_dtoa_r+0x518>
 8006bdc:	9b00      	ldr	r3, [sp, #0]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	dd37      	ble.n	8006c52 <_dtoa_r+0x43a>
 8006be2:	1e7b      	subs	r3, r7, #1
 8006be4:	9304      	str	r3, [sp, #16]
 8006be6:	4620      	mov	r0, r4
 8006be8:	4b7d      	ldr	r3, [pc, #500]	@ (8006de0 <_dtoa_r+0x5c8>)
 8006bea:	2200      	movs	r2, #0
 8006bec:	4629      	mov	r1, r5
 8006bee:	f7f9 fd23 	bl	8000638 <__aeabi_dmul>
 8006bf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006bf6:	9c00      	ldr	r4, [sp, #0]
 8006bf8:	3601      	adds	r6, #1
 8006bfa:	4630      	mov	r0, r6
 8006bfc:	f7f9 fcb2 	bl	8000564 <__aeabi_i2d>
 8006c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006c04:	f7f9 fd18 	bl	8000638 <__aeabi_dmul>
 8006c08:	4b76      	ldr	r3, [pc, #472]	@ (8006de4 <_dtoa_r+0x5cc>)
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	f7f9 fb5e 	bl	80002cc <__adddf3>
 8006c10:	4605      	mov	r5, r0
 8006c12:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006c16:	2c00      	cmp	r4, #0
 8006c18:	f040 808d 	bne.w	8006d36 <_dtoa_r+0x51e>
 8006c1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c20:	4b71      	ldr	r3, [pc, #452]	@ (8006de8 <_dtoa_r+0x5d0>)
 8006c22:	2200      	movs	r2, #0
 8006c24:	f7f9 fb50 	bl	80002c8 <__aeabi_dsub>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	460b      	mov	r3, r1
 8006c2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006c30:	462a      	mov	r2, r5
 8006c32:	4633      	mov	r3, r6
 8006c34:	f7f9 ff90 	bl	8000b58 <__aeabi_dcmpgt>
 8006c38:	2800      	cmp	r0, #0
 8006c3a:	f040 828b 	bne.w	8007154 <_dtoa_r+0x93c>
 8006c3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c42:	462a      	mov	r2, r5
 8006c44:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006c48:	f7f9 ff68 	bl	8000b1c <__aeabi_dcmplt>
 8006c4c:	2800      	cmp	r0, #0
 8006c4e:	f040 8128 	bne.w	8006ea2 <_dtoa_r+0x68a>
 8006c52:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006c56:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006c5a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	f2c0 815a 	blt.w	8006f16 <_dtoa_r+0x6fe>
 8006c62:	2f0e      	cmp	r7, #14
 8006c64:	f300 8157 	bgt.w	8006f16 <_dtoa_r+0x6fe>
 8006c68:	4b5a      	ldr	r3, [pc, #360]	@ (8006dd4 <_dtoa_r+0x5bc>)
 8006c6a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006c6e:	ed93 7b00 	vldr	d7, [r3]
 8006c72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	ed8d 7b00 	vstr	d7, [sp]
 8006c7a:	da03      	bge.n	8006c84 <_dtoa_r+0x46c>
 8006c7c:	9b07      	ldr	r3, [sp, #28]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	f340 8101 	ble.w	8006e86 <_dtoa_r+0x66e>
 8006c84:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006c88:	4656      	mov	r6, sl
 8006c8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c8e:	4620      	mov	r0, r4
 8006c90:	4629      	mov	r1, r5
 8006c92:	f7f9 fdfb 	bl	800088c <__aeabi_ddiv>
 8006c96:	f7f9 ff7f 	bl	8000b98 <__aeabi_d2iz>
 8006c9a:	4680      	mov	r8, r0
 8006c9c:	f7f9 fc62 	bl	8000564 <__aeabi_i2d>
 8006ca0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ca4:	f7f9 fcc8 	bl	8000638 <__aeabi_dmul>
 8006ca8:	4602      	mov	r2, r0
 8006caa:	460b      	mov	r3, r1
 8006cac:	4620      	mov	r0, r4
 8006cae:	4629      	mov	r1, r5
 8006cb0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006cb4:	f7f9 fb08 	bl	80002c8 <__aeabi_dsub>
 8006cb8:	f806 4b01 	strb.w	r4, [r6], #1
 8006cbc:	9d07      	ldr	r5, [sp, #28]
 8006cbe:	eba6 040a 	sub.w	r4, r6, sl
 8006cc2:	42a5      	cmp	r5, r4
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	460b      	mov	r3, r1
 8006cc8:	f040 8117 	bne.w	8006efa <_dtoa_r+0x6e2>
 8006ccc:	f7f9 fafe 	bl	80002cc <__adddf3>
 8006cd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006cd4:	4604      	mov	r4, r0
 8006cd6:	460d      	mov	r5, r1
 8006cd8:	f7f9 ff3e 	bl	8000b58 <__aeabi_dcmpgt>
 8006cdc:	2800      	cmp	r0, #0
 8006cde:	f040 80f9 	bne.w	8006ed4 <_dtoa_r+0x6bc>
 8006ce2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ce6:	4620      	mov	r0, r4
 8006ce8:	4629      	mov	r1, r5
 8006cea:	f7f9 ff0d 	bl	8000b08 <__aeabi_dcmpeq>
 8006cee:	b118      	cbz	r0, 8006cf8 <_dtoa_r+0x4e0>
 8006cf0:	f018 0f01 	tst.w	r8, #1
 8006cf4:	f040 80ee 	bne.w	8006ed4 <_dtoa_r+0x6bc>
 8006cf8:	4649      	mov	r1, r9
 8006cfa:	4658      	mov	r0, fp
 8006cfc:	f000 fdde 	bl	80078bc <_Bfree>
 8006d00:	2300      	movs	r3, #0
 8006d02:	7033      	strb	r3, [r6, #0]
 8006d04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006d06:	3701      	adds	r7, #1
 8006d08:	601f      	str	r7, [r3, #0]
 8006d0a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	f000 831d 	beq.w	800734c <_dtoa_r+0xb34>
 8006d12:	601e      	str	r6, [r3, #0]
 8006d14:	e31a      	b.n	800734c <_dtoa_r+0xb34>
 8006d16:	07e2      	lsls	r2, r4, #31
 8006d18:	d505      	bpl.n	8006d26 <_dtoa_r+0x50e>
 8006d1a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006d1e:	f7f9 fc8b 	bl	8000638 <__aeabi_dmul>
 8006d22:	3601      	adds	r6, #1
 8006d24:	2301      	movs	r3, #1
 8006d26:	1064      	asrs	r4, r4, #1
 8006d28:	3508      	adds	r5, #8
 8006d2a:	e73f      	b.n	8006bac <_dtoa_r+0x394>
 8006d2c:	2602      	movs	r6, #2
 8006d2e:	e742      	b.n	8006bb6 <_dtoa_r+0x39e>
 8006d30:	9c07      	ldr	r4, [sp, #28]
 8006d32:	9704      	str	r7, [sp, #16]
 8006d34:	e761      	b.n	8006bfa <_dtoa_r+0x3e2>
 8006d36:	4b27      	ldr	r3, [pc, #156]	@ (8006dd4 <_dtoa_r+0x5bc>)
 8006d38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006d3a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006d3e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006d42:	4454      	add	r4, sl
 8006d44:	2900      	cmp	r1, #0
 8006d46:	d053      	beq.n	8006df0 <_dtoa_r+0x5d8>
 8006d48:	4928      	ldr	r1, [pc, #160]	@ (8006dec <_dtoa_r+0x5d4>)
 8006d4a:	2000      	movs	r0, #0
 8006d4c:	f7f9 fd9e 	bl	800088c <__aeabi_ddiv>
 8006d50:	4633      	mov	r3, r6
 8006d52:	462a      	mov	r2, r5
 8006d54:	f7f9 fab8 	bl	80002c8 <__aeabi_dsub>
 8006d58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006d5c:	4656      	mov	r6, sl
 8006d5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d62:	f7f9 ff19 	bl	8000b98 <__aeabi_d2iz>
 8006d66:	4605      	mov	r5, r0
 8006d68:	f7f9 fbfc 	bl	8000564 <__aeabi_i2d>
 8006d6c:	4602      	mov	r2, r0
 8006d6e:	460b      	mov	r3, r1
 8006d70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d74:	f7f9 faa8 	bl	80002c8 <__aeabi_dsub>
 8006d78:	3530      	adds	r5, #48	@ 0x30
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	460b      	mov	r3, r1
 8006d7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006d82:	f806 5b01 	strb.w	r5, [r6], #1
 8006d86:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006d8a:	f7f9 fec7 	bl	8000b1c <__aeabi_dcmplt>
 8006d8e:	2800      	cmp	r0, #0
 8006d90:	d171      	bne.n	8006e76 <_dtoa_r+0x65e>
 8006d92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d96:	4911      	ldr	r1, [pc, #68]	@ (8006ddc <_dtoa_r+0x5c4>)
 8006d98:	2000      	movs	r0, #0
 8006d9a:	f7f9 fa95 	bl	80002c8 <__aeabi_dsub>
 8006d9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006da2:	f7f9 febb 	bl	8000b1c <__aeabi_dcmplt>
 8006da6:	2800      	cmp	r0, #0
 8006da8:	f040 8095 	bne.w	8006ed6 <_dtoa_r+0x6be>
 8006dac:	42a6      	cmp	r6, r4
 8006dae:	f43f af50 	beq.w	8006c52 <_dtoa_r+0x43a>
 8006db2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006db6:	4b0a      	ldr	r3, [pc, #40]	@ (8006de0 <_dtoa_r+0x5c8>)
 8006db8:	2200      	movs	r2, #0
 8006dba:	f7f9 fc3d 	bl	8000638 <__aeabi_dmul>
 8006dbe:	4b08      	ldr	r3, [pc, #32]	@ (8006de0 <_dtoa_r+0x5c8>)
 8006dc0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006dca:	f7f9 fc35 	bl	8000638 <__aeabi_dmul>
 8006dce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006dd2:	e7c4      	b.n	8006d5e <_dtoa_r+0x546>
 8006dd4:	08008a00 	.word	0x08008a00
 8006dd8:	080089d8 	.word	0x080089d8
 8006ddc:	3ff00000 	.word	0x3ff00000
 8006de0:	40240000 	.word	0x40240000
 8006de4:	401c0000 	.word	0x401c0000
 8006de8:	40140000 	.word	0x40140000
 8006dec:	3fe00000 	.word	0x3fe00000
 8006df0:	4631      	mov	r1, r6
 8006df2:	4628      	mov	r0, r5
 8006df4:	f7f9 fc20 	bl	8000638 <__aeabi_dmul>
 8006df8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006dfc:	9415      	str	r4, [sp, #84]	@ 0x54
 8006dfe:	4656      	mov	r6, sl
 8006e00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e04:	f7f9 fec8 	bl	8000b98 <__aeabi_d2iz>
 8006e08:	4605      	mov	r5, r0
 8006e0a:	f7f9 fbab 	bl	8000564 <__aeabi_i2d>
 8006e0e:	4602      	mov	r2, r0
 8006e10:	460b      	mov	r3, r1
 8006e12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e16:	f7f9 fa57 	bl	80002c8 <__aeabi_dsub>
 8006e1a:	3530      	adds	r5, #48	@ 0x30
 8006e1c:	f806 5b01 	strb.w	r5, [r6], #1
 8006e20:	4602      	mov	r2, r0
 8006e22:	460b      	mov	r3, r1
 8006e24:	42a6      	cmp	r6, r4
 8006e26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006e2a:	f04f 0200 	mov.w	r2, #0
 8006e2e:	d124      	bne.n	8006e7a <_dtoa_r+0x662>
 8006e30:	4bac      	ldr	r3, [pc, #688]	@ (80070e4 <_dtoa_r+0x8cc>)
 8006e32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006e36:	f7f9 fa49 	bl	80002cc <__adddf3>
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	460b      	mov	r3, r1
 8006e3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e42:	f7f9 fe89 	bl	8000b58 <__aeabi_dcmpgt>
 8006e46:	2800      	cmp	r0, #0
 8006e48:	d145      	bne.n	8006ed6 <_dtoa_r+0x6be>
 8006e4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006e4e:	49a5      	ldr	r1, [pc, #660]	@ (80070e4 <_dtoa_r+0x8cc>)
 8006e50:	2000      	movs	r0, #0
 8006e52:	f7f9 fa39 	bl	80002c8 <__aeabi_dsub>
 8006e56:	4602      	mov	r2, r0
 8006e58:	460b      	mov	r3, r1
 8006e5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e5e:	f7f9 fe5d 	bl	8000b1c <__aeabi_dcmplt>
 8006e62:	2800      	cmp	r0, #0
 8006e64:	f43f aef5 	beq.w	8006c52 <_dtoa_r+0x43a>
 8006e68:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006e6a:	1e73      	subs	r3, r6, #1
 8006e6c:	9315      	str	r3, [sp, #84]	@ 0x54
 8006e6e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006e72:	2b30      	cmp	r3, #48	@ 0x30
 8006e74:	d0f8      	beq.n	8006e68 <_dtoa_r+0x650>
 8006e76:	9f04      	ldr	r7, [sp, #16]
 8006e78:	e73e      	b.n	8006cf8 <_dtoa_r+0x4e0>
 8006e7a:	4b9b      	ldr	r3, [pc, #620]	@ (80070e8 <_dtoa_r+0x8d0>)
 8006e7c:	f7f9 fbdc 	bl	8000638 <__aeabi_dmul>
 8006e80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e84:	e7bc      	b.n	8006e00 <_dtoa_r+0x5e8>
 8006e86:	d10c      	bne.n	8006ea2 <_dtoa_r+0x68a>
 8006e88:	4b98      	ldr	r3, [pc, #608]	@ (80070ec <_dtoa_r+0x8d4>)
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e90:	f7f9 fbd2 	bl	8000638 <__aeabi_dmul>
 8006e94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e98:	f7f9 fe54 	bl	8000b44 <__aeabi_dcmpge>
 8006e9c:	2800      	cmp	r0, #0
 8006e9e:	f000 8157 	beq.w	8007150 <_dtoa_r+0x938>
 8006ea2:	2400      	movs	r4, #0
 8006ea4:	4625      	mov	r5, r4
 8006ea6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ea8:	43db      	mvns	r3, r3
 8006eaa:	9304      	str	r3, [sp, #16]
 8006eac:	4656      	mov	r6, sl
 8006eae:	2700      	movs	r7, #0
 8006eb0:	4621      	mov	r1, r4
 8006eb2:	4658      	mov	r0, fp
 8006eb4:	f000 fd02 	bl	80078bc <_Bfree>
 8006eb8:	2d00      	cmp	r5, #0
 8006eba:	d0dc      	beq.n	8006e76 <_dtoa_r+0x65e>
 8006ebc:	b12f      	cbz	r7, 8006eca <_dtoa_r+0x6b2>
 8006ebe:	42af      	cmp	r7, r5
 8006ec0:	d003      	beq.n	8006eca <_dtoa_r+0x6b2>
 8006ec2:	4639      	mov	r1, r7
 8006ec4:	4658      	mov	r0, fp
 8006ec6:	f000 fcf9 	bl	80078bc <_Bfree>
 8006eca:	4629      	mov	r1, r5
 8006ecc:	4658      	mov	r0, fp
 8006ece:	f000 fcf5 	bl	80078bc <_Bfree>
 8006ed2:	e7d0      	b.n	8006e76 <_dtoa_r+0x65e>
 8006ed4:	9704      	str	r7, [sp, #16]
 8006ed6:	4633      	mov	r3, r6
 8006ed8:	461e      	mov	r6, r3
 8006eda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ede:	2a39      	cmp	r2, #57	@ 0x39
 8006ee0:	d107      	bne.n	8006ef2 <_dtoa_r+0x6da>
 8006ee2:	459a      	cmp	sl, r3
 8006ee4:	d1f8      	bne.n	8006ed8 <_dtoa_r+0x6c0>
 8006ee6:	9a04      	ldr	r2, [sp, #16]
 8006ee8:	3201      	adds	r2, #1
 8006eea:	9204      	str	r2, [sp, #16]
 8006eec:	2230      	movs	r2, #48	@ 0x30
 8006eee:	f88a 2000 	strb.w	r2, [sl]
 8006ef2:	781a      	ldrb	r2, [r3, #0]
 8006ef4:	3201      	adds	r2, #1
 8006ef6:	701a      	strb	r2, [r3, #0]
 8006ef8:	e7bd      	b.n	8006e76 <_dtoa_r+0x65e>
 8006efa:	4b7b      	ldr	r3, [pc, #492]	@ (80070e8 <_dtoa_r+0x8d0>)
 8006efc:	2200      	movs	r2, #0
 8006efe:	f7f9 fb9b 	bl	8000638 <__aeabi_dmul>
 8006f02:	2200      	movs	r2, #0
 8006f04:	2300      	movs	r3, #0
 8006f06:	4604      	mov	r4, r0
 8006f08:	460d      	mov	r5, r1
 8006f0a:	f7f9 fdfd 	bl	8000b08 <__aeabi_dcmpeq>
 8006f0e:	2800      	cmp	r0, #0
 8006f10:	f43f aebb 	beq.w	8006c8a <_dtoa_r+0x472>
 8006f14:	e6f0      	b.n	8006cf8 <_dtoa_r+0x4e0>
 8006f16:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006f18:	2a00      	cmp	r2, #0
 8006f1a:	f000 80db 	beq.w	80070d4 <_dtoa_r+0x8bc>
 8006f1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f20:	2a01      	cmp	r2, #1
 8006f22:	f300 80bf 	bgt.w	80070a4 <_dtoa_r+0x88c>
 8006f26:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006f28:	2a00      	cmp	r2, #0
 8006f2a:	f000 80b7 	beq.w	800709c <_dtoa_r+0x884>
 8006f2e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006f32:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006f34:	4646      	mov	r6, r8
 8006f36:	9a08      	ldr	r2, [sp, #32]
 8006f38:	2101      	movs	r1, #1
 8006f3a:	441a      	add	r2, r3
 8006f3c:	4658      	mov	r0, fp
 8006f3e:	4498      	add	r8, r3
 8006f40:	9208      	str	r2, [sp, #32]
 8006f42:	f000 fd6f 	bl	8007a24 <__i2b>
 8006f46:	4605      	mov	r5, r0
 8006f48:	b15e      	cbz	r6, 8006f62 <_dtoa_r+0x74a>
 8006f4a:	9b08      	ldr	r3, [sp, #32]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	dd08      	ble.n	8006f62 <_dtoa_r+0x74a>
 8006f50:	42b3      	cmp	r3, r6
 8006f52:	9a08      	ldr	r2, [sp, #32]
 8006f54:	bfa8      	it	ge
 8006f56:	4633      	movge	r3, r6
 8006f58:	eba8 0803 	sub.w	r8, r8, r3
 8006f5c:	1af6      	subs	r6, r6, r3
 8006f5e:	1ad3      	subs	r3, r2, r3
 8006f60:	9308      	str	r3, [sp, #32]
 8006f62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f64:	b1f3      	cbz	r3, 8006fa4 <_dtoa_r+0x78c>
 8006f66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	f000 80b7 	beq.w	80070dc <_dtoa_r+0x8c4>
 8006f6e:	b18c      	cbz	r4, 8006f94 <_dtoa_r+0x77c>
 8006f70:	4629      	mov	r1, r5
 8006f72:	4622      	mov	r2, r4
 8006f74:	4658      	mov	r0, fp
 8006f76:	f000 fe15 	bl	8007ba4 <__pow5mult>
 8006f7a:	464a      	mov	r2, r9
 8006f7c:	4601      	mov	r1, r0
 8006f7e:	4605      	mov	r5, r0
 8006f80:	4658      	mov	r0, fp
 8006f82:	f000 fd65 	bl	8007a50 <__multiply>
 8006f86:	4649      	mov	r1, r9
 8006f88:	9004      	str	r0, [sp, #16]
 8006f8a:	4658      	mov	r0, fp
 8006f8c:	f000 fc96 	bl	80078bc <_Bfree>
 8006f90:	9b04      	ldr	r3, [sp, #16]
 8006f92:	4699      	mov	r9, r3
 8006f94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f96:	1b1a      	subs	r2, r3, r4
 8006f98:	d004      	beq.n	8006fa4 <_dtoa_r+0x78c>
 8006f9a:	4649      	mov	r1, r9
 8006f9c:	4658      	mov	r0, fp
 8006f9e:	f000 fe01 	bl	8007ba4 <__pow5mult>
 8006fa2:	4681      	mov	r9, r0
 8006fa4:	2101      	movs	r1, #1
 8006fa6:	4658      	mov	r0, fp
 8006fa8:	f000 fd3c 	bl	8007a24 <__i2b>
 8006fac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006fae:	4604      	mov	r4, r0
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	f000 81cf 	beq.w	8007354 <_dtoa_r+0xb3c>
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	4601      	mov	r1, r0
 8006fba:	4658      	mov	r0, fp
 8006fbc:	f000 fdf2 	bl	8007ba4 <__pow5mult>
 8006fc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fc2:	2b01      	cmp	r3, #1
 8006fc4:	4604      	mov	r4, r0
 8006fc6:	f300 8095 	bgt.w	80070f4 <_dtoa_r+0x8dc>
 8006fca:	9b02      	ldr	r3, [sp, #8]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	f040 8087 	bne.w	80070e0 <_dtoa_r+0x8c8>
 8006fd2:	9b03      	ldr	r3, [sp, #12]
 8006fd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	f040 8089 	bne.w	80070f0 <_dtoa_r+0x8d8>
 8006fde:	9b03      	ldr	r3, [sp, #12]
 8006fe0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006fe4:	0d1b      	lsrs	r3, r3, #20
 8006fe6:	051b      	lsls	r3, r3, #20
 8006fe8:	b12b      	cbz	r3, 8006ff6 <_dtoa_r+0x7de>
 8006fea:	9b08      	ldr	r3, [sp, #32]
 8006fec:	3301      	adds	r3, #1
 8006fee:	9308      	str	r3, [sp, #32]
 8006ff0:	f108 0801 	add.w	r8, r8, #1
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ff8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	f000 81b0 	beq.w	8007360 <_dtoa_r+0xb48>
 8007000:	6923      	ldr	r3, [r4, #16]
 8007002:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007006:	6918      	ldr	r0, [r3, #16]
 8007008:	f000 fcc0 	bl	800798c <__hi0bits>
 800700c:	f1c0 0020 	rsb	r0, r0, #32
 8007010:	9b08      	ldr	r3, [sp, #32]
 8007012:	4418      	add	r0, r3
 8007014:	f010 001f 	ands.w	r0, r0, #31
 8007018:	d077      	beq.n	800710a <_dtoa_r+0x8f2>
 800701a:	f1c0 0320 	rsb	r3, r0, #32
 800701e:	2b04      	cmp	r3, #4
 8007020:	dd6b      	ble.n	80070fa <_dtoa_r+0x8e2>
 8007022:	9b08      	ldr	r3, [sp, #32]
 8007024:	f1c0 001c 	rsb	r0, r0, #28
 8007028:	4403      	add	r3, r0
 800702a:	4480      	add	r8, r0
 800702c:	4406      	add	r6, r0
 800702e:	9308      	str	r3, [sp, #32]
 8007030:	f1b8 0f00 	cmp.w	r8, #0
 8007034:	dd05      	ble.n	8007042 <_dtoa_r+0x82a>
 8007036:	4649      	mov	r1, r9
 8007038:	4642      	mov	r2, r8
 800703a:	4658      	mov	r0, fp
 800703c:	f000 fe0c 	bl	8007c58 <__lshift>
 8007040:	4681      	mov	r9, r0
 8007042:	9b08      	ldr	r3, [sp, #32]
 8007044:	2b00      	cmp	r3, #0
 8007046:	dd05      	ble.n	8007054 <_dtoa_r+0x83c>
 8007048:	4621      	mov	r1, r4
 800704a:	461a      	mov	r2, r3
 800704c:	4658      	mov	r0, fp
 800704e:	f000 fe03 	bl	8007c58 <__lshift>
 8007052:	4604      	mov	r4, r0
 8007054:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007056:	2b00      	cmp	r3, #0
 8007058:	d059      	beq.n	800710e <_dtoa_r+0x8f6>
 800705a:	4621      	mov	r1, r4
 800705c:	4648      	mov	r0, r9
 800705e:	f000 fe67 	bl	8007d30 <__mcmp>
 8007062:	2800      	cmp	r0, #0
 8007064:	da53      	bge.n	800710e <_dtoa_r+0x8f6>
 8007066:	1e7b      	subs	r3, r7, #1
 8007068:	9304      	str	r3, [sp, #16]
 800706a:	4649      	mov	r1, r9
 800706c:	2300      	movs	r3, #0
 800706e:	220a      	movs	r2, #10
 8007070:	4658      	mov	r0, fp
 8007072:	f000 fc45 	bl	8007900 <__multadd>
 8007076:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007078:	4681      	mov	r9, r0
 800707a:	2b00      	cmp	r3, #0
 800707c:	f000 8172 	beq.w	8007364 <_dtoa_r+0xb4c>
 8007080:	2300      	movs	r3, #0
 8007082:	4629      	mov	r1, r5
 8007084:	220a      	movs	r2, #10
 8007086:	4658      	mov	r0, fp
 8007088:	f000 fc3a 	bl	8007900 <__multadd>
 800708c:	9b00      	ldr	r3, [sp, #0]
 800708e:	2b00      	cmp	r3, #0
 8007090:	4605      	mov	r5, r0
 8007092:	dc67      	bgt.n	8007164 <_dtoa_r+0x94c>
 8007094:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007096:	2b02      	cmp	r3, #2
 8007098:	dc41      	bgt.n	800711e <_dtoa_r+0x906>
 800709a:	e063      	b.n	8007164 <_dtoa_r+0x94c>
 800709c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800709e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80070a2:	e746      	b.n	8006f32 <_dtoa_r+0x71a>
 80070a4:	9b07      	ldr	r3, [sp, #28]
 80070a6:	1e5c      	subs	r4, r3, #1
 80070a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070aa:	42a3      	cmp	r3, r4
 80070ac:	bfbf      	itttt	lt
 80070ae:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80070b0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80070b2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80070b4:	1ae3      	sublt	r3, r4, r3
 80070b6:	bfb4      	ite	lt
 80070b8:	18d2      	addlt	r2, r2, r3
 80070ba:	1b1c      	subge	r4, r3, r4
 80070bc:	9b07      	ldr	r3, [sp, #28]
 80070be:	bfbc      	itt	lt
 80070c0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80070c2:	2400      	movlt	r4, #0
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	bfb5      	itete	lt
 80070c8:	eba8 0603 	sublt.w	r6, r8, r3
 80070cc:	9b07      	ldrge	r3, [sp, #28]
 80070ce:	2300      	movlt	r3, #0
 80070d0:	4646      	movge	r6, r8
 80070d2:	e730      	b.n	8006f36 <_dtoa_r+0x71e>
 80070d4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80070d6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80070d8:	4646      	mov	r6, r8
 80070da:	e735      	b.n	8006f48 <_dtoa_r+0x730>
 80070dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80070de:	e75c      	b.n	8006f9a <_dtoa_r+0x782>
 80070e0:	2300      	movs	r3, #0
 80070e2:	e788      	b.n	8006ff6 <_dtoa_r+0x7de>
 80070e4:	3fe00000 	.word	0x3fe00000
 80070e8:	40240000 	.word	0x40240000
 80070ec:	40140000 	.word	0x40140000
 80070f0:	9b02      	ldr	r3, [sp, #8]
 80070f2:	e780      	b.n	8006ff6 <_dtoa_r+0x7de>
 80070f4:	2300      	movs	r3, #0
 80070f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80070f8:	e782      	b.n	8007000 <_dtoa_r+0x7e8>
 80070fa:	d099      	beq.n	8007030 <_dtoa_r+0x818>
 80070fc:	9a08      	ldr	r2, [sp, #32]
 80070fe:	331c      	adds	r3, #28
 8007100:	441a      	add	r2, r3
 8007102:	4498      	add	r8, r3
 8007104:	441e      	add	r6, r3
 8007106:	9208      	str	r2, [sp, #32]
 8007108:	e792      	b.n	8007030 <_dtoa_r+0x818>
 800710a:	4603      	mov	r3, r0
 800710c:	e7f6      	b.n	80070fc <_dtoa_r+0x8e4>
 800710e:	9b07      	ldr	r3, [sp, #28]
 8007110:	9704      	str	r7, [sp, #16]
 8007112:	2b00      	cmp	r3, #0
 8007114:	dc20      	bgt.n	8007158 <_dtoa_r+0x940>
 8007116:	9300      	str	r3, [sp, #0]
 8007118:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800711a:	2b02      	cmp	r3, #2
 800711c:	dd1e      	ble.n	800715c <_dtoa_r+0x944>
 800711e:	9b00      	ldr	r3, [sp, #0]
 8007120:	2b00      	cmp	r3, #0
 8007122:	f47f aec0 	bne.w	8006ea6 <_dtoa_r+0x68e>
 8007126:	4621      	mov	r1, r4
 8007128:	2205      	movs	r2, #5
 800712a:	4658      	mov	r0, fp
 800712c:	f000 fbe8 	bl	8007900 <__multadd>
 8007130:	4601      	mov	r1, r0
 8007132:	4604      	mov	r4, r0
 8007134:	4648      	mov	r0, r9
 8007136:	f000 fdfb 	bl	8007d30 <__mcmp>
 800713a:	2800      	cmp	r0, #0
 800713c:	f77f aeb3 	ble.w	8006ea6 <_dtoa_r+0x68e>
 8007140:	4656      	mov	r6, sl
 8007142:	2331      	movs	r3, #49	@ 0x31
 8007144:	f806 3b01 	strb.w	r3, [r6], #1
 8007148:	9b04      	ldr	r3, [sp, #16]
 800714a:	3301      	adds	r3, #1
 800714c:	9304      	str	r3, [sp, #16]
 800714e:	e6ae      	b.n	8006eae <_dtoa_r+0x696>
 8007150:	9c07      	ldr	r4, [sp, #28]
 8007152:	9704      	str	r7, [sp, #16]
 8007154:	4625      	mov	r5, r4
 8007156:	e7f3      	b.n	8007140 <_dtoa_r+0x928>
 8007158:	9b07      	ldr	r3, [sp, #28]
 800715a:	9300      	str	r3, [sp, #0]
 800715c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800715e:	2b00      	cmp	r3, #0
 8007160:	f000 8104 	beq.w	800736c <_dtoa_r+0xb54>
 8007164:	2e00      	cmp	r6, #0
 8007166:	dd05      	ble.n	8007174 <_dtoa_r+0x95c>
 8007168:	4629      	mov	r1, r5
 800716a:	4632      	mov	r2, r6
 800716c:	4658      	mov	r0, fp
 800716e:	f000 fd73 	bl	8007c58 <__lshift>
 8007172:	4605      	mov	r5, r0
 8007174:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007176:	2b00      	cmp	r3, #0
 8007178:	d05a      	beq.n	8007230 <_dtoa_r+0xa18>
 800717a:	6869      	ldr	r1, [r5, #4]
 800717c:	4658      	mov	r0, fp
 800717e:	f000 fb5d 	bl	800783c <_Balloc>
 8007182:	4606      	mov	r6, r0
 8007184:	b928      	cbnz	r0, 8007192 <_dtoa_r+0x97a>
 8007186:	4b84      	ldr	r3, [pc, #528]	@ (8007398 <_dtoa_r+0xb80>)
 8007188:	4602      	mov	r2, r0
 800718a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800718e:	f7ff bb5a 	b.w	8006846 <_dtoa_r+0x2e>
 8007192:	692a      	ldr	r2, [r5, #16]
 8007194:	3202      	adds	r2, #2
 8007196:	0092      	lsls	r2, r2, #2
 8007198:	f105 010c 	add.w	r1, r5, #12
 800719c:	300c      	adds	r0, #12
 800719e:	f000 ffa1 	bl	80080e4 <memcpy>
 80071a2:	2201      	movs	r2, #1
 80071a4:	4631      	mov	r1, r6
 80071a6:	4658      	mov	r0, fp
 80071a8:	f000 fd56 	bl	8007c58 <__lshift>
 80071ac:	f10a 0301 	add.w	r3, sl, #1
 80071b0:	9307      	str	r3, [sp, #28]
 80071b2:	9b00      	ldr	r3, [sp, #0]
 80071b4:	4453      	add	r3, sl
 80071b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80071b8:	9b02      	ldr	r3, [sp, #8]
 80071ba:	f003 0301 	and.w	r3, r3, #1
 80071be:	462f      	mov	r7, r5
 80071c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80071c2:	4605      	mov	r5, r0
 80071c4:	9b07      	ldr	r3, [sp, #28]
 80071c6:	4621      	mov	r1, r4
 80071c8:	3b01      	subs	r3, #1
 80071ca:	4648      	mov	r0, r9
 80071cc:	9300      	str	r3, [sp, #0]
 80071ce:	f7ff fa9a 	bl	8006706 <quorem>
 80071d2:	4639      	mov	r1, r7
 80071d4:	9002      	str	r0, [sp, #8]
 80071d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80071da:	4648      	mov	r0, r9
 80071dc:	f000 fda8 	bl	8007d30 <__mcmp>
 80071e0:	462a      	mov	r2, r5
 80071e2:	9008      	str	r0, [sp, #32]
 80071e4:	4621      	mov	r1, r4
 80071e6:	4658      	mov	r0, fp
 80071e8:	f000 fdbe 	bl	8007d68 <__mdiff>
 80071ec:	68c2      	ldr	r2, [r0, #12]
 80071ee:	4606      	mov	r6, r0
 80071f0:	bb02      	cbnz	r2, 8007234 <_dtoa_r+0xa1c>
 80071f2:	4601      	mov	r1, r0
 80071f4:	4648      	mov	r0, r9
 80071f6:	f000 fd9b 	bl	8007d30 <__mcmp>
 80071fa:	4602      	mov	r2, r0
 80071fc:	4631      	mov	r1, r6
 80071fe:	4658      	mov	r0, fp
 8007200:	920e      	str	r2, [sp, #56]	@ 0x38
 8007202:	f000 fb5b 	bl	80078bc <_Bfree>
 8007206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007208:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800720a:	9e07      	ldr	r6, [sp, #28]
 800720c:	ea43 0102 	orr.w	r1, r3, r2
 8007210:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007212:	4319      	orrs	r1, r3
 8007214:	d110      	bne.n	8007238 <_dtoa_r+0xa20>
 8007216:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800721a:	d029      	beq.n	8007270 <_dtoa_r+0xa58>
 800721c:	9b08      	ldr	r3, [sp, #32]
 800721e:	2b00      	cmp	r3, #0
 8007220:	dd02      	ble.n	8007228 <_dtoa_r+0xa10>
 8007222:	9b02      	ldr	r3, [sp, #8]
 8007224:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007228:	9b00      	ldr	r3, [sp, #0]
 800722a:	f883 8000 	strb.w	r8, [r3]
 800722e:	e63f      	b.n	8006eb0 <_dtoa_r+0x698>
 8007230:	4628      	mov	r0, r5
 8007232:	e7bb      	b.n	80071ac <_dtoa_r+0x994>
 8007234:	2201      	movs	r2, #1
 8007236:	e7e1      	b.n	80071fc <_dtoa_r+0x9e4>
 8007238:	9b08      	ldr	r3, [sp, #32]
 800723a:	2b00      	cmp	r3, #0
 800723c:	db04      	blt.n	8007248 <_dtoa_r+0xa30>
 800723e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007240:	430b      	orrs	r3, r1
 8007242:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007244:	430b      	orrs	r3, r1
 8007246:	d120      	bne.n	800728a <_dtoa_r+0xa72>
 8007248:	2a00      	cmp	r2, #0
 800724a:	dded      	ble.n	8007228 <_dtoa_r+0xa10>
 800724c:	4649      	mov	r1, r9
 800724e:	2201      	movs	r2, #1
 8007250:	4658      	mov	r0, fp
 8007252:	f000 fd01 	bl	8007c58 <__lshift>
 8007256:	4621      	mov	r1, r4
 8007258:	4681      	mov	r9, r0
 800725a:	f000 fd69 	bl	8007d30 <__mcmp>
 800725e:	2800      	cmp	r0, #0
 8007260:	dc03      	bgt.n	800726a <_dtoa_r+0xa52>
 8007262:	d1e1      	bne.n	8007228 <_dtoa_r+0xa10>
 8007264:	f018 0f01 	tst.w	r8, #1
 8007268:	d0de      	beq.n	8007228 <_dtoa_r+0xa10>
 800726a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800726e:	d1d8      	bne.n	8007222 <_dtoa_r+0xa0a>
 8007270:	9a00      	ldr	r2, [sp, #0]
 8007272:	2339      	movs	r3, #57	@ 0x39
 8007274:	7013      	strb	r3, [r2, #0]
 8007276:	4633      	mov	r3, r6
 8007278:	461e      	mov	r6, r3
 800727a:	3b01      	subs	r3, #1
 800727c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007280:	2a39      	cmp	r2, #57	@ 0x39
 8007282:	d052      	beq.n	800732a <_dtoa_r+0xb12>
 8007284:	3201      	adds	r2, #1
 8007286:	701a      	strb	r2, [r3, #0]
 8007288:	e612      	b.n	8006eb0 <_dtoa_r+0x698>
 800728a:	2a00      	cmp	r2, #0
 800728c:	dd07      	ble.n	800729e <_dtoa_r+0xa86>
 800728e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007292:	d0ed      	beq.n	8007270 <_dtoa_r+0xa58>
 8007294:	9a00      	ldr	r2, [sp, #0]
 8007296:	f108 0301 	add.w	r3, r8, #1
 800729a:	7013      	strb	r3, [r2, #0]
 800729c:	e608      	b.n	8006eb0 <_dtoa_r+0x698>
 800729e:	9b07      	ldr	r3, [sp, #28]
 80072a0:	9a07      	ldr	r2, [sp, #28]
 80072a2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80072a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d028      	beq.n	80072fe <_dtoa_r+0xae6>
 80072ac:	4649      	mov	r1, r9
 80072ae:	2300      	movs	r3, #0
 80072b0:	220a      	movs	r2, #10
 80072b2:	4658      	mov	r0, fp
 80072b4:	f000 fb24 	bl	8007900 <__multadd>
 80072b8:	42af      	cmp	r7, r5
 80072ba:	4681      	mov	r9, r0
 80072bc:	f04f 0300 	mov.w	r3, #0
 80072c0:	f04f 020a 	mov.w	r2, #10
 80072c4:	4639      	mov	r1, r7
 80072c6:	4658      	mov	r0, fp
 80072c8:	d107      	bne.n	80072da <_dtoa_r+0xac2>
 80072ca:	f000 fb19 	bl	8007900 <__multadd>
 80072ce:	4607      	mov	r7, r0
 80072d0:	4605      	mov	r5, r0
 80072d2:	9b07      	ldr	r3, [sp, #28]
 80072d4:	3301      	adds	r3, #1
 80072d6:	9307      	str	r3, [sp, #28]
 80072d8:	e774      	b.n	80071c4 <_dtoa_r+0x9ac>
 80072da:	f000 fb11 	bl	8007900 <__multadd>
 80072de:	4629      	mov	r1, r5
 80072e0:	4607      	mov	r7, r0
 80072e2:	2300      	movs	r3, #0
 80072e4:	220a      	movs	r2, #10
 80072e6:	4658      	mov	r0, fp
 80072e8:	f000 fb0a 	bl	8007900 <__multadd>
 80072ec:	4605      	mov	r5, r0
 80072ee:	e7f0      	b.n	80072d2 <_dtoa_r+0xaba>
 80072f0:	9b00      	ldr	r3, [sp, #0]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	bfcc      	ite	gt
 80072f6:	461e      	movgt	r6, r3
 80072f8:	2601      	movle	r6, #1
 80072fa:	4456      	add	r6, sl
 80072fc:	2700      	movs	r7, #0
 80072fe:	4649      	mov	r1, r9
 8007300:	2201      	movs	r2, #1
 8007302:	4658      	mov	r0, fp
 8007304:	f000 fca8 	bl	8007c58 <__lshift>
 8007308:	4621      	mov	r1, r4
 800730a:	4681      	mov	r9, r0
 800730c:	f000 fd10 	bl	8007d30 <__mcmp>
 8007310:	2800      	cmp	r0, #0
 8007312:	dcb0      	bgt.n	8007276 <_dtoa_r+0xa5e>
 8007314:	d102      	bne.n	800731c <_dtoa_r+0xb04>
 8007316:	f018 0f01 	tst.w	r8, #1
 800731a:	d1ac      	bne.n	8007276 <_dtoa_r+0xa5e>
 800731c:	4633      	mov	r3, r6
 800731e:	461e      	mov	r6, r3
 8007320:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007324:	2a30      	cmp	r2, #48	@ 0x30
 8007326:	d0fa      	beq.n	800731e <_dtoa_r+0xb06>
 8007328:	e5c2      	b.n	8006eb0 <_dtoa_r+0x698>
 800732a:	459a      	cmp	sl, r3
 800732c:	d1a4      	bne.n	8007278 <_dtoa_r+0xa60>
 800732e:	9b04      	ldr	r3, [sp, #16]
 8007330:	3301      	adds	r3, #1
 8007332:	9304      	str	r3, [sp, #16]
 8007334:	2331      	movs	r3, #49	@ 0x31
 8007336:	f88a 3000 	strb.w	r3, [sl]
 800733a:	e5b9      	b.n	8006eb0 <_dtoa_r+0x698>
 800733c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800733e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800739c <_dtoa_r+0xb84>
 8007342:	b11b      	cbz	r3, 800734c <_dtoa_r+0xb34>
 8007344:	f10a 0308 	add.w	r3, sl, #8
 8007348:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800734a:	6013      	str	r3, [r2, #0]
 800734c:	4650      	mov	r0, sl
 800734e:	b019      	add	sp, #100	@ 0x64
 8007350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007354:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007356:	2b01      	cmp	r3, #1
 8007358:	f77f ae37 	ble.w	8006fca <_dtoa_r+0x7b2>
 800735c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800735e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007360:	2001      	movs	r0, #1
 8007362:	e655      	b.n	8007010 <_dtoa_r+0x7f8>
 8007364:	9b00      	ldr	r3, [sp, #0]
 8007366:	2b00      	cmp	r3, #0
 8007368:	f77f aed6 	ble.w	8007118 <_dtoa_r+0x900>
 800736c:	4656      	mov	r6, sl
 800736e:	4621      	mov	r1, r4
 8007370:	4648      	mov	r0, r9
 8007372:	f7ff f9c8 	bl	8006706 <quorem>
 8007376:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800737a:	f806 8b01 	strb.w	r8, [r6], #1
 800737e:	9b00      	ldr	r3, [sp, #0]
 8007380:	eba6 020a 	sub.w	r2, r6, sl
 8007384:	4293      	cmp	r3, r2
 8007386:	ddb3      	ble.n	80072f0 <_dtoa_r+0xad8>
 8007388:	4649      	mov	r1, r9
 800738a:	2300      	movs	r3, #0
 800738c:	220a      	movs	r2, #10
 800738e:	4658      	mov	r0, fp
 8007390:	f000 fab6 	bl	8007900 <__multadd>
 8007394:	4681      	mov	r9, r0
 8007396:	e7ea      	b.n	800736e <_dtoa_r+0xb56>
 8007398:	08008950 	.word	0x08008950
 800739c:	080088d4 	.word	0x080088d4

080073a0 <_free_r>:
 80073a0:	b538      	push	{r3, r4, r5, lr}
 80073a2:	4605      	mov	r5, r0
 80073a4:	2900      	cmp	r1, #0
 80073a6:	d041      	beq.n	800742c <_free_r+0x8c>
 80073a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073ac:	1f0c      	subs	r4, r1, #4
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	bfb8      	it	lt
 80073b2:	18e4      	addlt	r4, r4, r3
 80073b4:	f7ff f870 	bl	8006498 <__malloc_lock>
 80073b8:	4a1d      	ldr	r2, [pc, #116]	@ (8007430 <_free_r+0x90>)
 80073ba:	6813      	ldr	r3, [r2, #0]
 80073bc:	b933      	cbnz	r3, 80073cc <_free_r+0x2c>
 80073be:	6063      	str	r3, [r4, #4]
 80073c0:	6014      	str	r4, [r2, #0]
 80073c2:	4628      	mov	r0, r5
 80073c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073c8:	f7ff b86c 	b.w	80064a4 <__malloc_unlock>
 80073cc:	42a3      	cmp	r3, r4
 80073ce:	d908      	bls.n	80073e2 <_free_r+0x42>
 80073d0:	6820      	ldr	r0, [r4, #0]
 80073d2:	1821      	adds	r1, r4, r0
 80073d4:	428b      	cmp	r3, r1
 80073d6:	bf01      	itttt	eq
 80073d8:	6819      	ldreq	r1, [r3, #0]
 80073da:	685b      	ldreq	r3, [r3, #4]
 80073dc:	1809      	addeq	r1, r1, r0
 80073de:	6021      	streq	r1, [r4, #0]
 80073e0:	e7ed      	b.n	80073be <_free_r+0x1e>
 80073e2:	461a      	mov	r2, r3
 80073e4:	685b      	ldr	r3, [r3, #4]
 80073e6:	b10b      	cbz	r3, 80073ec <_free_r+0x4c>
 80073e8:	42a3      	cmp	r3, r4
 80073ea:	d9fa      	bls.n	80073e2 <_free_r+0x42>
 80073ec:	6811      	ldr	r1, [r2, #0]
 80073ee:	1850      	adds	r0, r2, r1
 80073f0:	42a0      	cmp	r0, r4
 80073f2:	d10b      	bne.n	800740c <_free_r+0x6c>
 80073f4:	6820      	ldr	r0, [r4, #0]
 80073f6:	4401      	add	r1, r0
 80073f8:	1850      	adds	r0, r2, r1
 80073fa:	4283      	cmp	r3, r0
 80073fc:	6011      	str	r1, [r2, #0]
 80073fe:	d1e0      	bne.n	80073c2 <_free_r+0x22>
 8007400:	6818      	ldr	r0, [r3, #0]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	6053      	str	r3, [r2, #4]
 8007406:	4408      	add	r0, r1
 8007408:	6010      	str	r0, [r2, #0]
 800740a:	e7da      	b.n	80073c2 <_free_r+0x22>
 800740c:	d902      	bls.n	8007414 <_free_r+0x74>
 800740e:	230c      	movs	r3, #12
 8007410:	602b      	str	r3, [r5, #0]
 8007412:	e7d6      	b.n	80073c2 <_free_r+0x22>
 8007414:	6820      	ldr	r0, [r4, #0]
 8007416:	1821      	adds	r1, r4, r0
 8007418:	428b      	cmp	r3, r1
 800741a:	bf04      	itt	eq
 800741c:	6819      	ldreq	r1, [r3, #0]
 800741e:	685b      	ldreq	r3, [r3, #4]
 8007420:	6063      	str	r3, [r4, #4]
 8007422:	bf04      	itt	eq
 8007424:	1809      	addeq	r1, r1, r0
 8007426:	6021      	streq	r1, [r4, #0]
 8007428:	6054      	str	r4, [r2, #4]
 800742a:	e7ca      	b.n	80073c2 <_free_r+0x22>
 800742c:	bd38      	pop	{r3, r4, r5, pc}
 800742e:	bf00      	nop
 8007430:	20000374 	.word	0x20000374

08007434 <__ssputs_r>:
 8007434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007438:	688e      	ldr	r6, [r1, #8]
 800743a:	461f      	mov	r7, r3
 800743c:	42be      	cmp	r6, r7
 800743e:	680b      	ldr	r3, [r1, #0]
 8007440:	4682      	mov	sl, r0
 8007442:	460c      	mov	r4, r1
 8007444:	4690      	mov	r8, r2
 8007446:	d82d      	bhi.n	80074a4 <__ssputs_r+0x70>
 8007448:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800744c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007450:	d026      	beq.n	80074a0 <__ssputs_r+0x6c>
 8007452:	6965      	ldr	r5, [r4, #20]
 8007454:	6909      	ldr	r1, [r1, #16]
 8007456:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800745a:	eba3 0901 	sub.w	r9, r3, r1
 800745e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007462:	1c7b      	adds	r3, r7, #1
 8007464:	444b      	add	r3, r9
 8007466:	106d      	asrs	r5, r5, #1
 8007468:	429d      	cmp	r5, r3
 800746a:	bf38      	it	cc
 800746c:	461d      	movcc	r5, r3
 800746e:	0553      	lsls	r3, r2, #21
 8007470:	d527      	bpl.n	80074c2 <__ssputs_r+0x8e>
 8007472:	4629      	mov	r1, r5
 8007474:	f7fe fe02 	bl	800607c <_malloc_r>
 8007478:	4606      	mov	r6, r0
 800747a:	b360      	cbz	r0, 80074d6 <__ssputs_r+0xa2>
 800747c:	6921      	ldr	r1, [r4, #16]
 800747e:	464a      	mov	r2, r9
 8007480:	f000 fe30 	bl	80080e4 <memcpy>
 8007484:	89a3      	ldrh	r3, [r4, #12]
 8007486:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800748a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800748e:	81a3      	strh	r3, [r4, #12]
 8007490:	6126      	str	r6, [r4, #16]
 8007492:	6165      	str	r5, [r4, #20]
 8007494:	444e      	add	r6, r9
 8007496:	eba5 0509 	sub.w	r5, r5, r9
 800749a:	6026      	str	r6, [r4, #0]
 800749c:	60a5      	str	r5, [r4, #8]
 800749e:	463e      	mov	r6, r7
 80074a0:	42be      	cmp	r6, r7
 80074a2:	d900      	bls.n	80074a6 <__ssputs_r+0x72>
 80074a4:	463e      	mov	r6, r7
 80074a6:	6820      	ldr	r0, [r4, #0]
 80074a8:	4632      	mov	r2, r6
 80074aa:	4641      	mov	r1, r8
 80074ac:	f000 fdb9 	bl	8008022 <memmove>
 80074b0:	68a3      	ldr	r3, [r4, #8]
 80074b2:	1b9b      	subs	r3, r3, r6
 80074b4:	60a3      	str	r3, [r4, #8]
 80074b6:	6823      	ldr	r3, [r4, #0]
 80074b8:	4433      	add	r3, r6
 80074ba:	6023      	str	r3, [r4, #0]
 80074bc:	2000      	movs	r0, #0
 80074be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074c2:	462a      	mov	r2, r5
 80074c4:	f000 fd7f 	bl	8007fc6 <_realloc_r>
 80074c8:	4606      	mov	r6, r0
 80074ca:	2800      	cmp	r0, #0
 80074cc:	d1e0      	bne.n	8007490 <__ssputs_r+0x5c>
 80074ce:	6921      	ldr	r1, [r4, #16]
 80074d0:	4650      	mov	r0, sl
 80074d2:	f7ff ff65 	bl	80073a0 <_free_r>
 80074d6:	230c      	movs	r3, #12
 80074d8:	f8ca 3000 	str.w	r3, [sl]
 80074dc:	89a3      	ldrh	r3, [r4, #12]
 80074de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074e2:	81a3      	strh	r3, [r4, #12]
 80074e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80074e8:	e7e9      	b.n	80074be <__ssputs_r+0x8a>
	...

080074ec <_svfiprintf_r>:
 80074ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074f0:	4698      	mov	r8, r3
 80074f2:	898b      	ldrh	r3, [r1, #12]
 80074f4:	061b      	lsls	r3, r3, #24
 80074f6:	b09d      	sub	sp, #116	@ 0x74
 80074f8:	4607      	mov	r7, r0
 80074fa:	460d      	mov	r5, r1
 80074fc:	4614      	mov	r4, r2
 80074fe:	d510      	bpl.n	8007522 <_svfiprintf_r+0x36>
 8007500:	690b      	ldr	r3, [r1, #16]
 8007502:	b973      	cbnz	r3, 8007522 <_svfiprintf_r+0x36>
 8007504:	2140      	movs	r1, #64	@ 0x40
 8007506:	f7fe fdb9 	bl	800607c <_malloc_r>
 800750a:	6028      	str	r0, [r5, #0]
 800750c:	6128      	str	r0, [r5, #16]
 800750e:	b930      	cbnz	r0, 800751e <_svfiprintf_r+0x32>
 8007510:	230c      	movs	r3, #12
 8007512:	603b      	str	r3, [r7, #0]
 8007514:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007518:	b01d      	add	sp, #116	@ 0x74
 800751a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800751e:	2340      	movs	r3, #64	@ 0x40
 8007520:	616b      	str	r3, [r5, #20]
 8007522:	2300      	movs	r3, #0
 8007524:	9309      	str	r3, [sp, #36]	@ 0x24
 8007526:	2320      	movs	r3, #32
 8007528:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800752c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007530:	2330      	movs	r3, #48	@ 0x30
 8007532:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80076d0 <_svfiprintf_r+0x1e4>
 8007536:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800753a:	f04f 0901 	mov.w	r9, #1
 800753e:	4623      	mov	r3, r4
 8007540:	469a      	mov	sl, r3
 8007542:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007546:	b10a      	cbz	r2, 800754c <_svfiprintf_r+0x60>
 8007548:	2a25      	cmp	r2, #37	@ 0x25
 800754a:	d1f9      	bne.n	8007540 <_svfiprintf_r+0x54>
 800754c:	ebba 0b04 	subs.w	fp, sl, r4
 8007550:	d00b      	beq.n	800756a <_svfiprintf_r+0x7e>
 8007552:	465b      	mov	r3, fp
 8007554:	4622      	mov	r2, r4
 8007556:	4629      	mov	r1, r5
 8007558:	4638      	mov	r0, r7
 800755a:	f7ff ff6b 	bl	8007434 <__ssputs_r>
 800755e:	3001      	adds	r0, #1
 8007560:	f000 80a7 	beq.w	80076b2 <_svfiprintf_r+0x1c6>
 8007564:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007566:	445a      	add	r2, fp
 8007568:	9209      	str	r2, [sp, #36]	@ 0x24
 800756a:	f89a 3000 	ldrb.w	r3, [sl]
 800756e:	2b00      	cmp	r3, #0
 8007570:	f000 809f 	beq.w	80076b2 <_svfiprintf_r+0x1c6>
 8007574:	2300      	movs	r3, #0
 8007576:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800757a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800757e:	f10a 0a01 	add.w	sl, sl, #1
 8007582:	9304      	str	r3, [sp, #16]
 8007584:	9307      	str	r3, [sp, #28]
 8007586:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800758a:	931a      	str	r3, [sp, #104]	@ 0x68
 800758c:	4654      	mov	r4, sl
 800758e:	2205      	movs	r2, #5
 8007590:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007594:	484e      	ldr	r0, [pc, #312]	@ (80076d0 <_svfiprintf_r+0x1e4>)
 8007596:	f7f8 fe3b 	bl	8000210 <memchr>
 800759a:	9a04      	ldr	r2, [sp, #16]
 800759c:	b9d8      	cbnz	r0, 80075d6 <_svfiprintf_r+0xea>
 800759e:	06d0      	lsls	r0, r2, #27
 80075a0:	bf44      	itt	mi
 80075a2:	2320      	movmi	r3, #32
 80075a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075a8:	0711      	lsls	r1, r2, #28
 80075aa:	bf44      	itt	mi
 80075ac:	232b      	movmi	r3, #43	@ 0x2b
 80075ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075b2:	f89a 3000 	ldrb.w	r3, [sl]
 80075b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80075b8:	d015      	beq.n	80075e6 <_svfiprintf_r+0xfa>
 80075ba:	9a07      	ldr	r2, [sp, #28]
 80075bc:	4654      	mov	r4, sl
 80075be:	2000      	movs	r0, #0
 80075c0:	f04f 0c0a 	mov.w	ip, #10
 80075c4:	4621      	mov	r1, r4
 80075c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075ca:	3b30      	subs	r3, #48	@ 0x30
 80075cc:	2b09      	cmp	r3, #9
 80075ce:	d94b      	bls.n	8007668 <_svfiprintf_r+0x17c>
 80075d0:	b1b0      	cbz	r0, 8007600 <_svfiprintf_r+0x114>
 80075d2:	9207      	str	r2, [sp, #28]
 80075d4:	e014      	b.n	8007600 <_svfiprintf_r+0x114>
 80075d6:	eba0 0308 	sub.w	r3, r0, r8
 80075da:	fa09 f303 	lsl.w	r3, r9, r3
 80075de:	4313      	orrs	r3, r2
 80075e0:	9304      	str	r3, [sp, #16]
 80075e2:	46a2      	mov	sl, r4
 80075e4:	e7d2      	b.n	800758c <_svfiprintf_r+0xa0>
 80075e6:	9b03      	ldr	r3, [sp, #12]
 80075e8:	1d19      	adds	r1, r3, #4
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	9103      	str	r1, [sp, #12]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	bfbb      	ittet	lt
 80075f2:	425b      	neglt	r3, r3
 80075f4:	f042 0202 	orrlt.w	r2, r2, #2
 80075f8:	9307      	strge	r3, [sp, #28]
 80075fa:	9307      	strlt	r3, [sp, #28]
 80075fc:	bfb8      	it	lt
 80075fe:	9204      	strlt	r2, [sp, #16]
 8007600:	7823      	ldrb	r3, [r4, #0]
 8007602:	2b2e      	cmp	r3, #46	@ 0x2e
 8007604:	d10a      	bne.n	800761c <_svfiprintf_r+0x130>
 8007606:	7863      	ldrb	r3, [r4, #1]
 8007608:	2b2a      	cmp	r3, #42	@ 0x2a
 800760a:	d132      	bne.n	8007672 <_svfiprintf_r+0x186>
 800760c:	9b03      	ldr	r3, [sp, #12]
 800760e:	1d1a      	adds	r2, r3, #4
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	9203      	str	r2, [sp, #12]
 8007614:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007618:	3402      	adds	r4, #2
 800761a:	9305      	str	r3, [sp, #20]
 800761c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80076e0 <_svfiprintf_r+0x1f4>
 8007620:	7821      	ldrb	r1, [r4, #0]
 8007622:	2203      	movs	r2, #3
 8007624:	4650      	mov	r0, sl
 8007626:	f7f8 fdf3 	bl	8000210 <memchr>
 800762a:	b138      	cbz	r0, 800763c <_svfiprintf_r+0x150>
 800762c:	9b04      	ldr	r3, [sp, #16]
 800762e:	eba0 000a 	sub.w	r0, r0, sl
 8007632:	2240      	movs	r2, #64	@ 0x40
 8007634:	4082      	lsls	r2, r0
 8007636:	4313      	orrs	r3, r2
 8007638:	3401      	adds	r4, #1
 800763a:	9304      	str	r3, [sp, #16]
 800763c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007640:	4824      	ldr	r0, [pc, #144]	@ (80076d4 <_svfiprintf_r+0x1e8>)
 8007642:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007646:	2206      	movs	r2, #6
 8007648:	f7f8 fde2 	bl	8000210 <memchr>
 800764c:	2800      	cmp	r0, #0
 800764e:	d036      	beq.n	80076be <_svfiprintf_r+0x1d2>
 8007650:	4b21      	ldr	r3, [pc, #132]	@ (80076d8 <_svfiprintf_r+0x1ec>)
 8007652:	bb1b      	cbnz	r3, 800769c <_svfiprintf_r+0x1b0>
 8007654:	9b03      	ldr	r3, [sp, #12]
 8007656:	3307      	adds	r3, #7
 8007658:	f023 0307 	bic.w	r3, r3, #7
 800765c:	3308      	adds	r3, #8
 800765e:	9303      	str	r3, [sp, #12]
 8007660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007662:	4433      	add	r3, r6
 8007664:	9309      	str	r3, [sp, #36]	@ 0x24
 8007666:	e76a      	b.n	800753e <_svfiprintf_r+0x52>
 8007668:	fb0c 3202 	mla	r2, ip, r2, r3
 800766c:	460c      	mov	r4, r1
 800766e:	2001      	movs	r0, #1
 8007670:	e7a8      	b.n	80075c4 <_svfiprintf_r+0xd8>
 8007672:	2300      	movs	r3, #0
 8007674:	3401      	adds	r4, #1
 8007676:	9305      	str	r3, [sp, #20]
 8007678:	4619      	mov	r1, r3
 800767a:	f04f 0c0a 	mov.w	ip, #10
 800767e:	4620      	mov	r0, r4
 8007680:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007684:	3a30      	subs	r2, #48	@ 0x30
 8007686:	2a09      	cmp	r2, #9
 8007688:	d903      	bls.n	8007692 <_svfiprintf_r+0x1a6>
 800768a:	2b00      	cmp	r3, #0
 800768c:	d0c6      	beq.n	800761c <_svfiprintf_r+0x130>
 800768e:	9105      	str	r1, [sp, #20]
 8007690:	e7c4      	b.n	800761c <_svfiprintf_r+0x130>
 8007692:	fb0c 2101 	mla	r1, ip, r1, r2
 8007696:	4604      	mov	r4, r0
 8007698:	2301      	movs	r3, #1
 800769a:	e7f0      	b.n	800767e <_svfiprintf_r+0x192>
 800769c:	ab03      	add	r3, sp, #12
 800769e:	9300      	str	r3, [sp, #0]
 80076a0:	462a      	mov	r2, r5
 80076a2:	4b0e      	ldr	r3, [pc, #56]	@ (80076dc <_svfiprintf_r+0x1f0>)
 80076a4:	a904      	add	r1, sp, #16
 80076a6:	4638      	mov	r0, r7
 80076a8:	f7fe fa94 	bl	8005bd4 <_printf_float>
 80076ac:	1c42      	adds	r2, r0, #1
 80076ae:	4606      	mov	r6, r0
 80076b0:	d1d6      	bne.n	8007660 <_svfiprintf_r+0x174>
 80076b2:	89ab      	ldrh	r3, [r5, #12]
 80076b4:	065b      	lsls	r3, r3, #25
 80076b6:	f53f af2d 	bmi.w	8007514 <_svfiprintf_r+0x28>
 80076ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076bc:	e72c      	b.n	8007518 <_svfiprintf_r+0x2c>
 80076be:	ab03      	add	r3, sp, #12
 80076c0:	9300      	str	r3, [sp, #0]
 80076c2:	462a      	mov	r2, r5
 80076c4:	4b05      	ldr	r3, [pc, #20]	@ (80076dc <_svfiprintf_r+0x1f0>)
 80076c6:	a904      	add	r1, sp, #16
 80076c8:	4638      	mov	r0, r7
 80076ca:	f7fe fdc5 	bl	8006258 <_printf_i>
 80076ce:	e7ed      	b.n	80076ac <_svfiprintf_r+0x1c0>
 80076d0:	08008961 	.word	0x08008961
 80076d4:	0800896b 	.word	0x0800896b
 80076d8:	08005bd5 	.word	0x08005bd5
 80076dc:	08007435 	.word	0x08007435
 80076e0:	08008967 	.word	0x08008967

080076e4 <__sflush_r>:
 80076e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80076e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076ec:	0716      	lsls	r6, r2, #28
 80076ee:	4605      	mov	r5, r0
 80076f0:	460c      	mov	r4, r1
 80076f2:	d454      	bmi.n	800779e <__sflush_r+0xba>
 80076f4:	684b      	ldr	r3, [r1, #4]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	dc02      	bgt.n	8007700 <__sflush_r+0x1c>
 80076fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	dd48      	ble.n	8007792 <__sflush_r+0xae>
 8007700:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007702:	2e00      	cmp	r6, #0
 8007704:	d045      	beq.n	8007792 <__sflush_r+0xae>
 8007706:	2300      	movs	r3, #0
 8007708:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800770c:	682f      	ldr	r7, [r5, #0]
 800770e:	6a21      	ldr	r1, [r4, #32]
 8007710:	602b      	str	r3, [r5, #0]
 8007712:	d030      	beq.n	8007776 <__sflush_r+0x92>
 8007714:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007716:	89a3      	ldrh	r3, [r4, #12]
 8007718:	0759      	lsls	r1, r3, #29
 800771a:	d505      	bpl.n	8007728 <__sflush_r+0x44>
 800771c:	6863      	ldr	r3, [r4, #4]
 800771e:	1ad2      	subs	r2, r2, r3
 8007720:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007722:	b10b      	cbz	r3, 8007728 <__sflush_r+0x44>
 8007724:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007726:	1ad2      	subs	r2, r2, r3
 8007728:	2300      	movs	r3, #0
 800772a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800772c:	6a21      	ldr	r1, [r4, #32]
 800772e:	4628      	mov	r0, r5
 8007730:	47b0      	blx	r6
 8007732:	1c43      	adds	r3, r0, #1
 8007734:	89a3      	ldrh	r3, [r4, #12]
 8007736:	d106      	bne.n	8007746 <__sflush_r+0x62>
 8007738:	6829      	ldr	r1, [r5, #0]
 800773a:	291d      	cmp	r1, #29
 800773c:	d82b      	bhi.n	8007796 <__sflush_r+0xb2>
 800773e:	4a2a      	ldr	r2, [pc, #168]	@ (80077e8 <__sflush_r+0x104>)
 8007740:	410a      	asrs	r2, r1
 8007742:	07d6      	lsls	r6, r2, #31
 8007744:	d427      	bmi.n	8007796 <__sflush_r+0xb2>
 8007746:	2200      	movs	r2, #0
 8007748:	6062      	str	r2, [r4, #4]
 800774a:	04d9      	lsls	r1, r3, #19
 800774c:	6922      	ldr	r2, [r4, #16]
 800774e:	6022      	str	r2, [r4, #0]
 8007750:	d504      	bpl.n	800775c <__sflush_r+0x78>
 8007752:	1c42      	adds	r2, r0, #1
 8007754:	d101      	bne.n	800775a <__sflush_r+0x76>
 8007756:	682b      	ldr	r3, [r5, #0]
 8007758:	b903      	cbnz	r3, 800775c <__sflush_r+0x78>
 800775a:	6560      	str	r0, [r4, #84]	@ 0x54
 800775c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800775e:	602f      	str	r7, [r5, #0]
 8007760:	b1b9      	cbz	r1, 8007792 <__sflush_r+0xae>
 8007762:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007766:	4299      	cmp	r1, r3
 8007768:	d002      	beq.n	8007770 <__sflush_r+0x8c>
 800776a:	4628      	mov	r0, r5
 800776c:	f7ff fe18 	bl	80073a0 <_free_r>
 8007770:	2300      	movs	r3, #0
 8007772:	6363      	str	r3, [r4, #52]	@ 0x34
 8007774:	e00d      	b.n	8007792 <__sflush_r+0xae>
 8007776:	2301      	movs	r3, #1
 8007778:	4628      	mov	r0, r5
 800777a:	47b0      	blx	r6
 800777c:	4602      	mov	r2, r0
 800777e:	1c50      	adds	r0, r2, #1
 8007780:	d1c9      	bne.n	8007716 <__sflush_r+0x32>
 8007782:	682b      	ldr	r3, [r5, #0]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d0c6      	beq.n	8007716 <__sflush_r+0x32>
 8007788:	2b1d      	cmp	r3, #29
 800778a:	d001      	beq.n	8007790 <__sflush_r+0xac>
 800778c:	2b16      	cmp	r3, #22
 800778e:	d11e      	bne.n	80077ce <__sflush_r+0xea>
 8007790:	602f      	str	r7, [r5, #0]
 8007792:	2000      	movs	r0, #0
 8007794:	e022      	b.n	80077dc <__sflush_r+0xf8>
 8007796:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800779a:	b21b      	sxth	r3, r3
 800779c:	e01b      	b.n	80077d6 <__sflush_r+0xf2>
 800779e:	690f      	ldr	r7, [r1, #16]
 80077a0:	2f00      	cmp	r7, #0
 80077a2:	d0f6      	beq.n	8007792 <__sflush_r+0xae>
 80077a4:	0793      	lsls	r3, r2, #30
 80077a6:	680e      	ldr	r6, [r1, #0]
 80077a8:	bf08      	it	eq
 80077aa:	694b      	ldreq	r3, [r1, #20]
 80077ac:	600f      	str	r7, [r1, #0]
 80077ae:	bf18      	it	ne
 80077b0:	2300      	movne	r3, #0
 80077b2:	eba6 0807 	sub.w	r8, r6, r7
 80077b6:	608b      	str	r3, [r1, #8]
 80077b8:	f1b8 0f00 	cmp.w	r8, #0
 80077bc:	dde9      	ble.n	8007792 <__sflush_r+0xae>
 80077be:	6a21      	ldr	r1, [r4, #32]
 80077c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80077c2:	4643      	mov	r3, r8
 80077c4:	463a      	mov	r2, r7
 80077c6:	4628      	mov	r0, r5
 80077c8:	47b0      	blx	r6
 80077ca:	2800      	cmp	r0, #0
 80077cc:	dc08      	bgt.n	80077e0 <__sflush_r+0xfc>
 80077ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077d6:	81a3      	strh	r3, [r4, #12]
 80077d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80077dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077e0:	4407      	add	r7, r0
 80077e2:	eba8 0800 	sub.w	r8, r8, r0
 80077e6:	e7e7      	b.n	80077b8 <__sflush_r+0xd4>
 80077e8:	dfbffffe 	.word	0xdfbffffe

080077ec <_fflush_r>:
 80077ec:	b538      	push	{r3, r4, r5, lr}
 80077ee:	690b      	ldr	r3, [r1, #16]
 80077f0:	4605      	mov	r5, r0
 80077f2:	460c      	mov	r4, r1
 80077f4:	b913      	cbnz	r3, 80077fc <_fflush_r+0x10>
 80077f6:	2500      	movs	r5, #0
 80077f8:	4628      	mov	r0, r5
 80077fa:	bd38      	pop	{r3, r4, r5, pc}
 80077fc:	b118      	cbz	r0, 8007806 <_fflush_r+0x1a>
 80077fe:	6a03      	ldr	r3, [r0, #32]
 8007800:	b90b      	cbnz	r3, 8007806 <_fflush_r+0x1a>
 8007802:	f7fe ff01 	bl	8006608 <__sinit>
 8007806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d0f3      	beq.n	80077f6 <_fflush_r+0xa>
 800780e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007810:	07d0      	lsls	r0, r2, #31
 8007812:	d404      	bmi.n	800781e <_fflush_r+0x32>
 8007814:	0599      	lsls	r1, r3, #22
 8007816:	d402      	bmi.n	800781e <_fflush_r+0x32>
 8007818:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800781a:	f7fe ff72 	bl	8006702 <__retarget_lock_acquire_recursive>
 800781e:	4628      	mov	r0, r5
 8007820:	4621      	mov	r1, r4
 8007822:	f7ff ff5f 	bl	80076e4 <__sflush_r>
 8007826:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007828:	07da      	lsls	r2, r3, #31
 800782a:	4605      	mov	r5, r0
 800782c:	d4e4      	bmi.n	80077f8 <_fflush_r+0xc>
 800782e:	89a3      	ldrh	r3, [r4, #12]
 8007830:	059b      	lsls	r3, r3, #22
 8007832:	d4e1      	bmi.n	80077f8 <_fflush_r+0xc>
 8007834:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007836:	f7fe ff65 	bl	8006704 <__retarget_lock_release_recursive>
 800783a:	e7dd      	b.n	80077f8 <_fflush_r+0xc>

0800783c <_Balloc>:
 800783c:	b570      	push	{r4, r5, r6, lr}
 800783e:	69c6      	ldr	r6, [r0, #28]
 8007840:	4604      	mov	r4, r0
 8007842:	460d      	mov	r5, r1
 8007844:	b976      	cbnz	r6, 8007864 <_Balloc+0x28>
 8007846:	2010      	movs	r0, #16
 8007848:	f7fe fbee 	bl	8006028 <malloc>
 800784c:	4602      	mov	r2, r0
 800784e:	61e0      	str	r0, [r4, #28]
 8007850:	b920      	cbnz	r0, 800785c <_Balloc+0x20>
 8007852:	4b18      	ldr	r3, [pc, #96]	@ (80078b4 <_Balloc+0x78>)
 8007854:	4818      	ldr	r0, [pc, #96]	@ (80078b8 <_Balloc+0x7c>)
 8007856:	216b      	movs	r1, #107	@ 0x6b
 8007858:	f000 fc52 	bl	8008100 <__assert_func>
 800785c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007860:	6006      	str	r6, [r0, #0]
 8007862:	60c6      	str	r6, [r0, #12]
 8007864:	69e6      	ldr	r6, [r4, #28]
 8007866:	68f3      	ldr	r3, [r6, #12]
 8007868:	b183      	cbz	r3, 800788c <_Balloc+0x50>
 800786a:	69e3      	ldr	r3, [r4, #28]
 800786c:	68db      	ldr	r3, [r3, #12]
 800786e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007872:	b9b8      	cbnz	r0, 80078a4 <_Balloc+0x68>
 8007874:	2101      	movs	r1, #1
 8007876:	fa01 f605 	lsl.w	r6, r1, r5
 800787a:	1d72      	adds	r2, r6, #5
 800787c:	0092      	lsls	r2, r2, #2
 800787e:	4620      	mov	r0, r4
 8007880:	f7fe f8f4 	bl	8005a6c <_calloc_r>
 8007884:	b160      	cbz	r0, 80078a0 <_Balloc+0x64>
 8007886:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800788a:	e00e      	b.n	80078aa <_Balloc+0x6e>
 800788c:	2221      	movs	r2, #33	@ 0x21
 800788e:	2104      	movs	r1, #4
 8007890:	4620      	mov	r0, r4
 8007892:	f7fe f8eb 	bl	8005a6c <_calloc_r>
 8007896:	69e3      	ldr	r3, [r4, #28]
 8007898:	60f0      	str	r0, [r6, #12]
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d1e4      	bne.n	800786a <_Balloc+0x2e>
 80078a0:	2000      	movs	r0, #0
 80078a2:	bd70      	pop	{r4, r5, r6, pc}
 80078a4:	6802      	ldr	r2, [r0, #0]
 80078a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80078aa:	2300      	movs	r3, #0
 80078ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80078b0:	e7f7      	b.n	80078a2 <_Balloc+0x66>
 80078b2:	bf00      	nop
 80078b4:	080088e1 	.word	0x080088e1
 80078b8:	08008972 	.word	0x08008972

080078bc <_Bfree>:
 80078bc:	b570      	push	{r4, r5, r6, lr}
 80078be:	69c6      	ldr	r6, [r0, #28]
 80078c0:	4605      	mov	r5, r0
 80078c2:	460c      	mov	r4, r1
 80078c4:	b976      	cbnz	r6, 80078e4 <_Bfree+0x28>
 80078c6:	2010      	movs	r0, #16
 80078c8:	f7fe fbae 	bl	8006028 <malloc>
 80078cc:	4602      	mov	r2, r0
 80078ce:	61e8      	str	r0, [r5, #28]
 80078d0:	b920      	cbnz	r0, 80078dc <_Bfree+0x20>
 80078d2:	4b09      	ldr	r3, [pc, #36]	@ (80078f8 <_Bfree+0x3c>)
 80078d4:	4809      	ldr	r0, [pc, #36]	@ (80078fc <_Bfree+0x40>)
 80078d6:	218f      	movs	r1, #143	@ 0x8f
 80078d8:	f000 fc12 	bl	8008100 <__assert_func>
 80078dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078e0:	6006      	str	r6, [r0, #0]
 80078e2:	60c6      	str	r6, [r0, #12]
 80078e4:	b13c      	cbz	r4, 80078f6 <_Bfree+0x3a>
 80078e6:	69eb      	ldr	r3, [r5, #28]
 80078e8:	6862      	ldr	r2, [r4, #4]
 80078ea:	68db      	ldr	r3, [r3, #12]
 80078ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80078f0:	6021      	str	r1, [r4, #0]
 80078f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80078f6:	bd70      	pop	{r4, r5, r6, pc}
 80078f8:	080088e1 	.word	0x080088e1
 80078fc:	08008972 	.word	0x08008972

08007900 <__multadd>:
 8007900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007904:	690d      	ldr	r5, [r1, #16]
 8007906:	4607      	mov	r7, r0
 8007908:	460c      	mov	r4, r1
 800790a:	461e      	mov	r6, r3
 800790c:	f101 0c14 	add.w	ip, r1, #20
 8007910:	2000      	movs	r0, #0
 8007912:	f8dc 3000 	ldr.w	r3, [ip]
 8007916:	b299      	uxth	r1, r3
 8007918:	fb02 6101 	mla	r1, r2, r1, r6
 800791c:	0c1e      	lsrs	r6, r3, #16
 800791e:	0c0b      	lsrs	r3, r1, #16
 8007920:	fb02 3306 	mla	r3, r2, r6, r3
 8007924:	b289      	uxth	r1, r1
 8007926:	3001      	adds	r0, #1
 8007928:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800792c:	4285      	cmp	r5, r0
 800792e:	f84c 1b04 	str.w	r1, [ip], #4
 8007932:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007936:	dcec      	bgt.n	8007912 <__multadd+0x12>
 8007938:	b30e      	cbz	r6, 800797e <__multadd+0x7e>
 800793a:	68a3      	ldr	r3, [r4, #8]
 800793c:	42ab      	cmp	r3, r5
 800793e:	dc19      	bgt.n	8007974 <__multadd+0x74>
 8007940:	6861      	ldr	r1, [r4, #4]
 8007942:	4638      	mov	r0, r7
 8007944:	3101      	adds	r1, #1
 8007946:	f7ff ff79 	bl	800783c <_Balloc>
 800794a:	4680      	mov	r8, r0
 800794c:	b928      	cbnz	r0, 800795a <__multadd+0x5a>
 800794e:	4602      	mov	r2, r0
 8007950:	4b0c      	ldr	r3, [pc, #48]	@ (8007984 <__multadd+0x84>)
 8007952:	480d      	ldr	r0, [pc, #52]	@ (8007988 <__multadd+0x88>)
 8007954:	21ba      	movs	r1, #186	@ 0xba
 8007956:	f000 fbd3 	bl	8008100 <__assert_func>
 800795a:	6922      	ldr	r2, [r4, #16]
 800795c:	3202      	adds	r2, #2
 800795e:	f104 010c 	add.w	r1, r4, #12
 8007962:	0092      	lsls	r2, r2, #2
 8007964:	300c      	adds	r0, #12
 8007966:	f000 fbbd 	bl	80080e4 <memcpy>
 800796a:	4621      	mov	r1, r4
 800796c:	4638      	mov	r0, r7
 800796e:	f7ff ffa5 	bl	80078bc <_Bfree>
 8007972:	4644      	mov	r4, r8
 8007974:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007978:	3501      	adds	r5, #1
 800797a:	615e      	str	r6, [r3, #20]
 800797c:	6125      	str	r5, [r4, #16]
 800797e:	4620      	mov	r0, r4
 8007980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007984:	08008950 	.word	0x08008950
 8007988:	08008972 	.word	0x08008972

0800798c <__hi0bits>:
 800798c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007990:	4603      	mov	r3, r0
 8007992:	bf36      	itet	cc
 8007994:	0403      	lslcc	r3, r0, #16
 8007996:	2000      	movcs	r0, #0
 8007998:	2010      	movcc	r0, #16
 800799a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800799e:	bf3c      	itt	cc
 80079a0:	021b      	lslcc	r3, r3, #8
 80079a2:	3008      	addcc	r0, #8
 80079a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80079a8:	bf3c      	itt	cc
 80079aa:	011b      	lslcc	r3, r3, #4
 80079ac:	3004      	addcc	r0, #4
 80079ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079b2:	bf3c      	itt	cc
 80079b4:	009b      	lslcc	r3, r3, #2
 80079b6:	3002      	addcc	r0, #2
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	db05      	blt.n	80079c8 <__hi0bits+0x3c>
 80079bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80079c0:	f100 0001 	add.w	r0, r0, #1
 80079c4:	bf08      	it	eq
 80079c6:	2020      	moveq	r0, #32
 80079c8:	4770      	bx	lr

080079ca <__lo0bits>:
 80079ca:	6803      	ldr	r3, [r0, #0]
 80079cc:	4602      	mov	r2, r0
 80079ce:	f013 0007 	ands.w	r0, r3, #7
 80079d2:	d00b      	beq.n	80079ec <__lo0bits+0x22>
 80079d4:	07d9      	lsls	r1, r3, #31
 80079d6:	d421      	bmi.n	8007a1c <__lo0bits+0x52>
 80079d8:	0798      	lsls	r0, r3, #30
 80079da:	bf49      	itett	mi
 80079dc:	085b      	lsrmi	r3, r3, #1
 80079de:	089b      	lsrpl	r3, r3, #2
 80079e0:	2001      	movmi	r0, #1
 80079e2:	6013      	strmi	r3, [r2, #0]
 80079e4:	bf5c      	itt	pl
 80079e6:	6013      	strpl	r3, [r2, #0]
 80079e8:	2002      	movpl	r0, #2
 80079ea:	4770      	bx	lr
 80079ec:	b299      	uxth	r1, r3
 80079ee:	b909      	cbnz	r1, 80079f4 <__lo0bits+0x2a>
 80079f0:	0c1b      	lsrs	r3, r3, #16
 80079f2:	2010      	movs	r0, #16
 80079f4:	b2d9      	uxtb	r1, r3
 80079f6:	b909      	cbnz	r1, 80079fc <__lo0bits+0x32>
 80079f8:	3008      	adds	r0, #8
 80079fa:	0a1b      	lsrs	r3, r3, #8
 80079fc:	0719      	lsls	r1, r3, #28
 80079fe:	bf04      	itt	eq
 8007a00:	091b      	lsreq	r3, r3, #4
 8007a02:	3004      	addeq	r0, #4
 8007a04:	0799      	lsls	r1, r3, #30
 8007a06:	bf04      	itt	eq
 8007a08:	089b      	lsreq	r3, r3, #2
 8007a0a:	3002      	addeq	r0, #2
 8007a0c:	07d9      	lsls	r1, r3, #31
 8007a0e:	d403      	bmi.n	8007a18 <__lo0bits+0x4e>
 8007a10:	085b      	lsrs	r3, r3, #1
 8007a12:	f100 0001 	add.w	r0, r0, #1
 8007a16:	d003      	beq.n	8007a20 <__lo0bits+0x56>
 8007a18:	6013      	str	r3, [r2, #0]
 8007a1a:	4770      	bx	lr
 8007a1c:	2000      	movs	r0, #0
 8007a1e:	4770      	bx	lr
 8007a20:	2020      	movs	r0, #32
 8007a22:	4770      	bx	lr

08007a24 <__i2b>:
 8007a24:	b510      	push	{r4, lr}
 8007a26:	460c      	mov	r4, r1
 8007a28:	2101      	movs	r1, #1
 8007a2a:	f7ff ff07 	bl	800783c <_Balloc>
 8007a2e:	4602      	mov	r2, r0
 8007a30:	b928      	cbnz	r0, 8007a3e <__i2b+0x1a>
 8007a32:	4b05      	ldr	r3, [pc, #20]	@ (8007a48 <__i2b+0x24>)
 8007a34:	4805      	ldr	r0, [pc, #20]	@ (8007a4c <__i2b+0x28>)
 8007a36:	f240 1145 	movw	r1, #325	@ 0x145
 8007a3a:	f000 fb61 	bl	8008100 <__assert_func>
 8007a3e:	2301      	movs	r3, #1
 8007a40:	6144      	str	r4, [r0, #20]
 8007a42:	6103      	str	r3, [r0, #16]
 8007a44:	bd10      	pop	{r4, pc}
 8007a46:	bf00      	nop
 8007a48:	08008950 	.word	0x08008950
 8007a4c:	08008972 	.word	0x08008972

08007a50 <__multiply>:
 8007a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a54:	4614      	mov	r4, r2
 8007a56:	690a      	ldr	r2, [r1, #16]
 8007a58:	6923      	ldr	r3, [r4, #16]
 8007a5a:	429a      	cmp	r2, r3
 8007a5c:	bfa8      	it	ge
 8007a5e:	4623      	movge	r3, r4
 8007a60:	460f      	mov	r7, r1
 8007a62:	bfa4      	itt	ge
 8007a64:	460c      	movge	r4, r1
 8007a66:	461f      	movge	r7, r3
 8007a68:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007a6c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007a70:	68a3      	ldr	r3, [r4, #8]
 8007a72:	6861      	ldr	r1, [r4, #4]
 8007a74:	eb0a 0609 	add.w	r6, sl, r9
 8007a78:	42b3      	cmp	r3, r6
 8007a7a:	b085      	sub	sp, #20
 8007a7c:	bfb8      	it	lt
 8007a7e:	3101      	addlt	r1, #1
 8007a80:	f7ff fedc 	bl	800783c <_Balloc>
 8007a84:	b930      	cbnz	r0, 8007a94 <__multiply+0x44>
 8007a86:	4602      	mov	r2, r0
 8007a88:	4b44      	ldr	r3, [pc, #272]	@ (8007b9c <__multiply+0x14c>)
 8007a8a:	4845      	ldr	r0, [pc, #276]	@ (8007ba0 <__multiply+0x150>)
 8007a8c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007a90:	f000 fb36 	bl	8008100 <__assert_func>
 8007a94:	f100 0514 	add.w	r5, r0, #20
 8007a98:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007a9c:	462b      	mov	r3, r5
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	4543      	cmp	r3, r8
 8007aa2:	d321      	bcc.n	8007ae8 <__multiply+0x98>
 8007aa4:	f107 0114 	add.w	r1, r7, #20
 8007aa8:	f104 0214 	add.w	r2, r4, #20
 8007aac:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007ab0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007ab4:	9302      	str	r3, [sp, #8]
 8007ab6:	1b13      	subs	r3, r2, r4
 8007ab8:	3b15      	subs	r3, #21
 8007aba:	f023 0303 	bic.w	r3, r3, #3
 8007abe:	3304      	adds	r3, #4
 8007ac0:	f104 0715 	add.w	r7, r4, #21
 8007ac4:	42ba      	cmp	r2, r7
 8007ac6:	bf38      	it	cc
 8007ac8:	2304      	movcc	r3, #4
 8007aca:	9301      	str	r3, [sp, #4]
 8007acc:	9b02      	ldr	r3, [sp, #8]
 8007ace:	9103      	str	r1, [sp, #12]
 8007ad0:	428b      	cmp	r3, r1
 8007ad2:	d80c      	bhi.n	8007aee <__multiply+0x9e>
 8007ad4:	2e00      	cmp	r6, #0
 8007ad6:	dd03      	ble.n	8007ae0 <__multiply+0x90>
 8007ad8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d05b      	beq.n	8007b98 <__multiply+0x148>
 8007ae0:	6106      	str	r6, [r0, #16]
 8007ae2:	b005      	add	sp, #20
 8007ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ae8:	f843 2b04 	str.w	r2, [r3], #4
 8007aec:	e7d8      	b.n	8007aa0 <__multiply+0x50>
 8007aee:	f8b1 a000 	ldrh.w	sl, [r1]
 8007af2:	f1ba 0f00 	cmp.w	sl, #0
 8007af6:	d024      	beq.n	8007b42 <__multiply+0xf2>
 8007af8:	f104 0e14 	add.w	lr, r4, #20
 8007afc:	46a9      	mov	r9, r5
 8007afe:	f04f 0c00 	mov.w	ip, #0
 8007b02:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007b06:	f8d9 3000 	ldr.w	r3, [r9]
 8007b0a:	fa1f fb87 	uxth.w	fp, r7
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	fb0a 330b 	mla	r3, sl, fp, r3
 8007b14:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007b18:	f8d9 7000 	ldr.w	r7, [r9]
 8007b1c:	4463      	add	r3, ip
 8007b1e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007b22:	fb0a c70b 	mla	r7, sl, fp, ip
 8007b26:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007b2a:	b29b      	uxth	r3, r3
 8007b2c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007b30:	4572      	cmp	r2, lr
 8007b32:	f849 3b04 	str.w	r3, [r9], #4
 8007b36:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007b3a:	d8e2      	bhi.n	8007b02 <__multiply+0xb2>
 8007b3c:	9b01      	ldr	r3, [sp, #4]
 8007b3e:	f845 c003 	str.w	ip, [r5, r3]
 8007b42:	9b03      	ldr	r3, [sp, #12]
 8007b44:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007b48:	3104      	adds	r1, #4
 8007b4a:	f1b9 0f00 	cmp.w	r9, #0
 8007b4e:	d021      	beq.n	8007b94 <__multiply+0x144>
 8007b50:	682b      	ldr	r3, [r5, #0]
 8007b52:	f104 0c14 	add.w	ip, r4, #20
 8007b56:	46ae      	mov	lr, r5
 8007b58:	f04f 0a00 	mov.w	sl, #0
 8007b5c:	f8bc b000 	ldrh.w	fp, [ip]
 8007b60:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007b64:	fb09 770b 	mla	r7, r9, fp, r7
 8007b68:	4457      	add	r7, sl
 8007b6a:	b29b      	uxth	r3, r3
 8007b6c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007b70:	f84e 3b04 	str.w	r3, [lr], #4
 8007b74:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007b78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b7c:	f8be 3000 	ldrh.w	r3, [lr]
 8007b80:	fb09 330a 	mla	r3, r9, sl, r3
 8007b84:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007b88:	4562      	cmp	r2, ip
 8007b8a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b8e:	d8e5      	bhi.n	8007b5c <__multiply+0x10c>
 8007b90:	9f01      	ldr	r7, [sp, #4]
 8007b92:	51eb      	str	r3, [r5, r7]
 8007b94:	3504      	adds	r5, #4
 8007b96:	e799      	b.n	8007acc <__multiply+0x7c>
 8007b98:	3e01      	subs	r6, #1
 8007b9a:	e79b      	b.n	8007ad4 <__multiply+0x84>
 8007b9c:	08008950 	.word	0x08008950
 8007ba0:	08008972 	.word	0x08008972

08007ba4 <__pow5mult>:
 8007ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ba8:	4615      	mov	r5, r2
 8007baa:	f012 0203 	ands.w	r2, r2, #3
 8007bae:	4607      	mov	r7, r0
 8007bb0:	460e      	mov	r6, r1
 8007bb2:	d007      	beq.n	8007bc4 <__pow5mult+0x20>
 8007bb4:	4c25      	ldr	r4, [pc, #148]	@ (8007c4c <__pow5mult+0xa8>)
 8007bb6:	3a01      	subs	r2, #1
 8007bb8:	2300      	movs	r3, #0
 8007bba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007bbe:	f7ff fe9f 	bl	8007900 <__multadd>
 8007bc2:	4606      	mov	r6, r0
 8007bc4:	10ad      	asrs	r5, r5, #2
 8007bc6:	d03d      	beq.n	8007c44 <__pow5mult+0xa0>
 8007bc8:	69fc      	ldr	r4, [r7, #28]
 8007bca:	b97c      	cbnz	r4, 8007bec <__pow5mult+0x48>
 8007bcc:	2010      	movs	r0, #16
 8007bce:	f7fe fa2b 	bl	8006028 <malloc>
 8007bd2:	4602      	mov	r2, r0
 8007bd4:	61f8      	str	r0, [r7, #28]
 8007bd6:	b928      	cbnz	r0, 8007be4 <__pow5mult+0x40>
 8007bd8:	4b1d      	ldr	r3, [pc, #116]	@ (8007c50 <__pow5mult+0xac>)
 8007bda:	481e      	ldr	r0, [pc, #120]	@ (8007c54 <__pow5mult+0xb0>)
 8007bdc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007be0:	f000 fa8e 	bl	8008100 <__assert_func>
 8007be4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007be8:	6004      	str	r4, [r0, #0]
 8007bea:	60c4      	str	r4, [r0, #12]
 8007bec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007bf0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007bf4:	b94c      	cbnz	r4, 8007c0a <__pow5mult+0x66>
 8007bf6:	f240 2171 	movw	r1, #625	@ 0x271
 8007bfa:	4638      	mov	r0, r7
 8007bfc:	f7ff ff12 	bl	8007a24 <__i2b>
 8007c00:	2300      	movs	r3, #0
 8007c02:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c06:	4604      	mov	r4, r0
 8007c08:	6003      	str	r3, [r0, #0]
 8007c0a:	f04f 0900 	mov.w	r9, #0
 8007c0e:	07eb      	lsls	r3, r5, #31
 8007c10:	d50a      	bpl.n	8007c28 <__pow5mult+0x84>
 8007c12:	4631      	mov	r1, r6
 8007c14:	4622      	mov	r2, r4
 8007c16:	4638      	mov	r0, r7
 8007c18:	f7ff ff1a 	bl	8007a50 <__multiply>
 8007c1c:	4631      	mov	r1, r6
 8007c1e:	4680      	mov	r8, r0
 8007c20:	4638      	mov	r0, r7
 8007c22:	f7ff fe4b 	bl	80078bc <_Bfree>
 8007c26:	4646      	mov	r6, r8
 8007c28:	106d      	asrs	r5, r5, #1
 8007c2a:	d00b      	beq.n	8007c44 <__pow5mult+0xa0>
 8007c2c:	6820      	ldr	r0, [r4, #0]
 8007c2e:	b938      	cbnz	r0, 8007c40 <__pow5mult+0x9c>
 8007c30:	4622      	mov	r2, r4
 8007c32:	4621      	mov	r1, r4
 8007c34:	4638      	mov	r0, r7
 8007c36:	f7ff ff0b 	bl	8007a50 <__multiply>
 8007c3a:	6020      	str	r0, [r4, #0]
 8007c3c:	f8c0 9000 	str.w	r9, [r0]
 8007c40:	4604      	mov	r4, r0
 8007c42:	e7e4      	b.n	8007c0e <__pow5mult+0x6a>
 8007c44:	4630      	mov	r0, r6
 8007c46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c4a:	bf00      	nop
 8007c4c:	080089cc 	.word	0x080089cc
 8007c50:	080088e1 	.word	0x080088e1
 8007c54:	08008972 	.word	0x08008972

08007c58 <__lshift>:
 8007c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c5c:	460c      	mov	r4, r1
 8007c5e:	6849      	ldr	r1, [r1, #4]
 8007c60:	6923      	ldr	r3, [r4, #16]
 8007c62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007c66:	68a3      	ldr	r3, [r4, #8]
 8007c68:	4607      	mov	r7, r0
 8007c6a:	4691      	mov	r9, r2
 8007c6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007c70:	f108 0601 	add.w	r6, r8, #1
 8007c74:	42b3      	cmp	r3, r6
 8007c76:	db0b      	blt.n	8007c90 <__lshift+0x38>
 8007c78:	4638      	mov	r0, r7
 8007c7a:	f7ff fddf 	bl	800783c <_Balloc>
 8007c7e:	4605      	mov	r5, r0
 8007c80:	b948      	cbnz	r0, 8007c96 <__lshift+0x3e>
 8007c82:	4602      	mov	r2, r0
 8007c84:	4b28      	ldr	r3, [pc, #160]	@ (8007d28 <__lshift+0xd0>)
 8007c86:	4829      	ldr	r0, [pc, #164]	@ (8007d2c <__lshift+0xd4>)
 8007c88:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007c8c:	f000 fa38 	bl	8008100 <__assert_func>
 8007c90:	3101      	adds	r1, #1
 8007c92:	005b      	lsls	r3, r3, #1
 8007c94:	e7ee      	b.n	8007c74 <__lshift+0x1c>
 8007c96:	2300      	movs	r3, #0
 8007c98:	f100 0114 	add.w	r1, r0, #20
 8007c9c:	f100 0210 	add.w	r2, r0, #16
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	4553      	cmp	r3, sl
 8007ca4:	db33      	blt.n	8007d0e <__lshift+0xb6>
 8007ca6:	6920      	ldr	r0, [r4, #16]
 8007ca8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007cac:	f104 0314 	add.w	r3, r4, #20
 8007cb0:	f019 091f 	ands.w	r9, r9, #31
 8007cb4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007cb8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007cbc:	d02b      	beq.n	8007d16 <__lshift+0xbe>
 8007cbe:	f1c9 0e20 	rsb	lr, r9, #32
 8007cc2:	468a      	mov	sl, r1
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	6818      	ldr	r0, [r3, #0]
 8007cc8:	fa00 f009 	lsl.w	r0, r0, r9
 8007ccc:	4310      	orrs	r0, r2
 8007cce:	f84a 0b04 	str.w	r0, [sl], #4
 8007cd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cd6:	459c      	cmp	ip, r3
 8007cd8:	fa22 f20e 	lsr.w	r2, r2, lr
 8007cdc:	d8f3      	bhi.n	8007cc6 <__lshift+0x6e>
 8007cde:	ebac 0304 	sub.w	r3, ip, r4
 8007ce2:	3b15      	subs	r3, #21
 8007ce4:	f023 0303 	bic.w	r3, r3, #3
 8007ce8:	3304      	adds	r3, #4
 8007cea:	f104 0015 	add.w	r0, r4, #21
 8007cee:	4584      	cmp	ip, r0
 8007cf0:	bf38      	it	cc
 8007cf2:	2304      	movcc	r3, #4
 8007cf4:	50ca      	str	r2, [r1, r3]
 8007cf6:	b10a      	cbz	r2, 8007cfc <__lshift+0xa4>
 8007cf8:	f108 0602 	add.w	r6, r8, #2
 8007cfc:	3e01      	subs	r6, #1
 8007cfe:	4638      	mov	r0, r7
 8007d00:	612e      	str	r6, [r5, #16]
 8007d02:	4621      	mov	r1, r4
 8007d04:	f7ff fdda 	bl	80078bc <_Bfree>
 8007d08:	4628      	mov	r0, r5
 8007d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d0e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d12:	3301      	adds	r3, #1
 8007d14:	e7c5      	b.n	8007ca2 <__lshift+0x4a>
 8007d16:	3904      	subs	r1, #4
 8007d18:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d1c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d20:	459c      	cmp	ip, r3
 8007d22:	d8f9      	bhi.n	8007d18 <__lshift+0xc0>
 8007d24:	e7ea      	b.n	8007cfc <__lshift+0xa4>
 8007d26:	bf00      	nop
 8007d28:	08008950 	.word	0x08008950
 8007d2c:	08008972 	.word	0x08008972

08007d30 <__mcmp>:
 8007d30:	690a      	ldr	r2, [r1, #16]
 8007d32:	4603      	mov	r3, r0
 8007d34:	6900      	ldr	r0, [r0, #16]
 8007d36:	1a80      	subs	r0, r0, r2
 8007d38:	b530      	push	{r4, r5, lr}
 8007d3a:	d10e      	bne.n	8007d5a <__mcmp+0x2a>
 8007d3c:	3314      	adds	r3, #20
 8007d3e:	3114      	adds	r1, #20
 8007d40:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007d44:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007d48:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007d4c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007d50:	4295      	cmp	r5, r2
 8007d52:	d003      	beq.n	8007d5c <__mcmp+0x2c>
 8007d54:	d205      	bcs.n	8007d62 <__mcmp+0x32>
 8007d56:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d5a:	bd30      	pop	{r4, r5, pc}
 8007d5c:	42a3      	cmp	r3, r4
 8007d5e:	d3f3      	bcc.n	8007d48 <__mcmp+0x18>
 8007d60:	e7fb      	b.n	8007d5a <__mcmp+0x2a>
 8007d62:	2001      	movs	r0, #1
 8007d64:	e7f9      	b.n	8007d5a <__mcmp+0x2a>
	...

08007d68 <__mdiff>:
 8007d68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d6c:	4689      	mov	r9, r1
 8007d6e:	4606      	mov	r6, r0
 8007d70:	4611      	mov	r1, r2
 8007d72:	4648      	mov	r0, r9
 8007d74:	4614      	mov	r4, r2
 8007d76:	f7ff ffdb 	bl	8007d30 <__mcmp>
 8007d7a:	1e05      	subs	r5, r0, #0
 8007d7c:	d112      	bne.n	8007da4 <__mdiff+0x3c>
 8007d7e:	4629      	mov	r1, r5
 8007d80:	4630      	mov	r0, r6
 8007d82:	f7ff fd5b 	bl	800783c <_Balloc>
 8007d86:	4602      	mov	r2, r0
 8007d88:	b928      	cbnz	r0, 8007d96 <__mdiff+0x2e>
 8007d8a:	4b3f      	ldr	r3, [pc, #252]	@ (8007e88 <__mdiff+0x120>)
 8007d8c:	f240 2137 	movw	r1, #567	@ 0x237
 8007d90:	483e      	ldr	r0, [pc, #248]	@ (8007e8c <__mdiff+0x124>)
 8007d92:	f000 f9b5 	bl	8008100 <__assert_func>
 8007d96:	2301      	movs	r3, #1
 8007d98:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007d9c:	4610      	mov	r0, r2
 8007d9e:	b003      	add	sp, #12
 8007da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007da4:	bfbc      	itt	lt
 8007da6:	464b      	movlt	r3, r9
 8007da8:	46a1      	movlt	r9, r4
 8007daa:	4630      	mov	r0, r6
 8007dac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007db0:	bfba      	itte	lt
 8007db2:	461c      	movlt	r4, r3
 8007db4:	2501      	movlt	r5, #1
 8007db6:	2500      	movge	r5, #0
 8007db8:	f7ff fd40 	bl	800783c <_Balloc>
 8007dbc:	4602      	mov	r2, r0
 8007dbe:	b918      	cbnz	r0, 8007dc8 <__mdiff+0x60>
 8007dc0:	4b31      	ldr	r3, [pc, #196]	@ (8007e88 <__mdiff+0x120>)
 8007dc2:	f240 2145 	movw	r1, #581	@ 0x245
 8007dc6:	e7e3      	b.n	8007d90 <__mdiff+0x28>
 8007dc8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007dcc:	6926      	ldr	r6, [r4, #16]
 8007dce:	60c5      	str	r5, [r0, #12]
 8007dd0:	f109 0310 	add.w	r3, r9, #16
 8007dd4:	f109 0514 	add.w	r5, r9, #20
 8007dd8:	f104 0e14 	add.w	lr, r4, #20
 8007ddc:	f100 0b14 	add.w	fp, r0, #20
 8007de0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007de4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007de8:	9301      	str	r3, [sp, #4]
 8007dea:	46d9      	mov	r9, fp
 8007dec:	f04f 0c00 	mov.w	ip, #0
 8007df0:	9b01      	ldr	r3, [sp, #4]
 8007df2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007df6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007dfa:	9301      	str	r3, [sp, #4]
 8007dfc:	fa1f f38a 	uxth.w	r3, sl
 8007e00:	4619      	mov	r1, r3
 8007e02:	b283      	uxth	r3, r0
 8007e04:	1acb      	subs	r3, r1, r3
 8007e06:	0c00      	lsrs	r0, r0, #16
 8007e08:	4463      	add	r3, ip
 8007e0a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007e0e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007e12:	b29b      	uxth	r3, r3
 8007e14:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007e18:	4576      	cmp	r6, lr
 8007e1a:	f849 3b04 	str.w	r3, [r9], #4
 8007e1e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e22:	d8e5      	bhi.n	8007df0 <__mdiff+0x88>
 8007e24:	1b33      	subs	r3, r6, r4
 8007e26:	3b15      	subs	r3, #21
 8007e28:	f023 0303 	bic.w	r3, r3, #3
 8007e2c:	3415      	adds	r4, #21
 8007e2e:	3304      	adds	r3, #4
 8007e30:	42a6      	cmp	r6, r4
 8007e32:	bf38      	it	cc
 8007e34:	2304      	movcc	r3, #4
 8007e36:	441d      	add	r5, r3
 8007e38:	445b      	add	r3, fp
 8007e3a:	461e      	mov	r6, r3
 8007e3c:	462c      	mov	r4, r5
 8007e3e:	4544      	cmp	r4, r8
 8007e40:	d30e      	bcc.n	8007e60 <__mdiff+0xf8>
 8007e42:	f108 0103 	add.w	r1, r8, #3
 8007e46:	1b49      	subs	r1, r1, r5
 8007e48:	f021 0103 	bic.w	r1, r1, #3
 8007e4c:	3d03      	subs	r5, #3
 8007e4e:	45a8      	cmp	r8, r5
 8007e50:	bf38      	it	cc
 8007e52:	2100      	movcc	r1, #0
 8007e54:	440b      	add	r3, r1
 8007e56:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007e5a:	b191      	cbz	r1, 8007e82 <__mdiff+0x11a>
 8007e5c:	6117      	str	r7, [r2, #16]
 8007e5e:	e79d      	b.n	8007d9c <__mdiff+0x34>
 8007e60:	f854 1b04 	ldr.w	r1, [r4], #4
 8007e64:	46e6      	mov	lr, ip
 8007e66:	0c08      	lsrs	r0, r1, #16
 8007e68:	fa1c fc81 	uxtah	ip, ip, r1
 8007e6c:	4471      	add	r1, lr
 8007e6e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007e72:	b289      	uxth	r1, r1
 8007e74:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007e78:	f846 1b04 	str.w	r1, [r6], #4
 8007e7c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e80:	e7dd      	b.n	8007e3e <__mdiff+0xd6>
 8007e82:	3f01      	subs	r7, #1
 8007e84:	e7e7      	b.n	8007e56 <__mdiff+0xee>
 8007e86:	bf00      	nop
 8007e88:	08008950 	.word	0x08008950
 8007e8c:	08008972 	.word	0x08008972

08007e90 <__d2b>:
 8007e90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007e94:	460f      	mov	r7, r1
 8007e96:	2101      	movs	r1, #1
 8007e98:	ec59 8b10 	vmov	r8, r9, d0
 8007e9c:	4616      	mov	r6, r2
 8007e9e:	f7ff fccd 	bl	800783c <_Balloc>
 8007ea2:	4604      	mov	r4, r0
 8007ea4:	b930      	cbnz	r0, 8007eb4 <__d2b+0x24>
 8007ea6:	4602      	mov	r2, r0
 8007ea8:	4b23      	ldr	r3, [pc, #140]	@ (8007f38 <__d2b+0xa8>)
 8007eaa:	4824      	ldr	r0, [pc, #144]	@ (8007f3c <__d2b+0xac>)
 8007eac:	f240 310f 	movw	r1, #783	@ 0x30f
 8007eb0:	f000 f926 	bl	8008100 <__assert_func>
 8007eb4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007eb8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007ebc:	b10d      	cbz	r5, 8007ec2 <__d2b+0x32>
 8007ebe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ec2:	9301      	str	r3, [sp, #4]
 8007ec4:	f1b8 0300 	subs.w	r3, r8, #0
 8007ec8:	d023      	beq.n	8007f12 <__d2b+0x82>
 8007eca:	4668      	mov	r0, sp
 8007ecc:	9300      	str	r3, [sp, #0]
 8007ece:	f7ff fd7c 	bl	80079ca <__lo0bits>
 8007ed2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007ed6:	b1d0      	cbz	r0, 8007f0e <__d2b+0x7e>
 8007ed8:	f1c0 0320 	rsb	r3, r0, #32
 8007edc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ee0:	430b      	orrs	r3, r1
 8007ee2:	40c2      	lsrs	r2, r0
 8007ee4:	6163      	str	r3, [r4, #20]
 8007ee6:	9201      	str	r2, [sp, #4]
 8007ee8:	9b01      	ldr	r3, [sp, #4]
 8007eea:	61a3      	str	r3, [r4, #24]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	bf0c      	ite	eq
 8007ef0:	2201      	moveq	r2, #1
 8007ef2:	2202      	movne	r2, #2
 8007ef4:	6122      	str	r2, [r4, #16]
 8007ef6:	b1a5      	cbz	r5, 8007f22 <__d2b+0x92>
 8007ef8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007efc:	4405      	add	r5, r0
 8007efe:	603d      	str	r5, [r7, #0]
 8007f00:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007f04:	6030      	str	r0, [r6, #0]
 8007f06:	4620      	mov	r0, r4
 8007f08:	b003      	add	sp, #12
 8007f0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f0e:	6161      	str	r1, [r4, #20]
 8007f10:	e7ea      	b.n	8007ee8 <__d2b+0x58>
 8007f12:	a801      	add	r0, sp, #4
 8007f14:	f7ff fd59 	bl	80079ca <__lo0bits>
 8007f18:	9b01      	ldr	r3, [sp, #4]
 8007f1a:	6163      	str	r3, [r4, #20]
 8007f1c:	3020      	adds	r0, #32
 8007f1e:	2201      	movs	r2, #1
 8007f20:	e7e8      	b.n	8007ef4 <__d2b+0x64>
 8007f22:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007f26:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007f2a:	6038      	str	r0, [r7, #0]
 8007f2c:	6918      	ldr	r0, [r3, #16]
 8007f2e:	f7ff fd2d 	bl	800798c <__hi0bits>
 8007f32:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f36:	e7e5      	b.n	8007f04 <__d2b+0x74>
 8007f38:	08008950 	.word	0x08008950
 8007f3c:	08008972 	.word	0x08008972

08007f40 <__sread>:
 8007f40:	b510      	push	{r4, lr}
 8007f42:	460c      	mov	r4, r1
 8007f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f48:	f000 f8a8 	bl	800809c <_read_r>
 8007f4c:	2800      	cmp	r0, #0
 8007f4e:	bfab      	itete	ge
 8007f50:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007f52:	89a3      	ldrhlt	r3, [r4, #12]
 8007f54:	181b      	addge	r3, r3, r0
 8007f56:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007f5a:	bfac      	ite	ge
 8007f5c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007f5e:	81a3      	strhlt	r3, [r4, #12]
 8007f60:	bd10      	pop	{r4, pc}

08007f62 <__swrite>:
 8007f62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f66:	461f      	mov	r7, r3
 8007f68:	898b      	ldrh	r3, [r1, #12]
 8007f6a:	05db      	lsls	r3, r3, #23
 8007f6c:	4605      	mov	r5, r0
 8007f6e:	460c      	mov	r4, r1
 8007f70:	4616      	mov	r6, r2
 8007f72:	d505      	bpl.n	8007f80 <__swrite+0x1e>
 8007f74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f78:	2302      	movs	r3, #2
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	f000 f87c 	bl	8008078 <_lseek_r>
 8007f80:	89a3      	ldrh	r3, [r4, #12]
 8007f82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f86:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007f8a:	81a3      	strh	r3, [r4, #12]
 8007f8c:	4632      	mov	r2, r6
 8007f8e:	463b      	mov	r3, r7
 8007f90:	4628      	mov	r0, r5
 8007f92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f96:	f000 b893 	b.w	80080c0 <_write_r>

08007f9a <__sseek>:
 8007f9a:	b510      	push	{r4, lr}
 8007f9c:	460c      	mov	r4, r1
 8007f9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fa2:	f000 f869 	bl	8008078 <_lseek_r>
 8007fa6:	1c43      	adds	r3, r0, #1
 8007fa8:	89a3      	ldrh	r3, [r4, #12]
 8007faa:	bf15      	itete	ne
 8007fac:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007fae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007fb2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007fb6:	81a3      	strheq	r3, [r4, #12]
 8007fb8:	bf18      	it	ne
 8007fba:	81a3      	strhne	r3, [r4, #12]
 8007fbc:	bd10      	pop	{r4, pc}

08007fbe <__sclose>:
 8007fbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fc2:	f000 b849 	b.w	8008058 <_close_r>

08007fc6 <_realloc_r>:
 8007fc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fca:	4680      	mov	r8, r0
 8007fcc:	4615      	mov	r5, r2
 8007fce:	460c      	mov	r4, r1
 8007fd0:	b921      	cbnz	r1, 8007fdc <_realloc_r+0x16>
 8007fd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007fd6:	4611      	mov	r1, r2
 8007fd8:	f7fe b850 	b.w	800607c <_malloc_r>
 8007fdc:	b92a      	cbnz	r2, 8007fea <_realloc_r+0x24>
 8007fde:	f7ff f9df 	bl	80073a0 <_free_r>
 8007fe2:	2400      	movs	r4, #0
 8007fe4:	4620      	mov	r0, r4
 8007fe6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fea:	f000 f8b9 	bl	8008160 <_malloc_usable_size_r>
 8007fee:	4285      	cmp	r5, r0
 8007ff0:	4606      	mov	r6, r0
 8007ff2:	d802      	bhi.n	8007ffa <_realloc_r+0x34>
 8007ff4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007ff8:	d8f4      	bhi.n	8007fe4 <_realloc_r+0x1e>
 8007ffa:	4629      	mov	r1, r5
 8007ffc:	4640      	mov	r0, r8
 8007ffe:	f7fe f83d 	bl	800607c <_malloc_r>
 8008002:	4607      	mov	r7, r0
 8008004:	2800      	cmp	r0, #0
 8008006:	d0ec      	beq.n	8007fe2 <_realloc_r+0x1c>
 8008008:	42b5      	cmp	r5, r6
 800800a:	462a      	mov	r2, r5
 800800c:	4621      	mov	r1, r4
 800800e:	bf28      	it	cs
 8008010:	4632      	movcs	r2, r6
 8008012:	f000 f867 	bl	80080e4 <memcpy>
 8008016:	4621      	mov	r1, r4
 8008018:	4640      	mov	r0, r8
 800801a:	f7ff f9c1 	bl	80073a0 <_free_r>
 800801e:	463c      	mov	r4, r7
 8008020:	e7e0      	b.n	8007fe4 <_realloc_r+0x1e>

08008022 <memmove>:
 8008022:	4288      	cmp	r0, r1
 8008024:	b510      	push	{r4, lr}
 8008026:	eb01 0402 	add.w	r4, r1, r2
 800802a:	d902      	bls.n	8008032 <memmove+0x10>
 800802c:	4284      	cmp	r4, r0
 800802e:	4623      	mov	r3, r4
 8008030:	d807      	bhi.n	8008042 <memmove+0x20>
 8008032:	1e43      	subs	r3, r0, #1
 8008034:	42a1      	cmp	r1, r4
 8008036:	d008      	beq.n	800804a <memmove+0x28>
 8008038:	f811 2b01 	ldrb.w	r2, [r1], #1
 800803c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008040:	e7f8      	b.n	8008034 <memmove+0x12>
 8008042:	4402      	add	r2, r0
 8008044:	4601      	mov	r1, r0
 8008046:	428a      	cmp	r2, r1
 8008048:	d100      	bne.n	800804c <memmove+0x2a>
 800804a:	bd10      	pop	{r4, pc}
 800804c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008050:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008054:	e7f7      	b.n	8008046 <memmove+0x24>
	...

08008058 <_close_r>:
 8008058:	b538      	push	{r3, r4, r5, lr}
 800805a:	4d06      	ldr	r5, [pc, #24]	@ (8008074 <_close_r+0x1c>)
 800805c:	2300      	movs	r3, #0
 800805e:	4604      	mov	r4, r0
 8008060:	4608      	mov	r0, r1
 8008062:	602b      	str	r3, [r5, #0]
 8008064:	f7fa fa3c 	bl	80024e0 <_close>
 8008068:	1c43      	adds	r3, r0, #1
 800806a:	d102      	bne.n	8008072 <_close_r+0x1a>
 800806c:	682b      	ldr	r3, [r5, #0]
 800806e:	b103      	cbz	r3, 8008072 <_close_r+0x1a>
 8008070:	6023      	str	r3, [r4, #0]
 8008072:	bd38      	pop	{r3, r4, r5, pc}
 8008074:	200004b8 	.word	0x200004b8

08008078 <_lseek_r>:
 8008078:	b538      	push	{r3, r4, r5, lr}
 800807a:	4d07      	ldr	r5, [pc, #28]	@ (8008098 <_lseek_r+0x20>)
 800807c:	4604      	mov	r4, r0
 800807e:	4608      	mov	r0, r1
 8008080:	4611      	mov	r1, r2
 8008082:	2200      	movs	r2, #0
 8008084:	602a      	str	r2, [r5, #0]
 8008086:	461a      	mov	r2, r3
 8008088:	f7fa fa51 	bl	800252e <_lseek>
 800808c:	1c43      	adds	r3, r0, #1
 800808e:	d102      	bne.n	8008096 <_lseek_r+0x1e>
 8008090:	682b      	ldr	r3, [r5, #0]
 8008092:	b103      	cbz	r3, 8008096 <_lseek_r+0x1e>
 8008094:	6023      	str	r3, [r4, #0]
 8008096:	bd38      	pop	{r3, r4, r5, pc}
 8008098:	200004b8 	.word	0x200004b8

0800809c <_read_r>:
 800809c:	b538      	push	{r3, r4, r5, lr}
 800809e:	4d07      	ldr	r5, [pc, #28]	@ (80080bc <_read_r+0x20>)
 80080a0:	4604      	mov	r4, r0
 80080a2:	4608      	mov	r0, r1
 80080a4:	4611      	mov	r1, r2
 80080a6:	2200      	movs	r2, #0
 80080a8:	602a      	str	r2, [r5, #0]
 80080aa:	461a      	mov	r2, r3
 80080ac:	f7fa f9df 	bl	800246e <_read>
 80080b0:	1c43      	adds	r3, r0, #1
 80080b2:	d102      	bne.n	80080ba <_read_r+0x1e>
 80080b4:	682b      	ldr	r3, [r5, #0]
 80080b6:	b103      	cbz	r3, 80080ba <_read_r+0x1e>
 80080b8:	6023      	str	r3, [r4, #0]
 80080ba:	bd38      	pop	{r3, r4, r5, pc}
 80080bc:	200004b8 	.word	0x200004b8

080080c0 <_write_r>:
 80080c0:	b538      	push	{r3, r4, r5, lr}
 80080c2:	4d07      	ldr	r5, [pc, #28]	@ (80080e0 <_write_r+0x20>)
 80080c4:	4604      	mov	r4, r0
 80080c6:	4608      	mov	r0, r1
 80080c8:	4611      	mov	r1, r2
 80080ca:	2200      	movs	r2, #0
 80080cc:	602a      	str	r2, [r5, #0]
 80080ce:	461a      	mov	r2, r3
 80080d0:	f7fa f9ea 	bl	80024a8 <_write>
 80080d4:	1c43      	adds	r3, r0, #1
 80080d6:	d102      	bne.n	80080de <_write_r+0x1e>
 80080d8:	682b      	ldr	r3, [r5, #0]
 80080da:	b103      	cbz	r3, 80080de <_write_r+0x1e>
 80080dc:	6023      	str	r3, [r4, #0]
 80080de:	bd38      	pop	{r3, r4, r5, pc}
 80080e0:	200004b8 	.word	0x200004b8

080080e4 <memcpy>:
 80080e4:	440a      	add	r2, r1
 80080e6:	4291      	cmp	r1, r2
 80080e8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80080ec:	d100      	bne.n	80080f0 <memcpy+0xc>
 80080ee:	4770      	bx	lr
 80080f0:	b510      	push	{r4, lr}
 80080f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080fa:	4291      	cmp	r1, r2
 80080fc:	d1f9      	bne.n	80080f2 <memcpy+0xe>
 80080fe:	bd10      	pop	{r4, pc}

08008100 <__assert_func>:
 8008100:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008102:	4614      	mov	r4, r2
 8008104:	461a      	mov	r2, r3
 8008106:	4b09      	ldr	r3, [pc, #36]	@ (800812c <__assert_func+0x2c>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4605      	mov	r5, r0
 800810c:	68d8      	ldr	r0, [r3, #12]
 800810e:	b954      	cbnz	r4, 8008126 <__assert_func+0x26>
 8008110:	4b07      	ldr	r3, [pc, #28]	@ (8008130 <__assert_func+0x30>)
 8008112:	461c      	mov	r4, r3
 8008114:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008118:	9100      	str	r1, [sp, #0]
 800811a:	462b      	mov	r3, r5
 800811c:	4905      	ldr	r1, [pc, #20]	@ (8008134 <__assert_func+0x34>)
 800811e:	f000 f827 	bl	8008170 <fiprintf>
 8008122:	f000 f844 	bl	80081ae <abort>
 8008126:	4b04      	ldr	r3, [pc, #16]	@ (8008138 <__assert_func+0x38>)
 8008128:	e7f4      	b.n	8008114 <__assert_func+0x14>
 800812a:	bf00      	nop
 800812c:	20000018 	.word	0x20000018
 8008130:	08008c0e 	.word	0x08008c0e
 8008134:	08008be0 	.word	0x08008be0
 8008138:	08008bd3 	.word	0x08008bd3

0800813c <__ascii_mbtowc>:
 800813c:	b082      	sub	sp, #8
 800813e:	b901      	cbnz	r1, 8008142 <__ascii_mbtowc+0x6>
 8008140:	a901      	add	r1, sp, #4
 8008142:	b142      	cbz	r2, 8008156 <__ascii_mbtowc+0x1a>
 8008144:	b14b      	cbz	r3, 800815a <__ascii_mbtowc+0x1e>
 8008146:	7813      	ldrb	r3, [r2, #0]
 8008148:	600b      	str	r3, [r1, #0]
 800814a:	7812      	ldrb	r2, [r2, #0]
 800814c:	1e10      	subs	r0, r2, #0
 800814e:	bf18      	it	ne
 8008150:	2001      	movne	r0, #1
 8008152:	b002      	add	sp, #8
 8008154:	4770      	bx	lr
 8008156:	4610      	mov	r0, r2
 8008158:	e7fb      	b.n	8008152 <__ascii_mbtowc+0x16>
 800815a:	f06f 0001 	mvn.w	r0, #1
 800815e:	e7f8      	b.n	8008152 <__ascii_mbtowc+0x16>

08008160 <_malloc_usable_size_r>:
 8008160:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008164:	1f18      	subs	r0, r3, #4
 8008166:	2b00      	cmp	r3, #0
 8008168:	bfbc      	itt	lt
 800816a:	580b      	ldrlt	r3, [r1, r0]
 800816c:	18c0      	addlt	r0, r0, r3
 800816e:	4770      	bx	lr

08008170 <fiprintf>:
 8008170:	b40e      	push	{r1, r2, r3}
 8008172:	b503      	push	{r0, r1, lr}
 8008174:	4601      	mov	r1, r0
 8008176:	ab03      	add	r3, sp, #12
 8008178:	4805      	ldr	r0, [pc, #20]	@ (8008190 <fiprintf+0x20>)
 800817a:	f853 2b04 	ldr.w	r2, [r3], #4
 800817e:	6800      	ldr	r0, [r0, #0]
 8008180:	9301      	str	r3, [sp, #4]
 8008182:	f000 f845 	bl	8008210 <_vfiprintf_r>
 8008186:	b002      	add	sp, #8
 8008188:	f85d eb04 	ldr.w	lr, [sp], #4
 800818c:	b003      	add	sp, #12
 800818e:	4770      	bx	lr
 8008190:	20000018 	.word	0x20000018

08008194 <__ascii_wctomb>:
 8008194:	4603      	mov	r3, r0
 8008196:	4608      	mov	r0, r1
 8008198:	b141      	cbz	r1, 80081ac <__ascii_wctomb+0x18>
 800819a:	2aff      	cmp	r2, #255	@ 0xff
 800819c:	d904      	bls.n	80081a8 <__ascii_wctomb+0x14>
 800819e:	228a      	movs	r2, #138	@ 0x8a
 80081a0:	601a      	str	r2, [r3, #0]
 80081a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80081a6:	4770      	bx	lr
 80081a8:	700a      	strb	r2, [r1, #0]
 80081aa:	2001      	movs	r0, #1
 80081ac:	4770      	bx	lr

080081ae <abort>:
 80081ae:	b508      	push	{r3, lr}
 80081b0:	2006      	movs	r0, #6
 80081b2:	f000 fa85 	bl	80086c0 <raise>
 80081b6:	2001      	movs	r0, #1
 80081b8:	f7fa f94e 	bl	8002458 <_exit>

080081bc <__sfputc_r>:
 80081bc:	6893      	ldr	r3, [r2, #8]
 80081be:	3b01      	subs	r3, #1
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	b410      	push	{r4}
 80081c4:	6093      	str	r3, [r2, #8]
 80081c6:	da08      	bge.n	80081da <__sfputc_r+0x1e>
 80081c8:	6994      	ldr	r4, [r2, #24]
 80081ca:	42a3      	cmp	r3, r4
 80081cc:	db01      	blt.n	80081d2 <__sfputc_r+0x16>
 80081ce:	290a      	cmp	r1, #10
 80081d0:	d103      	bne.n	80081da <__sfputc_r+0x1e>
 80081d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081d6:	f000 b933 	b.w	8008440 <__swbuf_r>
 80081da:	6813      	ldr	r3, [r2, #0]
 80081dc:	1c58      	adds	r0, r3, #1
 80081de:	6010      	str	r0, [r2, #0]
 80081e0:	7019      	strb	r1, [r3, #0]
 80081e2:	4608      	mov	r0, r1
 80081e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081e8:	4770      	bx	lr

080081ea <__sfputs_r>:
 80081ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081ec:	4606      	mov	r6, r0
 80081ee:	460f      	mov	r7, r1
 80081f0:	4614      	mov	r4, r2
 80081f2:	18d5      	adds	r5, r2, r3
 80081f4:	42ac      	cmp	r4, r5
 80081f6:	d101      	bne.n	80081fc <__sfputs_r+0x12>
 80081f8:	2000      	movs	r0, #0
 80081fa:	e007      	b.n	800820c <__sfputs_r+0x22>
 80081fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008200:	463a      	mov	r2, r7
 8008202:	4630      	mov	r0, r6
 8008204:	f7ff ffda 	bl	80081bc <__sfputc_r>
 8008208:	1c43      	adds	r3, r0, #1
 800820a:	d1f3      	bne.n	80081f4 <__sfputs_r+0xa>
 800820c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008210 <_vfiprintf_r>:
 8008210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008214:	460d      	mov	r5, r1
 8008216:	b09d      	sub	sp, #116	@ 0x74
 8008218:	4614      	mov	r4, r2
 800821a:	4698      	mov	r8, r3
 800821c:	4606      	mov	r6, r0
 800821e:	b118      	cbz	r0, 8008228 <_vfiprintf_r+0x18>
 8008220:	6a03      	ldr	r3, [r0, #32]
 8008222:	b90b      	cbnz	r3, 8008228 <_vfiprintf_r+0x18>
 8008224:	f7fe f9f0 	bl	8006608 <__sinit>
 8008228:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800822a:	07d9      	lsls	r1, r3, #31
 800822c:	d405      	bmi.n	800823a <_vfiprintf_r+0x2a>
 800822e:	89ab      	ldrh	r3, [r5, #12]
 8008230:	059a      	lsls	r2, r3, #22
 8008232:	d402      	bmi.n	800823a <_vfiprintf_r+0x2a>
 8008234:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008236:	f7fe fa64 	bl	8006702 <__retarget_lock_acquire_recursive>
 800823a:	89ab      	ldrh	r3, [r5, #12]
 800823c:	071b      	lsls	r3, r3, #28
 800823e:	d501      	bpl.n	8008244 <_vfiprintf_r+0x34>
 8008240:	692b      	ldr	r3, [r5, #16]
 8008242:	b99b      	cbnz	r3, 800826c <_vfiprintf_r+0x5c>
 8008244:	4629      	mov	r1, r5
 8008246:	4630      	mov	r0, r6
 8008248:	f000 f938 	bl	80084bc <__swsetup_r>
 800824c:	b170      	cbz	r0, 800826c <_vfiprintf_r+0x5c>
 800824e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008250:	07dc      	lsls	r4, r3, #31
 8008252:	d504      	bpl.n	800825e <_vfiprintf_r+0x4e>
 8008254:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008258:	b01d      	add	sp, #116	@ 0x74
 800825a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800825e:	89ab      	ldrh	r3, [r5, #12]
 8008260:	0598      	lsls	r0, r3, #22
 8008262:	d4f7      	bmi.n	8008254 <_vfiprintf_r+0x44>
 8008264:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008266:	f7fe fa4d 	bl	8006704 <__retarget_lock_release_recursive>
 800826a:	e7f3      	b.n	8008254 <_vfiprintf_r+0x44>
 800826c:	2300      	movs	r3, #0
 800826e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008270:	2320      	movs	r3, #32
 8008272:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008276:	f8cd 800c 	str.w	r8, [sp, #12]
 800827a:	2330      	movs	r3, #48	@ 0x30
 800827c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800842c <_vfiprintf_r+0x21c>
 8008280:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008284:	f04f 0901 	mov.w	r9, #1
 8008288:	4623      	mov	r3, r4
 800828a:	469a      	mov	sl, r3
 800828c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008290:	b10a      	cbz	r2, 8008296 <_vfiprintf_r+0x86>
 8008292:	2a25      	cmp	r2, #37	@ 0x25
 8008294:	d1f9      	bne.n	800828a <_vfiprintf_r+0x7a>
 8008296:	ebba 0b04 	subs.w	fp, sl, r4
 800829a:	d00b      	beq.n	80082b4 <_vfiprintf_r+0xa4>
 800829c:	465b      	mov	r3, fp
 800829e:	4622      	mov	r2, r4
 80082a0:	4629      	mov	r1, r5
 80082a2:	4630      	mov	r0, r6
 80082a4:	f7ff ffa1 	bl	80081ea <__sfputs_r>
 80082a8:	3001      	adds	r0, #1
 80082aa:	f000 80a7 	beq.w	80083fc <_vfiprintf_r+0x1ec>
 80082ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082b0:	445a      	add	r2, fp
 80082b2:	9209      	str	r2, [sp, #36]	@ 0x24
 80082b4:	f89a 3000 	ldrb.w	r3, [sl]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	f000 809f 	beq.w	80083fc <_vfiprintf_r+0x1ec>
 80082be:	2300      	movs	r3, #0
 80082c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80082c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082c8:	f10a 0a01 	add.w	sl, sl, #1
 80082cc:	9304      	str	r3, [sp, #16]
 80082ce:	9307      	str	r3, [sp, #28]
 80082d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80082d4:	931a      	str	r3, [sp, #104]	@ 0x68
 80082d6:	4654      	mov	r4, sl
 80082d8:	2205      	movs	r2, #5
 80082da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082de:	4853      	ldr	r0, [pc, #332]	@ (800842c <_vfiprintf_r+0x21c>)
 80082e0:	f7f7 ff96 	bl	8000210 <memchr>
 80082e4:	9a04      	ldr	r2, [sp, #16]
 80082e6:	b9d8      	cbnz	r0, 8008320 <_vfiprintf_r+0x110>
 80082e8:	06d1      	lsls	r1, r2, #27
 80082ea:	bf44      	itt	mi
 80082ec:	2320      	movmi	r3, #32
 80082ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082f2:	0713      	lsls	r3, r2, #28
 80082f4:	bf44      	itt	mi
 80082f6:	232b      	movmi	r3, #43	@ 0x2b
 80082f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082fc:	f89a 3000 	ldrb.w	r3, [sl]
 8008300:	2b2a      	cmp	r3, #42	@ 0x2a
 8008302:	d015      	beq.n	8008330 <_vfiprintf_r+0x120>
 8008304:	9a07      	ldr	r2, [sp, #28]
 8008306:	4654      	mov	r4, sl
 8008308:	2000      	movs	r0, #0
 800830a:	f04f 0c0a 	mov.w	ip, #10
 800830e:	4621      	mov	r1, r4
 8008310:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008314:	3b30      	subs	r3, #48	@ 0x30
 8008316:	2b09      	cmp	r3, #9
 8008318:	d94b      	bls.n	80083b2 <_vfiprintf_r+0x1a2>
 800831a:	b1b0      	cbz	r0, 800834a <_vfiprintf_r+0x13a>
 800831c:	9207      	str	r2, [sp, #28]
 800831e:	e014      	b.n	800834a <_vfiprintf_r+0x13a>
 8008320:	eba0 0308 	sub.w	r3, r0, r8
 8008324:	fa09 f303 	lsl.w	r3, r9, r3
 8008328:	4313      	orrs	r3, r2
 800832a:	9304      	str	r3, [sp, #16]
 800832c:	46a2      	mov	sl, r4
 800832e:	e7d2      	b.n	80082d6 <_vfiprintf_r+0xc6>
 8008330:	9b03      	ldr	r3, [sp, #12]
 8008332:	1d19      	adds	r1, r3, #4
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	9103      	str	r1, [sp, #12]
 8008338:	2b00      	cmp	r3, #0
 800833a:	bfbb      	ittet	lt
 800833c:	425b      	neglt	r3, r3
 800833e:	f042 0202 	orrlt.w	r2, r2, #2
 8008342:	9307      	strge	r3, [sp, #28]
 8008344:	9307      	strlt	r3, [sp, #28]
 8008346:	bfb8      	it	lt
 8008348:	9204      	strlt	r2, [sp, #16]
 800834a:	7823      	ldrb	r3, [r4, #0]
 800834c:	2b2e      	cmp	r3, #46	@ 0x2e
 800834e:	d10a      	bne.n	8008366 <_vfiprintf_r+0x156>
 8008350:	7863      	ldrb	r3, [r4, #1]
 8008352:	2b2a      	cmp	r3, #42	@ 0x2a
 8008354:	d132      	bne.n	80083bc <_vfiprintf_r+0x1ac>
 8008356:	9b03      	ldr	r3, [sp, #12]
 8008358:	1d1a      	adds	r2, r3, #4
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	9203      	str	r2, [sp, #12]
 800835e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008362:	3402      	adds	r4, #2
 8008364:	9305      	str	r3, [sp, #20]
 8008366:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800843c <_vfiprintf_r+0x22c>
 800836a:	7821      	ldrb	r1, [r4, #0]
 800836c:	2203      	movs	r2, #3
 800836e:	4650      	mov	r0, sl
 8008370:	f7f7 ff4e 	bl	8000210 <memchr>
 8008374:	b138      	cbz	r0, 8008386 <_vfiprintf_r+0x176>
 8008376:	9b04      	ldr	r3, [sp, #16]
 8008378:	eba0 000a 	sub.w	r0, r0, sl
 800837c:	2240      	movs	r2, #64	@ 0x40
 800837e:	4082      	lsls	r2, r0
 8008380:	4313      	orrs	r3, r2
 8008382:	3401      	adds	r4, #1
 8008384:	9304      	str	r3, [sp, #16]
 8008386:	f814 1b01 	ldrb.w	r1, [r4], #1
 800838a:	4829      	ldr	r0, [pc, #164]	@ (8008430 <_vfiprintf_r+0x220>)
 800838c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008390:	2206      	movs	r2, #6
 8008392:	f7f7 ff3d 	bl	8000210 <memchr>
 8008396:	2800      	cmp	r0, #0
 8008398:	d03f      	beq.n	800841a <_vfiprintf_r+0x20a>
 800839a:	4b26      	ldr	r3, [pc, #152]	@ (8008434 <_vfiprintf_r+0x224>)
 800839c:	bb1b      	cbnz	r3, 80083e6 <_vfiprintf_r+0x1d6>
 800839e:	9b03      	ldr	r3, [sp, #12]
 80083a0:	3307      	adds	r3, #7
 80083a2:	f023 0307 	bic.w	r3, r3, #7
 80083a6:	3308      	adds	r3, #8
 80083a8:	9303      	str	r3, [sp, #12]
 80083aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083ac:	443b      	add	r3, r7
 80083ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80083b0:	e76a      	b.n	8008288 <_vfiprintf_r+0x78>
 80083b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80083b6:	460c      	mov	r4, r1
 80083b8:	2001      	movs	r0, #1
 80083ba:	e7a8      	b.n	800830e <_vfiprintf_r+0xfe>
 80083bc:	2300      	movs	r3, #0
 80083be:	3401      	adds	r4, #1
 80083c0:	9305      	str	r3, [sp, #20]
 80083c2:	4619      	mov	r1, r3
 80083c4:	f04f 0c0a 	mov.w	ip, #10
 80083c8:	4620      	mov	r0, r4
 80083ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083ce:	3a30      	subs	r2, #48	@ 0x30
 80083d0:	2a09      	cmp	r2, #9
 80083d2:	d903      	bls.n	80083dc <_vfiprintf_r+0x1cc>
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d0c6      	beq.n	8008366 <_vfiprintf_r+0x156>
 80083d8:	9105      	str	r1, [sp, #20]
 80083da:	e7c4      	b.n	8008366 <_vfiprintf_r+0x156>
 80083dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80083e0:	4604      	mov	r4, r0
 80083e2:	2301      	movs	r3, #1
 80083e4:	e7f0      	b.n	80083c8 <_vfiprintf_r+0x1b8>
 80083e6:	ab03      	add	r3, sp, #12
 80083e8:	9300      	str	r3, [sp, #0]
 80083ea:	462a      	mov	r2, r5
 80083ec:	4b12      	ldr	r3, [pc, #72]	@ (8008438 <_vfiprintf_r+0x228>)
 80083ee:	a904      	add	r1, sp, #16
 80083f0:	4630      	mov	r0, r6
 80083f2:	f7fd fbef 	bl	8005bd4 <_printf_float>
 80083f6:	4607      	mov	r7, r0
 80083f8:	1c78      	adds	r0, r7, #1
 80083fa:	d1d6      	bne.n	80083aa <_vfiprintf_r+0x19a>
 80083fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083fe:	07d9      	lsls	r1, r3, #31
 8008400:	d405      	bmi.n	800840e <_vfiprintf_r+0x1fe>
 8008402:	89ab      	ldrh	r3, [r5, #12]
 8008404:	059a      	lsls	r2, r3, #22
 8008406:	d402      	bmi.n	800840e <_vfiprintf_r+0x1fe>
 8008408:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800840a:	f7fe f97b 	bl	8006704 <__retarget_lock_release_recursive>
 800840e:	89ab      	ldrh	r3, [r5, #12]
 8008410:	065b      	lsls	r3, r3, #25
 8008412:	f53f af1f 	bmi.w	8008254 <_vfiprintf_r+0x44>
 8008416:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008418:	e71e      	b.n	8008258 <_vfiprintf_r+0x48>
 800841a:	ab03      	add	r3, sp, #12
 800841c:	9300      	str	r3, [sp, #0]
 800841e:	462a      	mov	r2, r5
 8008420:	4b05      	ldr	r3, [pc, #20]	@ (8008438 <_vfiprintf_r+0x228>)
 8008422:	a904      	add	r1, sp, #16
 8008424:	4630      	mov	r0, r6
 8008426:	f7fd ff17 	bl	8006258 <_printf_i>
 800842a:	e7e4      	b.n	80083f6 <_vfiprintf_r+0x1e6>
 800842c:	08008961 	.word	0x08008961
 8008430:	0800896b 	.word	0x0800896b
 8008434:	08005bd5 	.word	0x08005bd5
 8008438:	080081eb 	.word	0x080081eb
 800843c:	08008967 	.word	0x08008967

08008440 <__swbuf_r>:
 8008440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008442:	460e      	mov	r6, r1
 8008444:	4614      	mov	r4, r2
 8008446:	4605      	mov	r5, r0
 8008448:	b118      	cbz	r0, 8008452 <__swbuf_r+0x12>
 800844a:	6a03      	ldr	r3, [r0, #32]
 800844c:	b90b      	cbnz	r3, 8008452 <__swbuf_r+0x12>
 800844e:	f7fe f8db 	bl	8006608 <__sinit>
 8008452:	69a3      	ldr	r3, [r4, #24]
 8008454:	60a3      	str	r3, [r4, #8]
 8008456:	89a3      	ldrh	r3, [r4, #12]
 8008458:	071a      	lsls	r2, r3, #28
 800845a:	d501      	bpl.n	8008460 <__swbuf_r+0x20>
 800845c:	6923      	ldr	r3, [r4, #16]
 800845e:	b943      	cbnz	r3, 8008472 <__swbuf_r+0x32>
 8008460:	4621      	mov	r1, r4
 8008462:	4628      	mov	r0, r5
 8008464:	f000 f82a 	bl	80084bc <__swsetup_r>
 8008468:	b118      	cbz	r0, 8008472 <__swbuf_r+0x32>
 800846a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800846e:	4638      	mov	r0, r7
 8008470:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008472:	6823      	ldr	r3, [r4, #0]
 8008474:	6922      	ldr	r2, [r4, #16]
 8008476:	1a98      	subs	r0, r3, r2
 8008478:	6963      	ldr	r3, [r4, #20]
 800847a:	b2f6      	uxtb	r6, r6
 800847c:	4283      	cmp	r3, r0
 800847e:	4637      	mov	r7, r6
 8008480:	dc05      	bgt.n	800848e <__swbuf_r+0x4e>
 8008482:	4621      	mov	r1, r4
 8008484:	4628      	mov	r0, r5
 8008486:	f7ff f9b1 	bl	80077ec <_fflush_r>
 800848a:	2800      	cmp	r0, #0
 800848c:	d1ed      	bne.n	800846a <__swbuf_r+0x2a>
 800848e:	68a3      	ldr	r3, [r4, #8]
 8008490:	3b01      	subs	r3, #1
 8008492:	60a3      	str	r3, [r4, #8]
 8008494:	6823      	ldr	r3, [r4, #0]
 8008496:	1c5a      	adds	r2, r3, #1
 8008498:	6022      	str	r2, [r4, #0]
 800849a:	701e      	strb	r6, [r3, #0]
 800849c:	6962      	ldr	r2, [r4, #20]
 800849e:	1c43      	adds	r3, r0, #1
 80084a0:	429a      	cmp	r2, r3
 80084a2:	d004      	beq.n	80084ae <__swbuf_r+0x6e>
 80084a4:	89a3      	ldrh	r3, [r4, #12]
 80084a6:	07db      	lsls	r3, r3, #31
 80084a8:	d5e1      	bpl.n	800846e <__swbuf_r+0x2e>
 80084aa:	2e0a      	cmp	r6, #10
 80084ac:	d1df      	bne.n	800846e <__swbuf_r+0x2e>
 80084ae:	4621      	mov	r1, r4
 80084b0:	4628      	mov	r0, r5
 80084b2:	f7ff f99b 	bl	80077ec <_fflush_r>
 80084b6:	2800      	cmp	r0, #0
 80084b8:	d0d9      	beq.n	800846e <__swbuf_r+0x2e>
 80084ba:	e7d6      	b.n	800846a <__swbuf_r+0x2a>

080084bc <__swsetup_r>:
 80084bc:	b538      	push	{r3, r4, r5, lr}
 80084be:	4b29      	ldr	r3, [pc, #164]	@ (8008564 <__swsetup_r+0xa8>)
 80084c0:	4605      	mov	r5, r0
 80084c2:	6818      	ldr	r0, [r3, #0]
 80084c4:	460c      	mov	r4, r1
 80084c6:	b118      	cbz	r0, 80084d0 <__swsetup_r+0x14>
 80084c8:	6a03      	ldr	r3, [r0, #32]
 80084ca:	b90b      	cbnz	r3, 80084d0 <__swsetup_r+0x14>
 80084cc:	f7fe f89c 	bl	8006608 <__sinit>
 80084d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084d4:	0719      	lsls	r1, r3, #28
 80084d6:	d422      	bmi.n	800851e <__swsetup_r+0x62>
 80084d8:	06da      	lsls	r2, r3, #27
 80084da:	d407      	bmi.n	80084ec <__swsetup_r+0x30>
 80084dc:	2209      	movs	r2, #9
 80084de:	602a      	str	r2, [r5, #0]
 80084e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084e4:	81a3      	strh	r3, [r4, #12]
 80084e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80084ea:	e033      	b.n	8008554 <__swsetup_r+0x98>
 80084ec:	0758      	lsls	r0, r3, #29
 80084ee:	d512      	bpl.n	8008516 <__swsetup_r+0x5a>
 80084f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80084f2:	b141      	cbz	r1, 8008506 <__swsetup_r+0x4a>
 80084f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80084f8:	4299      	cmp	r1, r3
 80084fa:	d002      	beq.n	8008502 <__swsetup_r+0x46>
 80084fc:	4628      	mov	r0, r5
 80084fe:	f7fe ff4f 	bl	80073a0 <_free_r>
 8008502:	2300      	movs	r3, #0
 8008504:	6363      	str	r3, [r4, #52]	@ 0x34
 8008506:	89a3      	ldrh	r3, [r4, #12]
 8008508:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800850c:	81a3      	strh	r3, [r4, #12]
 800850e:	2300      	movs	r3, #0
 8008510:	6063      	str	r3, [r4, #4]
 8008512:	6923      	ldr	r3, [r4, #16]
 8008514:	6023      	str	r3, [r4, #0]
 8008516:	89a3      	ldrh	r3, [r4, #12]
 8008518:	f043 0308 	orr.w	r3, r3, #8
 800851c:	81a3      	strh	r3, [r4, #12]
 800851e:	6923      	ldr	r3, [r4, #16]
 8008520:	b94b      	cbnz	r3, 8008536 <__swsetup_r+0x7a>
 8008522:	89a3      	ldrh	r3, [r4, #12]
 8008524:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008528:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800852c:	d003      	beq.n	8008536 <__swsetup_r+0x7a>
 800852e:	4621      	mov	r1, r4
 8008530:	4628      	mov	r0, r5
 8008532:	f000 f83f 	bl	80085b4 <__smakebuf_r>
 8008536:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800853a:	f013 0201 	ands.w	r2, r3, #1
 800853e:	d00a      	beq.n	8008556 <__swsetup_r+0x9a>
 8008540:	2200      	movs	r2, #0
 8008542:	60a2      	str	r2, [r4, #8]
 8008544:	6962      	ldr	r2, [r4, #20]
 8008546:	4252      	negs	r2, r2
 8008548:	61a2      	str	r2, [r4, #24]
 800854a:	6922      	ldr	r2, [r4, #16]
 800854c:	b942      	cbnz	r2, 8008560 <__swsetup_r+0xa4>
 800854e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008552:	d1c5      	bne.n	80084e0 <__swsetup_r+0x24>
 8008554:	bd38      	pop	{r3, r4, r5, pc}
 8008556:	0799      	lsls	r1, r3, #30
 8008558:	bf58      	it	pl
 800855a:	6962      	ldrpl	r2, [r4, #20]
 800855c:	60a2      	str	r2, [r4, #8]
 800855e:	e7f4      	b.n	800854a <__swsetup_r+0x8e>
 8008560:	2000      	movs	r0, #0
 8008562:	e7f7      	b.n	8008554 <__swsetup_r+0x98>
 8008564:	20000018 	.word	0x20000018

08008568 <__swhatbuf_r>:
 8008568:	b570      	push	{r4, r5, r6, lr}
 800856a:	460c      	mov	r4, r1
 800856c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008570:	2900      	cmp	r1, #0
 8008572:	b096      	sub	sp, #88	@ 0x58
 8008574:	4615      	mov	r5, r2
 8008576:	461e      	mov	r6, r3
 8008578:	da0d      	bge.n	8008596 <__swhatbuf_r+0x2e>
 800857a:	89a3      	ldrh	r3, [r4, #12]
 800857c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008580:	f04f 0100 	mov.w	r1, #0
 8008584:	bf14      	ite	ne
 8008586:	2340      	movne	r3, #64	@ 0x40
 8008588:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800858c:	2000      	movs	r0, #0
 800858e:	6031      	str	r1, [r6, #0]
 8008590:	602b      	str	r3, [r5, #0]
 8008592:	b016      	add	sp, #88	@ 0x58
 8008594:	bd70      	pop	{r4, r5, r6, pc}
 8008596:	466a      	mov	r2, sp
 8008598:	f000 f848 	bl	800862c <_fstat_r>
 800859c:	2800      	cmp	r0, #0
 800859e:	dbec      	blt.n	800857a <__swhatbuf_r+0x12>
 80085a0:	9901      	ldr	r1, [sp, #4]
 80085a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80085a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80085aa:	4259      	negs	r1, r3
 80085ac:	4159      	adcs	r1, r3
 80085ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80085b2:	e7eb      	b.n	800858c <__swhatbuf_r+0x24>

080085b4 <__smakebuf_r>:
 80085b4:	898b      	ldrh	r3, [r1, #12]
 80085b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80085b8:	079d      	lsls	r5, r3, #30
 80085ba:	4606      	mov	r6, r0
 80085bc:	460c      	mov	r4, r1
 80085be:	d507      	bpl.n	80085d0 <__smakebuf_r+0x1c>
 80085c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80085c4:	6023      	str	r3, [r4, #0]
 80085c6:	6123      	str	r3, [r4, #16]
 80085c8:	2301      	movs	r3, #1
 80085ca:	6163      	str	r3, [r4, #20]
 80085cc:	b003      	add	sp, #12
 80085ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085d0:	ab01      	add	r3, sp, #4
 80085d2:	466a      	mov	r2, sp
 80085d4:	f7ff ffc8 	bl	8008568 <__swhatbuf_r>
 80085d8:	9f00      	ldr	r7, [sp, #0]
 80085da:	4605      	mov	r5, r0
 80085dc:	4639      	mov	r1, r7
 80085de:	4630      	mov	r0, r6
 80085e0:	f7fd fd4c 	bl	800607c <_malloc_r>
 80085e4:	b948      	cbnz	r0, 80085fa <__smakebuf_r+0x46>
 80085e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085ea:	059a      	lsls	r2, r3, #22
 80085ec:	d4ee      	bmi.n	80085cc <__smakebuf_r+0x18>
 80085ee:	f023 0303 	bic.w	r3, r3, #3
 80085f2:	f043 0302 	orr.w	r3, r3, #2
 80085f6:	81a3      	strh	r3, [r4, #12]
 80085f8:	e7e2      	b.n	80085c0 <__smakebuf_r+0xc>
 80085fa:	89a3      	ldrh	r3, [r4, #12]
 80085fc:	6020      	str	r0, [r4, #0]
 80085fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008602:	81a3      	strh	r3, [r4, #12]
 8008604:	9b01      	ldr	r3, [sp, #4]
 8008606:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800860a:	b15b      	cbz	r3, 8008624 <__smakebuf_r+0x70>
 800860c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008610:	4630      	mov	r0, r6
 8008612:	f000 f81d 	bl	8008650 <_isatty_r>
 8008616:	b128      	cbz	r0, 8008624 <__smakebuf_r+0x70>
 8008618:	89a3      	ldrh	r3, [r4, #12]
 800861a:	f023 0303 	bic.w	r3, r3, #3
 800861e:	f043 0301 	orr.w	r3, r3, #1
 8008622:	81a3      	strh	r3, [r4, #12]
 8008624:	89a3      	ldrh	r3, [r4, #12]
 8008626:	431d      	orrs	r5, r3
 8008628:	81a5      	strh	r5, [r4, #12]
 800862a:	e7cf      	b.n	80085cc <__smakebuf_r+0x18>

0800862c <_fstat_r>:
 800862c:	b538      	push	{r3, r4, r5, lr}
 800862e:	4d07      	ldr	r5, [pc, #28]	@ (800864c <_fstat_r+0x20>)
 8008630:	2300      	movs	r3, #0
 8008632:	4604      	mov	r4, r0
 8008634:	4608      	mov	r0, r1
 8008636:	4611      	mov	r1, r2
 8008638:	602b      	str	r3, [r5, #0]
 800863a:	f7f9 ff5d 	bl	80024f8 <_fstat>
 800863e:	1c43      	adds	r3, r0, #1
 8008640:	d102      	bne.n	8008648 <_fstat_r+0x1c>
 8008642:	682b      	ldr	r3, [r5, #0]
 8008644:	b103      	cbz	r3, 8008648 <_fstat_r+0x1c>
 8008646:	6023      	str	r3, [r4, #0]
 8008648:	bd38      	pop	{r3, r4, r5, pc}
 800864a:	bf00      	nop
 800864c:	200004b8 	.word	0x200004b8

08008650 <_isatty_r>:
 8008650:	b538      	push	{r3, r4, r5, lr}
 8008652:	4d06      	ldr	r5, [pc, #24]	@ (800866c <_isatty_r+0x1c>)
 8008654:	2300      	movs	r3, #0
 8008656:	4604      	mov	r4, r0
 8008658:	4608      	mov	r0, r1
 800865a:	602b      	str	r3, [r5, #0]
 800865c:	f7f9 ff5c 	bl	8002518 <_isatty>
 8008660:	1c43      	adds	r3, r0, #1
 8008662:	d102      	bne.n	800866a <_isatty_r+0x1a>
 8008664:	682b      	ldr	r3, [r5, #0]
 8008666:	b103      	cbz	r3, 800866a <_isatty_r+0x1a>
 8008668:	6023      	str	r3, [r4, #0]
 800866a:	bd38      	pop	{r3, r4, r5, pc}
 800866c:	200004b8 	.word	0x200004b8

08008670 <_raise_r>:
 8008670:	291f      	cmp	r1, #31
 8008672:	b538      	push	{r3, r4, r5, lr}
 8008674:	4605      	mov	r5, r0
 8008676:	460c      	mov	r4, r1
 8008678:	d904      	bls.n	8008684 <_raise_r+0x14>
 800867a:	2316      	movs	r3, #22
 800867c:	6003      	str	r3, [r0, #0]
 800867e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008682:	bd38      	pop	{r3, r4, r5, pc}
 8008684:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008686:	b112      	cbz	r2, 800868e <_raise_r+0x1e>
 8008688:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800868c:	b94b      	cbnz	r3, 80086a2 <_raise_r+0x32>
 800868e:	4628      	mov	r0, r5
 8008690:	f000 f830 	bl	80086f4 <_getpid_r>
 8008694:	4622      	mov	r2, r4
 8008696:	4601      	mov	r1, r0
 8008698:	4628      	mov	r0, r5
 800869a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800869e:	f000 b817 	b.w	80086d0 <_kill_r>
 80086a2:	2b01      	cmp	r3, #1
 80086a4:	d00a      	beq.n	80086bc <_raise_r+0x4c>
 80086a6:	1c59      	adds	r1, r3, #1
 80086a8:	d103      	bne.n	80086b2 <_raise_r+0x42>
 80086aa:	2316      	movs	r3, #22
 80086ac:	6003      	str	r3, [r0, #0]
 80086ae:	2001      	movs	r0, #1
 80086b0:	e7e7      	b.n	8008682 <_raise_r+0x12>
 80086b2:	2100      	movs	r1, #0
 80086b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80086b8:	4620      	mov	r0, r4
 80086ba:	4798      	blx	r3
 80086bc:	2000      	movs	r0, #0
 80086be:	e7e0      	b.n	8008682 <_raise_r+0x12>

080086c0 <raise>:
 80086c0:	4b02      	ldr	r3, [pc, #8]	@ (80086cc <raise+0xc>)
 80086c2:	4601      	mov	r1, r0
 80086c4:	6818      	ldr	r0, [r3, #0]
 80086c6:	f7ff bfd3 	b.w	8008670 <_raise_r>
 80086ca:	bf00      	nop
 80086cc:	20000018 	.word	0x20000018

080086d0 <_kill_r>:
 80086d0:	b538      	push	{r3, r4, r5, lr}
 80086d2:	4d07      	ldr	r5, [pc, #28]	@ (80086f0 <_kill_r+0x20>)
 80086d4:	2300      	movs	r3, #0
 80086d6:	4604      	mov	r4, r0
 80086d8:	4608      	mov	r0, r1
 80086da:	4611      	mov	r1, r2
 80086dc:	602b      	str	r3, [r5, #0]
 80086de:	f7f9 feab 	bl	8002438 <_kill>
 80086e2:	1c43      	adds	r3, r0, #1
 80086e4:	d102      	bne.n	80086ec <_kill_r+0x1c>
 80086e6:	682b      	ldr	r3, [r5, #0]
 80086e8:	b103      	cbz	r3, 80086ec <_kill_r+0x1c>
 80086ea:	6023      	str	r3, [r4, #0]
 80086ec:	bd38      	pop	{r3, r4, r5, pc}
 80086ee:	bf00      	nop
 80086f0:	200004b8 	.word	0x200004b8

080086f4 <_getpid_r>:
 80086f4:	f7f9 be98 	b.w	8002428 <_getpid>

080086f8 <_init>:
 80086f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086fa:	bf00      	nop
 80086fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086fe:	bc08      	pop	{r3}
 8008700:	469e      	mov	lr, r3
 8008702:	4770      	bx	lr

08008704 <_fini>:
 8008704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008706:	bf00      	nop
 8008708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800870a:	bc08      	pop	{r3}
 800870c:	469e      	mov	lr, r3
 800870e:	4770      	bx	lr
