INFO-FLOW: Workspace /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen opened at Tue May 23 10:46:44 IST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.53 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.63 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip
Execute     config_export -output=/home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.7 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output /home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip -rtl verilog 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 213.879 MB.
INFO: [HLS 200-10] Analyzing design file '../../meth1/cpr.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../meth1/cpr.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang ../../meth1/cpr.cpp -foptimization-record-file=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.cpp.clang.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.cpp.clang.err.log 
Command       ap_eval done; 2.51 sec.
INFO-FLOW: Done: GCC PP 39 time: 2.5 seconds per iteration
Execute       set_directive_top gen -name=gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/clang.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.83 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/.systemc_flag -fix-errors /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.84 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/all.directive.json -fix-errors /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.63 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.62 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.23 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.34 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp.clang.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.35 sec.
INFO: [HLS 200-10] Analyzing design file '../../meth1/datagen.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../meth1/datagen.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang ../../meth1/datagen.cpp -foptimization-record-file=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.cpp.clang.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top gen -name=gen 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/clang.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.87 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/.systemc_flag -fix-errors /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/all.directive.json -fix-errors /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.21 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.83 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.43 sec.
Command       clang_tidy done; 1.45 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.74 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp.clang.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.02 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.75 seconds. CPU system time: 1.4 seconds. Elapsed time: 18.36 seconds; current allocated memory: 214.410 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.0.bc -args  "/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.g.bc" "/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/cpr.g.bc /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/datagen.g.bc -o /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.0.bc > /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.21 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.21 sec.
Execute       run_link_or_opt -opt -out /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.1.lower.bc -args /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.1.lower.bc > /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 1.02 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.02 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.2.m1.bc -args /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.2.m1.bc > /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 4.89 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 4.89 sec.
Execute       run_link_or_opt -opt -out /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.3.fpc.bc -args /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=gen -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=gen -reflow-float-conversion -o /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.3.fpc.bc > /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.96 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.96 sec.
Execute       run_link_or_opt -out /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.4.m2.bc -args /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.4.m2.bc > /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.23 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.23 sec.
Execute       run_link_or_opt -opt -out /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.5.gdce.bc -args /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=gen 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=gen -o /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.5.gdce.bc > /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=gen -mllvm -hls-db-dir -mllvm /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.5.gdce.bc -o /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/.autopilot/db/a.g.ld.0.bc.clang.err.log 
INFO-FLOW: Workspace /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen opened at Wed May 24 16:17:16 IST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.91 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.16 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.58 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.55 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip
Execute     config_export -output=/home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.71 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output /home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip -rtl verilog 
Execute   source ./a81/solution_gen/directives.tcl 
INFO: [HLS 200-1510] Running: source ./a81/solution_gen/directives.tcl
Execute     set_directive_top -name gen gen 
INFO: [HLS 200-1510] Running: set_directive_top -name gen gen 
Command   ap_source done; 0.12 sec.
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.18 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.38 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.75 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.38 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 17.64 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen opened at Wed May 24 16:18:20 IST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.02 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.3 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip
Execute     config_export -output=/home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.4 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.24 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output /home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip -rtl verilog 
Execute   source ./a81/solution_gen/directives.tcl 
INFO: [HLS 200-1510] Running: source ./a81/solution_gen/directives.tcl
Execute     set_directive_top -name gen gen 
INFO: [HLS 200-1510] Running: set_directive_top -name gen gen 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.13 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.74 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.13 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 14.81 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen opened at Wed May 24 16:24:28 IST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.6 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.72 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip
Execute     config_export -output=/home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.83 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output /home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip -rtl verilog 
Execute   source ./a81/solution_gen/directives.tcl 
INFO: [HLS 200-1510] Running: source ./a81/solution_gen/directives.tcl
Execute     set_directive_top -name gen gen 
INFO: [HLS 200-1510] Running: set_directive_top -name gen gen 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.11 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.75 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.83 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.75 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 13.76 sec.
Execute cleanup_all 
