#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar  8 22:23:14 2023
# Process ID: 19596
# Current directory: D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 322.164 ; gain = 45.484
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/PROJECTS/FPGAImageProcessing/Inverter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 352.945 ; gain = 30.781
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 425.309 ; gain = 72.363
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27236 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 526.152 ; gain = 100.844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_inverter_0_3' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_inverter_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_inverter_0_3' (1#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_inverter_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_3' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_axi_dma_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_3' (2#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_axi_dma_0_3_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_3' requires 64 connections, but only 57 given [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:283]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_1' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_axi_uartlite_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_1' (3#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_axi_uartlite_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_4' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_clk_wiz_1_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_4' (4#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_clk_wiz_1_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_4' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_mdm_1_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_4' (5#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_mdm_1_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_3' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_microblaze_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_3' (6#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_microblaze_0_3_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_3' requires 71 connections, but only 64 given [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:382]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_intc_4' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_microblaze_0_axi_intc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_intc_4' (7#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_microblaze_0_axi_intc_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_4' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:732]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:2060]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (8#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 56 connections, but only 54 given [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:2283]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (9#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:2060]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:2340]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (10#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_auto_pc_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_1' requires 56 connections, but only 54 given [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:2563]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (11#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:2340]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:2620]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_0' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_0' (12#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_auto_cc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_0' requires 74 connections, but only 72 given [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:2911]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (13#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:2620]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1W07O72' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:2986]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (14#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_auto_pc_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_2' requires 56 connections, but only 53 given [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:3205]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1W07O72' (15#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:2986]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:3495]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_3' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_3' (16#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_auto_pc_3_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_3' requires 56 connections, but only 54 given [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:3718]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (17#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:3495]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_2REGHR' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:3775]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_2REGHR' (18#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:3775]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1R40M8T' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:3879]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1R40M8T' (19#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:3879]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_3DF69O' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:4004]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_4' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_auto_pc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_4' (20#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_auto_pc_4_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_4' requires 26 connections, but only 25 given [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:4111]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_3DF69O' (21#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:4004]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_3' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_3' (22#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_xbar_3_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_awready' does not match port width (4) of module 'design_1_xbar_3' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:2042]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_bresp' does not match port width (8) of module 'design_1_xbar_3' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:2046]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_bvalid' does not match port width (4) of module 'design_1_xbar_3' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:2047]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_wready' does not match port width (4) of module 'design_1_xbar_3' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:2055]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_3' requires 74 connections, but only 72 given [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:1985]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_4' (23#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:732]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:3261]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_4' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_dlmb_bram_if_cntlr_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_4' (24#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_dlmb_bram_if_cntlr_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_4' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_dlmb_v10_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_4' (25#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_dlmb_v10_4_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_4' requires 25 connections, but only 24 given [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:3407]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_4' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_ilmb_bram_if_cntlr_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_4' (26#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_ilmb_bram_if_cntlr_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_4' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_ilmb_v10_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_4' (27#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_ilmb_v10_4_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_4' requires 25 connections, but only 24 given [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:3453]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_4' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_lmb_bram_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_4' (28#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_lmb_bram_4_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_4' requires 16 connections, but only 14 given [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:3478]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (29#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:3261]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_xlconcat_4' [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_4/synth/design_1_microblaze_0_xlconcat_4.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (30#1) [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_xlconcat_4' (31#1) [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_4/synth/design_1_microblaze_0_xlconcat_4.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_mig_7series_0_3' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_mig_7series_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mig_7series_0_3' (32#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_mig_7series_0_3_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'design_1_mig_7series_0_3' requires 68 connections, but only 57 given [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:656]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_1_100M_4' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_rst_clk_wiz_1_100M_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_1_100M_4' (33#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_rst_clk_wiz_1_100M_4_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_4' requires 10 connections, but only 8 given [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:714]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_mig_7series_0_100M_2' [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_rst_mig_7series_0_100M_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_mig_7series_0_100M_2' (34#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/.Xil/Vivado-19596-LAPTOP-2FCFNK7J/realtime/design_1_rst_mig_7series_0_100M_2_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_100M' of module 'design_1_rst_mig_7series_0_100M_2' requires 10 connections, but only 6 given [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:723]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (35#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (36#1) [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In1[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s03_couplers_imp_3DF69O has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s03_couplers_imp_3DF69O has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 583.141 ; gain = 157.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 583.141 ; gain = 157.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 583.141 ; gain = 157.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_3/design_1_microblaze_0_3/design_1_microblaze_0_3_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_3/design_1_microblaze_0_3/design_1_microblaze_0_3_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_4/design_1_dlmb_v10_4/design_1_ilmb_v10_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_4/design_1_dlmb_v10_4/design_1_ilmb_v10_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_4/design_1_ilmb_v10_4/design_1_ilmb_v10_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_4/design_1_ilmb_v10_4/design_1_ilmb_v10_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_4/design_1_dlmb_bram_if_cntlr_4/design_1_dlmb_bram_if_cntlr_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_4/design_1_dlmb_bram_if_cntlr_4/design_1_dlmb_bram_if_cntlr_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_4/design_1_ilmb_bram_if_cntlr_4/design_1_dlmb_bram_if_cntlr_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_4/design_1_ilmb_bram_if_cntlr_4/design_1_dlmb_bram_if_cntlr_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_4/design_1_lmb_bram_4/design_1_lmb_bram_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_4/design_1_lmb_bram_4/design_1_lmb_bram_4_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3/design_1_xbar_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3/design_1_xbar_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_4/design_1_microblaze_0_axi_intc_4/design_1_microblaze_0_axi_intc_4_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_4/design_1_microblaze_0_axi_intc_4/design_1_microblaze_0_axi_intc_4_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_4/design_1_mdm_1_4/design_1_mdm_1_4_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_4/design_1_mdm_1_4/design_1_mdm_1_4_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_4/design_1_clk_wiz_1_4/design_1_clk_wiz_1_4_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_4/design_1_clk_wiz_1_4/design_1_clk_wiz_1_4_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_4/design_1_rst_clk_wiz_1_100M_4/design_1_rst_clk_wiz_1_100M_4_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_4/design_1_rst_clk_wiz_1_100M_4/design_1_rst_clk_wiz_1_100M_4_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_2/design_1_rst_mig_7series_0_100M_2/design_1_rst_mig_7series_0_100M_2_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_2/design_1_rst_mig_7series_0_100M_2/design_1_rst_mig_7series_0_100M_2_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_100M'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_inverter_0_3/design_1_inverter_0_3/design_1_inverter_0_3_in_context.xdc] for cell 'design_1_i/ImageProcessing_Unit'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_inverter_0_3/design_1_inverter_0_3/design_1_inverter_0_3_in_context.xdc] for cell 'design_1_i/ImageProcessing_Unit'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_3/design_1_axi_dma_0_3/design_1_axi_dma_0_3_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_3/design_1_axi_dma_0_3/design_1_axi_dma_0_3_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_4_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s03_couplers/auto_pc'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_4_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s03_couplers/auto_pc'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc'
Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 937.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 937.668 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.636 . Memory (MB): peak = 937.668 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:52 . Memory (MB): peak = 937.840 ; gain = 512.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:52 . Memory (MB): peak = 937.840 ; gain = 512.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_4/design_1_clk_wiz_1_4/design_1_clk_wiz_1_4_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_4/design_1_clk_wiz_1_4/design_1_clk_wiz_1_4_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[10]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[10]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[11]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[11]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[12]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[12]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[13]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[13]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[14]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[14]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[1]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[1]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[2]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[2]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[3]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[3]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[4]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[4]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[5]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[5]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[6]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[6]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[7]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[7]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[8]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[8]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[9]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[9]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[1]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[1]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[2]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[2]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_cas_n. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_cas_n. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_n[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ck_n[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_p[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ck_p[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_cke[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_cke[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[1]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[1]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[10]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[10]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[11]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[11]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[12]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[12]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[13]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[13]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[14]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[14]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[15]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[15]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[1]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[1]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[2]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[2]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[3]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[3]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[4]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[4]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[5]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[5]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[6]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[6]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[7]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[7]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[8]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[8]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[9]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[9]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[1]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[1]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[1]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[1]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_odt[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_odt[0]. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ras_n. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ras_n. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_reset_n. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_reset_n. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_we_n. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_we_n. (constraint file  d:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_3/design_1_mig_7series_0_3/design_1_mig_7series_0_3_in_context.xdc, line 103).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_mig_7series_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ImageProcessing_Unit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:52 . Memory (MB): peak = 937.840 ; gain = 512.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:53 . Memory (MB): peak = 937.840 ; gain = 512.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_4 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_4 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_4 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_4 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_4 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_4 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_4 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_4 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_4 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_4 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:55 . Memory (MB): peak = 937.840 ; gain = 512.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/sys_clk_i' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_0' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_1' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_2' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_3' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_4' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_clk' to pin 'design_1_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 12 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:18 . Memory (MB): peak = 939.715 ; gain = 514.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:18 . Memory (MB): peak = 940.059 ; gain = 514.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:01:19 . Memory (MB): peak = 950.871 ; gain = 525.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 950.871 ; gain = 525.562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 950.871 ; gain = 525.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 950.871 ; gain = 525.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 950.871 ; gain = 525.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 950.871 ; gain = 525.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 950.871 ; gain = 525.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |design_1_xbar_3                   |         1|
|2     |design_1_auto_pc_0                |         1|
|3     |design_1_auto_pc_1                |         1|
|4     |design_1_auto_cc_0                |         1|
|5     |design_1_auto_pc_2                |         1|
|6     |design_1_auto_pc_3                |         1|
|7     |design_1_auto_pc_4                |         1|
|8     |design_1_inverter_0_3             |         1|
|9     |design_1_axi_dma_0_3              |         1|
|10    |design_1_axi_uartlite_0_1         |         1|
|11    |design_1_clk_wiz_1_4              |         1|
|12    |design_1_mdm_1_4                  |         1|
|13    |design_1_microblaze_0_3           |         1|
|14    |design_1_microblaze_0_axi_intc_4  |         1|
|15    |design_1_mig_7series_0_3          |         1|
|16    |design_1_rst_clk_wiz_1_100M_4     |         1|
|17    |design_1_rst_mig_7series_0_100M_2 |         1|
|18    |design_1_dlmb_bram_if_cntlr_4     |         1|
|19    |design_1_dlmb_v10_4               |         1|
|20    |design_1_ilmb_bram_if_cntlr_4     |         1|
|21    |design_1_ilmb_v10_4               |         1|
|22    |design_1_lmb_bram_4               |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |design_1_auto_cc_0                |     1|
|2     |design_1_auto_pc_0                |     1|
|3     |design_1_auto_pc_1                |     1|
|4     |design_1_auto_pc_2                |     1|
|5     |design_1_auto_pc_3                |     1|
|6     |design_1_auto_pc_4                |     1|
|7     |design_1_axi_dma_0_3              |     1|
|8     |design_1_axi_uartlite_0_1         |     1|
|9     |design_1_clk_wiz_1_4              |     1|
|10    |design_1_dlmb_bram_if_cntlr_4     |     1|
|11    |design_1_dlmb_v10_4               |     1|
|12    |design_1_ilmb_bram_if_cntlr_4     |     1|
|13    |design_1_ilmb_v10_4               |     1|
|14    |design_1_inverter_0_3             |     1|
|15    |design_1_lmb_bram_4               |     1|
|16    |design_1_mdm_1_4                  |     1|
|17    |design_1_microblaze_0_3           |     1|
|18    |design_1_microblaze_0_axi_intc_4  |     1|
|19    |design_1_mig_7series_0_3          |     1|
|20    |design_1_rst_clk_wiz_1_100M_4     |     1|
|21    |design_1_rst_mig_7series_0_100M_2 |     1|
|22    |design_1_xbar_3                   |     1|
|23    |IBUF                              |     2|
|24    |OBUF                              |     1|
+------+----------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  3171|
|2     |  design_1_i                  |design_1                              |  3168|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_4    |  1803|
|4     |      m00_couplers            |m00_couplers_imp_8RVYHO               |   153|
|5     |      m01_couplers            |m01_couplers_imp_1UTB3Y5              |   153|
|6     |      m02_couplers            |m02_couplers_imp_7ANRHB               |   200|
|7     |      m03_couplers            |m03_couplers_imp_1W07O72              |   153|
|8     |      s00_couplers            |s00_couplers_imp_1RZP34U              |   205|
|9     |      s03_couplers            |s03_couplers_imp_3DF69O               |    99|
|10    |    microblaze_0_xlconcat     |design_1_microblaze_0_xlconcat_4      |     0|
|11    |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 950.871 ; gain = 525.562
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:55 . Memory (MB): peak = 950.871 ; gain = 170.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:01:26 . Memory (MB): peak = 950.871 ; gain = 525.562
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 970.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 85 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:33 . Memory (MB): peak = 970.641 ; gain = 545.332
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 970.641 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  8 22:26:00 2023...
