verilog-ovm-begin-re is a variable defined in `verilog-mode.el'.<br/>Its value is<br/>"\\(?:`ovm_\\(?:\\(?:component\\(?:_param\\)?\\|field\\|object\\(?:_param\\)?\\|sequencer?\\)_utils_begin\\)\\)"<br/><br/>  This variable may be risky if used as a file-local variable.<br/><br/>Documentation:<br/>Not documented as a variable.