@W: CG296 :"D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\play.v":20:9:20:19|Incomplete sensitivity list - assuming completeness
@W: CG290 :"D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\play.v":22:17:22:18|Referenced variable en is not in sensitivity list
@W: CL118 :"D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\play.v":22:4:22:5|Latch generated from always block for signal origin[13:0]; possible missing assignment in an if or case statement.
@W: CS263 :"D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.v":12:50:12:50|Port-width mismatch for port en. Formal has width 1, Actual 32
@W: CL118 :"D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.v":18:0:18:5|Latch generated from always block for signal play_enable; possible missing assignment in an if or case statement.
@W: CL249 :"D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\controller.v":12:4:12:9|Initial value is not supported on state machine state

