QuestaSim vlog 10.4c Compiler 2015.07 Jul 19 2015
Start time: 14:01:54 on May 09,2017
vlog "+define+RANDSEED=3" -work __work EXMEMmod.v IDEXmod.v IFIDmod.v MEMWBmod.v SignExtend11_16.v SignExtend5_16.v SignExtend8_16.v ZeroExtend11_16.v ZeroExtend5_16.v ZeroExtend8_16.v alu.v and16.v and2.v and3.v and4.v and5.v bit_rotate.v branch_ctrl.v cache.v cla16.v cla4.v clkrst.v dec3_8.v decode.v dff.v dff1.v dff16.v dff3.v dff5.v execute.v fetch.v final_memory.v forwarding_unit.v four_bank_mem.v hazard_detection.v inv16.v jump_ctrl.v left_rotate.v left_shift.v master_ctrl.v mem_system.v memc.v memory.v memory2c_align.v memv.v mux2_1.v mux2_1_16.v mux2_1_3.v mux4_1.v mux4_1_16.v mux4_1_3.v mux8_1.v mux8_1_16.v nand2.v not1.v or16.v or2.v or3.v or4.v or5.v proc.v proc_hier.v proc_hier_pbench.v quadmux2_1.v quadmux4_1.v quadmux8_1.v reg16.v rf.v rf_bypass.v right_rotate.v right_shift.v shifter.v shifter1.v shifter2.v shifter4.v shifter8.v writeback.v xor16.v xor2.v xor3.v zero_out.v 
-- Compiling module EXMEMmod
-- Compiling module IDEXmod
-- Compiling module IFIDmod
-- Compiling module MEMWBmod
-- Compiling module SignExtend11_16
-- Compiling module SignExtend5_16
-- Compiling module SignExtend8_16
-- Compiling module ZeroExtend11_16
-- Compiling module ZeroExtend5_16
-- Compiling module ZeroExtend8_16
-- Compiling module alu
-- Compiling module and16
-- Compiling module and2
-- Compiling module and3
-- Compiling module and4
-- Compiling module and5
-- Compiling module bit_rotate
-- Compiling module branch_ctrl
-- Compiling module cache
-- Compiling module cla16
-- Compiling module cla4
-- Compiling module clkrst
-- Compiling module dec3_8
-- Compiling module decode
-- Compiling module dff
-- Compiling module dff1
-- Compiling module dff16
-- Compiling module dff3
-- Compiling module dff5
-- Compiling module execute
-- Compiling module fetch
-- Compiling module final_memory
-- Compiling module forwarding_unit
-- Compiling module four_bank_mem
-- Compiling module hazard_detection
-- Compiling module inv16
-- Compiling module jump_ctrl
-- Compiling module left_rotate
-- Compiling module left_shift
-- Compiling module master_ctrl
-- Compiling module mem_system
-- Compiling module memc
-- Compiling module memory
-- Compiling module memory2c_align
-- Compiling module memv
-- Compiling module mux2_1
-- Compiling module mux2_1_16
-- Compiling module mux2_1_3
-- Compiling module mux4_1
-- Compiling module mux4_1_16
-- Compiling module mux4_1_3
-- Compiling module mux8_1
-- Compiling module mux8_1_16
-- Compiling module nand2
-- Compiling module not1
-- Compiling module or16
-- Compiling module or2
-- Compiling module or3
-- Compiling module or4
-- Compiling module or5
-- Compiling module proc
-- Compiling module proc_hier
-- Compiling module proc_hier_pbench
-- Compiling module quadmux2_1
-- Compiling module quadmux4_1
-- Compiling module quadmux8_1
-- Compiling module reg16
-- Compiling module rf
-- Compiling module rf_bypass
-- Compiling module right_rotate
-- Compiling module right_shift
-- Compiling module shifter
-- Compiling module shifter1
-- Compiling module shifter2
-- Compiling module shifter4
-- Compiling module shifter8
-- Compiling module writeback
-- Compiling module xor16
-- Compiling module xor2
-- Compiling module xor3
-- Compiling module zero_out

Top level modules:
	ZeroExtend11_16
	memory2c_align
	proc_hier_pbench
	shifter
End time: 14:01:54 on May 09,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:01:55 on May 09,2017
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:01:58 on May 09,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:01:59 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:00 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:01 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:02 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:03 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:04 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:05 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:06 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:07 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:07 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:09 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:09 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:10 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:11 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:12 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:13 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:14 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:15 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:16 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:17 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:18 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:19 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:20 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:21 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:22 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:23 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:25 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:26 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:27 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 6705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:28 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:29 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:29 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:31 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:32 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:33 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:34 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:35 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:36 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:38 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:38 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:39 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:40 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:41 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:42 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:43 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:44 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:45 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:46 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:48 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:48 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:50 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:50 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:52 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:53 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:54 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:55 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:56 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:57 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:02:59 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:02:59 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:00 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:01 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:02 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:03 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:06 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:06 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:09 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:09 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:11 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:12 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:13 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:14 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:15 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:17 on May 09,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:19 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:20 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:22 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:22 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:24 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:24 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:26 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:27 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:28 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:29 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:30 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:31 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:32 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:33 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:34 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:35 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:36 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:36 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:38 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:39 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:41 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:42 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:44 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:44 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:46 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:46 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:48 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:49 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:50 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 6105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:50 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:52 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:53 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:55 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:56 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:03:57 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:03:58 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:00 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:00 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:02 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:02 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:05 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:05 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:07 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:07 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:09 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:10 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:11 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:12 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:13 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:14 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:16 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:16 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:18 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:18 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:21 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:21 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:23 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:24 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:25 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:26 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:29 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:29 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:32 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:32 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:34 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:35 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:36 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:37 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:38 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:39 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:40 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:40 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:43 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:44 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:45 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:46 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:47 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:48 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:49 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:50 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:51 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:52 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:53 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 7705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:54 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:04:57 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:04:58 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:00 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:00 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:02 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:03 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:04 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:05 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:06 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:07 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:08 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:09 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:10 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:11 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:13 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:13 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:15 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:15 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:16 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 7305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:17 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:18 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 6105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:19 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:20 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:21 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:22 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:23 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:24 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:25 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:27 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:27 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:29 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:29 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:30 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:31 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:32 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:33 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:35 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:35 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:36 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:38 on May 09,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:39 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 10105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:40 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:41 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:43 on May 09,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:44 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 14905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:45 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:46 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:47 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:49 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:50 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:51 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:52 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:53 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:54 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:57 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:05:58 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:05:59 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:00 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:01 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:02 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:03 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:04 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:05 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:06 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:07 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:08 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:09 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:10 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:11 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 14905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:12 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:14 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:15 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:18 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:18 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:20 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:20 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:22 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 35105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:23 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:25 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:27 on May 09,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:28 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:29 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:30 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:32 on May 09,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:33 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:34 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:35 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:36 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:37 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:38 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:39 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:40 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:41 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:42 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:43 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:44 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:46 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:46 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:48 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:48 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:51 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:52 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:53 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:54 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:55 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 16105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:56 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:57 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:57 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:06:59 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:06:59 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:00 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:01 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:03 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:05 on May 09,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:06 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:06 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:09 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:09 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:11 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:11 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:13 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:13 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:15 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:16 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:17 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:18 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:19 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:20 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:21 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:22 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:24 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:24 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:27 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:27 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:29 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:30 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:32 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:32 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:33 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:34 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:36 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:37 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:39 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:39 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:41 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:42 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:43 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:44 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:46 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:46 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:48 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:48 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:50 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:51 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:52 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:52 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:53 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:54 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:56 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:57 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:07:58 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:07:59 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:00 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:01 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:02 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:03 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:04 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:05 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:06 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:07 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:09 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:10 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:11 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:12 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:13 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:14 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:16 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:17 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:19 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:20 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:22 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:22 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:24 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:25 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:26 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:27 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:28 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:29 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:30 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:31 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:32 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:33 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:34 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:35 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:36 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:36 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:38 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:38 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:40 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:41 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:44 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:45 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:46 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:47 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:48 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:49 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:52 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:53 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:55 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:56 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:08:59 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:08:59 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:09:01 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:09:02 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:09:03 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:09:04 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:09:05 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:09:05 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:09:07 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:09:08 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:09:09 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:09:10 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:09:11 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:09:12 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:09:13 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:09:14 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:09:16 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:09:16 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:09:18 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:09:18 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:09:20 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:09:20 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:09:22 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:09:23 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:09:25 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:09:26 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:09:28 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:09:28 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:09:30 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:09:31 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
