vhdl clock_generator_v4_00_a "C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_00_a\hdl\vhdl\dcm_module.vhd"
vhdl clock_generator_v4_00_a "C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_00_a\hdl\vhdl\pll_module.vhd"
vhdl clock_generator_v4_00_a "C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_00_a\hdl\vhdl\mmcm_module.vhd"
vhdl clock_generator_0_v4_00_a "C:\Datos\Proyecto\PlacaSpartan3A\Avnet\Avnet_UPC\hdl\elaborate\clock_generator_0_v4_00_a\hdl\vhdl\clock_generator.vhd"
vhdl work "C:\Datos\Proyecto\PlacaSpartan3A\Avnet\Avnet_UPC\hdl\clock_generator_0_wrapper.vhd"
