# UART实现

## UART_RX
```verilog
module UART_RX (
    input           clk,
    input           rst_n,
    input           en,
    input           rx,
    output reg[7:0] dout,
    output reg      resp
);

//tick: 1 / 10_000_000 second
parameter       FREQ            = 10_000_000;

//9600 bits per second, 1 bit: 1/9600 second
parameter       BPS             = 9600;

//COUNT = (1/9600) / 2*(1/10_000_000) = FREQ / BPS / 2
localparam      COUNT           = FREQ / BPS / 2;

//a count timer for generating Baud rate.
reg[15:0]       baud_count;
//Generated Baud rate clock.
reg             baud_clk;

//A 4 states machine
reg[1:0]        states_rx;
localparam      STATES_RX_START_BIT = 2'd0;
localparam      STATES_RX_TRANSFER  = 2'd1;
localparam      STATES_RX_STOP_BIT  = 2'd2;

reg[2:0]        dout_index;
reg             last_rx;

always @(posedge clk) begin
    if (clk) begin
        if (baud_count <= COUNT) begin
            baud_count <= baud_count + 1'b1;
        end else begin
            baud_count <= 16'd0;
            baud_clk <= ~baud_clk;
        end
    end
end

always @(posedge baud_clk) begin
    
end

always @(posedge baud_clk or negedge rst_n) begin
    if (!rst_n) begin
        resp                <= 1'b0;
        dout_index          <= 3'd0;
        baud_clk            <= 1'b0;
        last_rx             <= 1'b1;
        dout                <= 8'd0;
        states_rx           <= STATES_RX_START_BIT;
    end else begin
        if (en) begin
            case (states_rx)
                STATES_RX_START_BIT : begin
                    resp <= 1'b0;
                    if (last_rx & ~rx) begin
                        states_rx <= STATES_RX_TRANSFER;
                    end else begin
                        last_rx <= rx;
                    end
                end

                STATES_RX_TRANSFER : begin
                    dout[dout_index] <= rx;
                    if (dout_index == 3'd7) begin
                        dout_index <= 3'd0;
                        states_rx <= STATES_RX_STOP_BIT;
                    end else begin
                        dout_index <= dout_index + 1'b1;
                    end
                end

                STATES_RX_STOP_BIT : begin
                    resp <= 1'b1;
                    dout <= 8'd0;
                    states_rx <= STATES_RX_START_BIT;
                end

                default: states_rx <= STATES_RX_STOP_BIT;
            endcase
        end
    end
end

endmodule
```

## UART_TX
```vierlog
module UART_TX (
    input           clk,
    input           rst_n,
    input           en,
    input[7:0]      din,
    output reg      resp,
    output reg      tx
);

//tick: 1 / 10_000_000 second
parameter       FREQ            = 10_000_000;

//9600 bits per second, 1 bit: 1/9600 second
parameter       BPS             = 9600;

//COUNT = (1/9600) / 2*(1/10_000_000) = FREQ / BPS / 2
localparam      COUNT           = FREQ / BPS / 2;

//a count timer for generating Baud rate.
reg[15:0]       baud_count;
//Generated Baud rate clock.
reg             baud_clk;

//A 4 states machine
reg[1:0]        states_tx;
localparam      STATES_TX_START_BIT = 2'd0;
localparam      STATES_TX_TRANSFER  = 2'd1;
localparam      STATES_TX_STOP_BIT  = 2'd2;

reg[2:0]        din_index;

always @(posedge clk) begin
    if (clk) begin
        if (baud_count <= COUNT) begin
            baud_count <= baud_count + 1'b1;
        end else begin
            baud_count <= 16'd0;
            baud_clk <= ~baud_clk;
        end
    end
end

always @(posedge baud_clk or negedge rst_n) begin
    if (!rst_n) begin
        tx          <= 1'b1;
        resp        <= 1'b0;
        din_index <= 3'd0;
        baud_clk    <= 1'b0;
        states_tx   <= STATES_TX_START_BIT;
    end else begin
        if (en) begin
            case (states_tx)
                STATES_TX_START_BIT : begin
                    resp <= 1'b0;
                    tx <= 1'b0;
                    states_tx <= STATES_TX_TRANSFER;
                end

                STATES_TX_TRANSFER : begin
                    tx <= din[din_index];
                    if (din_index == 3'd7) begin
                        din_index <= 3'd0;
                        states_tx <= STATES_TX_STOP_BIT;
                    end else begin
                        din_index <= din_index + 1'b1;
                    end
                end

                STATES_TX_STOP_BIT : begin
                    tx <= 1'b1;
                    resp <= 1'b1;
                    states_tx <= STATES_TX_START_BIT;
                end

                default: states_tx <= STATES_TX_STOP_BIT;
            endcase
        end
    end
end

endmodule
```

## Top
```verilog
`include "uart_tx.v"
`include "uart_rx.v"

module TOP (
    input clk,
    input rst_n
);

reg             wen;
reg             ren;
reg[7:0]        wdata;
wire            tx;

initial begin
    wdata <= 8'd85;
end

UART_TX #(
    .FREQ(10_000_000),
    .BPS(9600)
) uart_tx(
    .clk(clk),
    .rst_n(rst_n),
    .en(wen),
    .din(wdata),
    .tx(tx)
);

UART_RX #(
    .FREQ(10_000_000),
    .BPS(9600)
) uart_rx (
    .clk(clk),
    .rst_n(rst_n),
    .en(ren),
    .rx(tx)
);

always begin
    #10
    ren <= 1'b1;
    wen <= 1'b1;
end

endmodule
```

## Test_Bench
```verilog
`timescale 10ns/1ns
`include "top.v"
module test_bench;

reg clk;
reg rst_n;

initial begin
    $dumpfile("wave.vcd");
    $dumpvars;
    clk <= 1'b0;
    rst_n <= 1'b1;
    #10 rst_n <= 1'b0;
    #10 rst_n <= 1'b1;
    #1000000 $finish;
end

always begin
    #5
    clk <= ~clk;
end

TOP top(
    .clk(clk),
    .rst_n(rst_n)
);

endmodule
```

## 参考
[CSDN UART](https://blog.csdn.net/wuzhikaidetb/article/details/114596930)