#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 20 19:14:24 2023
# Process ID: 40008
# Current directory: C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31584 C:\Users\Joshua\Dropbox\Tufts\Spring_2023\EE_156\RPU\RPU.xpr
# Log file: C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/vivado.log
# Journal file: C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU\vivado.jou
# Running On: DESKTOP-603T3DL, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34092 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.xpr
file mkdir C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new
close [ open C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/post_router.vhd w ]
add_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/post_router.vhd
close [ open C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_ctrl.vhd w ]
add_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_ctrl.vhd
set_property file_type Verilog [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_ctrl.vhd]
close [ open C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/pre_router.vhd w ]
add_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/pre_router.vhd
close [ open C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_layer.vhd w ]
add_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_layer.vhd
set_property file_type Verilog [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_layer.vhd]
close [ open C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/rpu.vhd w ]
add_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/rpu.vhd
set_property file_type Verilog [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/rpu.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/rpu.vhd]
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/post_router.vhd]
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_layer.vhd]
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_ctrl.vhd]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RPU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
add_files -norecurse C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu.vhd w ]
add_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu.vhd
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu.vhd]
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/pre_router.vhd]
export_ip_user_files -of_objects  [get_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_ctrl.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_ctrl.vhd
close [ open C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/normalizer.vhd w ]
add_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/normalizer.vhd
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/normalizer.vhd]
close [ open C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd w ]
add_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd
set_property file_type Verilog [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top NORMALIZER [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top NORMALIZER [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ALU_LAYER [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
