-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity SeedFilling1_Core is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    s_axi_ctrl_AWVALID : IN STD_LOGIC;
    s_axi_ctrl_AWREADY : OUT STD_LOGIC;
    s_axi_ctrl_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_ctrl_WVALID : IN STD_LOGIC;
    s_axi_ctrl_WREADY : OUT STD_LOGIC;
    s_axi_ctrl_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_ctrl_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_ctrl_ARVALID : IN STD_LOGIC;
    s_axi_ctrl_ARREADY : OUT STD_LOGIC;
    s_axi_ctrl_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_ctrl_RVALID : OUT STD_LOGIC;
    s_axi_ctrl_RREADY : IN STD_LOGIC;
    s_axi_ctrl_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_ctrl_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_ctrl_BVALID : OUT STD_LOGIC;
    s_axi_ctrl_BREADY : IN STD_LOGIC;
    s_axi_ctrl_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    src_axis_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_axis_TKEEP : IN STD_LOGIC_VECTOR (0 downto 0);
    src_axis_TSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
    src_axis_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    src_axis_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    src_axis_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    src_axis_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    dst_axis_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_axis_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
    dst_axis_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    dst_axis_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    dst_axis_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    dst_axis_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    dst_axis_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    src_axis_TVALID : IN STD_LOGIC;
    src_axis_TREADY : OUT STD_LOGIC;
    dst_axis_TVALID : OUT STD_LOGIC;
    dst_axis_TREADY : IN STD_LOGIC );
end;


architecture behav of SeedFilling1_Core is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "SeedFilling1_Core,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx690tffg1761-3,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.717062,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=512,HLS_SYN_DSP=1,HLS_SYN_FF=2141,HLS_SYN_LUT=3742,HLS_VERSION=2018_2}";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_S_AXI_WSTRB_WIDTH : INTEGER range 63 downto 0 := 4;
    constant C_S_AXI_ADDR_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal rows : STD_LOGIC_VECTOR (31 downto 0);
    signal cols : STD_LOGIC_VECTOR (31 downto 0);
    signal src_val_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_val_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal label_val_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal label_val_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Block_Mat_exit5_proc_U0_ap_start : STD_LOGIC;
    signal Block_Mat_exit5_proc_U0_ap_done : STD_LOGIC;
    signal Block_Mat_exit5_proc_U0_ap_continue : STD_LOGIC;
    signal Block_Mat_exit5_proc_U0_ap_idle : STD_LOGIC;
    signal Block_Mat_exit5_proc_U0_ap_ready : STD_LOGIC;
    signal Block_Mat_exit5_proc_U0_p_src_rows_V_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_Mat_exit5_proc_U0_p_src_rows_V_out_write : STD_LOGIC;
    signal Block_Mat_exit5_proc_U0_p_src_cols_V_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_Mat_exit5_proc_U0_p_src_cols_V_out_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_start : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_done : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_continue : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_idle : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_ready : STD_LOGIC;
    signal AXIvideo2Mat_U0_start_out : STD_LOGIC;
    signal AXIvideo2Mat_U0_start_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_src_axis_TREADY : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_rows_V_read : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_cols_V_read : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal AXIvideo2Mat_U0_img_data_stream_V_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_rows_V_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal AXIvideo2Mat_U0_img_rows_V_out_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_cols_V_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal AXIvideo2Mat_U0_img_cols_V_out_write : STD_LOGIC;
    signal Mat2Array2D_U0_ap_start : STD_LOGIC;
    signal Mat2Array2D_U0_ap_done : STD_LOGIC;
    signal Mat2Array2D_U0_ap_continue : STD_LOGIC;
    signal Mat2Array2D_U0_ap_idle : STD_LOGIC;
    signal Mat2Array2D_U0_ap_ready : STD_LOGIC;
    signal Mat2Array2D_U0_mat_rows_V_read : STD_LOGIC;
    signal Mat2Array2D_U0_mat_cols_V_read : STD_LOGIC;
    signal Mat2Array2D_U0_mat_data_stream_V_read : STD_LOGIC;
    signal Mat2Array2D_U0_arr_val_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal Mat2Array2D_U0_arr_val_ce0 : STD_LOGIC;
    signal Mat2Array2D_U0_arr_val_we0 : STD_LOGIC;
    signal Mat2Array2D_U0_arr_val_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Mat2Array2D_U0_arr_rows_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Mat2Array2D_U0_arr_rows_write : STD_LOGIC;
    signal Mat2Array2D_U0_arr_cols_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Mat2Array2D_U0_arr_cols_write : STD_LOGIC;
    signal ap_channel_done_src_val : STD_LOGIC;
    signal Mat2Array2D_U0_arr_val_full_n : STD_LOGIC;
    signal SeedFilling_U0_ap_start : STD_LOGIC;
    signal SeedFilling_U0_ap_done : STD_LOGIC;
    signal SeedFilling_U0_ap_continue : STD_LOGIC;
    signal SeedFilling_U0_ap_idle : STD_LOGIC;
    signal SeedFilling_U0_ap_ready : STD_LOGIC;
    signal SeedFilling_U0_src_val_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal SeedFilling_U0_src_val_ce0 : STD_LOGIC;
    signal SeedFilling_U0_src_rows_read : STD_LOGIC;
    signal SeedFilling_U0_src_cols_read : STD_LOGIC;
    signal SeedFilling_U0_label_val_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal SeedFilling_U0_label_val_ce0 : STD_LOGIC;
    signal SeedFilling_U0_label_val_we0 : STD_LOGIC;
    signal SeedFilling_U0_label_val_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal SeedFilling_U0_num : STD_LOGIC_VECTOR (31 downto 0);
    signal SeedFilling_U0_num_ap_vld : STD_LOGIC;
    signal SeedFilling_U0_label_rows_din : STD_LOGIC_VECTOR (31 downto 0);
    signal SeedFilling_U0_label_rows_write : STD_LOGIC;
    signal SeedFilling_U0_label_cols_din : STD_LOGIC_VECTOR (31 downto 0);
    signal SeedFilling_U0_label_cols_write : STD_LOGIC;
    signal ap_channel_done_label_val : STD_LOGIC;
    signal SeedFilling_U0_label_val_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_label_val : STD_LOGIC := '0';
    signal ap_sync_channel_write_label_val : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal Array2D2Mat_U0_ap_start : STD_LOGIC;
    signal Array2D2Mat_U0_ap_done : STD_LOGIC;
    signal Array2D2Mat_U0_ap_continue : STD_LOGIC;
    signal Array2D2Mat_U0_ap_idle : STD_LOGIC;
    signal Array2D2Mat_U0_ap_ready : STD_LOGIC;
    signal Array2D2Mat_U0_start_out : STD_LOGIC;
    signal Array2D2Mat_U0_start_write : STD_LOGIC;
    signal Array2D2Mat_U0_arr_val_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal Array2D2Mat_U0_arr_val_ce0 : STD_LOGIC;
    signal Array2D2Mat_U0_arr_rows_read : STD_LOGIC;
    signal Array2D2Mat_U0_arr_cols_read : STD_LOGIC;
    signal Array2D2Mat_U0_mat_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Array2D2Mat_U0_mat_data_stream_V_write : STD_LOGIC;
    signal Array2D2Mat_U0_mat_rows_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Array2D2Mat_U0_mat_rows_V_write : STD_LOGIC;
    signal Array2D2Mat_U0_mat_cols_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Array2D2Mat_U0_mat_cols_V_write : STD_LOGIC;
    signal Mat2AXIvideo_U0_ap_start : STD_LOGIC;
    signal Mat2AXIvideo_U0_ap_done : STD_LOGIC;
    signal Mat2AXIvideo_U0_ap_continue : STD_LOGIC;
    signal Mat2AXIvideo_U0_ap_idle : STD_LOGIC;
    signal Mat2AXIvideo_U0_ap_ready : STD_LOGIC;
    signal Mat2AXIvideo_U0_img_rows_V_read : STD_LOGIC;
    signal Mat2AXIvideo_U0_img_cols_V_read : STD_LOGIC;
    signal Mat2AXIvideo_U0_img_data_stream_V_read : STD_LOGIC;
    signal Mat2AXIvideo_U0_dst_axis_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Mat2AXIvideo_U0_dst_axis_TVALID : STD_LOGIC;
    signal Mat2AXIvideo_U0_dst_axis_TKEEP : STD_LOGIC_VECTOR (0 downto 0);
    signal Mat2AXIvideo_U0_dst_axis_TSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal Mat2AXIvideo_U0_dst_axis_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Mat2AXIvideo_U0_dst_axis_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal Mat2AXIvideo_U0_dst_axis_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal Mat2AXIvideo_U0_dst_axis_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal src_val_i_full_n : STD_LOGIC;
    signal src_val_t_empty_n : STD_LOGIC;
    signal label_val_i_full_n : STD_LOGIC;
    signal label_val_t_empty_n : STD_LOGIC;
    signal p_src_rows_V_c_full_n : STD_LOGIC;
    signal p_src_rows_V_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_rows_V_c_empty_n : STD_LOGIC;
    signal p_src_cols_V_c_full_n : STD_LOGIC;
    signal p_src_cols_V_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_cols_V_c_empty_n : STD_LOGIC;
    signal p_src_data_stream_0_s_full_n : STD_LOGIC;
    signal p_src_data_stream_0_s_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_data_stream_0_s_empty_n : STD_LOGIC;
    signal p_src_rows_V_c17_full_n : STD_LOGIC;
    signal p_src_rows_V_c17_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_rows_V_c17_empty_n : STD_LOGIC;
    signal p_src_cols_V_c18_full_n : STD_LOGIC;
    signal p_src_cols_V_c18_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_cols_V_c18_empty_n : STD_LOGIC;
    signal src_rows_c_full_n : STD_LOGIC;
    signal src_rows_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal src_rows_c_empty_n : STD_LOGIC;
    signal src_cols_c_full_n : STD_LOGIC;
    signal src_cols_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal src_cols_c_empty_n : STD_LOGIC;
    signal label_rows_c_full_n : STD_LOGIC;
    signal label_rows_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal label_rows_c_empty_n : STD_LOGIC;
    signal label_cols_c_full_n : STD_LOGIC;
    signal label_cols_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal label_cols_c_empty_n : STD_LOGIC;
    signal p_label_data_stream_0_full_n : STD_LOGIC;
    signal p_label_data_stream_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal p_label_data_stream_0_empty_n : STD_LOGIC;
    signal p_label_rows_V_c_full_n : STD_LOGIC;
    signal p_label_rows_V_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_label_rows_V_c_empty_n : STD_LOGIC;
    signal p_label_cols_V_c_full_n : STD_LOGIC;
    signal p_label_cols_V_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_label_cols_V_c_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_AXIvideo2Mat_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_AXIvideo2Mat_U0_ap_ready : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Block_Mat_exit5_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_Mat_exit5_proc_U0_ap_ready : STD_LOGIC;
    signal Block_Mat_exit5_proc_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal Block_Mat_exit5_proc_U0_start_full_n : STD_LOGIC;
    signal Block_Mat_exit5_proc_U0_start_write : STD_LOGIC;
    signal start_for_Mat2Array2D_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mat2Array2D_U0_full_n : STD_LOGIC;
    signal start_for_Mat2Array2D_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mat2Array2D_U0_empty_n : STD_LOGIC;
    signal Mat2Array2D_U0_start_full_n : STD_LOGIC;
    signal Mat2Array2D_U0_start_write : STD_LOGIC;
    signal SeedFilling_U0_start_full_n : STD_LOGIC;
    signal SeedFilling_U0_start_write : STD_LOGIC;
    signal start_for_Mat2AXIvideo_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mat2AXIvideo_U0_full_n : STD_LOGIC;
    signal start_for_Mat2AXIvideo_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mat2AXIvideo_U0_empty_n : STD_LOGIC;
    signal Mat2AXIvideo_U0_start_full_n : STD_LOGIC;
    signal Mat2AXIvideo_U0_start_write : STD_LOGIC;

    component Block_Mat_exit5_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rows : IN STD_LOGIC_VECTOR (31 downto 0);
        cols : IN STD_LOGIC_VECTOR (31 downto 0);
        p_src_rows_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_src_rows_V_out_full_n : IN STD_LOGIC;
        p_src_rows_V_out_write : OUT STD_LOGIC;
        p_src_cols_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_src_cols_V_out_full_n : IN STD_LOGIC;
        p_src_cols_V_out_write : OUT STD_LOGIC );
    end component;


    component AXIvideo2Mat IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        src_axis_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        src_axis_TVALID : IN STD_LOGIC;
        src_axis_TREADY : OUT STD_LOGIC;
        src_axis_TKEEP : IN STD_LOGIC_VECTOR (0 downto 0);
        src_axis_TSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        src_axis_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        src_axis_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        src_axis_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        src_axis_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        img_rows_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        img_rows_V_empty_n : IN STD_LOGIC;
        img_rows_V_read : OUT STD_LOGIC;
        img_cols_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        img_cols_V_empty_n : IN STD_LOGIC;
        img_cols_V_read : OUT STD_LOGIC;
        img_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_data_stream_V_full_n : IN STD_LOGIC;
        img_data_stream_V_write : OUT STD_LOGIC;
        img_rows_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        img_rows_V_out_full_n : IN STD_LOGIC;
        img_rows_V_out_write : OUT STD_LOGIC;
        img_cols_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        img_cols_V_out_full_n : IN STD_LOGIC;
        img_cols_V_out_write : OUT STD_LOGIC );
    end component;


    component Mat2Array2D IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mat_rows_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mat_rows_V_empty_n : IN STD_LOGIC;
        mat_rows_V_read : OUT STD_LOGIC;
        mat_cols_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mat_cols_V_empty_n : IN STD_LOGIC;
        mat_cols_V_read : OUT STD_LOGIC;
        mat_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        mat_data_stream_V_empty_n : IN STD_LOGIC;
        mat_data_stream_V_read : OUT STD_LOGIC;
        arr_val_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        arr_val_ce0 : OUT STD_LOGIC;
        arr_val_we0 : OUT STD_LOGIC;
        arr_val_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        arr_rows_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        arr_rows_full_n : IN STD_LOGIC;
        arr_rows_write : OUT STD_LOGIC;
        arr_cols_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        arr_cols_full_n : IN STD_LOGIC;
        arr_cols_write : OUT STD_LOGIC );
    end component;


    component SeedFilling IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_val_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        src_val_ce0 : OUT STD_LOGIC;
        src_val_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        src_rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        src_rows_empty_n : IN STD_LOGIC;
        src_rows_read : OUT STD_LOGIC;
        src_cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        src_cols_empty_n : IN STD_LOGIC;
        src_cols_read : OUT STD_LOGIC;
        label_val_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        label_val_ce0 : OUT STD_LOGIC;
        label_val_we0 : OUT STD_LOGIC;
        label_val_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        label_val_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        num : OUT STD_LOGIC_VECTOR (31 downto 0);
        num_ap_vld : OUT STD_LOGIC;
        label_rows_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        label_rows_full_n : IN STD_LOGIC;
        label_rows_write : OUT STD_LOGIC;
        label_cols_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        label_cols_full_n : IN STD_LOGIC;
        label_cols_write : OUT STD_LOGIC );
    end component;


    component Array2D2Mat IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        arr_val_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        arr_val_ce0 : OUT STD_LOGIC;
        arr_val_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        arr_rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        arr_rows_empty_n : IN STD_LOGIC;
        arr_rows_read : OUT STD_LOGIC;
        arr_cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        arr_cols_empty_n : IN STD_LOGIC;
        arr_cols_read : OUT STD_LOGIC;
        mat_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        mat_data_stream_V_full_n : IN STD_LOGIC;
        mat_data_stream_V_write : OUT STD_LOGIC;
        mat_rows_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mat_rows_V_full_n : IN STD_LOGIC;
        mat_rows_V_write : OUT STD_LOGIC;
        mat_cols_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mat_cols_V_full_n : IN STD_LOGIC;
        mat_cols_V_write : OUT STD_LOGIC );
    end component;


    component Mat2AXIvideo IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_rows_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        img_rows_V_empty_n : IN STD_LOGIC;
        img_rows_V_read : OUT STD_LOGIC;
        img_cols_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        img_cols_V_empty_n : IN STD_LOGIC;
        img_cols_V_read : OUT STD_LOGIC;
        img_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        img_data_stream_V_empty_n : IN STD_LOGIC;
        img_data_stream_V_read : OUT STD_LOGIC;
        dst_axis_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_axis_TVALID : OUT STD_LOGIC;
        dst_axis_TREADY : IN STD_LOGIC;
        dst_axis_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
        dst_axis_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        dst_axis_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        dst_axis_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        dst_axis_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        dst_axis_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component SeedFilling1_CoreeOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (17 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (17 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w8_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Mat2Arrg8j IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Mat2AXIhbi IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component SeedFilling1_Core_ctrl_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        rows : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols : OUT STD_LOGIC_VECTOR (31 downto 0);
        num : IN STD_LOGIC_VECTOR (31 downto 0);
        num_ap_vld : IN STD_LOGIC );
    end component;



begin
    SeedFilling1_Core_ctrl_s_axi_U : component SeedFilling1_Core_ctrl_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_ctrl_AWVALID,
        AWREADY => s_axi_ctrl_AWREADY,
        AWADDR => s_axi_ctrl_AWADDR,
        WVALID => s_axi_ctrl_WVALID,
        WREADY => s_axi_ctrl_WREADY,
        WDATA => s_axi_ctrl_WDATA,
        WSTRB => s_axi_ctrl_WSTRB,
        ARVALID => s_axi_ctrl_ARVALID,
        ARREADY => s_axi_ctrl_ARREADY,
        ARADDR => s_axi_ctrl_ARADDR,
        RVALID => s_axi_ctrl_RVALID,
        RREADY => s_axi_ctrl_RREADY,
        RDATA => s_axi_ctrl_RDATA,
        RRESP => s_axi_ctrl_RRESP,
        BVALID => s_axi_ctrl_BVALID,
        BREADY => s_axi_ctrl_BREADY,
        BRESP => s_axi_ctrl_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        rows => rows,
        cols => cols,
        num => SeedFilling_U0_num,
        num_ap_vld => SeedFilling_U0_num_ap_vld);

    src_val_U : component SeedFilling1_CoreeOg
    generic map (
        DataWidth => 8,
        AddressRange => 250000,
        AddressWidth => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => Mat2Array2D_U0_arr_val_address0,
        i_ce0 => Mat2Array2D_U0_arr_val_ce0,
        i_we0 => Mat2Array2D_U0_arr_val_we0,
        i_d0 => Mat2Array2D_U0_arr_val_d0,
        i_q0 => src_val_i_q0,
        t_address0 => SeedFilling_U0_src_val_address0,
        t_ce0 => SeedFilling_U0_src_val_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => src_val_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => src_val_i_full_n,
        i_write => Mat2Array2D_U0_ap_done,
        t_empty_n => src_val_t_empty_n,
        t_read => SeedFilling_U0_ap_ready);

    label_val_U : component SeedFilling1_CoreeOg
    generic map (
        DataWidth => 8,
        AddressRange => 250000,
        AddressWidth => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => SeedFilling_U0_label_val_address0,
        i_ce0 => SeedFilling_U0_label_val_ce0,
        i_we0 => SeedFilling_U0_label_val_we0,
        i_d0 => SeedFilling_U0_label_val_d0,
        i_q0 => label_val_i_q0,
        t_address0 => Array2D2Mat_U0_arr_val_address0,
        t_ce0 => Array2D2Mat_U0_arr_val_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => label_val_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => label_val_i_full_n,
        i_write => ap_channel_done_label_val,
        t_empty_n => label_val_t_empty_n,
        t_read => Array2D2Mat_U0_ap_ready);

    Block_Mat_exit5_proc_U0 : component Block_Mat_exit5_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_Mat_exit5_proc_U0_ap_start,
        ap_done => Block_Mat_exit5_proc_U0_ap_done,
        ap_continue => Block_Mat_exit5_proc_U0_ap_continue,
        ap_idle => Block_Mat_exit5_proc_U0_ap_idle,
        ap_ready => Block_Mat_exit5_proc_U0_ap_ready,
        rows => rows,
        cols => cols,
        p_src_rows_V_out_din => Block_Mat_exit5_proc_U0_p_src_rows_V_out_din,
        p_src_rows_V_out_full_n => p_src_rows_V_c_full_n,
        p_src_rows_V_out_write => Block_Mat_exit5_proc_U0_p_src_rows_V_out_write,
        p_src_cols_V_out_din => Block_Mat_exit5_proc_U0_p_src_cols_V_out_din,
        p_src_cols_V_out_full_n => p_src_cols_V_c_full_n,
        p_src_cols_V_out_write => Block_Mat_exit5_proc_U0_p_src_cols_V_out_write);

    AXIvideo2Mat_U0 : component AXIvideo2Mat
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => AXIvideo2Mat_U0_ap_start,
        start_full_n => start_for_Mat2Array2D_U0_full_n,
        ap_done => AXIvideo2Mat_U0_ap_done,
        ap_continue => AXIvideo2Mat_U0_ap_continue,
        ap_idle => AXIvideo2Mat_U0_ap_idle,
        ap_ready => AXIvideo2Mat_U0_ap_ready,
        start_out => AXIvideo2Mat_U0_start_out,
        start_write => AXIvideo2Mat_U0_start_write,
        src_axis_TDATA => src_axis_TDATA,
        src_axis_TVALID => src_axis_TVALID,
        src_axis_TREADY => AXIvideo2Mat_U0_src_axis_TREADY,
        src_axis_TKEEP => src_axis_TKEEP,
        src_axis_TSTRB => src_axis_TSTRB,
        src_axis_TUSER => src_axis_TUSER,
        src_axis_TLAST => src_axis_TLAST,
        src_axis_TID => src_axis_TID,
        src_axis_TDEST => src_axis_TDEST,
        img_rows_V_dout => p_src_rows_V_c_dout,
        img_rows_V_empty_n => p_src_rows_V_c_empty_n,
        img_rows_V_read => AXIvideo2Mat_U0_img_rows_V_read,
        img_cols_V_dout => p_src_cols_V_c_dout,
        img_cols_V_empty_n => p_src_cols_V_c_empty_n,
        img_cols_V_read => AXIvideo2Mat_U0_img_cols_V_read,
        img_data_stream_V_din => AXIvideo2Mat_U0_img_data_stream_V_din,
        img_data_stream_V_full_n => p_src_data_stream_0_s_full_n,
        img_data_stream_V_write => AXIvideo2Mat_U0_img_data_stream_V_write,
        img_rows_V_out_din => AXIvideo2Mat_U0_img_rows_V_out_din,
        img_rows_V_out_full_n => p_src_rows_V_c17_full_n,
        img_rows_V_out_write => AXIvideo2Mat_U0_img_rows_V_out_write,
        img_cols_V_out_din => AXIvideo2Mat_U0_img_cols_V_out_din,
        img_cols_V_out_full_n => p_src_cols_V_c18_full_n,
        img_cols_V_out_write => AXIvideo2Mat_U0_img_cols_V_out_write);

    Mat2Array2D_U0 : component Mat2Array2D
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Mat2Array2D_U0_ap_start,
        ap_done => Mat2Array2D_U0_ap_done,
        ap_continue => Mat2Array2D_U0_ap_continue,
        ap_idle => Mat2Array2D_U0_ap_idle,
        ap_ready => Mat2Array2D_U0_ap_ready,
        mat_rows_V_dout => p_src_rows_V_c17_dout,
        mat_rows_V_empty_n => p_src_rows_V_c17_empty_n,
        mat_rows_V_read => Mat2Array2D_U0_mat_rows_V_read,
        mat_cols_V_dout => p_src_cols_V_c18_dout,
        mat_cols_V_empty_n => p_src_cols_V_c18_empty_n,
        mat_cols_V_read => Mat2Array2D_U0_mat_cols_V_read,
        mat_data_stream_V_dout => p_src_data_stream_0_s_dout,
        mat_data_stream_V_empty_n => p_src_data_stream_0_s_empty_n,
        mat_data_stream_V_read => Mat2Array2D_U0_mat_data_stream_V_read,
        arr_val_address0 => Mat2Array2D_U0_arr_val_address0,
        arr_val_ce0 => Mat2Array2D_U0_arr_val_ce0,
        arr_val_we0 => Mat2Array2D_U0_arr_val_we0,
        arr_val_d0 => Mat2Array2D_U0_arr_val_d0,
        arr_rows_din => Mat2Array2D_U0_arr_rows_din,
        arr_rows_full_n => src_rows_c_full_n,
        arr_rows_write => Mat2Array2D_U0_arr_rows_write,
        arr_cols_din => Mat2Array2D_U0_arr_cols_din,
        arr_cols_full_n => src_cols_c_full_n,
        arr_cols_write => Mat2Array2D_U0_arr_cols_write);

    SeedFilling_U0 : component SeedFilling
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => SeedFilling_U0_ap_start,
        ap_done => SeedFilling_U0_ap_done,
        ap_continue => SeedFilling_U0_ap_continue,
        ap_idle => SeedFilling_U0_ap_idle,
        ap_ready => SeedFilling_U0_ap_ready,
        src_val_address0 => SeedFilling_U0_src_val_address0,
        src_val_ce0 => SeedFilling_U0_src_val_ce0,
        src_val_q0 => src_val_t_q0,
        src_rows_dout => src_rows_c_dout,
        src_rows_empty_n => src_rows_c_empty_n,
        src_rows_read => SeedFilling_U0_src_rows_read,
        src_cols_dout => src_cols_c_dout,
        src_cols_empty_n => src_cols_c_empty_n,
        src_cols_read => SeedFilling_U0_src_cols_read,
        label_val_address0 => SeedFilling_U0_label_val_address0,
        label_val_ce0 => SeedFilling_U0_label_val_ce0,
        label_val_we0 => SeedFilling_U0_label_val_we0,
        label_val_d0 => SeedFilling_U0_label_val_d0,
        label_val_q0 => label_val_i_q0,
        num => SeedFilling_U0_num,
        num_ap_vld => SeedFilling_U0_num_ap_vld,
        label_rows_din => SeedFilling_U0_label_rows_din,
        label_rows_full_n => label_rows_c_full_n,
        label_rows_write => SeedFilling_U0_label_rows_write,
        label_cols_din => SeedFilling_U0_label_cols_din,
        label_cols_full_n => label_cols_c_full_n,
        label_cols_write => SeedFilling_U0_label_cols_write);

    Array2D2Mat_U0 : component Array2D2Mat
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Array2D2Mat_U0_ap_start,
        start_full_n => start_for_Mat2AXIvideo_U0_full_n,
        ap_done => Array2D2Mat_U0_ap_done,
        ap_continue => Array2D2Mat_U0_ap_continue,
        ap_idle => Array2D2Mat_U0_ap_idle,
        ap_ready => Array2D2Mat_U0_ap_ready,
        start_out => Array2D2Mat_U0_start_out,
        start_write => Array2D2Mat_U0_start_write,
        arr_val_address0 => Array2D2Mat_U0_arr_val_address0,
        arr_val_ce0 => Array2D2Mat_U0_arr_val_ce0,
        arr_val_q0 => label_val_t_q0,
        arr_rows_dout => label_rows_c_dout,
        arr_rows_empty_n => label_rows_c_empty_n,
        arr_rows_read => Array2D2Mat_U0_arr_rows_read,
        arr_cols_dout => label_cols_c_dout,
        arr_cols_empty_n => label_cols_c_empty_n,
        arr_cols_read => Array2D2Mat_U0_arr_cols_read,
        mat_data_stream_V_din => Array2D2Mat_U0_mat_data_stream_V_din,
        mat_data_stream_V_full_n => p_label_data_stream_0_full_n,
        mat_data_stream_V_write => Array2D2Mat_U0_mat_data_stream_V_write,
        mat_rows_V_din => Array2D2Mat_U0_mat_rows_V_din,
        mat_rows_V_full_n => p_label_rows_V_c_full_n,
        mat_rows_V_write => Array2D2Mat_U0_mat_rows_V_write,
        mat_cols_V_din => Array2D2Mat_U0_mat_cols_V_din,
        mat_cols_V_full_n => p_label_cols_V_c_full_n,
        mat_cols_V_write => Array2D2Mat_U0_mat_cols_V_write);

    Mat2AXIvideo_U0 : component Mat2AXIvideo
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Mat2AXIvideo_U0_ap_start,
        ap_done => Mat2AXIvideo_U0_ap_done,
        ap_continue => Mat2AXIvideo_U0_ap_continue,
        ap_idle => Mat2AXIvideo_U0_ap_idle,
        ap_ready => Mat2AXIvideo_U0_ap_ready,
        img_rows_V_dout => p_label_rows_V_c_dout,
        img_rows_V_empty_n => p_label_rows_V_c_empty_n,
        img_rows_V_read => Mat2AXIvideo_U0_img_rows_V_read,
        img_cols_V_dout => p_label_cols_V_c_dout,
        img_cols_V_empty_n => p_label_cols_V_c_empty_n,
        img_cols_V_read => Mat2AXIvideo_U0_img_cols_V_read,
        img_data_stream_V_dout => p_label_data_stream_0_dout,
        img_data_stream_V_empty_n => p_label_data_stream_0_empty_n,
        img_data_stream_V_read => Mat2AXIvideo_U0_img_data_stream_V_read,
        dst_axis_TDATA => Mat2AXIvideo_U0_dst_axis_TDATA,
        dst_axis_TVALID => Mat2AXIvideo_U0_dst_axis_TVALID,
        dst_axis_TREADY => dst_axis_TREADY,
        dst_axis_TKEEP => Mat2AXIvideo_U0_dst_axis_TKEEP,
        dst_axis_TSTRB => Mat2AXIvideo_U0_dst_axis_TSTRB,
        dst_axis_TUSER => Mat2AXIvideo_U0_dst_axis_TUSER,
        dst_axis_TLAST => Mat2AXIvideo_U0_dst_axis_TLAST,
        dst_axis_TID => Mat2AXIvideo_U0_dst_axis_TID,
        dst_axis_TDEST => Mat2AXIvideo_U0_dst_axis_TDEST);

    p_src_rows_V_c_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_Mat_exit5_proc_U0_p_src_rows_V_out_din,
        if_full_n => p_src_rows_V_c_full_n,
        if_write => Block_Mat_exit5_proc_U0_p_src_rows_V_out_write,
        if_dout => p_src_rows_V_c_dout,
        if_empty_n => p_src_rows_V_c_empty_n,
        if_read => AXIvideo2Mat_U0_img_rows_V_read);

    p_src_cols_V_c_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_Mat_exit5_proc_U0_p_src_cols_V_out_din,
        if_full_n => p_src_cols_V_c_full_n,
        if_write => Block_Mat_exit5_proc_U0_p_src_cols_V_out_write,
        if_dout => p_src_cols_V_c_dout,
        if_empty_n => p_src_cols_V_c_empty_n,
        if_read => AXIvideo2Mat_U0_img_cols_V_read);

    p_src_data_stream_0_s_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2Mat_U0_img_data_stream_V_din,
        if_full_n => p_src_data_stream_0_s_full_n,
        if_write => AXIvideo2Mat_U0_img_data_stream_V_write,
        if_dout => p_src_data_stream_0_s_dout,
        if_empty_n => p_src_data_stream_0_s_empty_n,
        if_read => Mat2Array2D_U0_mat_data_stream_V_read);

    p_src_rows_V_c17_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2Mat_U0_img_rows_V_out_din,
        if_full_n => p_src_rows_V_c17_full_n,
        if_write => AXIvideo2Mat_U0_img_rows_V_out_write,
        if_dout => p_src_rows_V_c17_dout,
        if_empty_n => p_src_rows_V_c17_empty_n,
        if_read => Mat2Array2D_U0_mat_rows_V_read);

    p_src_cols_V_c18_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2Mat_U0_img_cols_V_out_din,
        if_full_n => p_src_cols_V_c18_full_n,
        if_write => AXIvideo2Mat_U0_img_cols_V_out_write,
        if_dout => p_src_cols_V_c18_dout,
        if_empty_n => p_src_cols_V_c18_empty_n,
        if_read => Mat2Array2D_U0_mat_cols_V_read);

    src_rows_c_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mat2Array2D_U0_arr_rows_din,
        if_full_n => src_rows_c_full_n,
        if_write => Mat2Array2D_U0_arr_rows_write,
        if_dout => src_rows_c_dout,
        if_empty_n => src_rows_c_empty_n,
        if_read => SeedFilling_U0_src_rows_read);

    src_cols_c_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mat2Array2D_U0_arr_cols_din,
        if_full_n => src_cols_c_full_n,
        if_write => Mat2Array2D_U0_arr_cols_write,
        if_dout => src_cols_c_dout,
        if_empty_n => src_cols_c_empty_n,
        if_read => SeedFilling_U0_src_cols_read);

    label_rows_c_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => SeedFilling_U0_label_rows_din,
        if_full_n => label_rows_c_full_n,
        if_write => SeedFilling_U0_label_rows_write,
        if_dout => label_rows_c_dout,
        if_empty_n => label_rows_c_empty_n,
        if_read => Array2D2Mat_U0_arr_rows_read);

    label_cols_c_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => SeedFilling_U0_label_cols_din,
        if_full_n => label_cols_c_full_n,
        if_write => SeedFilling_U0_label_cols_write,
        if_dout => label_cols_c_dout,
        if_empty_n => label_cols_c_empty_n,
        if_read => Array2D2Mat_U0_arr_cols_read);

    p_label_data_stream_0_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Array2D2Mat_U0_mat_data_stream_V_din,
        if_full_n => p_label_data_stream_0_full_n,
        if_write => Array2D2Mat_U0_mat_data_stream_V_write,
        if_dout => p_label_data_stream_0_dout,
        if_empty_n => p_label_data_stream_0_empty_n,
        if_read => Mat2AXIvideo_U0_img_data_stream_V_read);

    p_label_rows_V_c_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Array2D2Mat_U0_mat_rows_V_din,
        if_full_n => p_label_rows_V_c_full_n,
        if_write => Array2D2Mat_U0_mat_rows_V_write,
        if_dout => p_label_rows_V_c_dout,
        if_empty_n => p_label_rows_V_c_empty_n,
        if_read => Mat2AXIvideo_U0_img_rows_V_read);

    p_label_cols_V_c_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Array2D2Mat_U0_mat_cols_V_din,
        if_full_n => p_label_cols_V_c_full_n,
        if_write => Array2D2Mat_U0_mat_cols_V_write,
        if_dout => p_label_cols_V_c_dout,
        if_empty_n => p_label_cols_V_c_empty_n,
        if_read => Mat2AXIvideo_U0_img_cols_V_read);

    start_for_Mat2Arrg8j_U : component start_for_Mat2Arrg8j
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Mat2Array2D_U0_din,
        if_full_n => start_for_Mat2Array2D_U0_full_n,
        if_write => AXIvideo2Mat_U0_start_write,
        if_dout => start_for_Mat2Array2D_U0_dout,
        if_empty_n => start_for_Mat2Array2D_U0_empty_n,
        if_read => Mat2Array2D_U0_ap_ready);

    start_for_Mat2AXIhbi_U : component start_for_Mat2AXIhbi
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Mat2AXIvideo_U0_din,
        if_full_n => start_for_Mat2AXIvideo_U0_full_n,
        if_write => Array2D2Mat_U0_start_write,
        if_dout => start_for_Mat2AXIvideo_U0_dout,
        if_empty_n => start_for_Mat2AXIvideo_U0_empty_n,
        if_read => Mat2AXIvideo_U0_ap_ready);





    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= ap_sync_AXIvideo2Mat_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Block_Mat_exit5_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Block_Mat_exit5_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_Mat_exit5_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_Mat_exit5_proc_U0_ap_ready <= ap_sync_Block_Mat_exit5_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_label_val_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_label_val <= ap_const_logic_0;
            else
                if (((SeedFilling_U0_ap_done and SeedFilling_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_label_val <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_label_val <= ap_sync_channel_write_label_val;
                end if; 
            end if;
        end if;
    end process;


    AXIvideo2Mat_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (ap_const_logic_0 = AXIvideo2Mat_U0_ap_ready))) then 
                AXIvideo2Mat_U0_ap_ready_count <= std_logic_vector(unsigned(AXIvideo2Mat_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_1 = AXIvideo2Mat_U0_ap_ready) and (ap_sync_ready = ap_const_logic_0))) then 
                AXIvideo2Mat_U0_ap_ready_count <= std_logic_vector(unsigned(AXIvideo2Mat_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    Block_Mat_exit5_proc_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (ap_const_logic_0 = Block_Mat_exit5_proc_U0_ap_ready))) then 
                Block_Mat_exit5_proc_U0_ap_ready_count <= std_logic_vector(unsigned(Block_Mat_exit5_proc_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_1 = Block_Mat_exit5_proc_U0_ap_ready) and (ap_sync_ready = ap_const_logic_0))) then 
                Block_Mat_exit5_proc_U0_ap_ready_count <= std_logic_vector(unsigned(Block_Mat_exit5_proc_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    AXIvideo2Mat_U0_ap_continue <= ap_const_logic_1;
    AXIvideo2Mat_U0_ap_start <= ((ap_sync_reg_AXIvideo2Mat_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Array2D2Mat_U0_ap_continue <= ap_const_logic_1;
    Array2D2Mat_U0_ap_start <= label_val_t_empty_n;
    Block_Mat_exit5_proc_U0_ap_continue <= ap_const_logic_1;
    Block_Mat_exit5_proc_U0_ap_start <= ((ap_sync_reg_Block_Mat_exit5_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Block_Mat_exit5_proc_U0_start_full_n <= ap_const_logic_1;
    Block_Mat_exit5_proc_U0_start_write <= ap_const_logic_0;
    Mat2AXIvideo_U0_ap_continue <= ap_sync_done;
    Mat2AXIvideo_U0_ap_start <= start_for_Mat2AXIvideo_U0_empty_n;
    Mat2AXIvideo_U0_start_full_n <= ap_const_logic_1;
    Mat2AXIvideo_U0_start_write <= ap_const_logic_0;
    Mat2Array2D_U0_ap_continue <= src_val_i_full_n;
    Mat2Array2D_U0_ap_start <= start_for_Mat2Array2D_U0_empty_n;
    Mat2Array2D_U0_arr_val_full_n <= src_val_i_full_n;
    Mat2Array2D_U0_start_full_n <= ap_const_logic_1;
    Mat2Array2D_U0_start_write <= ap_const_logic_0;
    SeedFilling_U0_ap_continue <= (ap_sync_continue and ap_sync_channel_write_label_val);
    SeedFilling_U0_ap_start <= src_val_t_empty_n;
    SeedFilling_U0_label_val_full_n <= label_val_i_full_n;
    SeedFilling_U0_start_full_n <= ap_const_logic_1;
    SeedFilling_U0_start_write <= ap_const_logic_0;
    ap_channel_done_label_val <= ((ap_sync_reg_channel_write_label_val xor ap_const_logic_1) and SeedFilling_U0_ap_done);
    ap_channel_done_src_val <= Mat2Array2D_U0_ap_done;
    ap_done <= ap_sync_done;
    ap_idle <= ((label_val_t_empty_n xor ap_const_logic_1) and (src_val_t_empty_n xor ap_const_logic_1) and SeedFilling_U0_ap_idle and Mat2Array2D_U0_ap_idle and Mat2AXIvideo_U0_ap_idle and Block_Mat_exit5_proc_U0_ap_idle and Array2D2Mat_U0_ap_idle and AXIvideo2Mat_U0_ap_idle);
    ap_ready <= ap_sync_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_AXIvideo2Mat_U0_ap_ready <= (ap_sync_reg_AXIvideo2Mat_U0_ap_ready or AXIvideo2Mat_U0_ap_ready);
    ap_sync_Block_Mat_exit5_proc_U0_ap_ready <= (ap_sync_reg_Block_Mat_exit5_proc_U0_ap_ready or Block_Mat_exit5_proc_U0_ap_ready);
    ap_sync_channel_write_label_val <= ((ap_channel_done_label_val and SeedFilling_U0_label_val_full_n) or ap_sync_reg_channel_write_label_val);
    ap_sync_continue <= ap_sync_done;
    ap_sync_done <= (SeedFilling_U0_ap_done and Mat2AXIvideo_U0_ap_done);
    ap_sync_ready <= (ap_sync_Block_Mat_exit5_proc_U0_ap_ready and ap_sync_AXIvideo2Mat_U0_ap_ready);
    dst_axis_TDATA <= Mat2AXIvideo_U0_dst_axis_TDATA;
    dst_axis_TDEST <= Mat2AXIvideo_U0_dst_axis_TDEST;
    dst_axis_TID <= Mat2AXIvideo_U0_dst_axis_TID;
    dst_axis_TKEEP <= Mat2AXIvideo_U0_dst_axis_TKEEP;
    dst_axis_TLAST <= Mat2AXIvideo_U0_dst_axis_TLAST;
    dst_axis_TSTRB <= Mat2AXIvideo_U0_dst_axis_TSTRB;
    dst_axis_TUSER <= Mat2AXIvideo_U0_dst_axis_TUSER;
    dst_axis_TVALID <= Mat2AXIvideo_U0_dst_axis_TVALID;
    src_axis_TREADY <= AXIvideo2Mat_U0_src_axis_TREADY;
    start_for_Mat2AXIvideo_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Mat2Array2D_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
