Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: lab5top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab5top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab5top"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : lab5top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\thayerfs.thayer.dartmouth.edu\f001dt4\engs31\lab6final2\SerialTx.vhd" into library work
Parsing entity <SerialTx>.
Parsing architecture <Behavioral> of entity <serialtx>.
Parsing VHDL file "\\thayerfs.thayer.dartmouth.edu\f001dt4\engs31\lab6final2\SerialRX.vhd" into library work
Parsing entity <SerialRX>.
Parsing architecture <Behavioral> of entity <serialrx>.
Parsing VHDL file "\\thayerfs.thayer.dartmouth.edu\f001dt4\engs31\lab6final2\mux7seg.vhd" into library work
Parsing entity <mux7seg>.
Parsing architecture <Behavioral> of entity <mux7seg>.
Parsing VHDL file "\\thayerfs.thayer.dartmouth.edu\f001dt4\engs31\lab6final2\MemoryReceiver.vhd" into library work
Parsing entity <MemoryReceiver>.
Parsing architecture <Behavioral> of entity <memoryreceiver>.
Parsing VHDL file "\\thayerfs.thayer.dartmouth.edu\f001dt4\engs31\lab6final2\lab5top.vhd" into library work
Parsing entity <lab5top>.
Parsing architecture <Structural> of entity <lab5top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lab5top> (architecture <Structural>) from library <work>.

Elaborating entity <SerialRX> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "\\thayerfs.thayer.dartmouth.edu\f001dt4\engs31\lab6final2\SerialRX.vhd" Line 65: Using initial value '0' for clkclear since it is never assigned
WARNING:HDLCompiler:871 - "\\thayerfs.thayer.dartmouth.edu\f001dt4\engs31\lab6final2\SerialRX.vhd" Line 67: Using initial value '0' for clkclearh since it is never assigned
WARNING:HDLCompiler:92 - "\\thayerfs.thayer.dartmouth.edu\f001dt4\engs31\lab6final2\SerialRX.vhd" Line 123: clkcnt should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\thayerfs.thayer.dartmouth.edu\f001dt4\engs31\lab6final2\SerialRX.vhd" Line 143: clkcnth should be on the sensitivity list of the process

Elaborating entity <mux7seg> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "\\thayerfs.thayer.dartmouth.edu\f001dt4\engs31\lab6final2\mux7seg.vhd" Line 50. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "\\thayerfs.thayer.dartmouth.edu\f001dt4\engs31\lab6final2\mux7seg.vhd" Line 62. Case statement is complete. others clause is never selected

Elaborating entity <SerialTx> (architecture <Behavioral>) from library <work>.

Elaborating entity <MemoryReceiver> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab5top>.
    Related source file is "\\thayerfs.thayer.dartmouth.edu\f001dt4\engs31\lab6final2\lab5top.vhd".
    Found 32-bit register for signal <clkdiv>.
    Found 1-bit register for signal <clkdiv_tog2>.
    Found 32-bit register for signal <clkdiv2>.
    Found 1-bit register for signal <clkdiv_tog>.
    Found 32-bit adder for signal <clkdiv[31]_GND_5_o_add_1_OUT> created at line 141.
    Found 32-bit adder for signal <clkdiv2[31]_GND_5_o_add_5_OUT> created at line 153.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
Unit <lab5top> synthesized.

Synthesizing Unit <SerialRX>.
    Related source file is "\\thayerfs.thayer.dartmouth.edu\f001dt4\engs31\lab6final2\SerialRX.vhd".
    Found 1-bit register for signal <fulln>.
    Found 8-bit register for signal <clkcnt>.
    Found 2-bit register for signal <sreg>.
    Found 10-bit register for signal <ten_reg>.
    Found 8-bit register for signal <eight_reg>.
    Found 8-bit register for signal <rx_data>.
    Found 3-bit register for signal <currents>.
    Found 8-bit register for signal <clkcnth>.
    Found 1-bit register for signal <halfn>.
    Found 1-bit register for signal <bittenreached>.
    Found 4-bit register for signal <bitcnt>.
    Found 1-bit register for signal <datasync>.
    Found finite state machine <FSM_0> for signal <currents>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | s000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <clkcnt[7]_GND_6_o_add_10_OUT> created at line 1241.
    Found 8-bit adder for signal <clkcnth[7]_GND_6_o_add_15_OUT> created at line 1241.
    Found 4-bit adder for signal <bitcnt[3]_GND_6_o_add_19_OUT> created at line 1241.
    Found 1-bit 4-to-1 multiplexer for signal <shift> created at line 183.
WARNING:Xst:737 - Found 1-bit latch for signal <clkenableh>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <clkenable>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <export>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred   3 Latch(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SerialRX> synthesized.

Synthesizing Unit <mux7seg>.
    Related source file is "\\thayerfs.thayer.dartmouth.edu\f001dt4\engs31\lab6final2\mux7seg.vhd".
    Found 2-bit register for signal <adcount>.
    Found 2-bit adder for signal <adcount[1]_GND_11_o_add_0_OUT> created at line 1241.
    Found 4x4-bit Read Only RAM for signal <an>
    Found 1-bit 3-to-1 multiplexer for signal <muxy<3>> created at line 67.
    Found 1-bit 3-to-1 multiplexer for signal <muxy<2>> created at line 67.
    Found 1-bit 3-to-1 multiplexer for signal <muxy<1>> created at line 67.
    Found 1-bit 3-to-1 multiplexer for signal <muxy<0>> created at line 67.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <mux7seg> synthesized.

Synthesizing Unit <SerialTx>.
    Related source file is "\\thayerfs.thayer.dartmouth.edu\f001dt4\engs31\lab6final2\SerialTx.vhd".
    Found 1-bit register for signal <br_tick>.
    Found 10-bit register for signal <tx_reg>.
    Found 4-bit register for signal <tx_ctr>.
    Found 3-bit register for signal <curr_state>.
    Found 7-bit register for signal <br_cnt>.
    Found finite state machine <FSM_1> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | Clk (rising_edge)                              |
    | Power Up State     | sidle                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <br_cnt[6]_GND_20_o_add_1_OUT> created at line 61.
    Found 4-bit subtractor for signal <GND_20_o_GND_20_o_sub_10_OUT<3:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SerialTx> synthesized.

Synthesizing Unit <MemoryReceiver>.
    Related source file is "\\thayerfs.thayer.dartmouth.edu\f001dt4\engs31\lab6final2\MemoryReceiver.vhd".
    Found 32x8-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 5-bit register for signal <read_address>.
    Found 3-bit register for signal <PS>.
    Found 5-bit register for signal <write_address>.
    Found finite state machine <FSM_2> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | buffer_empty                                   |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <write_address[4]_GND_21_o_add_2_OUT> created at line 87.
    Found 5-bit adder for signal <read_address[4]_GND_21_o_add_11_OUT> created at line 134.
    Found 5-bit comparator equal for signal <done_buffering> created at line 108
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MemoryReceiver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x8-bit dual-port RAM                                : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 10
 2-bit adder                                           : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 2
# Registers                                            : 22
 1-bit register                                        : 7
 10-bit register                                       : 2
 2-bit register                                        : 2
 32-bit register                                       : 2
 4-bit register                                        : 2
 5-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 4
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 1
 5-bit comparator equal                                : 1
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 3-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <ten_reg_0> of sequential type is unconnected in block <Receiver>.

Synthesizing (advanced) Unit <MemoryReceiver>.
The following registers are absorbed into counter <read_address>: 1 register on signal <read_address>.
The following registers are absorbed into counter <write_address>: 1 register on signal <write_address>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MemoryReceiver> synthesized (advanced).

Synthesizing (advanced) Unit <SerialRX>.
The following registers are absorbed into counter <clkcnt>: 1 register on signal <clkcnt>.
The following registers are absorbed into counter <clkcnth>: 1 register on signal <clkcnth>.
The following registers are absorbed into counter <bitcnt>: 1 register on signal <bitcnt>.
Unit <SerialRX> synthesized (advanced).

Synthesizing (advanced) Unit <SerialTx>.
The following registers are absorbed into counter <br_cnt>: 1 register on signal <br_cnt>.
The following registers are absorbed into counter <tx_ctr>: 1 register on signal <tx_ctr>.
Unit <SerialTx> synthesized (advanced).

Synthesizing (advanced) Unit <lab5top>.
The following registers are absorbed into counter <clkdiv2>: 1 register on signal <clkdiv2>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <lab5top> synthesized (advanced).

Synthesizing (advanced) Unit <mux7seg>.
The following registers are absorbed into counter <adcount>: 1 register on signal <adcount>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <adcount>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an>            |          |
    -----------------------------------------------------------------------
Unit <mux7seg> synthesized (advanced).
WARNING:Xst:2677 - Node <ten_reg_0> of sequential type is unconnected in block <SerialRX>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x8-bit dual-port distributed RAM                    : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 10
 2-bit up counter                                      : 1
 32-bit up counter                                     : 2
 4-bit down counter                                    : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 2
 7-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Registers                                            : 44
 Flip-Flops                                            : 44
# Comparators                                          : 1
 5-bit comparator equal                                : 1
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 3-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Receiver/FSM_0> on signal <currents[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s000  | 000
 s001  | 001
 s010  | 010
 s011  | 011
 s100  | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_MemoryReceiver/FSM_2> on signal <PS[1:6]> with one-hot encoding.
----------------------------------
 State                | Encoding
----------------------------------
 waiting              | 010000
 write_memory         | 000100
 buffer_flush         | 001000
 full                 | 000010
 buffer_empty         | 000001
 waiting_tx_done_tick | 100000
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_SerialTx/FSM_1> on signal <curr_state[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 sidle  | 000
 ssync  | 001
 sload  | 011
 sshift | 010
 sdone  | 110
--------------------
WARNING:Xst:1293 - FF/Latch <tx_reg_9> has a constant value of 1 in block <SerialTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    halfn in unit <SerialRX>
    fulln in unit <SerialRX>
    export in unit <SerialRX>


Optimizing unit <lab5top> ...

Optimizing unit <SerialRX> ...

Optimizing unit <MemoryReceiver> ...

Optimizing unit <mux7seg> ...

Optimizing unit <SerialTx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab5top, actual ratio is 2.
WARNING:Xst:1426 - The value init of the FF/Latch Receiver/halfn_LD hinder the constant cleaning in the block lab5top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch Receiver/fulln_LD hinder the constant cleaning in the block lab5top.
   You should achieve better results by setting this init to 1.
FlipFlop Receiver/currents_FSM_FFd2 has been replicated 1 time(s)
FlipFlop Receiver/currents_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <lab5top> :
	Found 3-bit shift register for signal <Receiver/datasync>.
Unit <lab5top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 161
 Flip-Flops                                            : 161
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab5top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 447
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 76
#      LUT2                        : 89
#      LUT3                        : 10
#      LUT4                        : 31
#      LUT5                        : 9
#      LUT6                        : 63
#      MUXCY                       : 76
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 80
# FlipFlops/Latches                : 167
#      FD                          : 97
#      FDCE                        : 16
#      FDE                         : 30
#      FDPE                        : 2
#      FDR                         : 7
#      FDRE                        : 10
#      LD                          : 5
# RAMS                             : 3
#      RAM32M                      : 1
#      RAM32X1D                    : 2
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 2
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             167  out of  18224     0%  
 Number of Slice LUTs:                  295  out of   9112     3%  
    Number used as Logic:               286  out of   9112     3%  
    Number used as Memory:                9  out of   2176     0%  
       Number used as RAM:                8
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    311
   Number with an unused Flip Flop:     144  out of    311    46%  
   Number with an unused LUT:            16  out of    311     5%  
   Number of fully used LUT-FF pairs:   151  out of    311    48%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+-----------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)       | Load  |
---------------------------------------------------------------------------------+-----------------------------+-------+
clkdiv_tog                                                                       | BUFG                        | 98    |
Receiver/currents_FSM_FFd2                                                       | NONE(Receiver/clkenable)    | 1     |
Receiver/currents[1]_GND_7_o_Mux_34_o(Receiver/currents[1]_GND_7_o_Mux_34_o1:O)  | NONE(*)(Receiver/clkenableh)| 1     |
clkdiv_tog2                                                                      | NONE(Inst_mux7seg/adcount_1)| 2     |
mclk                                                                             | BUFGP                       | 66    |
Receiver/clkcnth[7]_GND_6_o_AND_7_o(Receiver/clkcnth[7]_GND_6_o_AND_7_o:O)       | NONE(*)(Receiver/halfn_LD)  | 1     |
Receiver/clkcnt[7]_GND_6_o_equal_10_o(Receiver/clkcnt[7]_GND_6_o_equal_10_o<7>:O)| NONE(*)(Receiver/fulln_LD)  | 1     |
Receiver/currents_FSM_FFd1                                                       | NONE(Receiver/export)       | 1     |
---------------------------------------------------------------------------------+-----------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.907ns (Maximum Frequency: 203.791MHz)
   Minimum input arrival time before clock: 2.915ns
   Maximum output required time after clock: 7.064ns
   Maximum combinational path delay: 4.965ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv_tog'
  Clock period: 4.258ns (frequency: 234.852MHz)
  Total number of paths / destination ports: 832 / 194
-------------------------------------------------------------------------
Delay:               4.258ns (Levels of Logic = 3)
  Source:            Inst_MemoryReceiver/write_address_1 (FF)
  Destination:       Inst_MemoryReceiver/PS_FSM_FFd3 (FF)
  Source Clock:      clkdiv_tog rising
  Destination Clock: clkdiv_tog rising

  Data Path: Inst_MemoryReceiver/write_address_1 to Inst_MemoryReceiver/PS_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.525   1.374  Inst_MemoryReceiver/write_address_1 (Inst_MemoryReceiver/write_address_1)
     LUT6:I1->O            5   0.254   0.841  Inst_MemoryReceiver/done_buffering5_SW0 (N8)
     LUT6:I5->O            1   0.254   0.682  Inst_MemoryReceiver/PS_FSM_FFd3-In_SW1 (N74)
     LUT6:I5->O            1   0.254   0.000  Inst_MemoryReceiver/PS_FSM_FFd3-In (Inst_MemoryReceiver/PS_FSM_FFd3-In)
     FD:D                      0.074          Inst_MemoryReceiver/PS_FSM_FFd3
    ----------------------------------------
    Total                      4.258ns (1.361ns logic, 2.897ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv_tog2'
  Clock period: 2.542ns (frequency: 393.391MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.542ns (Levels of Logic = 1)
  Source:            Inst_mux7seg/adcount_0 (FF)
  Destination:       Inst_mux7seg/adcount_0 (FF)
  Source Clock:      clkdiv_tog2 rising
  Destination Clock: clkdiv_tog2 rising

  Data Path: Inst_mux7seg/adcount_0 to Inst_mux7seg/adcount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.525   1.007  Inst_mux7seg/adcount_0 (Inst_mux7seg/adcount_0)
     INV:I->O              1   0.255   0.681  Inst_mux7seg/Mcount_adcount_xor<0>11_INV_0 (Inst_mux7seg/Result<0>)
     FD:D                      0.074          Inst_mux7seg/adcount_0
    ----------------------------------------
    Total                      2.542ns (0.854ns logic, 1.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 4.907ns (frequency: 203.790MHz)
  Total number of paths / destination ports: 3170 / 66
-------------------------------------------------------------------------
Delay:               4.907ns (Levels of Logic = 3)
  Source:            clkdiv2_25 (FF)
  Destination:       clkdiv_tog2 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: clkdiv2_25 to clkdiv_tog2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  clkdiv2_25 (clkdiv2_25)
     LUT6:I0->O            2   0.254   1.156  GND_5_o_clkdiv2[31]_equal_5_o<31>5 (GND_5_o_clkdiv2[31]_equal_5_o<31>4)
     LUT6:I1->O           17   0.254   1.209  GND_5_o_clkdiv2[31]_equal_5_o<31>7 (GND_5_o_clkdiv2[31]_equal_5_o)
     LUT2:I1->O            1   0.254   0.000  clkdiv2_0_rstpot (clkdiv2_0_rstpot)
     FD:D                      0.074          clkdiv2_0
    ----------------------------------------
    Total                      4.907ns (1.361ns logic, 3.546ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkdiv_tog'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.915ns (Levels of Logic = 2)
  Source:            PlaybackSwitch (PAD)
  Destination:       Inst_MemoryReceiver/PS_FSM_FFd2 (FF)
  Destination Clock: clkdiv_tog rising

  Data Path: PlaybackSwitch to Inst_MemoryReceiver/PS_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   1.259  PlaybackSwitch_IBUF (PlaybackSwitch_IBUF)
     LUT6:I0->O            1   0.254   0.000  Inst_MemoryReceiver/PS_FSM_FFd5-In1 (Inst_MemoryReceiver/PS_FSM_FFd5-In)
     FD:D                      0.074          Inst_MemoryReceiver/PS_FSM_FFd5
    ----------------------------------------
    Total                      2.915ns (1.656ns logic, 1.259ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv_tog2'
  Total number of paths / destination ports: 64 / 11
-------------------------------------------------------------------------
Offset:              7.064ns (Levels of Logic = 3)
  Source:            Inst_mux7seg/adcount_1 (FF)
  Destination:       segments<0> (PAD)
  Source Clock:      clkdiv_tog2 rising

  Data Path: Inst_mux7seg/adcount_1 to segments<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.525   1.252  Inst_mux7seg/adcount_1 (Inst_mux7seg/adcount_1)
     LUT4:I0->O            7   0.254   1.186  Inst_mux7seg/Mmux_muxy<0>11 (Inst_mux7seg/muxy<0>)
     LUT4:I0->O            1   0.254   0.681  Inst_mux7seg/seg<6>1 (segments_0_OBUF)
     OBUF:I->O                 2.912          segments_0_OBUF (segments<0>)
    ----------------------------------------
    Total                      7.064ns (3.945ns logic, 3.119ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv_tog'
  Total number of paths / destination ports: 65 / 12
-------------------------------------------------------------------------
Offset:              6.682ns (Levels of Logic = 3)
  Source:            Receiver/rx_data_0 (FF)
  Destination:       segments<0> (PAD)
  Source Clock:      clkdiv_tog rising

  Data Path: Receiver/rx_data_0 to segments<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   0.874  Receiver/rx_data_0 (Receiver/rx_data_0)
     LUT4:I2->O            7   0.250   1.186  Inst_mux7seg/Mmux_muxy<0>11 (Inst_mux7seg/muxy<0>)
     LUT4:I0->O            1   0.254   0.681  Inst_mux7seg/seg<6>1 (segments_0_OBUF)
     OBUF:I->O                 2.912          segments_0_OBUF (segments<0>)
    ----------------------------------------
    Total                      6.682ns (3.941ns logic, 2.741ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            clkdiv_tog (FF)
  Destination:       clk10_p (PAD)
  Source Clock:      mclk rising

  Data Path: clkdiv_tog to clk10_p
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  clkdiv_tog (clkdiv_tog)
     OBUF:I->O                 2.912          clk10_p_OBUF (clk10_p)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Receiver/clkcnt[7]_GND_6_o_equal_10_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.741ns (Levels of Logic = 2)
  Source:            Receiver/fulln_LD (LATCH)
  Destination:       rx_shift_p (PAD)
  Source Clock:      Receiver/clkcnt[7]_GND_6_o_equal_10_o falling

  Data Path: Receiver/fulln_LD to rx_shift_p
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              17   0.581   1.317  Receiver/fulln_LD (Receiver/fulln_LD)
     LUT6:I4->O            1   0.250   0.681  Receiver/Mmux_shift11 (rx_shift_p_OBUF)
     OBUF:I->O                 2.912          rx_shift_p_OBUF (rx_shift_p)
    ----------------------------------------
    Total                      5.741ns (3.743ns logic, 1.998ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Receiver/clkcnth[7]_GND_6_o_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.865ns (Levels of Logic = 3)
  Source:            Receiver/halfn_LD (LATCH)
  Destination:       rx_shift_p (PAD)
  Source Clock:      Receiver/clkcnth[7]_GND_6_o_AND_7_o falling

  Data Path: Receiver/halfn_LD to rx_shift_p
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               6   0.581   1.104  Receiver/halfn_LD (Receiver/halfn_LD)
     LUT3:I0->O           13   0.235   1.098  Receiver/halfn1 (Receiver/halfn)
     LUT6:I5->O            1   0.254   0.681  Receiver/Mmux_shift11 (rx_shift_p_OBUF)
     OBUF:I->O                 2.912          rx_shift_p_OBUF (rx_shift_p)
    ----------------------------------------
    Total                      6.865ns (3.982ns logic, 2.883ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.965ns (Levels of Logic = 2)
  Source:            RsRx (PAD)
  Destination:       RsRx_p (PAD)

  Data Path: RsRx to RsRx_p
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  RsRx_IBUF (RsRx_p_OBUF)
     OBUF:I->O                 2.912          RsRx_p_OBUF (RsRx_p)
    ----------------------------------------
    Total                      4.965ns (4.240ns logic, 0.725ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Receiver/currents[1]_GND_7_o_Mux_34_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkdiv_tog     |         |         |    1.601|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Receiver/currents_FSM_FFd1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkdiv_tog     |         |         |    1.996|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Receiver/currents_FSM_FFd2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkdiv_tog     |         |         |    2.322|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkdiv_tog
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
Receiver/clkcnt[7]_GND_6_o_equal_10_o|         |    3.684|         |         |
Receiver/clkcnth[7]_GND_6_o_AND_7_o  |         |    3.776|         |         |
Receiver/currents[1]_GND_7_o_Mux_34_o|         |    1.858|         |         |
Receiver/currents_FSM_FFd1           |         |    1.826|         |         |
Receiver/currents_FSM_FFd2           |         |    1.858|         |         |
clkdiv_tog                           |    4.258|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkdiv_tog2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkdiv_tog2    |    2.542|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    4.907|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.79 secs
 
--> 

Total memory usage is 276764 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    3 (   0 filtered)

