DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_sin"
duLibraryName "NUM"
duName "sinewaveGenerator"
elements [
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
(GiElement
name "sineBitNb"
type "positive"
value "sineBitNb"
)
]
mwi 0
uid 1879,0
)
(Instance
name "I_phase"
duLibraryName "NUM"
duName "counter"
elements [
(GiElement
name "BitNb"
type "positive"
value "phaseBitNb"
)
]
mwi 0
uid 1900,0
)
(Instance
name "I_mult"
duLibraryName "NUM"
duName "opMultiply"
elements [
(GiElement
name "bitNb"
type "positive"
value "sineBitNb"
)
]
mwi 0
uid 2143,0
)
(Instance
name "I_concat"
duLibraryName "NUM"
duName "opConcatenate"
elements [
(GiElement
name "bitNb"
type "positive"
value "sineBitNb"
)
]
mwi 0
uid 2164,0
)
(Instance
name "I_add"
duLibraryName "NUM"
duName "opAdd"
elements [
(GiElement
name "bitNb"
type "positive"
value "sineBitNb"
)
]
mwi 0
uid 2185,0
)
(Instance
name "I_inv"
duLibraryName "NUM"
duName "opInvert"
elements [
(GiElement
name "bitNb"
type "positive"
value "sineBitNb"
)
]
mwi 0
uid 2202,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb3"
number "3"
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\did-labs\\Prefs\\..\\NUM\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\did-labs\\Prefs\\..\\NUM\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\did-labs\\Prefs\\..\\NUM\\hds\\top@level\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\did-labs\\Prefs\\..\\NUM\\hds\\top@level\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\did-labs\\Prefs\\..\\NUM\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\did-labs\\Prefs\\..\\NUM\\hds\\top@level"
)
(vvPair
variable "d_logical"
value "C:\\dev\\did-labs\\Prefs\\..\\NUM\\hds\\topLevel"
)
(vvPair
variable "date"
value "24.04.2023"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "24"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "topLevel"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "axel.amand"
)
(vvPair
variable "graphical_source_date"
value "24.04.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7860"
)
(vvPair
variable "graphical_source_time"
value "08:24:55"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7860"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NUM"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "D:\\Users\\ELN_labs\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/NUM/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "D:\\Users\\ELN_labs\\Synthesis"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "topLevel"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "C:\\dev\\did-labs\\Prefs\\..\\NUM\\hds\\top@level\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\did-labs\\Prefs\\..\\NUM\\hds\\topLevel\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "D:\\Labs\\ElN\\Board\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/usr/opt/Modelsim/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:24:55"
)
(vvPair
variable "unit"
value "topLevel"
)
(vvPair
variable "user"
value "axel.amand"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "117000,110000,136000,112000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "117200,110400,132600,111600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "85000,110000,111000,112000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 16,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "91150,110300,104850,111700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "90000,116000,111000,118000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "90200,116400,106300,117600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "111000,110000,117000,112000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "111200,110400,115900,111600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "90000,112000,111000,114000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "90200,112400,105400,113600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "85000,112000,90000,114000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "85200,112400,88600,113600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "85000,114000,90000,116000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 31,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "85200,114400,88600,115600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "111000,112000,136000,118000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "111200,112200,125300,113400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "90000,114000,111000,116000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "90200,114400,102200,115600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "85000,116000,90000,118000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "85200,116400,89500,117600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "85000,110000,136000,118000"
)
oxt "13000,22000,64000,30000"
)
*12 (PortIoIn
uid 119,0
shape (CompositeShape
uid 1355,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1356,0
sl 0
ro 270
xt "17000,39625,18500,40375"
)
(Line
uid 1357,0
sl 0
ro 270
xt "18500,40000,19000,40000"
pts [
"18500,40000"
"19000,40000"
]
)
]
)
tg (WTG
uid 1358,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1359,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "12200,39300,16000,40700"
st "clock"
ju 2
blo "16000,40500"
tm "WireNameMgr"
)
s (Text
uid 1360,0
va (VaSet
font "Verdana,12,0"
)
xt "12200,40700,12200,40700"
ju 2
blo "12200,40700"
tm "SignalTypeMgr"
)
)
)
*13 (PortIoIn
uid 123,0
shape (CompositeShape
uid 1361,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1362,0
sl 0
ro 270
xt "17000,41625,18500,42375"
)
(Line
uid 1363,0
sl 0
ro 270
xt "18500,42000,19000,42000"
pts [
"18500,42000"
"19000,42000"
]
)
]
)
tg (WTG
uid 1364,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1365,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "11900,41300,16000,42700"
st "reset"
ju 2
blo "16000,42500"
tm "WireNameMgr"
)
s (Text
uid 1366,0
va (VaSet
font "Verdana,12,0"
)
xt "11900,42700,11900,42700"
ju 2
blo "11900,42700"
tm "SignalTypeMgr"
)
)
)
*14 (HdlText
uid 336,0
optionalChildren [
*15 (EmbeddedText
uid 341,0
commentText (CommentText
uid 342,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 343,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "0,16384,32768"
lineWidth 1
)
xt "51000,51000,65000,53000"
)
autoResize 1
oxt "-19000,43000,14000,48000"
text (MLText
uid 344,0
va (VaSet
)
xt "51200,51200,67400,52400"
st "
offset <= \"0010\" & \"0000\";
"
tm "HdlTextMgr"
visibleHeight 2000
visibleWidth 14000
)
)
)
]
shape (Rectangle
uid 337,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
lineColor "0,16384,32768"
lineWidth 2
)
xt "50000,50000,66000,54000"
)
oxt "-28000,37000,-20000,47000"
ttg (MlTextGroup
uid 338,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*16 (Text
uid 339,0
va (VaSet
font "Verdana,12,1"
)
xt "49950,54400,53350,55800"
st "eb1"
blo "49950,55600"
tm "HdlTextNameMgr"
)
*17 (Text
uid 340,0
va (VaSet
font "Verdana,12,1"
)
xt "49950,55900,51750,57300"
st "1"
blo "49950,57100"
tm "HdlTextNumberMgr"
)
]
)
)
*18 (PortIoOut
uid 405,0
shape (CompositeShape
uid 1367,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1368,0
sl 0
ro 270
xt "102500,31625,104000,32375"
)
(Line
uid 1369,0
sl 0
ro 270
xt "102000,32000,102500,32000"
pts [
"102000,32000"
"102500,32000"
]
)
]
)
tg (WTG
uid 1370,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1371,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "105000,31300,132300,32700"
st "sineInverted : (sineBitNb-1 DOWNTO 0)"
blo "105000,32500"
tm "WireNameMgr"
)
s (Text
uid 1372,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,32600,105000,32600"
blo "105000,32600"
tm "SignalTypeMgr"
)
)
)
*19 (PortIoOut
uid 409,0
shape (CompositeShape
uid 1373,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1374,0
sl 0
ro 270
xt "102500,49625,104000,50375"
)
(Line
uid 1375,0
sl 0
ro 270
xt "102000,50000,102500,50000"
pts [
"102000,50000"
"102500,50000"
]
)
]
)
tg (WTG
uid 1376,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1377,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "105000,49300,130900,50700"
st "sineAdded : (sineBitNb-1 DOWNTO 0)"
blo "105000,50500"
tm "WireNameMgr"
)
s (Text
uid 1378,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,50600,105000,50600"
blo "105000,50600"
tm "SignalTypeMgr"
)
)
)
*20 (PortIoOut
uid 413,0
shape (CompositeShape
uid 1379,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1380,0
sl 0
ro 270
xt "102500,69625,104000,70375"
)
(Line
uid 1381,0
sl 0
ro 270
xt "102000,70000,102500,70000"
pts [
"102000,70000"
"102500,70000"
]
)
]
)
tg (WTG
uid 1382,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1383,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "105000,69300,135200,70700"
st "sineMultiplied : (2*sineBitNb-1 DOWNTO 0)"
blo "105000,70500"
tm "WireNameMgr"
)
s (Text
uid 1384,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,70600,105000,70600"
blo "105000,70600"
tm "SignalTypeMgr"
)
)
)
*21 (PortIoOut
uid 417,0
shape (CompositeShape
uid 1385,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1386,0
sl 0
ro 270
xt "102500,89625,104000,90375"
)
(Line
uid 1387,0
sl 0
ro 270
xt "102000,90000,102500,90000"
pts [
"102000,90000"
"102500,90000"
]
)
]
)
tg (WTG
uid 1388,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1389,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "105000,89300,138200,90700"
st "sineConcatenated : (2*sineBitNb-1 DOWNTO 0)"
blo "105000,90500"
tm "WireNameMgr"
)
s (Text
uid 1390,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,90600,105000,90600"
blo "105000,90600"
tm "SignalTypeMgr"
)
)
)
*22 (Net
uid 777,0
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 1,0
)
declText (MLText
uid 778,0
va (VaSet
)
xt "-9000,62000,5200,63200"
st "reset            : std_ulogic"
)
)
*23 (Net
uid 785,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
declText (MLText
uid 786,0
va (VaSet
)
xt "-9000,61000,5300,62200"
st "clock            : std_ulogic"
)
)
*24 (Net
uid 803,0
decl (Decl
n "phase"
t "unsigned"
b "(phaseBitNb-1 DOWNTO 0)"
o 10
suid 3,0
)
declText (MLText
uid 804,0
va (VaSet
)
xt "-9000,72000,24200,73200"
st "SIGNAL phase            : unsigned(phaseBitNb-1 DOWNTO 0)"
)
)
*25 (Net
uid 1028,0
decl (Decl
n "sine"
t "signed"
b "(sineBitNb-1 DOWNTO 0)"
o 11
suid 4,0
)
declText (MLText
uid 1029,0
va (VaSet
)
xt "-9000,73000,21500,74200"
st "SIGNAL sine             : signed(sineBitNb-1 DOWNTO 0)"
)
)
*26 (Net
uid 1064,0
decl (Decl
n "sineInverted"
t "signed"
b "(sineBitNb-1 DOWNTO 0)"
o 5
suid 5,0
)
declText (MLText
uid 1065,0
va (VaSet
)
xt "-9000,65000,18900,66200"
st "sineInverted     : signed(sineBitNb-1 DOWNTO 0)"
)
)
*27 (Net
uid 1108,0
decl (Decl
n "sineAdded"
t "signed"
b "(sineBitNb-1 DOWNTO 0)"
o 3
suid 6,0
)
declText (MLText
uid 1109,0
va (VaSet
)
xt "-9000,63000,18700,64200"
st "sineAdded        : signed(sineBitNb-1 DOWNTO 0)"
)
)
*28 (Net
uid 1110,0
decl (Decl
n "offset"
t "signed"
b "(sineBitNb-1 DOWNTO 0)"
o 9
suid 7,0
)
declText (MLText
uid 1111,0
va (VaSet
)
xt "-9000,71000,21600,72200"
st "SIGNAL offset           : signed(sineBitNb-1 DOWNTO 0)"
)
)
*29 (Net
uid 1120,0
decl (Decl
n "gain"
t "signed"
b "(sineBitNb-1 DOWNTO 0)"
o 8
suid 8,0
)
declText (MLText
uid 1121,0
va (VaSet
)
xt "-9000,70000,21500,71200"
st "SIGNAL gain             : signed(sineBitNb-1 DOWNTO 0)"
)
)
*30 (HdlText
uid 1164,0
optionalChildren [
*31 (EmbeddedText
uid 1169,0
commentText (CommentText
uid 1170,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1171,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "0,16384,32768"
lineWidth 1
)
xt "51000,71000,65000,73000"
)
autoResize 1
oxt "-19000,43000,14000,48000"
text (MLText
uid 1172,0
va (VaSet
)
xt "51200,71200,66700,72400"
st "
gain <= \"0100\" & \"0000\";
"
tm "HdlTextMgr"
visibleHeight 2000
visibleWidth 14000
)
)
)
]
shape (Rectangle
uid 1165,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
lineColor "0,16384,32768"
lineWidth 2
)
xt "50000,70000,66000,74000"
)
oxt "-28000,37000,-20000,47000"
ttg (MlTextGroup
uid 1166,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 1167,0
va (VaSet
font "Verdana,12,1"
)
xt "49950,74400,53350,75800"
st "eb2"
blo "49950,75600"
tm "HdlTextNameMgr"
)
*33 (Text
uid 1168,0
va (VaSet
font "Verdana,12,1"
)
xt "49950,75900,51750,77300"
st "2"
blo "49950,77100"
tm "HdlTextNumberMgr"
)
]
)
)
*34 (Net
uid 1173,0
decl (Decl
n "sineMultiplied"
t "signed"
b "(2*sineBitNb-1 DOWNTO 0)"
o 6
suid 9,0
)
declText (MLText
uid 1174,0
va (VaSet
)
xt "-9000,66000,20300,67200"
st "sineMultiplied   : signed(2*sineBitNb-1 DOWNTO 0)"
)
)
*35 (Net
uid 1175,0
decl (Decl
n "sineConcatenated"
t "signed"
b "(2*sineBitNb-1 DOWNTO 0)"
o 4
suid 10,0
)
declText (MLText
uid 1176,0
va (VaSet
)
xt "-9000,64000,21800,65200"
st "sineConcatenated : signed(2*sineBitNb-1 DOWNTO 0)"
)
)
*36 (Net
uid 1177,0
decl (Decl
n "concatenate"
t "signed"
b "(sineBitNb-1 DOWNTO 0)"
o 7
suid 11,0
)
declText (MLText
uid 1178,0
va (VaSet
)
xt "-9000,69000,23500,70200"
st "SIGNAL concatenate      : signed(sineBitNb-1 DOWNTO 0)"
)
)
*37 (HdlText
uid 1242,0
optionalChildren [
*38 (EmbeddedText
uid 1247,0
commentText (CommentText
uid 1248,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1249,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "0,16384,32768"
lineWidth 1
)
xt "47000,91000,65000,93000"
)
autoResize 1
oxt "-19000,43000,14000,48000"
text (MLText
uid 1250,0
va (VaSet
)
xt "47200,91200,66800,92400"
st "
concatenate <= \"0001\" & \"0000\";
"
tm "HdlTextMgr"
visibleHeight 2000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 1243,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
lineColor "0,16384,32768"
lineWidth 2
)
xt "46000,90000,66000,94000"
)
oxt "-28000,37000,-20000,47000"
ttg (MlTextGroup
uid 1244,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*39 (Text
uid 1245,0
va (VaSet
font "Verdana,12,1"
)
xt "46950,88400,50350,89800"
st "eb3"
blo "46950,89600"
tm "HdlTextNameMgr"
)
*40 (Text
uid 1246,0
va (VaSet
font "Verdana,12,1"
)
xt "46950,89900,48750,91300"
st "3"
blo "46950,91100"
tm "HdlTextNumberMgr"
)
]
)
)
*41 (SaComponent
uid 1879,0
optionalChildren [
*42 (CptPort
uid 1871,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1872,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,39625,50000,40375"
)
tg (CPTG
uid 1873,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1874,0
va (VaSet
font "Verdana,12,0"
)
xt "51000,39300,55700,40700"
st "phase"
blo "51000,40500"
)
)
thePort (LogicalPort
decl (Decl
n "phase"
t "unsigned"
b "(phaseBitNb-1 DOWNTO 0)"
o 11
suid 1,0
)
)
)
*43 (CptPort
uid 1875,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1876,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,39625,62750,40375"
)
tg (CPTG
uid 1877,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1878,0
va (VaSet
font "Verdana,12,0"
)
xt "57600,39300,61000,40700"
st "sine"
ju 2
blo "61000,40500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sine"
t "signed"
b "(sineBitNb-1 DOWNTO 0)"
o 4
suid 2,0
)
)
)
]
shape (Rectangle
uid 1880,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "50000,36000,62000,44000"
)
oxt "36000,8000,48000,16000"
ttg (MlTextGroup
uid 1881,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*44 (Text
uid 1882,0
va (VaSet
)
xt "50000,44400,53200,45600"
st "NUM"
blo "50000,45400"
tm "BdLibraryNameMgr"
)
*45 (Text
uid 1883,0
va (VaSet
)
xt "50000,45400,61000,46600"
st "sinewaveGenerator"
blo "50000,46400"
tm "CptNameMgr"
)
*46 (Text
uid 1884,0
va (VaSet
)
xt "50000,46400,53300,47600"
st "I_sin"
blo "50000,47400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1885,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1886,0
text (MLText
uid 1887,0
va (VaSet
)
xt "50000,48200,72900,50600"
st "phaseBitNb = phaseBitNb    ( positive )  
sineBitNb  = sineBitNb     ( positive )  "
)
header ""
)
elements [
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
(GiElement
name "sineBitNb"
type "positive"
value "sineBitNb"
)
]
)
connectByName 1
portVis (PortSigDisplay
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*47 (SaComponent
uid 1900,0
optionalChildren [
*48 (CptPort
uid 1888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1889,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,39625,26000,40375"
)
tg (CPTG
uid 1890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1891,0
va (VaSet
font "Verdana,12,0"
)
xt "27000,39300,30800,40700"
st "clock"
blo "27000,40500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*49 (CptPort
uid 1892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,39625,42750,40375"
)
tg (CPTG
uid 1894,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1895,0
va (VaSet
font "Verdana,12,0"
)
xt "34400,39300,41000,40700"
st "countOut"
ju 2
blo "41000,40500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "countOut"
t "unsigned"
b "(bitNb-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*50 (CptPort
uid 1896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,41625,26000,42375"
)
tg (CPTG
uid 1898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1899,0
va (VaSet
font "Verdana,12,0"
)
xt "27000,41300,31100,42700"
st "reset"
blo "27000,42500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
]
shape (Rectangle
uid 1901,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "26000,36000,42000,44000"
)
oxt "22000,14000,38000,22000"
ttg (MlTextGroup
uid 1902,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 1903,0
va (VaSet
)
xt "26300,44400,29500,45600"
st "NUM"
blo "26300,45400"
tm "BdLibraryNameMgr"
)
*52 (Text
uid 1904,0
va (VaSet
)
xt "26300,45400,30800,46600"
st "counter"
blo "26300,46400"
tm "CptNameMgr"
)
*53 (Text
uid 1905,0
va (VaSet
)
xt "26300,46400,31100,47600"
st "I_phase"
blo "26300,47400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1906,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1907,0
text (MLText
uid 1908,0
va (VaSet
)
xt "26000,47400,45200,48600"
st "BitNb = phaseBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "BitNb"
type "positive"
value "phaseBitNb"
)
]
)
connectByName 1
portVis (PortSigDisplay
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*54 (SaComponent
uid 2143,0
optionalChildren [
*55 (CptPort
uid 2131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77250,71625,78000,72375"
)
tg (CPTG
uid 2133,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2134,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,71400,82500,72800"
st "gain"
blo "79000,72600"
)
)
thePort (LogicalPort
decl (Decl
n "gain"
t "signed"
b "(bitNb-1 DOWNTO 0)"
o 10
suid 1,0
)
)
)
*56 (CptPort
uid 2135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77250,67625,78000,68375"
)
tg (CPTG
uid 2137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2138,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,67400,82400,68800"
st "sine"
blo "79000,68600"
)
)
thePort (LogicalPort
decl (Decl
n "sine"
t "signed"
b "(bitNb-1 DOWNTO 0)"
o 4
suid 2,0
)
)
)
*57 (CptPort
uid 2139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,69625,90750,70375"
)
tg (CPTG
uid 2141,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2142,0
va (VaSet
font "Verdana,12,0"
)
xt "83400,69400,89000,70800"
st "product"
ju 2
blo "89000,70600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "product"
t "signed"
b "(2*bitNb-1 DOWNTO 0)"
o 7
suid 3,0
)
)
)
]
shape (Rectangle
uid 2144,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "78000,64000,90000,76000"
)
oxt "36000,7000,48000,19000"
ttg (MlTextGroup
uid 2145,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
uid 2146,0
va (VaSet
)
xt "78550,76400,81750,77600"
st "NUM"
blo "78550,77400"
tm "BdLibraryNameMgr"
)
*59 (Text
uid 2147,0
va (VaSet
)
xt "78550,77400,85150,78600"
st "opMultiply"
blo "78550,78400"
tm "CptNameMgr"
)
*60 (Text
uid 2148,0
va (VaSet
)
xt "78550,78400,82550,79600"
st "I_mult"
blo "78550,79400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2149,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2150,0
text (MLText
uid 2151,0
va (VaSet
)
xt "78000,80400,96200,81600"
st "bitNb = sineBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "bitNb"
type "positive"
value "sineBitNb"
)
]
)
connectByName 1
portVis (PortSigDisplay
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*61 (SaComponent
uid 2164,0
optionalChildren [
*62 (CptPort
uid 2152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2153,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77250,91625,78000,92375"
)
tg (CPTG
uid 2154,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2155,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,91400,85200,92800"
st "concatIn"
blo "79000,92600"
)
)
thePort (LogicalPort
decl (Decl
n "concatIn"
t "signed"
b "(bitNb-1 DOWNTO 0)"
o 11
suid 1,0
)
)
)
*63 (CptPort
uid 2156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2157,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77250,87625,78000,88375"
)
tg (CPTG
uid 2158,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2159,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,87400,82400,88800"
st "sine"
blo "79000,88600"
)
)
thePort (LogicalPort
decl (Decl
n "sine"
t "signed"
b "(bitNb-1 DOWNTO 0)"
o 4
suid 2,0
)
)
)
*64 (CptPort
uid 2160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2161,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,89625,90750,90375"
)
tg (CPTG
uid 2162,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2163,0
va (VaSet
font "Verdana,12,0"
)
xt "81800,89300,89000,90700"
st "concatOut"
ju 2
blo "89000,90500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "concatOut"
t "signed"
b "(2*bitNb-1 DOWNTO 0)"
o 8
suid 3,0
)
)
)
]
shape (Rectangle
uid 2165,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "78000,84000,90000,96000"
)
oxt "36000,6000,48000,18000"
ttg (MlTextGroup
uid 2166,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*65 (Text
uid 2167,0
va (VaSet
)
xt "78750,96400,81950,97600"
st "NUM"
blo "78750,97400"
tm "BdLibraryNameMgr"
)
*66 (Text
uid 2168,0
va (VaSet
)
xt "78750,97400,87750,98600"
st "opConcatenate"
blo "78750,98400"
tm "CptNameMgr"
)
*67 (Text
uid 2169,0
va (VaSet
)
xt "78750,98400,83950,99600"
st "I_concat"
blo "78750,99400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2170,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2171,0
text (MLText
uid 2172,0
va (VaSet
)
xt "78000,100400,96200,101600"
st "bitNb = sineBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "bitNb"
type "positive"
value "sineBitNb"
)
]
)
connectByName 1
portVis (PortSigDisplay
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*68 (SaComponent
uid 2185,0
optionalChildren [
*69 (CptPort
uid 2173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77250,51625,78000,52375"
)
tg (CPTG
uid 2175,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2176,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,51300,83400,52700"
st "offset"
blo "79000,52500"
)
)
thePort (LogicalPort
decl (Decl
n "offset"
t "signed"
b "(bitNb-1 DOWNTO 0)"
o 9
suid 1,0
)
)
)
*70 (CptPort
uid 2177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77250,47625,78000,48375"
)
tg (CPTG
uid 2179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2180,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,47300,82400,48700"
st "sine"
blo "79000,48500"
)
)
thePort (LogicalPort
decl (Decl
n "sine"
t "signed"
b "(bitNb-1 DOWNTO 0)"
o 4
suid 2,0
)
)
)
*71 (CptPort
uid 2181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,49625,90750,50375"
)
tg (CPTG
uid 2183,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2184,0
va (VaSet
font "Verdana,12,0"
)
xt "85600,49300,89000,50700"
st "sum"
ju 2
blo "89000,50500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sum"
t "signed"
b "(bitNb-1 DOWNTO 0)"
o 6
suid 3,0
)
)
)
]
shape (Rectangle
uid 2186,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "78000,44000,90000,56000"
)
oxt "37000,7000,49000,19000"
ttg (MlTextGroup
uid 2187,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
uid 2188,0
va (VaSet
)
xt "78600,56400,81800,57600"
st "NUM"
blo "78600,57400"
tm "BdLibraryNameMgr"
)
*73 (Text
uid 2189,0
va (VaSet
)
xt "78600,57400,82500,58600"
st "opAdd"
blo "78600,58400"
tm "CptNameMgr"
)
*74 (Text
uid 2190,0
va (VaSet
)
xt "78600,58400,82200,59600"
st "I_add"
blo "78600,59400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2191,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2192,0
text (MLText
uid 2193,0
va (VaSet
)
xt "78000,59400,96200,60600"
st "bitNb = sineBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "bitNb"
type "positive"
value "sineBitNb"
)
]
)
connectByName 1
portVis (PortSigDisplay
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*75 (SaComponent
uid 2202,0
optionalChildren [
*76 (CptPort
uid 2194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77250,31625,78000,32375"
)
tg (CPTG
uid 2196,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2197,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,31400,82400,32800"
st "sine"
blo "79000,32600"
)
)
thePort (LogicalPort
decl (Decl
n "sine"
t "signed"
b "(bitNb-1 DOWNTO 0)"
o 4
suid 1,0
)
)
)
*77 (CptPort
uid 2198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,31625,90750,32375"
)
tg (CPTG
uid 2200,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2201,0
va (VaSet
font "Verdana,12,0"
)
xt "83000,31400,89000,32800"
st "inverted"
ju 2
blo "89000,32600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "inverted"
t "signed"
b "(bitNb-1 DOWNTO 0)"
o 5
suid 2,0
)
)
)
]
shape (Rectangle
uid 2203,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "78000,28000,90000,36000"
)
oxt "38000,10000,50000,18000"
ttg (MlTextGroup
uid 2204,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
uid 2205,0
va (VaSet
)
xt "78100,36400,81300,37600"
st "NUM"
blo "78100,37400"
tm "BdLibraryNameMgr"
)
*79 (Text
uid 2206,0
va (VaSet
)
xt "78100,37400,83100,38600"
st "opInvert"
blo "78100,38400"
tm "CptNameMgr"
)
*80 (Text
uid 2207,0
va (VaSet
)
xt "78100,38400,81400,39600"
st "I_inv"
blo "78100,39400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2208,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2209,0
text (MLText
uid 2210,0
va (VaSet
)
xt "78000,40400,96200,41600"
st "bitNb = sineBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "bitNb"
type "positive"
value "sineBitNb"
)
]
)
connectByName 1
portVis (PortSigDisplay
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*81 (Wire
uid 138,0
optionalChildren [
*82 (BdJunction
uid 1349,0
ps "OnConnectorStrategy"
shape (Circle
uid 1350,0
va (VaSet
vasetType 1
)
xt "69600,39600,70400,40400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 139,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62750,32000,77250,40000"
pts [
"62750,40000"
"70000,40000"
"70000,32000"
"77250,32000"
]
)
start &43
end &76
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 144,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 145,0
va (VaSet
font "Verdana,12,0"
)
xt "65000,37600,68400,39000"
st "sine"
blo "65000,38800"
tm "WireNameMgr"
)
)
on &25
)
*83 (Wire
uid 198,0
shape (OrthoPolyLine
uid 199,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70000,48000,77250,48000"
pts [
"70000,48000"
"77250,48000"
]
)
start *84 (BdJunction
uid 1353,0
ps "OnConnectorStrategy"
shape (Circle
uid 1354,0
va (VaSet
vasetType 1
)
xt "69600,47600,70400,48400"
radius 400
)
)
end &70
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 203,0
va (VaSet
isHidden 1
)
xt "73000,47000,75800,48200"
st "sine"
blo "73000,48000"
tm "WireNameMgr"
)
)
on &25
)
*85 (Wire
uid 208,0
shape (OrthoPolyLine
uid 209,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70000,68000,77250,68000"
pts [
"70000,68000"
"77250,68000"
]
)
start *86 (BdJunction
uid 1351,0
ps "OnConnectorStrategy"
shape (Circle
uid 1352,0
va (VaSet
vasetType 1
)
xt "69600,67600,70400,68400"
radius 400
)
)
end &56
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 213,0
va (VaSet
isHidden 1
)
xt "74000,67000,76800,68200"
st "sine"
blo "74000,68000"
tm "WireNameMgr"
)
)
on &25
)
*87 (Wire
uid 218,0
optionalChildren [
&86
&84
]
shape (OrthoPolyLine
uid 219,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70000,40000,77250,88000"
pts [
"70000,40000"
"70000,88000"
"77250,88000"
]
)
start &82
end &63
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 223,0
va (VaSet
isHidden 1
)
xt "73000,87000,75800,88200"
st "sine"
blo "73000,88000"
tm "WireNameMgr"
)
)
on &25
)
*88 (Wire
uid 230,0
shape (OrthoPolyLine
uid 231,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90750,32000,102000,32000"
pts [
"90750,32000"
"102000,32000"
]
)
start &77
end &18
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 237,0
va (VaSet
font "Verdana,12,0"
)
xt "94000,29600,103600,31000"
st "sineInverted"
blo "94000,30800"
tm "WireNameMgr"
)
)
on &26
)
*89 (Wire
uid 242,0
shape (OrthoPolyLine
uid 243,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90750,50000,102000,50000"
pts [
"90750,50000"
"102000,50000"
]
)
start &71
end &19
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 249,0
va (VaSet
font "Verdana,12,0"
)
xt "95000,47600,102400,49000"
st "sineAdded"
blo "95000,48800"
tm "WireNameMgr"
)
)
on &27
)
*90 (Wire
uid 254,0
shape (OrthoPolyLine
uid 255,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90750,70000,102000,70000"
pts [
"90750,70000"
"102000,70000"
]
)
start &57
end &20
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 261,0
va (VaSet
font "Verdana,12,0"
)
xt "94000,67600,104100,69000"
st "sineMultiplied"
blo "94000,68800"
tm "WireNameMgr"
)
)
on &34
)
*91 (Wire
uid 266,0
shape (OrthoPolyLine
uid 267,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90750,90000,102000,90000"
pts [
"90750,90000"
"102000,90000"
]
)
start &64
end &21
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 273,0
va (VaSet
font "Verdana,12,0"
)
xt "93000,87600,106100,89000"
st "sineConcatenated"
blo "93000,88800"
tm "WireNameMgr"
)
)
on &35
)
*92 (Wire
uid 308,0
shape (OrthoPolyLine
uid 309,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,72000,77250,72000"
pts [
"66000,72000"
"77250,72000"
]
)
start &30
end &55
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 313,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,70600,76500,72000"
st "gain"
blo "73000,71800"
tm "WireNameMgr"
)
)
on &29
)
*93 (Wire
uid 320,0
shape (OrthoPolyLine
uid 321,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,92000,77250,92000"
pts [
"66000,92000"
"77250,92000"
]
)
start &37
end &62
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 327,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,90600,76400,92000"
st "concatenate"
blo "67000,91800"
tm "WireNameMgr"
)
)
on &36
)
*94 (Wire
uid 779,0
shape (OrthoPolyLine
uid 780,0
va (VaSet
vasetType 3
)
xt "19000,42000,25250,42000"
pts [
"19000,42000"
"25250,42000"
]
)
start &13
end &50
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 781,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 782,0
va (VaSet
font "Verdana,12,0"
)
xt "19000,40600,23100,42000"
st "reset"
blo "19000,41800"
tm "WireNameMgr"
)
)
on &22
)
*95 (Wire
uid 787,0
shape (OrthoPolyLine
uid 788,0
va (VaSet
vasetType 3
)
xt "19000,40000,25250,40000"
pts [
"19000,40000"
"25250,40000"
]
)
start &12
end &48
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 790,0
va (VaSet
font "Verdana,12,0"
)
xt "19000,38600,22800,40000"
st "clock"
blo "19000,39800"
tm "WireNameMgr"
)
)
on &23
)
*96 (Wire
uid 795,0
shape (OrthoPolyLine
uid 796,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42750,40000,49250,40000"
pts [
"42750,40000"
"49250,40000"
]
)
start &49
end &42
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 800,0
va (VaSet
font "Verdana,12,0"
)
xt "45000,37600,49700,39000"
st "phase"
blo "45000,38800"
tm "WireNameMgr"
)
)
on &24
)
*97 (Wire
uid 1112,0
shape (OrthoPolyLine
uid 1113,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,52000,77250,52000"
pts [
"77250,52000"
"66000,52000"
]
)
start &69
end &14
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1117,0
va (VaSet
font "Verdana,12,0"
)
xt "72000,50600,76400,52000"
st "offset"
blo "72000,51800"
tm "WireNameMgr"
)
)
on &28
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *98 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 1323,0
va (VaSet
)
xt "-11000,18000,-3100,19200"
st "Package List"
blo "-11000,19000"
)
*100 (MLText
uid 1324,0
va (VaSet
)
xt "-11000,19000,6500,22600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*102 (Text
uid 47,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*103 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*104 (Text
uid 49,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*105 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*106 (Text
uid 51,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*107 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1048"
viewArea "-13203,15801,179347,120418"
cachedDiagramExtent "-11000,0,136000,118000"
pageSetupInfo (PageSetupInfo
toPrinter 1
xMargin 46
yMargin 46
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 50
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-11000,18000"
lastUid 2268,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
bg "65280,65280,65280"
lineWidth 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,16384,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
lineColor "0,16384,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
va (VaSet
font "Verdana,12,1"
)
xt "1500,2550,6500,4050"
st "<library>"
blo "1500,3750"
tm "BdLibraryNameMgr"
)
*109 (Text
va (VaSet
font "Verdana,12,1"
)
xt "1500,4050,6000,5550"
st "<block>"
blo "1500,5250"
tm "BlkNameMgr"
)
*110 (Text
va (VaSet
font "Verdana,12,1"
)
xt "1500,5550,2500,7050"
st "I0"
blo "1500,6750"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1200,0,9200,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-700,2550,3300,4050"
st "Library"
blo "-700,3750"
)
*112 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-700,4050,9400,5550"
st "MWComponent"
blo "-700,5250"
)
*113 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-700,5550,300,7050"
st "I0"
blo "-700,6750"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7700,550,-7700,550"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-350,2550,3650,4050"
st "Library"
blo "-350,3750"
tm "BdLibraryNameMgr"
)
*115 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-350,4050,9050,5550"
st "SaComponent"
blo "-350,5250"
tm "CptNameMgr"
)
*116 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-350,5550,650,7050"
st "I0"
blo "-350,6750"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-850,2550,3150,4050"
st "Library"
blo "-850,3750"
)
*118 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-850,4050,9550,5550"
st "VhdlComponent"
blo "-850,5250"
)
*119 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-850,5550,150,7050"
st "I0"
blo "-850,6750"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-1600,2550,2400,4050"
st "Library"
blo "-1600,3750"
)
*121 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-1600,4050,10300,5550"
st "VerilogComponent"
blo "-1600,5250"
)
*122 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-1600,5550,-600,7050"
st "I0"
blo "-1600,6750"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
lineColor "0,16384,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "Verdana,12,1"
)
xt "2950,3400,5050,4900"
st "eb1"
blo "2950,4600"
tm "HdlTextNameMgr"
)
*124 (Text
va (VaSet
font "Verdana,12,1"
)
xt "2950,4900,3650,6400"
st "1"
blo "2950,6100"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "0,16384,32768"
lineWidth 1
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-400,-650,200,350"
st "G"
blo "-400,150"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1500,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2000,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,16384"
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "0,16384,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 1
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
bg "49152,49152,49152"
)
xt "0,-1400,18500,-200"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
bg "49152,49152,49152"
)
xt "250,250,650,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
va (VaSet
bg "49152,49152,49152"
font "Verdana,10,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*126 (MLText
va (VaSet
bg "49152,49152,49152"
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 1
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
bg "49152,49152,49152"
)
xt "0,-1400,11000,-200"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
bg "49152,49152,49152"
)
xt "250,250,650,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
va (VaSet
bg "49152,49152,49152"
font "Verdana,10,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*128 (MLText
va (VaSet
bg "49152,49152,49152"
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
)
xt "-11000,59000,-3200,60200"
st "Declarations"
blo "-11000,60000"
)
portLabel (Text
uid 3,0
va (VaSet
)
xt "-11000,60000,-7200,61200"
st "Ports:"
blo "-11000,61000"
)
preUserLabel (Text
uid 4,0
va (VaSet
)
xt "-11000,67000,-5500,68200"
st "Pre User:"
blo "-11000,68000"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-9000,68000,12600,69000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
)
xt "-11000,68000,-1000,69200"
st "Diagram Signals:"
blo "-11000,69000"
)
postUserLabel (Text
uid 7,0
va (VaSet
)
xt "-11000,74000,-4200,75200"
st "Post User:"
blo "-11000,75000"
)
postUserText (MLText
uid 8,0
va (VaSet
)
xt "-9000,79400,-9000,79400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 11,0
usingSuid 1
emptyRow *129 (LEmptyRow
)
uid 1516,0
optionalChildren [
*130 (RefLabelRowHdr
)
*131 (TitleRowHdr
)
*132 (FilterRowHdr
)
*133 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*134 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*135 (GroupColHdr
tm "GroupColHdrMgr"
)
*136 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*137 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*138 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*139 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*140 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*141 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*142 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 1,0
)
)
uid 1493,0
)
*143 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
uid 1495,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "phase"
t "unsigned"
b "(phaseBitNb-1 DOWNTO 0)"
o 10
suid 3,0
)
)
uid 1497,0
)
*145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sine"
t "signed"
b "(sineBitNb-1 DOWNTO 0)"
o 11
suid 4,0
)
)
uid 1499,0
)
*146 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sineInverted"
t "signed"
b "(sineBitNb-1 DOWNTO 0)"
o 5
suid 5,0
)
)
uid 1501,0
)
*147 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sineAdded"
t "signed"
b "(sineBitNb-1 DOWNTO 0)"
o 3
suid 6,0
)
)
uid 1503,0
)
*148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "offset"
t "signed"
b "(sineBitNb-1 DOWNTO 0)"
o 9
suid 7,0
)
)
uid 1505,0
)
*149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gain"
t "signed"
b "(sineBitNb-1 DOWNTO 0)"
o 8
suid 8,0
)
)
uid 1507,0
)
*150 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sineMultiplied"
t "signed"
b "(2*sineBitNb-1 DOWNTO 0)"
o 6
suid 9,0
)
)
uid 1509,0
)
*151 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sineConcatenated"
t "signed"
b "(2*sineBitNb-1 DOWNTO 0)"
o 4
suid 10,0
)
)
uid 1511,0
)
*152 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "concatenate"
t "signed"
b "(sineBitNb-1 DOWNTO 0)"
o 7
suid 11,0
)
)
uid 1513,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1529,0
optionalChildren [
*153 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *154 (MRCItem
litem &129
pos 11
dimension 20
)
uid 1531,0
optionalChildren [
*155 (MRCItem
litem &130
pos 0
dimension 20
uid 1532,0
)
*156 (MRCItem
litem &131
pos 1
dimension 23
uid 1533,0
)
*157 (MRCItem
litem &132
pos 2
hidden 1
dimension 20
uid 1534,0
)
*158 (MRCItem
litem &142
pos 0
dimension 20
uid 1494,0
)
*159 (MRCItem
litem &143
pos 1
dimension 20
uid 1496,0
)
*160 (MRCItem
litem &144
pos 6
dimension 20
uid 1498,0
)
*161 (MRCItem
litem &145
pos 7
dimension 20
uid 1500,0
)
*162 (MRCItem
litem &146
pos 2
dimension 20
uid 1502,0
)
*163 (MRCItem
litem &147
pos 3
dimension 20
uid 1504,0
)
*164 (MRCItem
litem &148
pos 8
dimension 20
uid 1506,0
)
*165 (MRCItem
litem &149
pos 9
dimension 20
uid 1508,0
)
*166 (MRCItem
litem &150
pos 4
dimension 20
uid 1510,0
)
*167 (MRCItem
litem &151
pos 5
dimension 20
uid 1512,0
)
*168 (MRCItem
litem &152
pos 10
dimension 20
uid 1514,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1535,0
optionalChildren [
*169 (MRCItem
litem &133
pos 0
dimension 20
uid 1536,0
)
*170 (MRCItem
litem &135
pos 1
dimension 50
uid 1537,0
)
*171 (MRCItem
litem &136
pos 2
dimension 100
uid 1538,0
)
*172 (MRCItem
litem &137
pos 3
dimension 50
uid 1539,0
)
*173 (MRCItem
litem &138
pos 4
dimension 100
uid 1540,0
)
*174 (MRCItem
litem &139
pos 5
dimension 100
uid 1541,0
)
*175 (MRCItem
litem &140
pos 6
dimension 50
uid 1542,0
)
*176 (MRCItem
litem &141
pos 7
dimension 80
uid 1543,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1530,0
vaOverrides [
]
)
]
)
uid 1515,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *177 (LEmptyRow
)
uid 1545,0
optionalChildren [
*178 (RefLabelRowHdr
)
*179 (TitleRowHdr
)
*180 (FilterRowHdr
)
*181 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*182 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*183 (GroupColHdr
tm "GroupColHdrMgr"
)
*184 (NameColHdr
tm "GenericNameColHdrMgr"
)
*185 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*186 (InitColHdr
tm "GenericValueColHdrMgr"
)
*187 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*188 (EolColHdr
tm "GenericEolColHdrMgr"
)
*189 (LogGeneric
generic (GiElement
name "sineBitNb"
type "positive"
value "8"
)
uid 1939,0
)
*190 (LogGeneric
generic (GiElement
name "phaseBitNb"
type "positive"
value "8"
)
uid 1941,0
)
]
)
pdm (PhysicalDM
uid 1557,0
optionalChildren [
*191 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *192 (MRCItem
litem &177
pos 2
dimension 20
)
uid 1559,0
optionalChildren [
*193 (MRCItem
litem &178
pos 0
dimension 20
uid 1560,0
)
*194 (MRCItem
litem &179
pos 1
dimension 23
uid 1561,0
)
*195 (MRCItem
litem &180
pos 2
hidden 1
dimension 20
uid 1562,0
)
*196 (MRCItem
litem &189
pos 1
dimension 20
uid 1938,0
)
*197 (MRCItem
litem &190
pos 0
dimension 20
uid 1940,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1563,0
optionalChildren [
*198 (MRCItem
litem &181
pos 0
dimension 20
uid 1564,0
)
*199 (MRCItem
litem &183
pos 1
dimension 50
uid 1565,0
)
*200 (MRCItem
litem &184
pos 2
dimension 100
uid 1566,0
)
*201 (MRCItem
litem &185
pos 3
dimension 100
uid 1567,0
)
*202 (MRCItem
litem &186
pos 4
dimension 50
uid 1568,0
)
*203 (MRCItem
litem &187
pos 5
dimension 50
uid 1569,0
)
*204 (MRCItem
litem &188
pos 6
dimension 80
uid 1570,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1558,0
vaOverrides [
]
)
]
)
uid 1544,0
type 1
)
activeModelName "BlockDiag"
)
