
*** Running vivado
    with args -log design_1_modulater_14bit_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_modulater_14bit_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_modulater_14bit_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1111.621 ; gain = 418.859
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Meklarn/Desktop/EXJOBB/ZC706/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Meklarn/Desktop/EXJOBB/ZC706/quadrature _decoder'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'X:/Xilink/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1111.621 ; gain = 0.000
Command: synth_design -top design_1_modulater_14bit_0_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_modulater_14bit_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25616
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1111.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_modulater_14bit_0_0' [c:/Users/Meklarn/Desktop/EXJOBB/ZC706/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/ip/design_1_modulater_14bit_0_0/synth/design_1_modulater_14bit_0_0.vhd:67]
INFO: [Synth 8-3491] module 'modulater_14bit' declared at 'C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/modulater_14bit.vhd:40' bound to instance 'U0' of component 'modulater_14bit' [c:/Users/Meklarn/Desktop/EXJOBB/ZC706/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/ip/design_1_modulater_14bit_0_0/synth/design_1_modulater_14bit_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'modulater_14bit' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/modulater_14bit.vhd:51]
INFO: [Synth 8-3491] module 'input_handler' declared at 'C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/input_handler.vhd:32' bound to instance 'inst_input_handler' of component 'input_handler' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/modulater_14bit.vhd:85]
INFO: [Synth 8-638] synthesizing module 'input_handler' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/input_handler.vhd:41]
INFO: [Synth 8-3491] module 'input_divider' declared at 'C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/input_divider.vhd:28' bound to instance 'inst_input_divider' of component 'input_divider' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/input_handler.vhd:74]
INFO: [Synth 8-638] synthesizing module 'input_divider' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/input_divider.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'input_divider' (1#1) [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/input_divider.vhd:40]
INFO: [Synth 8-3491] module 'sequential_reader' declared at 'C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/sequential_reader_2.vhd:32' bound to instance 'inst_sequential_reader' of component 'sequential_reader' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/input_handler.vhd:84]
INFO: [Synth 8-638] synthesizing module 'sequential_reader' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/sequential_reader_2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'sequential_reader' (2#1) [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/sequential_reader_2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'input_handler' (3#1) [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/input_handler.vhd:41]
INFO: [Synth 8-3491] module 'carrier_generator_14bit' declared at 'C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/carrier_generator.vhd:29' bound to instance 'inst_input_carrier_generator' of component 'carrier_generator_14bit' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/modulater_14bit.vhd:92]
INFO: [Synth 8-638] synthesizing module 'carrier_generator_14bit' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/carrier_generator.vhd:38]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/carrier_generator.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'carrier_generator_14bit' (4#1) [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/carrier_generator.vhd:38]
INFO: [Synth 8-3491] module 'comparator_14bit' declared at 'C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:29' bound to instance 'inst_input_comparator_14bit' of component 'comparator_14bit' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/modulater_14bit.vhd:98]
INFO: [Synth 8-638] synthesizing module 'comparator_14bit' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'comparator_14bit' (5#1) [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'modulater_14bit' (6#1) [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/modulater_14bit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_modulater_14bit_0_0' (7#1) [c:/Users/Meklarn/Desktop/EXJOBB/ZC706/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/ip/design_1_modulater_14bit_0_0/synth/design_1_modulater_14bit_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1141.637 ; gain = 30.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1141.637 ; gain = 30.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1141.637 ; gain = 30.016
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1141.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1257.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1258.184 ; gain = 0.281
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1258.184 ; gain = 146.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:51 . Memory (MB): peak = 1258.184 ; gain = 146.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:51 . Memory (MB): peak = 1258.184 ; gain = 146.562
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[0]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[1]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[2]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[3]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[4]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[5]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[6]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[7]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[8]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[9]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[10]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[11]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[12]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[13]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[14]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[15]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[16]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[17]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[18]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[19]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[20]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[21]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[22]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[23]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[24]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[25]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[26]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[27]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[28]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[29]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[30]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[31]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[32]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[33]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[34]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'stored_values_reg[35]' [C:/Users/Meklarn/Desktop/EXJOBB/ZC706/modulator_EMIO_code/mod/comparator.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:58 . Memory (MB): peak = 1258.184 ; gain = 146.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 72    
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   14 Bit        Muxes := 19    
	   2 Input   14 Bit        Muxes := 38    
	   2 Input   10 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 43    
	   4 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:13 . Memory (MB): peak = 1258.184 ; gain = 146.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:30 . Memory (MB): peak = 1258.184 ; gain = 146.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:30 . Memory (MB): peak = 1258.184 ; gain = 146.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:31 . Memory (MB): peak = 1261.902 ; gain = 150.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:38 . Memory (MB): peak = 1267.406 ; gain = 155.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:38 . Memory (MB): peak = 1267.406 ; gain = 155.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:38 . Memory (MB): peak = 1267.406 ; gain = 155.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:38 . Memory (MB): peak = 1267.406 ; gain = 155.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:38 . Memory (MB): peak = 1267.406 ; gain = 155.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:38 . Memory (MB): peak = 1267.406 ; gain = 155.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    84|
|2     |LUT1   |    16|
|3     |LUT2   |     3|
|4     |LUT3   |     6|
|5     |LUT4   |   513|
|6     |LUT5   |    11|
|7     |LUT6   |    30|
|8     |FDRE   |  1043|
|9     |LD     |   504|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:38 . Memory (MB): peak = 1267.406 ; gain = 155.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:01:27 . Memory (MB): peak = 1267.406 ; gain = 39.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:39 . Memory (MB): peak = 1267.406 ; gain = 155.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1279.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 588 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1282.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 504 instances were transformed.
  LD => LDCE: 504 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:02:03 . Memory (MB): peak = 1282.750 ; gain = 171.129
INFO: [Common 17-1381] The checkpoint 'C:/Users/Meklarn/Desktop/EXJOBB/ZC706/WICSC_ZC706/WICSC_ZC706.runs/design_1_modulater_14bit_0_0_synth_1/design_1_modulater_14bit_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Meklarn/Desktop/EXJOBB/ZC706/WICSC_ZC706/WICSC_ZC706.runs/design_1_modulater_14bit_0_0_synth_1/design_1_modulater_14bit_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_modulater_14bit_0_0_utilization_synth.rpt -pb design_1_modulater_14bit_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 10 10:06:26 2021...
