# High-Level Systhesis, 2021 Spring, NTU CSIE

This repository stores the work for project and assignments of the course
Advanced Computer Architecture (CSIE5059), and its High-Level Synthesis Lab, 
instructed by Pr. CL Yang (楊佳玲) and Pr. Jiin Lai (賴瑾), 2021 Spring, 
Department of Computer Science and Information Engineering, National Taiwan
University

## Lab1
Task: 32-bit Multiplier on PYNQ-Z2

Topics:
- Environment setup
    - Vivado and Vivado HLS
    - PYNQ-Z2
- High-level synthesis with Vivado HLS
- Kernel IO Interface
    - Block-level protocol
    - AXI and AXI Lite
    - Handshake protocol
    - Memory interface: RAM and FIFO
    - Bus protocol

## Lab2
Task: FIR (Finite impulse response) on PYNQ-Z2

Topics:
- Stream interface (AXI-Stream)
- Memory-mapped interface (AXI, HP port)
    - DMA
- Transfers between stream and memory-mapped locations
    - MM2S/S2MM

