
c2_10_TaskNotification1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034c8  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  080035d8  080035d8  000045d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800361c  0800361c  00005060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800361c  0800361c  00005060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800361c  0800361c  00005060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800361c  0800361c  0000461c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003620  08003620  00004620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08003624  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f58  20000060  08003684  00005060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000fb8  08003684  00005fb8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e4b7  00000000  00000000  00005089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024ad  00000000  00000000  00013540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e28  00000000  00000000  000159f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b0f  00000000  00000000  00016818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018cf0  00000000  00000000  00017327  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010348  00000000  00000000  00030017  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000913c7  00000000  00000000  0004035f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d1726  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d40  00000000  00000000  000d176c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000d54ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	080035c0 	.word	0x080035c0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	080035c0 	.word	0x080035c0

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b086      	sub	sp, #24
 8000154:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000156:	f000 fb45 	bl	80007e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800015a:	f000 f849 	bl	80001f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015e:	f000 f8ad 	bl	80002bc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000162:	f000 f881 	bl	8000268 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  status =xTaskCreate(led_handler, "Led", 300, NULL, 1, &led_handle);
 8000166:	4b1c      	ldr	r3, [pc, #112]	@ (80001d8 <main+0x88>)
 8000168:	9301      	str	r3, [sp, #4]
 800016a:	2301      	movs	r3, #1
 800016c:	9300      	str	r3, [sp, #0]
 800016e:	2300      	movs	r3, #0
 8000170:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000174:	4919      	ldr	r1, [pc, #100]	@ (80001dc <main+0x8c>)
 8000176:	481a      	ldr	r0, [pc, #104]	@ (80001e0 <main+0x90>)
 8000178:	f001 ff63 	bl	8002042 <xTaskCreate>
 800017c:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdTRUE);
 800017e:	68fb      	ldr	r3, [r7, #12]
 8000180:	2b01      	cmp	r3, #1
 8000182:	d00b      	beq.n	800019c <main+0x4c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000188:	f383 8811 	msr	BASEPRI, r3
 800018c:	f3bf 8f6f 	isb	sy
 8000190:	f3bf 8f4f 	dsb	sy
 8000194:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000196:	bf00      	nop
 8000198:	bf00      	nop
 800019a:	e7fd      	b.n	8000198 <main+0x48>
  status =xTaskCreate(button_handler, "Button", 100, NULL, 1, &button_handle);
 800019c:	4b11      	ldr	r3, [pc, #68]	@ (80001e4 <main+0x94>)
 800019e:	9301      	str	r3, [sp, #4]
 80001a0:	2301      	movs	r3, #1
 80001a2:	9300      	str	r3, [sp, #0]
 80001a4:	2300      	movs	r3, #0
 80001a6:	2264      	movs	r2, #100	@ 0x64
 80001a8:	490f      	ldr	r1, [pc, #60]	@ (80001e8 <main+0x98>)
 80001aa:	4810      	ldr	r0, [pc, #64]	@ (80001ec <main+0x9c>)
 80001ac:	f001 ff49 	bl	8002042 <xTaskCreate>
 80001b0:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdTRUE);
 80001b2:	68fb      	ldr	r3, [r7, #12]
 80001b4:	2b01      	cmp	r3, #1
 80001b6:	d00b      	beq.n	80001d0 <main+0x80>
        __asm volatile
 80001b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80001bc:	f383 8811 	msr	BASEPRI, r3
 80001c0:	f3bf 8f6f 	isb	sy
 80001c4:	f3bf 8f4f 	dsb	sy
 80001c8:	607b      	str	r3, [r7, #4]
    }
 80001ca:	bf00      	nop
 80001cc:	bf00      	nop
 80001ce:	e7fd      	b.n	80001cc <main+0x7c>

  vTaskStartScheduler();
 80001d0:	f002 f90a 	bl	80023e8 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001d4:	bf00      	nop
 80001d6:	e7fd      	b.n	80001d4 <main+0x84>
 80001d8:	200000d8 	.word	0x200000d8
 80001dc:	080035d8 	.word	0x080035d8
 80001e0:	080003f1 	.word	0x080003f1
 80001e4:	200000dc 	.word	0x200000dc
 80001e8:	080035dc 	.word	0x080035dc
 80001ec:	08000399 	.word	0x08000399

080001f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	b090      	sub	sp, #64	@ 0x40
 80001f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001f6:	f107 0318 	add.w	r3, r7, #24
 80001fa:	2228      	movs	r2, #40	@ 0x28
 80001fc:	2100      	movs	r1, #0
 80001fe:	4618      	mov	r0, r3
 8000200:	f003 f8fe 	bl	8003400 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000204:	1d3b      	adds	r3, r7, #4
 8000206:	2200      	movs	r2, #0
 8000208:	601a      	str	r2, [r3, #0]
 800020a:	605a      	str	r2, [r3, #4]
 800020c:	609a      	str	r2, [r3, #8]
 800020e:	60da      	str	r2, [r3, #12]
 8000210:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000212:	2302      	movs	r3, #2
 8000214:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000216:	2301      	movs	r3, #1
 8000218:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800021a:	2310      	movs	r3, #16
 800021c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800021e:	2300      	movs	r3, #0
 8000220:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000222:	f107 0318 	add.w	r3, r7, #24
 8000226:	4618      	mov	r0, r3
 8000228:	f000 fdba 	bl	8000da0 <HAL_RCC_OscConfig>
 800022c:	4603      	mov	r3, r0
 800022e:	2b00      	cmp	r3, #0
 8000230:	d001      	beq.n	8000236 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000232:	f000 f985 	bl	8000540 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000236:	230f      	movs	r3, #15
 8000238:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800023a:	2300      	movs	r3, #0
 800023c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800023e:	2300      	movs	r3, #0
 8000240:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000242:	2300      	movs	r3, #0
 8000244:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000246:	2300      	movs	r3, #0
 8000248:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800024a:	1d3b      	adds	r3, r7, #4
 800024c:	2100      	movs	r1, #0
 800024e:	4618      	mov	r0, r3
 8000250:	f001 f828 	bl	80012a4 <HAL_RCC_ClockConfig>
 8000254:	4603      	mov	r3, r0
 8000256:	2b00      	cmp	r3, #0
 8000258:	d001      	beq.n	800025e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800025a:	f000 f971 	bl	8000540 <Error_Handler>
  }
}
 800025e:	bf00      	nop
 8000260:	3740      	adds	r7, #64	@ 0x40
 8000262:	46bd      	mov	sp, r7
 8000264:	bd80      	pop	{r7, pc}
	...

08000268 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800026c:	4b11      	ldr	r3, [pc, #68]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 800026e:	4a12      	ldr	r2, [pc, #72]	@ (80002b8 <MX_USART1_UART_Init+0x50>)
 8000270:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000272:	4b10      	ldr	r3, [pc, #64]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 8000274:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000278:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800027a:	4b0e      	ldr	r3, [pc, #56]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 800027c:	2200      	movs	r2, #0
 800027e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000280:	4b0c      	ldr	r3, [pc, #48]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 8000282:	2200      	movs	r2, #0
 8000284:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000286:	4b0b      	ldr	r3, [pc, #44]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 8000288:	2200      	movs	r2, #0
 800028a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800028c:	4b09      	ldr	r3, [pc, #36]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 800028e:	220c      	movs	r2, #12
 8000290:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000292:	4b08      	ldr	r3, [pc, #32]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 8000294:	2200      	movs	r2, #0
 8000296:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000298:	4b06      	ldr	r3, [pc, #24]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 800029a:	2200      	movs	r2, #0
 800029c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800029e:	4805      	ldr	r0, [pc, #20]	@ (80002b4 <MX_USART1_UART_Init+0x4c>)
 80002a0:	f001 fbfc 	bl	8001a9c <HAL_UART_Init>
 80002a4:	4603      	mov	r3, r0
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d001      	beq.n	80002ae <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80002aa:	f000 f949 	bl	8000540 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80002ae:	bf00      	nop
 80002b0:	bd80      	pop	{r7, pc}
 80002b2:	bf00      	nop
 80002b4:	20000090 	.word	0x20000090
 80002b8:	40013800 	.word	0x40013800

080002bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b086      	sub	sp, #24
 80002c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002c2:	f107 0308 	add.w	r3, r7, #8
 80002c6:	2200      	movs	r2, #0
 80002c8:	601a      	str	r2, [r3, #0]
 80002ca:	605a      	str	r2, [r3, #4]
 80002cc:	609a      	str	r2, [r3, #8]
 80002ce:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002d0:	4b2d      	ldr	r3, [pc, #180]	@ (8000388 <MX_GPIO_Init+0xcc>)
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	4a2c      	ldr	r2, [pc, #176]	@ (8000388 <MX_GPIO_Init+0xcc>)
 80002d6:	f043 0310 	orr.w	r3, r3, #16
 80002da:	6193      	str	r3, [r2, #24]
 80002dc:	4b2a      	ldr	r3, [pc, #168]	@ (8000388 <MX_GPIO_Init+0xcc>)
 80002de:	699b      	ldr	r3, [r3, #24]
 80002e0:	f003 0310 	and.w	r3, r3, #16
 80002e4:	607b      	str	r3, [r7, #4]
 80002e6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002e8:	4b27      	ldr	r3, [pc, #156]	@ (8000388 <MX_GPIO_Init+0xcc>)
 80002ea:	699b      	ldr	r3, [r3, #24]
 80002ec:	4a26      	ldr	r2, [pc, #152]	@ (8000388 <MX_GPIO_Init+0xcc>)
 80002ee:	f043 0304 	orr.w	r3, r3, #4
 80002f2:	6193      	str	r3, [r2, #24]
 80002f4:	4b24      	ldr	r3, [pc, #144]	@ (8000388 <MX_GPIO_Init+0xcc>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	f003 0304 	and.w	r3, r3, #4
 80002fc:	603b      	str	r3, [r7, #0]
 80002fe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000300:	2200      	movs	r2, #0
 8000302:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000306:	4821      	ldr	r0, [pc, #132]	@ (800038c <MX_GPIO_Init+0xd0>)
 8000308:	f000 fd19 	bl	8000d3e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 800030c:	2200      	movs	r2, #0
 800030e:	2103      	movs	r1, #3
 8000310:	481f      	ldr	r0, [pc, #124]	@ (8000390 <MX_GPIO_Init+0xd4>)
 8000312:	f000 fd14 	bl	8000d3e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000316:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800031a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800031c:	2301      	movs	r3, #1
 800031e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000320:	2300      	movs	r3, #0
 8000322:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000324:	2302      	movs	r3, #2
 8000326:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000328:	f107 0308 	add.w	r3, r7, #8
 800032c:	4619      	mov	r1, r3
 800032e:	4817      	ldr	r0, [pc, #92]	@ (800038c <MX_GPIO_Init+0xd0>)
 8000330:	f000 fb6a 	bl	8000a08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000334:	2303      	movs	r3, #3
 8000336:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000338:	2301      	movs	r3, #1
 800033a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800033c:	2300      	movs	r3, #0
 800033e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000340:	2302      	movs	r3, #2
 8000342:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000344:	f107 0308 	add.w	r3, r7, #8
 8000348:	4619      	mov	r1, r3
 800034a:	4811      	ldr	r0, [pc, #68]	@ (8000390 <MX_GPIO_Init+0xd4>)
 800034c:	f000 fb5c 	bl	8000a08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000350:	2304      	movs	r3, #4
 8000352:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000354:	2300      	movs	r3, #0
 8000356:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000358:	2300      	movs	r3, #0
 800035a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800035c:	f107 0308 	add.w	r3, r7, #8
 8000360:	4619      	mov	r1, r3
 8000362:	480b      	ldr	r0, [pc, #44]	@ (8000390 <MX_GPIO_Init+0xd4>)
 8000364:	f000 fb50 	bl	8000a08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000368:	2308      	movs	r3, #8
 800036a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800036c:	4b09      	ldr	r3, [pc, #36]	@ (8000394 <MX_GPIO_Init+0xd8>)
 800036e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000370:	2300      	movs	r3, #0
 8000372:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000374:	f107 0308 	add.w	r3, r7, #8
 8000378:	4619      	mov	r1, r3
 800037a:	4805      	ldr	r0, [pc, #20]	@ (8000390 <MX_GPIO_Init+0xd4>)
 800037c:	f000 fb44 	bl	8000a08 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000380:	bf00      	nop
 8000382:	3718      	adds	r7, #24
 8000384:	46bd      	mov	sp, r7
 8000386:	bd80      	pop	{r7, pc}
 8000388:	40021000 	.word	0x40021000
 800038c:	40011000 	.word	0x40011000
 8000390:	40010800 	.word	0x40010800
 8000394:	10110000 	.word	0x10110000

08000398 <button_handler>:

/* USER CODE BEGIN 4 */
void button_handler(){
 8000398:	b580      	push	{r7, lr}
 800039a:	b086      	sub	sp, #24
 800039c:	af02      	add	r7, sp, #8
	int prev_button,cur_button=0;
 800039e:	2300      	movs	r3, #0
 80003a0:	60bb      	str	r3, [r7, #8]
	TickType_t time = xTaskGetTickCount ();
 80003a2:	f002 f923 	bl	80025ec <xTaskGetTickCount>
 80003a6:	4603      	mov	r3, r0
 80003a8:	607b      	str	r3, [r7, #4]
	while(1){
		cur_button = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 80003aa:	2104      	movs	r1, #4
 80003ac:	480e      	ldr	r0, [pc, #56]	@ (80003e8 <button_handler+0x50>)
 80003ae:	f000 fcaf 	bl	8000d10 <HAL_GPIO_ReadPin>
 80003b2:	4603      	mov	r3, r0
 80003b4:	60bb      	str	r3, [r7, #8]
		if(cur_button==1){
 80003b6:	68bb      	ldr	r3, [r7, #8]
 80003b8:	2b01      	cmp	r3, #1
 80003ba:	d10c      	bne.n	80003d6 <button_handler+0x3e>
			if(prev_button==0){
 80003bc:	68fb      	ldr	r3, [r7, #12]
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d109      	bne.n	80003d6 <button_handler+0x3e>
				//xTaskNotify(led_handle,0,eNoAction);
				//xTaskNotify(led_handle,0x1,eSetBits);
				//xTaskNotify(led_handle,'a',eIncrement);
				xTaskNotify(led_handle,655,eSetValueWithOverwrite);
 80003c2:	4b0a      	ldr	r3, [pc, #40]	@ (80003ec <button_handler+0x54>)
 80003c4:	6818      	ldr	r0, [r3, #0]
 80003c6:	2300      	movs	r3, #0
 80003c8:	9300      	str	r3, [sp, #0]
 80003ca:	2303      	movs	r3, #3
 80003cc:	f240 228f 	movw	r2, #655	@ 0x28f
 80003d0:	2100      	movs	r1, #0
 80003d2:	f002 fb6b 	bl	8002aac <xTaskGenericNotify>
			}
		}
		prev_button = cur_button;
 80003d6:	68bb      	ldr	r3, [r7, #8]
 80003d8:	60fb      	str	r3, [r7, #12]
		xTaskDelayUntil(&time,pdMS_TO_TICKS(50));
 80003da:	1d3b      	adds	r3, r7, #4
 80003dc:	2132      	movs	r1, #50	@ 0x32
 80003de:	4618      	mov	r0, r3
 80003e0:	f001 ff80 	bl	80022e4 <xTaskDelayUntil>
		cur_button = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 80003e4:	e7e1      	b.n	80003aa <button_handler+0x12>
 80003e6:	bf00      	nop
 80003e8:	40010800 	.word	0x40010800
 80003ec:	200000d8 	.word	0x200000d8

080003f0 <led_handler>:

	}
}


void led_handler(){
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b086      	sub	sp, #24
 80003f4:	af02      	add	r7, sp, #8
	BaseType_t status;
	uint32_t pulnotificationvalue ;
	uint8_t count,digit;
	while(1){
		status =xTaskNotifyWait(0x0,0xffffffff,&pulnotificationvalue,portMAX_DELAY);   //eNoAction,eSetBits,eSetValueWithOverwrite
 80003f6:	1d3b      	adds	r3, r7, #4
 80003f8:	f04f 32ff 	mov.w	r2, #4294967295
 80003fc:	9200      	str	r2, [sp, #0]
 80003fe:	f04f 32ff 	mov.w	r2, #4294967295
 8000402:	2100      	movs	r1, #0
 8000404:	2000      	movs	r0, #0
 8000406:	f002 fad1 	bl	80029ac <xTaskGenericNotifyWait>
 800040a:	60f8      	str	r0, [r7, #12]
//			count=pulnotificationvalue+0x30;
//			HAL_UART_Transmit(&huart1,(uint8_t*) &count, 1, 1000);
//		}


		if(status == pdTRUE){           //eSetValueWithOverwrite
 800040c:	68fb      	ldr	r3, [r7, #12]
 800040e:	2b01      	cmp	r3, #1
 8000410:	d1f1      	bne.n	80003f6 <led_handler+0x6>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000412:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000416:	4809      	ldr	r0, [pc, #36]	@ (800043c <led_handler+0x4c>)
 8000418:	f000 fca9 	bl	8000d6e <HAL_GPIO_TogglePin>
			digit=inttostr(pulnotificationvalue);
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	4618      	mov	r0, r3
 8000420:	f000 f812 	bl	8000448 <inttostr>
 8000424:	4603      	mov	r3, r0
 8000426:	72fb      	strb	r3, [r7, #11]
			HAL_UART_Transmit(&huart1,str,digit , 1000);
 8000428:	7afb      	ldrb	r3, [r7, #11]
 800042a:	b29a      	uxth	r2, r3
 800042c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000430:	4903      	ldr	r1, [pc, #12]	@ (8000440 <led_handler+0x50>)
 8000432:	4804      	ldr	r0, [pc, #16]	@ (8000444 <led_handler+0x54>)
 8000434:	f001 fb82 	bl	8001b3c <HAL_UART_Transmit>
		status =xTaskNotifyWait(0x0,0xffffffff,&pulnotificationvalue,portMAX_DELAY);   //eNoAction,eSetBits,eSetValueWithOverwrite
 8000438:	e7dd      	b.n	80003f6 <led_handler+0x6>
 800043a:	bf00      	nop
 800043c:	40011000 	.word	0x40011000
 8000440:	2000007c 	.word	0x2000007c
 8000444:	20000090 	.word	0x20000090

08000448 <inttostr>:

	}
}


uint8_t inttostr(int num) {
 8000448:	b480      	push	{r7}
 800044a:	b089      	sub	sp, #36	@ 0x24
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
    int i = 0;
 8000450:	2300      	movs	r3, #0
 8000452:	61fb      	str	r3, [r7, #28]


    // Handle 0 explicitly
    if (num == 0) {
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	2b00      	cmp	r3, #0
 8000458:	d12a      	bne.n	80004b0 <inttostr+0x68>
        str[i++] = '0';
 800045a:	69fb      	ldr	r3, [r7, #28]
 800045c:	1c5a      	adds	r2, r3, #1
 800045e:	61fa      	str	r2, [r7, #28]
 8000460:	4a2c      	ldr	r2, [pc, #176]	@ (8000514 <inttostr+0xcc>)
 8000462:	2130      	movs	r1, #48	@ 0x30
 8000464:	54d1      	strb	r1, [r2, r3]
        str[i] = '\0';
 8000466:	4a2b      	ldr	r2, [pc, #172]	@ (8000514 <inttostr+0xcc>)
 8000468:	69fb      	ldr	r3, [r7, #28]
 800046a:	4413      	add	r3, r2
 800046c:	2200      	movs	r2, #0
 800046e:	701a      	strb	r2, [r3, #0]
        return 1;
 8000470:	2301      	movs	r3, #1
 8000472:	e04a      	b.n	800050a <inttostr+0xc2>
    }

    // Extract digits (in reverse order)
    while (num != 0) {
        int digit = num % 10;
 8000474:	687a      	ldr	r2, [r7, #4]
 8000476:	4b28      	ldr	r3, [pc, #160]	@ (8000518 <inttostr+0xd0>)
 8000478:	fb83 1302 	smull	r1, r3, r3, r2
 800047c:	1099      	asrs	r1, r3, #2
 800047e:	17d3      	asrs	r3, r2, #31
 8000480:	1ac9      	subs	r1, r1, r3
 8000482:	460b      	mov	r3, r1
 8000484:	009b      	lsls	r3, r3, #2
 8000486:	440b      	add	r3, r1
 8000488:	005b      	lsls	r3, r3, #1
 800048a:	1ad3      	subs	r3, r2, r3
 800048c:	60fb      	str	r3, [r7, #12]
        str[i++] = digit + '0';
 800048e:	68fb      	ldr	r3, [r7, #12]
 8000490:	b2da      	uxtb	r2, r3
 8000492:	69fb      	ldr	r3, [r7, #28]
 8000494:	1c59      	adds	r1, r3, #1
 8000496:	61f9      	str	r1, [r7, #28]
 8000498:	3230      	adds	r2, #48	@ 0x30
 800049a:	b2d1      	uxtb	r1, r2
 800049c:	4a1d      	ldr	r2, [pc, #116]	@ (8000514 <inttostr+0xcc>)
 800049e:	54d1      	strb	r1, [r2, r3]
        num /= 10;
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	4a1d      	ldr	r2, [pc, #116]	@ (8000518 <inttostr+0xd0>)
 80004a4:	fb82 1203 	smull	r1, r2, r2, r3
 80004a8:	1092      	asrs	r2, r2, #2
 80004aa:	17db      	asrs	r3, r3, #31
 80004ac:	1ad3      	subs	r3, r2, r3
 80004ae:	607b      	str	r3, [r7, #4]
    while (num != 0) {
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d1de      	bne.n	8000474 <inttostr+0x2c>
    }


    // Null terminate the string
    str[i] = '\0';
 80004b6:	4a17      	ldr	r2, [pc, #92]	@ (8000514 <inttostr+0xcc>)
 80004b8:	69fb      	ldr	r3, [r7, #28]
 80004ba:	4413      	add	r3, r2
 80004bc:	2200      	movs	r2, #0
 80004be:	701a      	strb	r2, [r3, #0]

    // Reverse the string
    for (int j = 0, k = i - 1; j < k; j++, k--) {
 80004c0:	2300      	movs	r3, #0
 80004c2:	61bb      	str	r3, [r7, #24]
 80004c4:	69fb      	ldr	r3, [r7, #28]
 80004c6:	3b01      	subs	r3, #1
 80004c8:	617b      	str	r3, [r7, #20]
 80004ca:	e018      	b.n	80004fe <inttostr+0xb6>
        char temp = str[j];
 80004cc:	4a11      	ldr	r2, [pc, #68]	@ (8000514 <inttostr+0xcc>)
 80004ce:	69bb      	ldr	r3, [r7, #24]
 80004d0:	4413      	add	r3, r2
 80004d2:	781b      	ldrb	r3, [r3, #0]
 80004d4:	74fb      	strb	r3, [r7, #19]
        str[j] = str[k];
 80004d6:	4a0f      	ldr	r2, [pc, #60]	@ (8000514 <inttostr+0xcc>)
 80004d8:	697b      	ldr	r3, [r7, #20]
 80004da:	4413      	add	r3, r2
 80004dc:	7819      	ldrb	r1, [r3, #0]
 80004de:	4a0d      	ldr	r2, [pc, #52]	@ (8000514 <inttostr+0xcc>)
 80004e0:	69bb      	ldr	r3, [r7, #24]
 80004e2:	4413      	add	r3, r2
 80004e4:	460a      	mov	r2, r1
 80004e6:	701a      	strb	r2, [r3, #0]
        str[k] = temp;
 80004e8:	4a0a      	ldr	r2, [pc, #40]	@ (8000514 <inttostr+0xcc>)
 80004ea:	697b      	ldr	r3, [r7, #20]
 80004ec:	4413      	add	r3, r2
 80004ee:	7cfa      	ldrb	r2, [r7, #19]
 80004f0:	701a      	strb	r2, [r3, #0]
    for (int j = 0, k = i - 1; j < k; j++, k--) {
 80004f2:	69bb      	ldr	r3, [r7, #24]
 80004f4:	3301      	adds	r3, #1
 80004f6:	61bb      	str	r3, [r7, #24]
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	3b01      	subs	r3, #1
 80004fc:	617b      	str	r3, [r7, #20]
 80004fe:	69ba      	ldr	r2, [r7, #24]
 8000500:	697b      	ldr	r3, [r7, #20]
 8000502:	429a      	cmp	r2, r3
 8000504:	dbe2      	blt.n	80004cc <inttostr+0x84>
    }
    return i;
 8000506:	69fb      	ldr	r3, [r7, #28]
 8000508:	b2db      	uxtb	r3, r3
}
 800050a:	4618      	mov	r0, r3
 800050c:	3724      	adds	r7, #36	@ 0x24
 800050e:	46bd      	mov	sp, r7
 8000510:	bc80      	pop	{r7}
 8000512:	4770      	bx	lr
 8000514:	2000007c 	.word	0x2000007c
 8000518:	66666667 	.word	0x66666667

0800051c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a04      	ldr	r2, [pc, #16]	@ (800053c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800052a:	4293      	cmp	r3, r2
 800052c:	d101      	bne.n	8000532 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800052e:	f000 f96f 	bl	8000810 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000532:	bf00      	nop
 8000534:	3708      	adds	r7, #8
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	40000800 	.word	0x40000800

08000540 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000544:	b672      	cpsid	i
}
 8000546:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000548:	bf00      	nop
 800054a:	e7fd      	b.n	8000548 <Error_Handler+0x8>

0800054c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800054c:	b480      	push	{r7}
 800054e:	b085      	sub	sp, #20
 8000550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000552:	4b15      	ldr	r3, [pc, #84]	@ (80005a8 <HAL_MspInit+0x5c>)
 8000554:	699b      	ldr	r3, [r3, #24]
 8000556:	4a14      	ldr	r2, [pc, #80]	@ (80005a8 <HAL_MspInit+0x5c>)
 8000558:	f043 0301 	orr.w	r3, r3, #1
 800055c:	6193      	str	r3, [r2, #24]
 800055e:	4b12      	ldr	r3, [pc, #72]	@ (80005a8 <HAL_MspInit+0x5c>)
 8000560:	699b      	ldr	r3, [r3, #24]
 8000562:	f003 0301 	and.w	r3, r3, #1
 8000566:	60bb      	str	r3, [r7, #8]
 8000568:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800056a:	4b0f      	ldr	r3, [pc, #60]	@ (80005a8 <HAL_MspInit+0x5c>)
 800056c:	69db      	ldr	r3, [r3, #28]
 800056e:	4a0e      	ldr	r2, [pc, #56]	@ (80005a8 <HAL_MspInit+0x5c>)
 8000570:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000574:	61d3      	str	r3, [r2, #28]
 8000576:	4b0c      	ldr	r3, [pc, #48]	@ (80005a8 <HAL_MspInit+0x5c>)
 8000578:	69db      	ldr	r3, [r3, #28]
 800057a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800057e:	607b      	str	r3, [r7, #4]
 8000580:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000582:	4b0a      	ldr	r3, [pc, #40]	@ (80005ac <HAL_MspInit+0x60>)
 8000584:	685b      	ldr	r3, [r3, #4]
 8000586:	60fb      	str	r3, [r7, #12]
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800058e:	60fb      	str	r3, [r7, #12]
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000596:	60fb      	str	r3, [r7, #12]
 8000598:	4a04      	ldr	r2, [pc, #16]	@ (80005ac <HAL_MspInit+0x60>)
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800059e:	bf00      	nop
 80005a0:	3714      	adds	r7, #20
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bc80      	pop	{r7}
 80005a6:	4770      	bx	lr
 80005a8:	40021000 	.word	0x40021000
 80005ac:	40010000 	.word	0x40010000

080005b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b088      	sub	sp, #32
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b8:	f107 0310 	add.w	r3, r7, #16
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	605a      	str	r2, [r3, #4]
 80005c2:	609a      	str	r2, [r3, #8]
 80005c4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	4a1c      	ldr	r2, [pc, #112]	@ (800063c <HAL_UART_MspInit+0x8c>)
 80005cc:	4293      	cmp	r3, r2
 80005ce:	d131      	bne.n	8000634 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80005d0:	4b1b      	ldr	r3, [pc, #108]	@ (8000640 <HAL_UART_MspInit+0x90>)
 80005d2:	699b      	ldr	r3, [r3, #24]
 80005d4:	4a1a      	ldr	r2, [pc, #104]	@ (8000640 <HAL_UART_MspInit+0x90>)
 80005d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005da:	6193      	str	r3, [r2, #24]
 80005dc:	4b18      	ldr	r3, [pc, #96]	@ (8000640 <HAL_UART_MspInit+0x90>)
 80005de:	699b      	ldr	r3, [r3, #24]
 80005e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005e4:	60fb      	str	r3, [r7, #12]
 80005e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e8:	4b15      	ldr	r3, [pc, #84]	@ (8000640 <HAL_UART_MspInit+0x90>)
 80005ea:	699b      	ldr	r3, [r3, #24]
 80005ec:	4a14      	ldr	r2, [pc, #80]	@ (8000640 <HAL_UART_MspInit+0x90>)
 80005ee:	f043 0304 	orr.w	r3, r3, #4
 80005f2:	6193      	str	r3, [r2, #24]
 80005f4:	4b12      	ldr	r3, [pc, #72]	@ (8000640 <HAL_UART_MspInit+0x90>)
 80005f6:	699b      	ldr	r3, [r3, #24]
 80005f8:	f003 0304 	and.w	r3, r3, #4
 80005fc:	60bb      	str	r3, [r7, #8]
 80005fe:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000600:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000604:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000606:	2302      	movs	r3, #2
 8000608:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800060a:	2303      	movs	r3, #3
 800060c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800060e:	f107 0310 	add.w	r3, r7, #16
 8000612:	4619      	mov	r1, r3
 8000614:	480b      	ldr	r0, [pc, #44]	@ (8000644 <HAL_UART_MspInit+0x94>)
 8000616:	f000 f9f7 	bl	8000a08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800061a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800061e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000620:	2300      	movs	r3, #0
 8000622:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000624:	2300      	movs	r3, #0
 8000626:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000628:	f107 0310 	add.w	r3, r7, #16
 800062c:	4619      	mov	r1, r3
 800062e:	4805      	ldr	r0, [pc, #20]	@ (8000644 <HAL_UART_MspInit+0x94>)
 8000630:	f000 f9ea 	bl	8000a08 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000634:	bf00      	nop
 8000636:	3720      	adds	r7, #32
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	40013800 	.word	0x40013800
 8000640:	40021000 	.word	0x40021000
 8000644:	40010800 	.word	0x40010800

08000648 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b08e      	sub	sp, #56	@ 0x38
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000650:	2300      	movs	r3, #0
 8000652:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000654:	2300      	movs	r3, #0
 8000656:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000658:	2300      	movs	r3, #0
 800065a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800065e:	4b34      	ldr	r3, [pc, #208]	@ (8000730 <HAL_InitTick+0xe8>)
 8000660:	69db      	ldr	r3, [r3, #28]
 8000662:	4a33      	ldr	r2, [pc, #204]	@ (8000730 <HAL_InitTick+0xe8>)
 8000664:	f043 0304 	orr.w	r3, r3, #4
 8000668:	61d3      	str	r3, [r2, #28]
 800066a:	4b31      	ldr	r3, [pc, #196]	@ (8000730 <HAL_InitTick+0xe8>)
 800066c:	69db      	ldr	r3, [r3, #28]
 800066e:	f003 0304 	and.w	r3, r3, #4
 8000672:	60fb      	str	r3, [r7, #12]
 8000674:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000676:	f107 0210 	add.w	r2, r7, #16
 800067a:	f107 0314 	add.w	r3, r7, #20
 800067e:	4611      	mov	r1, r2
 8000680:	4618      	mov	r0, r3
 8000682:	f000 ff7f 	bl	8001584 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000686:	6a3b      	ldr	r3, [r7, #32]
 8000688:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800068a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800068c:	2b00      	cmp	r3, #0
 800068e:	d103      	bne.n	8000698 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000690:	f000 ff50 	bl	8001534 <HAL_RCC_GetPCLK1Freq>
 8000694:	6378      	str	r0, [r7, #52]	@ 0x34
 8000696:	e004      	b.n	80006a2 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000698:	f000 ff4c 	bl	8001534 <HAL_RCC_GetPCLK1Freq>
 800069c:	4603      	mov	r3, r0
 800069e:	005b      	lsls	r3, r3, #1
 80006a0:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80006a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80006a4:	4a23      	ldr	r2, [pc, #140]	@ (8000734 <HAL_InitTick+0xec>)
 80006a6:	fba2 2303 	umull	r2, r3, r2, r3
 80006aa:	0c9b      	lsrs	r3, r3, #18
 80006ac:	3b01      	subs	r3, #1
 80006ae:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <HAL_InitTick+0xf0>)
 80006b2:	4a22      	ldr	r2, [pc, #136]	@ (800073c <HAL_InitTick+0xf4>)
 80006b4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <HAL_InitTick+0xf0>)
 80006b8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80006bc:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80006be:	4a1e      	ldr	r2, [pc, #120]	@ (8000738 <HAL_InitTick+0xf0>)
 80006c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006c2:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80006c4:	4b1c      	ldr	r3, [pc, #112]	@ (8000738 <HAL_InitTick+0xf0>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006ca:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <HAL_InitTick+0xf0>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006d0:	4b19      	ldr	r3, [pc, #100]	@ (8000738 <HAL_InitTick+0xf0>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 80006d6:	4818      	ldr	r0, [pc, #96]	@ (8000738 <HAL_InitTick+0xf0>)
 80006d8:	f000 ffa2 	bl	8001620 <HAL_TIM_Base_Init>
 80006dc:	4603      	mov	r3, r0
 80006de:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80006e2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d11b      	bne.n	8000722 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 80006ea:	4813      	ldr	r0, [pc, #76]	@ (8000738 <HAL_InitTick+0xf0>)
 80006ec:	f000 fff0 	bl	80016d0 <HAL_TIM_Base_Start_IT>
 80006f0:	4603      	mov	r3, r0
 80006f2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80006f6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d111      	bne.n	8000722 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80006fe:	201e      	movs	r0, #30
 8000700:	f000 f973 	bl	80009ea <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	2b0f      	cmp	r3, #15
 8000708:	d808      	bhi.n	800071c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 800070a:	2200      	movs	r2, #0
 800070c:	6879      	ldr	r1, [r7, #4]
 800070e:	201e      	movs	r0, #30
 8000710:	f000 f94f 	bl	80009b2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000714:	4a0a      	ldr	r2, [pc, #40]	@ (8000740 <HAL_InitTick+0xf8>)
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	6013      	str	r3, [r2, #0]
 800071a:	e002      	b.n	8000722 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 800071c:	2301      	movs	r3, #1
 800071e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000722:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000726:	4618      	mov	r0, r3
 8000728:	3738      	adds	r7, #56	@ 0x38
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40021000 	.word	0x40021000
 8000734:	431bde83 	.word	0x431bde83
 8000738:	200000e0 	.word	0x200000e0
 800073c:	40000800 	.word	0x40000800
 8000740:	20000004 	.word	0x20000004

08000744 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000748:	bf00      	nop
 800074a:	e7fd      	b.n	8000748 <NMI_Handler+0x4>

0800074c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000750:	bf00      	nop
 8000752:	e7fd      	b.n	8000750 <HardFault_Handler+0x4>

08000754 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000758:	bf00      	nop
 800075a:	e7fd      	b.n	8000758 <MemManage_Handler+0x4>

0800075c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000760:	bf00      	nop
 8000762:	e7fd      	b.n	8000760 <BusFault_Handler+0x4>

08000764 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000768:	bf00      	nop
 800076a:	e7fd      	b.n	8000768 <UsageFault_Handler+0x4>

0800076c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000770:	bf00      	nop
 8000772:	46bd      	mov	sp, r7
 8000774:	bc80      	pop	{r7}
 8000776:	4770      	bx	lr

08000778 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800077c:	4802      	ldr	r0, [pc, #8]	@ (8000788 <TIM4_IRQHandler+0x10>)
 800077e:	f000 fff9 	bl	8001774 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000782:	bf00      	nop
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	200000e0 	.word	0x200000e0

0800078c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	bc80      	pop	{r7}
 8000796:	4770      	bx	lr

08000798 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000798:	f7ff fff8 	bl	800078c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800079c:	480b      	ldr	r0, [pc, #44]	@ (80007cc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800079e:	490c      	ldr	r1, [pc, #48]	@ (80007d0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80007a0:	4a0c      	ldr	r2, [pc, #48]	@ (80007d4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80007a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007a4:	e002      	b.n	80007ac <LoopCopyDataInit>

080007a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007aa:	3304      	adds	r3, #4

080007ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007b0:	d3f9      	bcc.n	80007a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007b2:	4a09      	ldr	r2, [pc, #36]	@ (80007d8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007b4:	4c09      	ldr	r4, [pc, #36]	@ (80007dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007b8:	e001      	b.n	80007be <LoopFillZerobss>

080007ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007bc:	3204      	adds	r2, #4

080007be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007c0:	d3fb      	bcc.n	80007ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007c2:	f002 fe83 	bl	80034cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007c6:	f7ff fcc3 	bl	8000150 <main>
  bx lr
 80007ca:	4770      	bx	lr
  ldr r0, =_sdata
 80007cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007d0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80007d4:	08003624 	.word	0x08003624
  ldr r2, =_sbss
 80007d8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80007dc:	20000fb8 	.word	0x20000fb8

080007e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007e0:	e7fe      	b.n	80007e0 <ADC1_2_IRQHandler>
	...

080007e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007e8:	4b08      	ldr	r3, [pc, #32]	@ (800080c <HAL_Init+0x28>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a07      	ldr	r2, [pc, #28]	@ (800080c <HAL_Init+0x28>)
 80007ee:	f043 0310 	orr.w	r3, r3, #16
 80007f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007f4:	2003      	movs	r0, #3
 80007f6:	f000 f8d1 	bl	800099c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007fa:	200f      	movs	r0, #15
 80007fc:	f7ff ff24 	bl	8000648 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000800:	f7ff fea4 	bl	800054c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000804:	2300      	movs	r3, #0
}
 8000806:	4618      	mov	r0, r3
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	40022000 	.word	0x40022000

08000810 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000814:	4b05      	ldr	r3, [pc, #20]	@ (800082c <HAL_IncTick+0x1c>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	461a      	mov	r2, r3
 800081a:	4b05      	ldr	r3, [pc, #20]	@ (8000830 <HAL_IncTick+0x20>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4413      	add	r3, r2
 8000820:	4a03      	ldr	r2, [pc, #12]	@ (8000830 <HAL_IncTick+0x20>)
 8000822:	6013      	str	r3, [r2, #0]
}
 8000824:	bf00      	nop
 8000826:	46bd      	mov	sp, r7
 8000828:	bc80      	pop	{r7}
 800082a:	4770      	bx	lr
 800082c:	20000008 	.word	0x20000008
 8000830:	20000128 	.word	0x20000128

08000834 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  return uwTick;
 8000838:	4b02      	ldr	r3, [pc, #8]	@ (8000844 <HAL_GetTick+0x10>)
 800083a:	681b      	ldr	r3, [r3, #0]
}
 800083c:	4618      	mov	r0, r3
 800083e:	46bd      	mov	sp, r7
 8000840:	bc80      	pop	{r7}
 8000842:	4770      	bx	lr
 8000844:	20000128 	.word	0x20000128

08000848 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000848:	b480      	push	{r7}
 800084a:	b085      	sub	sp, #20
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	f003 0307 	and.w	r3, r3, #7
 8000856:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000858:	4b0c      	ldr	r3, [pc, #48]	@ (800088c <__NVIC_SetPriorityGrouping+0x44>)
 800085a:	68db      	ldr	r3, [r3, #12]
 800085c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800085e:	68ba      	ldr	r2, [r7, #8]
 8000860:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000864:	4013      	ands	r3, r2
 8000866:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000870:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000874:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000878:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800087a:	4a04      	ldr	r2, [pc, #16]	@ (800088c <__NVIC_SetPriorityGrouping+0x44>)
 800087c:	68bb      	ldr	r3, [r7, #8]
 800087e:	60d3      	str	r3, [r2, #12]
}
 8000880:	bf00      	nop
 8000882:	3714      	adds	r7, #20
 8000884:	46bd      	mov	sp, r7
 8000886:	bc80      	pop	{r7}
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	e000ed00 	.word	0xe000ed00

08000890 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000894:	4b04      	ldr	r3, [pc, #16]	@ (80008a8 <__NVIC_GetPriorityGrouping+0x18>)
 8000896:	68db      	ldr	r3, [r3, #12]
 8000898:	0a1b      	lsrs	r3, r3, #8
 800089a:	f003 0307 	and.w	r3, r3, #7
}
 800089e:	4618      	mov	r0, r3
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bc80      	pop	{r7}
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	e000ed00 	.word	0xe000ed00

080008ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4603      	mov	r3, r0
 80008b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	db0b      	blt.n	80008d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008be:	79fb      	ldrb	r3, [r7, #7]
 80008c0:	f003 021f 	and.w	r2, r3, #31
 80008c4:	4906      	ldr	r1, [pc, #24]	@ (80008e0 <__NVIC_EnableIRQ+0x34>)
 80008c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ca:	095b      	lsrs	r3, r3, #5
 80008cc:	2001      	movs	r0, #1
 80008ce:	fa00 f202 	lsl.w	r2, r0, r2
 80008d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008d6:	bf00      	nop
 80008d8:	370c      	adds	r7, #12
 80008da:	46bd      	mov	sp, r7
 80008dc:	bc80      	pop	{r7}
 80008de:	4770      	bx	lr
 80008e0:	e000e100 	.word	0xe000e100

080008e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	4603      	mov	r3, r0
 80008ec:	6039      	str	r1, [r7, #0]
 80008ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	db0a      	blt.n	800090e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	b2da      	uxtb	r2, r3
 80008fc:	490c      	ldr	r1, [pc, #48]	@ (8000930 <__NVIC_SetPriority+0x4c>)
 80008fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000902:	0112      	lsls	r2, r2, #4
 8000904:	b2d2      	uxtb	r2, r2
 8000906:	440b      	add	r3, r1
 8000908:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800090c:	e00a      	b.n	8000924 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	b2da      	uxtb	r2, r3
 8000912:	4908      	ldr	r1, [pc, #32]	@ (8000934 <__NVIC_SetPriority+0x50>)
 8000914:	79fb      	ldrb	r3, [r7, #7]
 8000916:	f003 030f 	and.w	r3, r3, #15
 800091a:	3b04      	subs	r3, #4
 800091c:	0112      	lsls	r2, r2, #4
 800091e:	b2d2      	uxtb	r2, r2
 8000920:	440b      	add	r3, r1
 8000922:	761a      	strb	r2, [r3, #24]
}
 8000924:	bf00      	nop
 8000926:	370c      	adds	r7, #12
 8000928:	46bd      	mov	sp, r7
 800092a:	bc80      	pop	{r7}
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	e000e100 	.word	0xe000e100
 8000934:	e000ed00 	.word	0xe000ed00

08000938 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000938:	b480      	push	{r7}
 800093a:	b089      	sub	sp, #36	@ 0x24
 800093c:	af00      	add	r7, sp, #0
 800093e:	60f8      	str	r0, [r7, #12]
 8000940:	60b9      	str	r1, [r7, #8]
 8000942:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	f003 0307 	and.w	r3, r3, #7
 800094a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800094c:	69fb      	ldr	r3, [r7, #28]
 800094e:	f1c3 0307 	rsb	r3, r3, #7
 8000952:	2b04      	cmp	r3, #4
 8000954:	bf28      	it	cs
 8000956:	2304      	movcs	r3, #4
 8000958:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800095a:	69fb      	ldr	r3, [r7, #28]
 800095c:	3304      	adds	r3, #4
 800095e:	2b06      	cmp	r3, #6
 8000960:	d902      	bls.n	8000968 <NVIC_EncodePriority+0x30>
 8000962:	69fb      	ldr	r3, [r7, #28]
 8000964:	3b03      	subs	r3, #3
 8000966:	e000      	b.n	800096a <NVIC_EncodePriority+0x32>
 8000968:	2300      	movs	r3, #0
 800096a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800096c:	f04f 32ff 	mov.w	r2, #4294967295
 8000970:	69bb      	ldr	r3, [r7, #24]
 8000972:	fa02 f303 	lsl.w	r3, r2, r3
 8000976:	43da      	mvns	r2, r3
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	401a      	ands	r2, r3
 800097c:	697b      	ldr	r3, [r7, #20]
 800097e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000980:	f04f 31ff 	mov.w	r1, #4294967295
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	fa01 f303 	lsl.w	r3, r1, r3
 800098a:	43d9      	mvns	r1, r3
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000990:	4313      	orrs	r3, r2
         );
}
 8000992:	4618      	mov	r0, r3
 8000994:	3724      	adds	r7, #36	@ 0x24
 8000996:	46bd      	mov	sp, r7
 8000998:	bc80      	pop	{r7}
 800099a:	4770      	bx	lr

0800099c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009a4:	6878      	ldr	r0, [r7, #4]
 80009a6:	f7ff ff4f 	bl	8000848 <__NVIC_SetPriorityGrouping>
}
 80009aa:	bf00      	nop
 80009ac:	3708      	adds	r7, #8
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}

080009b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009b2:	b580      	push	{r7, lr}
 80009b4:	b086      	sub	sp, #24
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	4603      	mov	r3, r0
 80009ba:	60b9      	str	r1, [r7, #8]
 80009bc:	607a      	str	r2, [r7, #4]
 80009be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009c0:	2300      	movs	r3, #0
 80009c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009c4:	f7ff ff64 	bl	8000890 <__NVIC_GetPriorityGrouping>
 80009c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009ca:	687a      	ldr	r2, [r7, #4]
 80009cc:	68b9      	ldr	r1, [r7, #8]
 80009ce:	6978      	ldr	r0, [r7, #20]
 80009d0:	f7ff ffb2 	bl	8000938 <NVIC_EncodePriority>
 80009d4:	4602      	mov	r2, r0
 80009d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009da:	4611      	mov	r1, r2
 80009dc:	4618      	mov	r0, r3
 80009de:	f7ff ff81 	bl	80008e4 <__NVIC_SetPriority>
}
 80009e2:	bf00      	nop
 80009e4:	3718      	adds	r7, #24
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}

080009ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009ea:	b580      	push	{r7, lr}
 80009ec:	b082      	sub	sp, #8
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	4603      	mov	r3, r0
 80009f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009f8:	4618      	mov	r0, r3
 80009fa:	f7ff ff57 	bl	80008ac <__NVIC_EnableIRQ>
}
 80009fe:	bf00      	nop
 8000a00:	3708      	adds	r7, #8
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
	...

08000a08 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b08b      	sub	sp, #44	@ 0x2c
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
 8000a10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a12:	2300      	movs	r3, #0
 8000a14:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a16:	2300      	movs	r3, #0
 8000a18:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a1a:	e169      	b.n	8000cf0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a20:	fa02 f303 	lsl.w	r3, r2, r3
 8000a24:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	69fa      	ldr	r2, [r7, #28]
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a30:	69ba      	ldr	r2, [r7, #24]
 8000a32:	69fb      	ldr	r3, [r7, #28]
 8000a34:	429a      	cmp	r2, r3
 8000a36:	f040 8158 	bne.w	8000cea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	4a9a      	ldr	r2, [pc, #616]	@ (8000ca8 <HAL_GPIO_Init+0x2a0>)
 8000a40:	4293      	cmp	r3, r2
 8000a42:	d05e      	beq.n	8000b02 <HAL_GPIO_Init+0xfa>
 8000a44:	4a98      	ldr	r2, [pc, #608]	@ (8000ca8 <HAL_GPIO_Init+0x2a0>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d875      	bhi.n	8000b36 <HAL_GPIO_Init+0x12e>
 8000a4a:	4a98      	ldr	r2, [pc, #608]	@ (8000cac <HAL_GPIO_Init+0x2a4>)
 8000a4c:	4293      	cmp	r3, r2
 8000a4e:	d058      	beq.n	8000b02 <HAL_GPIO_Init+0xfa>
 8000a50:	4a96      	ldr	r2, [pc, #600]	@ (8000cac <HAL_GPIO_Init+0x2a4>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d86f      	bhi.n	8000b36 <HAL_GPIO_Init+0x12e>
 8000a56:	4a96      	ldr	r2, [pc, #600]	@ (8000cb0 <HAL_GPIO_Init+0x2a8>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d052      	beq.n	8000b02 <HAL_GPIO_Init+0xfa>
 8000a5c:	4a94      	ldr	r2, [pc, #592]	@ (8000cb0 <HAL_GPIO_Init+0x2a8>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d869      	bhi.n	8000b36 <HAL_GPIO_Init+0x12e>
 8000a62:	4a94      	ldr	r2, [pc, #592]	@ (8000cb4 <HAL_GPIO_Init+0x2ac>)
 8000a64:	4293      	cmp	r3, r2
 8000a66:	d04c      	beq.n	8000b02 <HAL_GPIO_Init+0xfa>
 8000a68:	4a92      	ldr	r2, [pc, #584]	@ (8000cb4 <HAL_GPIO_Init+0x2ac>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d863      	bhi.n	8000b36 <HAL_GPIO_Init+0x12e>
 8000a6e:	4a92      	ldr	r2, [pc, #584]	@ (8000cb8 <HAL_GPIO_Init+0x2b0>)
 8000a70:	4293      	cmp	r3, r2
 8000a72:	d046      	beq.n	8000b02 <HAL_GPIO_Init+0xfa>
 8000a74:	4a90      	ldr	r2, [pc, #576]	@ (8000cb8 <HAL_GPIO_Init+0x2b0>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	d85d      	bhi.n	8000b36 <HAL_GPIO_Init+0x12e>
 8000a7a:	2b12      	cmp	r3, #18
 8000a7c:	d82a      	bhi.n	8000ad4 <HAL_GPIO_Init+0xcc>
 8000a7e:	2b12      	cmp	r3, #18
 8000a80:	d859      	bhi.n	8000b36 <HAL_GPIO_Init+0x12e>
 8000a82:	a201      	add	r2, pc, #4	@ (adr r2, 8000a88 <HAL_GPIO_Init+0x80>)
 8000a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a88:	08000b03 	.word	0x08000b03
 8000a8c:	08000add 	.word	0x08000add
 8000a90:	08000aef 	.word	0x08000aef
 8000a94:	08000b31 	.word	0x08000b31
 8000a98:	08000b37 	.word	0x08000b37
 8000a9c:	08000b37 	.word	0x08000b37
 8000aa0:	08000b37 	.word	0x08000b37
 8000aa4:	08000b37 	.word	0x08000b37
 8000aa8:	08000b37 	.word	0x08000b37
 8000aac:	08000b37 	.word	0x08000b37
 8000ab0:	08000b37 	.word	0x08000b37
 8000ab4:	08000b37 	.word	0x08000b37
 8000ab8:	08000b37 	.word	0x08000b37
 8000abc:	08000b37 	.word	0x08000b37
 8000ac0:	08000b37 	.word	0x08000b37
 8000ac4:	08000b37 	.word	0x08000b37
 8000ac8:	08000b37 	.word	0x08000b37
 8000acc:	08000ae5 	.word	0x08000ae5
 8000ad0:	08000af9 	.word	0x08000af9
 8000ad4:	4a79      	ldr	r2, [pc, #484]	@ (8000cbc <HAL_GPIO_Init+0x2b4>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d013      	beq.n	8000b02 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000ada:	e02c      	b.n	8000b36 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	68db      	ldr	r3, [r3, #12]
 8000ae0:	623b      	str	r3, [r7, #32]
          break;
 8000ae2:	e029      	b.n	8000b38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	3304      	adds	r3, #4
 8000aea:	623b      	str	r3, [r7, #32]
          break;
 8000aec:	e024      	b.n	8000b38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	68db      	ldr	r3, [r3, #12]
 8000af2:	3308      	adds	r3, #8
 8000af4:	623b      	str	r3, [r7, #32]
          break;
 8000af6:	e01f      	b.n	8000b38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	68db      	ldr	r3, [r3, #12]
 8000afc:	330c      	adds	r3, #12
 8000afe:	623b      	str	r3, [r7, #32]
          break;
 8000b00:	e01a      	b.n	8000b38 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	689b      	ldr	r3, [r3, #8]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d102      	bne.n	8000b10 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b0a:	2304      	movs	r3, #4
 8000b0c:	623b      	str	r3, [r7, #32]
          break;
 8000b0e:	e013      	b.n	8000b38 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	689b      	ldr	r3, [r3, #8]
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d105      	bne.n	8000b24 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b18:	2308      	movs	r3, #8
 8000b1a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	69fa      	ldr	r2, [r7, #28]
 8000b20:	611a      	str	r2, [r3, #16]
          break;
 8000b22:	e009      	b.n	8000b38 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b24:	2308      	movs	r3, #8
 8000b26:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	69fa      	ldr	r2, [r7, #28]
 8000b2c:	615a      	str	r2, [r3, #20]
          break;
 8000b2e:	e003      	b.n	8000b38 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b30:	2300      	movs	r3, #0
 8000b32:	623b      	str	r3, [r7, #32]
          break;
 8000b34:	e000      	b.n	8000b38 <HAL_GPIO_Init+0x130>
          break;
 8000b36:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b38:	69bb      	ldr	r3, [r7, #24]
 8000b3a:	2bff      	cmp	r3, #255	@ 0xff
 8000b3c:	d801      	bhi.n	8000b42 <HAL_GPIO_Init+0x13a>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	e001      	b.n	8000b46 <HAL_GPIO_Init+0x13e>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	3304      	adds	r3, #4
 8000b46:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b48:	69bb      	ldr	r3, [r7, #24]
 8000b4a:	2bff      	cmp	r3, #255	@ 0xff
 8000b4c:	d802      	bhi.n	8000b54 <HAL_GPIO_Init+0x14c>
 8000b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b50:	009b      	lsls	r3, r3, #2
 8000b52:	e002      	b.n	8000b5a <HAL_GPIO_Init+0x152>
 8000b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b56:	3b08      	subs	r3, #8
 8000b58:	009b      	lsls	r3, r3, #2
 8000b5a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	681a      	ldr	r2, [r3, #0]
 8000b60:	210f      	movs	r1, #15
 8000b62:	693b      	ldr	r3, [r7, #16]
 8000b64:	fa01 f303 	lsl.w	r3, r1, r3
 8000b68:	43db      	mvns	r3, r3
 8000b6a:	401a      	ands	r2, r3
 8000b6c:	6a39      	ldr	r1, [r7, #32]
 8000b6e:	693b      	ldr	r3, [r7, #16]
 8000b70:	fa01 f303 	lsl.w	r3, r1, r3
 8000b74:	431a      	orrs	r2, r3
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	685b      	ldr	r3, [r3, #4]
 8000b7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	f000 80b1 	beq.w	8000cea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b88:	4b4d      	ldr	r3, [pc, #308]	@ (8000cc0 <HAL_GPIO_Init+0x2b8>)
 8000b8a:	699b      	ldr	r3, [r3, #24]
 8000b8c:	4a4c      	ldr	r2, [pc, #304]	@ (8000cc0 <HAL_GPIO_Init+0x2b8>)
 8000b8e:	f043 0301 	orr.w	r3, r3, #1
 8000b92:	6193      	str	r3, [r2, #24]
 8000b94:	4b4a      	ldr	r3, [pc, #296]	@ (8000cc0 <HAL_GPIO_Init+0x2b8>)
 8000b96:	699b      	ldr	r3, [r3, #24]
 8000b98:	f003 0301 	and.w	r3, r3, #1
 8000b9c:	60bb      	str	r3, [r7, #8]
 8000b9e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ba0:	4a48      	ldr	r2, [pc, #288]	@ (8000cc4 <HAL_GPIO_Init+0x2bc>)
 8000ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ba4:	089b      	lsrs	r3, r3, #2
 8000ba6:	3302      	adds	r3, #2
 8000ba8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bb0:	f003 0303 	and.w	r3, r3, #3
 8000bb4:	009b      	lsls	r3, r3, #2
 8000bb6:	220f      	movs	r2, #15
 8000bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bbc:	43db      	mvns	r3, r3
 8000bbe:	68fa      	ldr	r2, [r7, #12]
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	4a40      	ldr	r2, [pc, #256]	@ (8000cc8 <HAL_GPIO_Init+0x2c0>)
 8000bc8:	4293      	cmp	r3, r2
 8000bca:	d013      	beq.n	8000bf4 <HAL_GPIO_Init+0x1ec>
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	4a3f      	ldr	r2, [pc, #252]	@ (8000ccc <HAL_GPIO_Init+0x2c4>)
 8000bd0:	4293      	cmp	r3, r2
 8000bd2:	d00d      	beq.n	8000bf0 <HAL_GPIO_Init+0x1e8>
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	4a3e      	ldr	r2, [pc, #248]	@ (8000cd0 <HAL_GPIO_Init+0x2c8>)
 8000bd8:	4293      	cmp	r3, r2
 8000bda:	d007      	beq.n	8000bec <HAL_GPIO_Init+0x1e4>
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	4a3d      	ldr	r2, [pc, #244]	@ (8000cd4 <HAL_GPIO_Init+0x2cc>)
 8000be0:	4293      	cmp	r3, r2
 8000be2:	d101      	bne.n	8000be8 <HAL_GPIO_Init+0x1e0>
 8000be4:	2303      	movs	r3, #3
 8000be6:	e006      	b.n	8000bf6 <HAL_GPIO_Init+0x1ee>
 8000be8:	2304      	movs	r3, #4
 8000bea:	e004      	b.n	8000bf6 <HAL_GPIO_Init+0x1ee>
 8000bec:	2302      	movs	r3, #2
 8000bee:	e002      	b.n	8000bf6 <HAL_GPIO_Init+0x1ee>
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	e000      	b.n	8000bf6 <HAL_GPIO_Init+0x1ee>
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bf8:	f002 0203 	and.w	r2, r2, #3
 8000bfc:	0092      	lsls	r2, r2, #2
 8000bfe:	4093      	lsls	r3, r2
 8000c00:	68fa      	ldr	r2, [r7, #12]
 8000c02:	4313      	orrs	r3, r2
 8000c04:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c06:	492f      	ldr	r1, [pc, #188]	@ (8000cc4 <HAL_GPIO_Init+0x2bc>)
 8000c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c0a:	089b      	lsrs	r3, r3, #2
 8000c0c:	3302      	adds	r3, #2
 8000c0e:	68fa      	ldr	r2, [r7, #12]
 8000c10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d006      	beq.n	8000c2e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c20:	4b2d      	ldr	r3, [pc, #180]	@ (8000cd8 <HAL_GPIO_Init+0x2d0>)
 8000c22:	689a      	ldr	r2, [r3, #8]
 8000c24:	492c      	ldr	r1, [pc, #176]	@ (8000cd8 <HAL_GPIO_Init+0x2d0>)
 8000c26:	69bb      	ldr	r3, [r7, #24]
 8000c28:	4313      	orrs	r3, r2
 8000c2a:	608b      	str	r3, [r1, #8]
 8000c2c:	e006      	b.n	8000c3c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c2e:	4b2a      	ldr	r3, [pc, #168]	@ (8000cd8 <HAL_GPIO_Init+0x2d0>)
 8000c30:	689a      	ldr	r2, [r3, #8]
 8000c32:	69bb      	ldr	r3, [r7, #24]
 8000c34:	43db      	mvns	r3, r3
 8000c36:	4928      	ldr	r1, [pc, #160]	@ (8000cd8 <HAL_GPIO_Init+0x2d0>)
 8000c38:	4013      	ands	r3, r2
 8000c3a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d006      	beq.n	8000c56 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c48:	4b23      	ldr	r3, [pc, #140]	@ (8000cd8 <HAL_GPIO_Init+0x2d0>)
 8000c4a:	68da      	ldr	r2, [r3, #12]
 8000c4c:	4922      	ldr	r1, [pc, #136]	@ (8000cd8 <HAL_GPIO_Init+0x2d0>)
 8000c4e:	69bb      	ldr	r3, [r7, #24]
 8000c50:	4313      	orrs	r3, r2
 8000c52:	60cb      	str	r3, [r1, #12]
 8000c54:	e006      	b.n	8000c64 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c56:	4b20      	ldr	r3, [pc, #128]	@ (8000cd8 <HAL_GPIO_Init+0x2d0>)
 8000c58:	68da      	ldr	r2, [r3, #12]
 8000c5a:	69bb      	ldr	r3, [r7, #24]
 8000c5c:	43db      	mvns	r3, r3
 8000c5e:	491e      	ldr	r1, [pc, #120]	@ (8000cd8 <HAL_GPIO_Init+0x2d0>)
 8000c60:	4013      	ands	r3, r2
 8000c62:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d006      	beq.n	8000c7e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c70:	4b19      	ldr	r3, [pc, #100]	@ (8000cd8 <HAL_GPIO_Init+0x2d0>)
 8000c72:	685a      	ldr	r2, [r3, #4]
 8000c74:	4918      	ldr	r1, [pc, #96]	@ (8000cd8 <HAL_GPIO_Init+0x2d0>)
 8000c76:	69bb      	ldr	r3, [r7, #24]
 8000c78:	4313      	orrs	r3, r2
 8000c7a:	604b      	str	r3, [r1, #4]
 8000c7c:	e006      	b.n	8000c8c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c7e:	4b16      	ldr	r3, [pc, #88]	@ (8000cd8 <HAL_GPIO_Init+0x2d0>)
 8000c80:	685a      	ldr	r2, [r3, #4]
 8000c82:	69bb      	ldr	r3, [r7, #24]
 8000c84:	43db      	mvns	r3, r3
 8000c86:	4914      	ldr	r1, [pc, #80]	@ (8000cd8 <HAL_GPIO_Init+0x2d0>)
 8000c88:	4013      	ands	r3, r2
 8000c8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	685b      	ldr	r3, [r3, #4]
 8000c90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d021      	beq.n	8000cdc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c98:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd8 <HAL_GPIO_Init+0x2d0>)
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	490e      	ldr	r1, [pc, #56]	@ (8000cd8 <HAL_GPIO_Init+0x2d0>)
 8000c9e:	69bb      	ldr	r3, [r7, #24]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	600b      	str	r3, [r1, #0]
 8000ca4:	e021      	b.n	8000cea <HAL_GPIO_Init+0x2e2>
 8000ca6:	bf00      	nop
 8000ca8:	10320000 	.word	0x10320000
 8000cac:	10310000 	.word	0x10310000
 8000cb0:	10220000 	.word	0x10220000
 8000cb4:	10210000 	.word	0x10210000
 8000cb8:	10120000 	.word	0x10120000
 8000cbc:	10110000 	.word	0x10110000
 8000cc0:	40021000 	.word	0x40021000
 8000cc4:	40010000 	.word	0x40010000
 8000cc8:	40010800 	.word	0x40010800
 8000ccc:	40010c00 	.word	0x40010c00
 8000cd0:	40011000 	.word	0x40011000
 8000cd4:	40011400 	.word	0x40011400
 8000cd8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000cdc:	4b0b      	ldr	r3, [pc, #44]	@ (8000d0c <HAL_GPIO_Init+0x304>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	69bb      	ldr	r3, [r7, #24]
 8000ce2:	43db      	mvns	r3, r3
 8000ce4:	4909      	ldr	r1, [pc, #36]	@ (8000d0c <HAL_GPIO_Init+0x304>)
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cec:	3301      	adds	r3, #1
 8000cee:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	681a      	ldr	r2, [r3, #0]
 8000cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cf6:	fa22 f303 	lsr.w	r3, r2, r3
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	f47f ae8e 	bne.w	8000a1c <HAL_GPIO_Init+0x14>
  }
}
 8000d00:	bf00      	nop
 8000d02:	bf00      	nop
 8000d04:	372c      	adds	r7, #44	@ 0x2c
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bc80      	pop	{r7}
 8000d0a:	4770      	bx	lr
 8000d0c:	40010400 	.word	0x40010400

08000d10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b085      	sub	sp, #20
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	460b      	mov	r3, r1
 8000d1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	689a      	ldr	r2, [r3, #8]
 8000d20:	887b      	ldrh	r3, [r7, #2]
 8000d22:	4013      	ands	r3, r2
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d002      	beq.n	8000d2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	73fb      	strb	r3, [r7, #15]
 8000d2c:	e001      	b.n	8000d32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	3714      	adds	r7, #20
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bc80      	pop	{r7}
 8000d3c:	4770      	bx	lr

08000d3e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d3e:	b480      	push	{r7}
 8000d40:	b083      	sub	sp, #12
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	6078      	str	r0, [r7, #4]
 8000d46:	460b      	mov	r3, r1
 8000d48:	807b      	strh	r3, [r7, #2]
 8000d4a:	4613      	mov	r3, r2
 8000d4c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d4e:	787b      	ldrb	r3, [r7, #1]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d003      	beq.n	8000d5c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d54:	887a      	ldrh	r2, [r7, #2]
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000d5a:	e003      	b.n	8000d64 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000d5c:	887b      	ldrh	r3, [r7, #2]
 8000d5e:	041a      	lsls	r2, r3, #16
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	611a      	str	r2, [r3, #16]
}
 8000d64:	bf00      	nop
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bc80      	pop	{r7}
 8000d6c:	4770      	bx	lr

08000d6e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d6e:	b480      	push	{r7}
 8000d70:	b085      	sub	sp, #20
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	6078      	str	r0, [r7, #4]
 8000d76:	460b      	mov	r3, r1
 8000d78:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	68db      	ldr	r3, [r3, #12]
 8000d7e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000d80:	887a      	ldrh	r2, [r7, #2]
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	4013      	ands	r3, r2
 8000d86:	041a      	lsls	r2, r3, #16
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	43d9      	mvns	r1, r3
 8000d8c:	887b      	ldrh	r3, [r7, #2]
 8000d8e:	400b      	ands	r3, r1
 8000d90:	431a      	orrs	r2, r3
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	611a      	str	r2, [r3, #16]
}
 8000d96:	bf00      	nop
 8000d98:	3714      	adds	r7, #20
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bc80      	pop	{r7}
 8000d9e:	4770      	bx	lr

08000da0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d101      	bne.n	8000db2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000dae:	2301      	movs	r3, #1
 8000db0:	e272      	b.n	8001298 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f003 0301 	and.w	r3, r3, #1
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	f000 8087 	beq.w	8000ece <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000dc0:	4b92      	ldr	r3, [pc, #584]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	f003 030c 	and.w	r3, r3, #12
 8000dc8:	2b04      	cmp	r3, #4
 8000dca:	d00c      	beq.n	8000de6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000dcc:	4b8f      	ldr	r3, [pc, #572]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	f003 030c 	and.w	r3, r3, #12
 8000dd4:	2b08      	cmp	r3, #8
 8000dd6:	d112      	bne.n	8000dfe <HAL_RCC_OscConfig+0x5e>
 8000dd8:	4b8c      	ldr	r3, [pc, #560]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000de0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000de4:	d10b      	bne.n	8000dfe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000de6:	4b89      	ldr	r3, [pc, #548]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d06c      	beq.n	8000ecc <HAL_RCC_OscConfig+0x12c>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d168      	bne.n	8000ecc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e24c      	b.n	8001298 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e06:	d106      	bne.n	8000e16 <HAL_RCC_OscConfig+0x76>
 8000e08:	4b80      	ldr	r3, [pc, #512]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a7f      	ldr	r2, [pc, #508]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000e0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e12:	6013      	str	r3, [r2, #0]
 8000e14:	e02e      	b.n	8000e74 <HAL_RCC_OscConfig+0xd4>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d10c      	bne.n	8000e38 <HAL_RCC_OscConfig+0x98>
 8000e1e:	4b7b      	ldr	r3, [pc, #492]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a7a      	ldr	r2, [pc, #488]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000e24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e28:	6013      	str	r3, [r2, #0]
 8000e2a:	4b78      	ldr	r3, [pc, #480]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a77      	ldr	r2, [pc, #476]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000e30:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e34:	6013      	str	r3, [r2, #0]
 8000e36:	e01d      	b.n	8000e74 <HAL_RCC_OscConfig+0xd4>
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e40:	d10c      	bne.n	8000e5c <HAL_RCC_OscConfig+0xbc>
 8000e42:	4b72      	ldr	r3, [pc, #456]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a71      	ldr	r2, [pc, #452]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000e48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e4c:	6013      	str	r3, [r2, #0]
 8000e4e:	4b6f      	ldr	r3, [pc, #444]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4a6e      	ldr	r2, [pc, #440]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000e54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e58:	6013      	str	r3, [r2, #0]
 8000e5a:	e00b      	b.n	8000e74 <HAL_RCC_OscConfig+0xd4>
 8000e5c:	4b6b      	ldr	r3, [pc, #428]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a6a      	ldr	r2, [pc, #424]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000e62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e66:	6013      	str	r3, [r2, #0]
 8000e68:	4b68      	ldr	r3, [pc, #416]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a67      	ldr	r2, [pc, #412]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000e6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e72:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d013      	beq.n	8000ea4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e7c:	f7ff fcda 	bl	8000834 <HAL_GetTick>
 8000e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e82:	e008      	b.n	8000e96 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e84:	f7ff fcd6 	bl	8000834 <HAL_GetTick>
 8000e88:	4602      	mov	r2, r0
 8000e8a:	693b      	ldr	r3, [r7, #16]
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	2b64      	cmp	r3, #100	@ 0x64
 8000e90:	d901      	bls.n	8000e96 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000e92:	2303      	movs	r3, #3
 8000e94:	e200      	b.n	8001298 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e96:	4b5d      	ldr	r3, [pc, #372]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d0f0      	beq.n	8000e84 <HAL_RCC_OscConfig+0xe4>
 8000ea2:	e014      	b.n	8000ece <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea4:	f7ff fcc6 	bl	8000834 <HAL_GetTick>
 8000ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eaa:	e008      	b.n	8000ebe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000eac:	f7ff fcc2 	bl	8000834 <HAL_GetTick>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	693b      	ldr	r3, [r7, #16]
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	2b64      	cmp	r3, #100	@ 0x64
 8000eb8:	d901      	bls.n	8000ebe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	e1ec      	b.n	8001298 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ebe:	4b53      	ldr	r3, [pc, #332]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d1f0      	bne.n	8000eac <HAL_RCC_OscConfig+0x10c>
 8000eca:	e000      	b.n	8000ece <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ecc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f003 0302 	and.w	r3, r3, #2
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d063      	beq.n	8000fa2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000eda:	4b4c      	ldr	r3, [pc, #304]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f003 030c 	and.w	r3, r3, #12
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d00b      	beq.n	8000efe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000ee6:	4b49      	ldr	r3, [pc, #292]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	f003 030c 	and.w	r3, r3, #12
 8000eee:	2b08      	cmp	r3, #8
 8000ef0:	d11c      	bne.n	8000f2c <HAL_RCC_OscConfig+0x18c>
 8000ef2:	4b46      	ldr	r3, [pc, #280]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d116      	bne.n	8000f2c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000efe:	4b43      	ldr	r3, [pc, #268]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f003 0302 	and.w	r3, r3, #2
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d005      	beq.n	8000f16 <HAL_RCC_OscConfig+0x176>
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	691b      	ldr	r3, [r3, #16]
 8000f0e:	2b01      	cmp	r3, #1
 8000f10:	d001      	beq.n	8000f16 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f12:	2301      	movs	r3, #1
 8000f14:	e1c0      	b.n	8001298 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f16:	4b3d      	ldr	r3, [pc, #244]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	695b      	ldr	r3, [r3, #20]
 8000f22:	00db      	lsls	r3, r3, #3
 8000f24:	4939      	ldr	r1, [pc, #228]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000f26:	4313      	orrs	r3, r2
 8000f28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f2a:	e03a      	b.n	8000fa2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	691b      	ldr	r3, [r3, #16]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d020      	beq.n	8000f76 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f34:	4b36      	ldr	r3, [pc, #216]	@ (8001010 <HAL_RCC_OscConfig+0x270>)
 8000f36:	2201      	movs	r2, #1
 8000f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f3a:	f7ff fc7b 	bl	8000834 <HAL_GetTick>
 8000f3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f40:	e008      	b.n	8000f54 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f42:	f7ff fc77 	bl	8000834 <HAL_GetTick>
 8000f46:	4602      	mov	r2, r0
 8000f48:	693b      	ldr	r3, [r7, #16]
 8000f4a:	1ad3      	subs	r3, r2, r3
 8000f4c:	2b02      	cmp	r3, #2
 8000f4e:	d901      	bls.n	8000f54 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000f50:	2303      	movs	r3, #3
 8000f52:	e1a1      	b.n	8001298 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f54:	4b2d      	ldr	r3, [pc, #180]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f003 0302 	and.w	r3, r3, #2
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d0f0      	beq.n	8000f42 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f60:	4b2a      	ldr	r3, [pc, #168]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	695b      	ldr	r3, [r3, #20]
 8000f6c:	00db      	lsls	r3, r3, #3
 8000f6e:	4927      	ldr	r1, [pc, #156]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000f70:	4313      	orrs	r3, r2
 8000f72:	600b      	str	r3, [r1, #0]
 8000f74:	e015      	b.n	8000fa2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f76:	4b26      	ldr	r3, [pc, #152]	@ (8001010 <HAL_RCC_OscConfig+0x270>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f7c:	f7ff fc5a 	bl	8000834 <HAL_GetTick>
 8000f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f82:	e008      	b.n	8000f96 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f84:	f7ff fc56 	bl	8000834 <HAL_GetTick>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	693b      	ldr	r3, [r7, #16]
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	2b02      	cmp	r3, #2
 8000f90:	d901      	bls.n	8000f96 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000f92:	2303      	movs	r3, #3
 8000f94:	e180      	b.n	8001298 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f96:	4b1d      	ldr	r3, [pc, #116]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f003 0302 	and.w	r3, r3, #2
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d1f0      	bne.n	8000f84 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f003 0308 	and.w	r3, r3, #8
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d03a      	beq.n	8001024 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	699b      	ldr	r3, [r3, #24]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d019      	beq.n	8000fea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fb6:	4b17      	ldr	r3, [pc, #92]	@ (8001014 <HAL_RCC_OscConfig+0x274>)
 8000fb8:	2201      	movs	r2, #1
 8000fba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fbc:	f7ff fc3a 	bl	8000834 <HAL_GetTick>
 8000fc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fc2:	e008      	b.n	8000fd6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fc4:	f7ff fc36 	bl	8000834 <HAL_GetTick>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d901      	bls.n	8000fd6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	e160      	b.n	8001298 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800100c <HAL_RCC_OscConfig+0x26c>)
 8000fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fda:	f003 0302 	and.w	r3, r3, #2
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d0f0      	beq.n	8000fc4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000fe2:	2001      	movs	r0, #1
 8000fe4:	f000 fafe 	bl	80015e4 <RCC_Delay>
 8000fe8:	e01c      	b.n	8001024 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fea:	4b0a      	ldr	r3, [pc, #40]	@ (8001014 <HAL_RCC_OscConfig+0x274>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ff0:	f7ff fc20 	bl	8000834 <HAL_GetTick>
 8000ff4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ff6:	e00f      	b.n	8001018 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ff8:	f7ff fc1c 	bl	8000834 <HAL_GetTick>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	2b02      	cmp	r3, #2
 8001004:	d908      	bls.n	8001018 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001006:	2303      	movs	r3, #3
 8001008:	e146      	b.n	8001298 <HAL_RCC_OscConfig+0x4f8>
 800100a:	bf00      	nop
 800100c:	40021000 	.word	0x40021000
 8001010:	42420000 	.word	0x42420000
 8001014:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001018:	4b92      	ldr	r3, [pc, #584]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 800101a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800101c:	f003 0302 	and.w	r3, r3, #2
 8001020:	2b00      	cmp	r3, #0
 8001022:	d1e9      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f003 0304 	and.w	r3, r3, #4
 800102c:	2b00      	cmp	r3, #0
 800102e:	f000 80a6 	beq.w	800117e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001032:	2300      	movs	r3, #0
 8001034:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001036:	4b8b      	ldr	r3, [pc, #556]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 8001038:	69db      	ldr	r3, [r3, #28]
 800103a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800103e:	2b00      	cmp	r3, #0
 8001040:	d10d      	bne.n	800105e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001042:	4b88      	ldr	r3, [pc, #544]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 8001044:	69db      	ldr	r3, [r3, #28]
 8001046:	4a87      	ldr	r2, [pc, #540]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 8001048:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800104c:	61d3      	str	r3, [r2, #28]
 800104e:	4b85      	ldr	r3, [pc, #532]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 8001050:	69db      	ldr	r3, [r3, #28]
 8001052:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800105a:	2301      	movs	r3, #1
 800105c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800105e:	4b82      	ldr	r3, [pc, #520]	@ (8001268 <HAL_RCC_OscConfig+0x4c8>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001066:	2b00      	cmp	r3, #0
 8001068:	d118      	bne.n	800109c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800106a:	4b7f      	ldr	r3, [pc, #508]	@ (8001268 <HAL_RCC_OscConfig+0x4c8>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4a7e      	ldr	r2, [pc, #504]	@ (8001268 <HAL_RCC_OscConfig+0x4c8>)
 8001070:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001074:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001076:	f7ff fbdd 	bl	8000834 <HAL_GetTick>
 800107a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800107c:	e008      	b.n	8001090 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800107e:	f7ff fbd9 	bl	8000834 <HAL_GetTick>
 8001082:	4602      	mov	r2, r0
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	2b64      	cmp	r3, #100	@ 0x64
 800108a:	d901      	bls.n	8001090 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800108c:	2303      	movs	r3, #3
 800108e:	e103      	b.n	8001298 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001090:	4b75      	ldr	r3, [pc, #468]	@ (8001268 <HAL_RCC_OscConfig+0x4c8>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001098:	2b00      	cmp	r3, #0
 800109a:	d0f0      	beq.n	800107e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	68db      	ldr	r3, [r3, #12]
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	d106      	bne.n	80010b2 <HAL_RCC_OscConfig+0x312>
 80010a4:	4b6f      	ldr	r3, [pc, #444]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 80010a6:	6a1b      	ldr	r3, [r3, #32]
 80010a8:	4a6e      	ldr	r2, [pc, #440]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 80010aa:	f043 0301 	orr.w	r3, r3, #1
 80010ae:	6213      	str	r3, [r2, #32]
 80010b0:	e02d      	b.n	800110e <HAL_RCC_OscConfig+0x36e>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	68db      	ldr	r3, [r3, #12]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d10c      	bne.n	80010d4 <HAL_RCC_OscConfig+0x334>
 80010ba:	4b6a      	ldr	r3, [pc, #424]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 80010bc:	6a1b      	ldr	r3, [r3, #32]
 80010be:	4a69      	ldr	r2, [pc, #420]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 80010c0:	f023 0301 	bic.w	r3, r3, #1
 80010c4:	6213      	str	r3, [r2, #32]
 80010c6:	4b67      	ldr	r3, [pc, #412]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 80010c8:	6a1b      	ldr	r3, [r3, #32]
 80010ca:	4a66      	ldr	r2, [pc, #408]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 80010cc:	f023 0304 	bic.w	r3, r3, #4
 80010d0:	6213      	str	r3, [r2, #32]
 80010d2:	e01c      	b.n	800110e <HAL_RCC_OscConfig+0x36e>
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	2b05      	cmp	r3, #5
 80010da:	d10c      	bne.n	80010f6 <HAL_RCC_OscConfig+0x356>
 80010dc:	4b61      	ldr	r3, [pc, #388]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 80010de:	6a1b      	ldr	r3, [r3, #32]
 80010e0:	4a60      	ldr	r2, [pc, #384]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 80010e2:	f043 0304 	orr.w	r3, r3, #4
 80010e6:	6213      	str	r3, [r2, #32]
 80010e8:	4b5e      	ldr	r3, [pc, #376]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 80010ea:	6a1b      	ldr	r3, [r3, #32]
 80010ec:	4a5d      	ldr	r2, [pc, #372]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 80010ee:	f043 0301 	orr.w	r3, r3, #1
 80010f2:	6213      	str	r3, [r2, #32]
 80010f4:	e00b      	b.n	800110e <HAL_RCC_OscConfig+0x36e>
 80010f6:	4b5b      	ldr	r3, [pc, #364]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 80010f8:	6a1b      	ldr	r3, [r3, #32]
 80010fa:	4a5a      	ldr	r2, [pc, #360]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 80010fc:	f023 0301 	bic.w	r3, r3, #1
 8001100:	6213      	str	r3, [r2, #32]
 8001102:	4b58      	ldr	r3, [pc, #352]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 8001104:	6a1b      	ldr	r3, [r3, #32]
 8001106:	4a57      	ldr	r2, [pc, #348]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 8001108:	f023 0304 	bic.w	r3, r3, #4
 800110c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	68db      	ldr	r3, [r3, #12]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d015      	beq.n	8001142 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001116:	f7ff fb8d 	bl	8000834 <HAL_GetTick>
 800111a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800111c:	e00a      	b.n	8001134 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800111e:	f7ff fb89 	bl	8000834 <HAL_GetTick>
 8001122:	4602      	mov	r2, r0
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	f241 3288 	movw	r2, #5000	@ 0x1388
 800112c:	4293      	cmp	r3, r2
 800112e:	d901      	bls.n	8001134 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001130:	2303      	movs	r3, #3
 8001132:	e0b1      	b.n	8001298 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001134:	4b4b      	ldr	r3, [pc, #300]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 8001136:	6a1b      	ldr	r3, [r3, #32]
 8001138:	f003 0302 	and.w	r3, r3, #2
 800113c:	2b00      	cmp	r3, #0
 800113e:	d0ee      	beq.n	800111e <HAL_RCC_OscConfig+0x37e>
 8001140:	e014      	b.n	800116c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001142:	f7ff fb77 	bl	8000834 <HAL_GetTick>
 8001146:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001148:	e00a      	b.n	8001160 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800114a:	f7ff fb73 	bl	8000834 <HAL_GetTick>
 800114e:	4602      	mov	r2, r0
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001158:	4293      	cmp	r3, r2
 800115a:	d901      	bls.n	8001160 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800115c:	2303      	movs	r3, #3
 800115e:	e09b      	b.n	8001298 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001160:	4b40      	ldr	r3, [pc, #256]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 8001162:	6a1b      	ldr	r3, [r3, #32]
 8001164:	f003 0302 	and.w	r3, r3, #2
 8001168:	2b00      	cmp	r3, #0
 800116a:	d1ee      	bne.n	800114a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800116c:	7dfb      	ldrb	r3, [r7, #23]
 800116e:	2b01      	cmp	r3, #1
 8001170:	d105      	bne.n	800117e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001172:	4b3c      	ldr	r3, [pc, #240]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 8001174:	69db      	ldr	r3, [r3, #28]
 8001176:	4a3b      	ldr	r2, [pc, #236]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 8001178:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800117c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	69db      	ldr	r3, [r3, #28]
 8001182:	2b00      	cmp	r3, #0
 8001184:	f000 8087 	beq.w	8001296 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001188:	4b36      	ldr	r3, [pc, #216]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f003 030c 	and.w	r3, r3, #12
 8001190:	2b08      	cmp	r3, #8
 8001192:	d061      	beq.n	8001258 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	69db      	ldr	r3, [r3, #28]
 8001198:	2b02      	cmp	r3, #2
 800119a:	d146      	bne.n	800122a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800119c:	4b33      	ldr	r3, [pc, #204]	@ (800126c <HAL_RCC_OscConfig+0x4cc>)
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011a2:	f7ff fb47 	bl	8000834 <HAL_GetTick>
 80011a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011a8:	e008      	b.n	80011bc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011aa:	f7ff fb43 	bl	8000834 <HAL_GetTick>
 80011ae:	4602      	mov	r2, r0
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	2b02      	cmp	r3, #2
 80011b6:	d901      	bls.n	80011bc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80011b8:	2303      	movs	r3, #3
 80011ba:	e06d      	b.n	8001298 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011bc:	4b29      	ldr	r3, [pc, #164]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d1f0      	bne.n	80011aa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6a1b      	ldr	r3, [r3, #32]
 80011cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011d0:	d108      	bne.n	80011e4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011d2:	4b24      	ldr	r3, [pc, #144]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	4921      	ldr	r1, [pc, #132]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 80011e0:	4313      	orrs	r3, r2
 80011e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6a19      	ldr	r1, [r3, #32]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011f4:	430b      	orrs	r3, r1
 80011f6:	491b      	ldr	r1, [pc, #108]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 80011f8:	4313      	orrs	r3, r2
 80011fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011fc:	4b1b      	ldr	r3, [pc, #108]	@ (800126c <HAL_RCC_OscConfig+0x4cc>)
 80011fe:	2201      	movs	r2, #1
 8001200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001202:	f7ff fb17 	bl	8000834 <HAL_GetTick>
 8001206:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001208:	e008      	b.n	800121c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800120a:	f7ff fb13 	bl	8000834 <HAL_GetTick>
 800120e:	4602      	mov	r2, r0
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	1ad3      	subs	r3, r2, r3
 8001214:	2b02      	cmp	r3, #2
 8001216:	d901      	bls.n	800121c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001218:	2303      	movs	r3, #3
 800121a:	e03d      	b.n	8001298 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800121c:	4b11      	ldr	r3, [pc, #68]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001224:	2b00      	cmp	r3, #0
 8001226:	d0f0      	beq.n	800120a <HAL_RCC_OscConfig+0x46a>
 8001228:	e035      	b.n	8001296 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800122a:	4b10      	ldr	r3, [pc, #64]	@ (800126c <HAL_RCC_OscConfig+0x4cc>)
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001230:	f7ff fb00 	bl	8000834 <HAL_GetTick>
 8001234:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001236:	e008      	b.n	800124a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001238:	f7ff fafc 	bl	8000834 <HAL_GetTick>
 800123c:	4602      	mov	r2, r0
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	1ad3      	subs	r3, r2, r3
 8001242:	2b02      	cmp	r3, #2
 8001244:	d901      	bls.n	800124a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001246:	2303      	movs	r3, #3
 8001248:	e026      	b.n	8001298 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800124a:	4b06      	ldr	r3, [pc, #24]	@ (8001264 <HAL_RCC_OscConfig+0x4c4>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001252:	2b00      	cmp	r3, #0
 8001254:	d1f0      	bne.n	8001238 <HAL_RCC_OscConfig+0x498>
 8001256:	e01e      	b.n	8001296 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	69db      	ldr	r3, [r3, #28]
 800125c:	2b01      	cmp	r3, #1
 800125e:	d107      	bne.n	8001270 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001260:	2301      	movs	r3, #1
 8001262:	e019      	b.n	8001298 <HAL_RCC_OscConfig+0x4f8>
 8001264:	40021000 	.word	0x40021000
 8001268:	40007000 	.word	0x40007000
 800126c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001270:	4b0b      	ldr	r3, [pc, #44]	@ (80012a0 <HAL_RCC_OscConfig+0x500>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6a1b      	ldr	r3, [r3, #32]
 8001280:	429a      	cmp	r2, r3
 8001282:	d106      	bne.n	8001292 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800128e:	429a      	cmp	r2, r3
 8001290:	d001      	beq.n	8001296 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e000      	b.n	8001298 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	3718      	adds	r7, #24
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40021000 	.word	0x40021000

080012a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d101      	bne.n	80012b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012b4:	2301      	movs	r3, #1
 80012b6:	e0d0      	b.n	800145a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012b8:	4b6a      	ldr	r3, [pc, #424]	@ (8001464 <HAL_RCC_ClockConfig+0x1c0>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f003 0307 	and.w	r3, r3, #7
 80012c0:	683a      	ldr	r2, [r7, #0]
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d910      	bls.n	80012e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012c6:	4b67      	ldr	r3, [pc, #412]	@ (8001464 <HAL_RCC_ClockConfig+0x1c0>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f023 0207 	bic.w	r2, r3, #7
 80012ce:	4965      	ldr	r1, [pc, #404]	@ (8001464 <HAL_RCC_ClockConfig+0x1c0>)
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	4313      	orrs	r3, r2
 80012d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012d6:	4b63      	ldr	r3, [pc, #396]	@ (8001464 <HAL_RCC_ClockConfig+0x1c0>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 0307 	and.w	r3, r3, #7
 80012de:	683a      	ldr	r2, [r7, #0]
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d001      	beq.n	80012e8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
 80012e6:	e0b8      	b.n	800145a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 0302 	and.w	r3, r3, #2
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d020      	beq.n	8001336 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 0304 	and.w	r3, r3, #4
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d005      	beq.n	800130c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001300:	4b59      	ldr	r3, [pc, #356]	@ (8001468 <HAL_RCC_ClockConfig+0x1c4>)
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	4a58      	ldr	r2, [pc, #352]	@ (8001468 <HAL_RCC_ClockConfig+0x1c4>)
 8001306:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800130a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f003 0308 	and.w	r3, r3, #8
 8001314:	2b00      	cmp	r3, #0
 8001316:	d005      	beq.n	8001324 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001318:	4b53      	ldr	r3, [pc, #332]	@ (8001468 <HAL_RCC_ClockConfig+0x1c4>)
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	4a52      	ldr	r2, [pc, #328]	@ (8001468 <HAL_RCC_ClockConfig+0x1c4>)
 800131e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001322:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001324:	4b50      	ldr	r3, [pc, #320]	@ (8001468 <HAL_RCC_ClockConfig+0x1c4>)
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	494d      	ldr	r1, [pc, #308]	@ (8001468 <HAL_RCC_ClockConfig+0x1c4>)
 8001332:	4313      	orrs	r3, r2
 8001334:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 0301 	and.w	r3, r3, #1
 800133e:	2b00      	cmp	r3, #0
 8001340:	d040      	beq.n	80013c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	2b01      	cmp	r3, #1
 8001348:	d107      	bne.n	800135a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134a:	4b47      	ldr	r3, [pc, #284]	@ (8001468 <HAL_RCC_ClockConfig+0x1c4>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d115      	bne.n	8001382 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	e07f      	b.n	800145a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	2b02      	cmp	r3, #2
 8001360:	d107      	bne.n	8001372 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001362:	4b41      	ldr	r3, [pc, #260]	@ (8001468 <HAL_RCC_ClockConfig+0x1c4>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800136a:	2b00      	cmp	r3, #0
 800136c:	d109      	bne.n	8001382 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e073      	b.n	800145a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001372:	4b3d      	ldr	r3, [pc, #244]	@ (8001468 <HAL_RCC_ClockConfig+0x1c4>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0302 	and.w	r3, r3, #2
 800137a:	2b00      	cmp	r3, #0
 800137c:	d101      	bne.n	8001382 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e06b      	b.n	800145a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001382:	4b39      	ldr	r3, [pc, #228]	@ (8001468 <HAL_RCC_ClockConfig+0x1c4>)
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f023 0203 	bic.w	r2, r3, #3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	4936      	ldr	r1, [pc, #216]	@ (8001468 <HAL_RCC_ClockConfig+0x1c4>)
 8001390:	4313      	orrs	r3, r2
 8001392:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001394:	f7ff fa4e 	bl	8000834 <HAL_GetTick>
 8001398:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800139a:	e00a      	b.n	80013b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800139c:	f7ff fa4a 	bl	8000834 <HAL_GetTick>
 80013a0:	4602      	mov	r2, r0
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d901      	bls.n	80013b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013ae:	2303      	movs	r3, #3
 80013b0:	e053      	b.n	800145a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013b2:	4b2d      	ldr	r3, [pc, #180]	@ (8001468 <HAL_RCC_ClockConfig+0x1c4>)
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f003 020c 	and.w	r2, r3, #12
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d1eb      	bne.n	800139c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013c4:	4b27      	ldr	r3, [pc, #156]	@ (8001464 <HAL_RCC_ClockConfig+0x1c0>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 0307 	and.w	r3, r3, #7
 80013cc:	683a      	ldr	r2, [r7, #0]
 80013ce:	429a      	cmp	r2, r3
 80013d0:	d210      	bcs.n	80013f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013d2:	4b24      	ldr	r3, [pc, #144]	@ (8001464 <HAL_RCC_ClockConfig+0x1c0>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f023 0207 	bic.w	r2, r3, #7
 80013da:	4922      	ldr	r1, [pc, #136]	@ (8001464 <HAL_RCC_ClockConfig+0x1c0>)
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	4313      	orrs	r3, r2
 80013e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013e2:	4b20      	ldr	r3, [pc, #128]	@ (8001464 <HAL_RCC_ClockConfig+0x1c0>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 0307 	and.w	r3, r3, #7
 80013ea:	683a      	ldr	r2, [r7, #0]
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d001      	beq.n	80013f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80013f0:	2301      	movs	r3, #1
 80013f2:	e032      	b.n	800145a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f003 0304 	and.w	r3, r3, #4
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d008      	beq.n	8001412 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001400:	4b19      	ldr	r3, [pc, #100]	@ (8001468 <HAL_RCC_ClockConfig+0x1c4>)
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	4916      	ldr	r1, [pc, #88]	@ (8001468 <HAL_RCC_ClockConfig+0x1c4>)
 800140e:	4313      	orrs	r3, r2
 8001410:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f003 0308 	and.w	r3, r3, #8
 800141a:	2b00      	cmp	r3, #0
 800141c:	d009      	beq.n	8001432 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800141e:	4b12      	ldr	r3, [pc, #72]	@ (8001468 <HAL_RCC_ClockConfig+0x1c4>)
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	691b      	ldr	r3, [r3, #16]
 800142a:	00db      	lsls	r3, r3, #3
 800142c:	490e      	ldr	r1, [pc, #56]	@ (8001468 <HAL_RCC_ClockConfig+0x1c4>)
 800142e:	4313      	orrs	r3, r2
 8001430:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001432:	f000 f821 	bl	8001478 <HAL_RCC_GetSysClockFreq>
 8001436:	4602      	mov	r2, r0
 8001438:	4b0b      	ldr	r3, [pc, #44]	@ (8001468 <HAL_RCC_ClockConfig+0x1c4>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	091b      	lsrs	r3, r3, #4
 800143e:	f003 030f 	and.w	r3, r3, #15
 8001442:	490a      	ldr	r1, [pc, #40]	@ (800146c <HAL_RCC_ClockConfig+0x1c8>)
 8001444:	5ccb      	ldrb	r3, [r1, r3]
 8001446:	fa22 f303 	lsr.w	r3, r2, r3
 800144a:	4a09      	ldr	r2, [pc, #36]	@ (8001470 <HAL_RCC_ClockConfig+0x1cc>)
 800144c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800144e:	4b09      	ldr	r3, [pc, #36]	@ (8001474 <HAL_RCC_ClockConfig+0x1d0>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff f8f8 	bl	8000648 <HAL_InitTick>

  return HAL_OK;
 8001458:	2300      	movs	r3, #0
}
 800145a:	4618      	mov	r0, r3
 800145c:	3710      	adds	r7, #16
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	40022000 	.word	0x40022000
 8001468:	40021000 	.word	0x40021000
 800146c:	080035ec 	.word	0x080035ec
 8001470:	20000000 	.word	0x20000000
 8001474:	20000004 	.word	0x20000004

08001478 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001478:	b480      	push	{r7}
 800147a:	b087      	sub	sp, #28
 800147c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800147e:	2300      	movs	r3, #0
 8001480:	60fb      	str	r3, [r7, #12]
 8001482:	2300      	movs	r3, #0
 8001484:	60bb      	str	r3, [r7, #8]
 8001486:	2300      	movs	r3, #0
 8001488:	617b      	str	r3, [r7, #20]
 800148a:	2300      	movs	r3, #0
 800148c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800148e:	2300      	movs	r3, #0
 8001490:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001492:	4b1e      	ldr	r3, [pc, #120]	@ (800150c <HAL_RCC_GetSysClockFreq+0x94>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	f003 030c 	and.w	r3, r3, #12
 800149e:	2b04      	cmp	r3, #4
 80014a0:	d002      	beq.n	80014a8 <HAL_RCC_GetSysClockFreq+0x30>
 80014a2:	2b08      	cmp	r3, #8
 80014a4:	d003      	beq.n	80014ae <HAL_RCC_GetSysClockFreq+0x36>
 80014a6:	e027      	b.n	80014f8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014a8:	4b19      	ldr	r3, [pc, #100]	@ (8001510 <HAL_RCC_GetSysClockFreq+0x98>)
 80014aa:	613b      	str	r3, [r7, #16]
      break;
 80014ac:	e027      	b.n	80014fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	0c9b      	lsrs	r3, r3, #18
 80014b2:	f003 030f 	and.w	r3, r3, #15
 80014b6:	4a17      	ldr	r2, [pc, #92]	@ (8001514 <HAL_RCC_GetSysClockFreq+0x9c>)
 80014b8:	5cd3      	ldrb	r3, [r2, r3]
 80014ba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d010      	beq.n	80014e8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014c6:	4b11      	ldr	r3, [pc, #68]	@ (800150c <HAL_RCC_GetSysClockFreq+0x94>)
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	0c5b      	lsrs	r3, r3, #17
 80014cc:	f003 0301 	and.w	r3, r3, #1
 80014d0:	4a11      	ldr	r2, [pc, #68]	@ (8001518 <HAL_RCC_GetSysClockFreq+0xa0>)
 80014d2:	5cd3      	ldrb	r3, [r2, r3]
 80014d4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001510 <HAL_RCC_GetSysClockFreq+0x98>)
 80014da:	fb03 f202 	mul.w	r2, r3, r2
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80014e4:	617b      	str	r3, [r7, #20]
 80014e6:	e004      	b.n	80014f2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4a0c      	ldr	r2, [pc, #48]	@ (800151c <HAL_RCC_GetSysClockFreq+0xa4>)
 80014ec:	fb02 f303 	mul.w	r3, r2, r3
 80014f0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	613b      	str	r3, [r7, #16]
      break;
 80014f6:	e002      	b.n	80014fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80014f8:	4b05      	ldr	r3, [pc, #20]	@ (8001510 <HAL_RCC_GetSysClockFreq+0x98>)
 80014fa:	613b      	str	r3, [r7, #16]
      break;
 80014fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80014fe:	693b      	ldr	r3, [r7, #16]
}
 8001500:	4618      	mov	r0, r3
 8001502:	371c      	adds	r7, #28
 8001504:	46bd      	mov	sp, r7
 8001506:	bc80      	pop	{r7}
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	40021000 	.word	0x40021000
 8001510:	007a1200 	.word	0x007a1200
 8001514:	08003604 	.word	0x08003604
 8001518:	08003614 	.word	0x08003614
 800151c:	003d0900 	.word	0x003d0900

08001520 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001524:	4b02      	ldr	r3, [pc, #8]	@ (8001530 <HAL_RCC_GetHCLKFreq+0x10>)
 8001526:	681b      	ldr	r3, [r3, #0]
}
 8001528:	4618      	mov	r0, r3
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr
 8001530:	20000000 	.word	0x20000000

08001534 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001538:	f7ff fff2 	bl	8001520 <HAL_RCC_GetHCLKFreq>
 800153c:	4602      	mov	r2, r0
 800153e:	4b05      	ldr	r3, [pc, #20]	@ (8001554 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	0a1b      	lsrs	r3, r3, #8
 8001544:	f003 0307 	and.w	r3, r3, #7
 8001548:	4903      	ldr	r1, [pc, #12]	@ (8001558 <HAL_RCC_GetPCLK1Freq+0x24>)
 800154a:	5ccb      	ldrb	r3, [r1, r3]
 800154c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001550:	4618      	mov	r0, r3
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40021000 	.word	0x40021000
 8001558:	080035fc 	.word	0x080035fc

0800155c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001560:	f7ff ffde 	bl	8001520 <HAL_RCC_GetHCLKFreq>
 8001564:	4602      	mov	r2, r0
 8001566:	4b05      	ldr	r3, [pc, #20]	@ (800157c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	0adb      	lsrs	r3, r3, #11
 800156c:	f003 0307 	and.w	r3, r3, #7
 8001570:	4903      	ldr	r1, [pc, #12]	@ (8001580 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001572:	5ccb      	ldrb	r3, [r1, r3]
 8001574:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001578:	4618      	mov	r0, r3
 800157a:	bd80      	pop	{r7, pc}
 800157c:	40021000 	.word	0x40021000
 8001580:	080035fc 	.word	0x080035fc

08001584 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	220f      	movs	r2, #15
 8001592:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001594:	4b11      	ldr	r3, [pc, #68]	@ (80015dc <HAL_RCC_GetClockConfig+0x58>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f003 0203 	and.w	r2, r3, #3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80015a0:	4b0e      	ldr	r3, [pc, #56]	@ (80015dc <HAL_RCC_GetClockConfig+0x58>)
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80015ac:	4b0b      	ldr	r3, [pc, #44]	@ (80015dc <HAL_RCC_GetClockConfig+0x58>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80015b8:	4b08      	ldr	r3, [pc, #32]	@ (80015dc <HAL_RCC_GetClockConfig+0x58>)
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	08db      	lsrs	r3, r3, #3
 80015be:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80015c6:	4b06      	ldr	r3, [pc, #24]	@ (80015e0 <HAL_RCC_GetClockConfig+0x5c>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 0207 	and.w	r2, r3, #7
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80015d2:	bf00      	nop
 80015d4:	370c      	adds	r7, #12
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bc80      	pop	{r7}
 80015da:	4770      	bx	lr
 80015dc:	40021000 	.word	0x40021000
 80015e0:	40022000 	.word	0x40022000

080015e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80015ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001618 <RCC_Delay+0x34>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a0a      	ldr	r2, [pc, #40]	@ (800161c <RCC_Delay+0x38>)
 80015f2:	fba2 2303 	umull	r2, r3, r2, r3
 80015f6:	0a5b      	lsrs	r3, r3, #9
 80015f8:	687a      	ldr	r2, [r7, #4]
 80015fa:	fb02 f303 	mul.w	r3, r2, r3
 80015fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001600:	bf00      	nop
  }
  while (Delay --);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	1e5a      	subs	r2, r3, #1
 8001606:	60fa      	str	r2, [r7, #12]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d1f9      	bne.n	8001600 <RCC_Delay+0x1c>
}
 800160c:	bf00      	nop
 800160e:	bf00      	nop
 8001610:	3714      	adds	r7, #20
 8001612:	46bd      	mov	sp, r7
 8001614:	bc80      	pop	{r7}
 8001616:	4770      	bx	lr
 8001618:	20000000 	.word	0x20000000
 800161c:	10624dd3 	.word	0x10624dd3

08001620 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d101      	bne.n	8001632 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e041      	b.n	80016b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001638:	b2db      	uxtb	r3, r3
 800163a:	2b00      	cmp	r3, #0
 800163c:	d106      	bne.n	800164c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f000 f839 	bl	80016be <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2202      	movs	r2, #2
 8001650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	3304      	adds	r3, #4
 800165c:	4619      	mov	r1, r3
 800165e:	4610      	mov	r0, r2
 8001660:	f000 f99c 	bl	800199c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2201      	movs	r2, #1
 8001668:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2201      	movs	r2, #1
 8001670:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2201      	movs	r2, #1
 8001678:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2201      	movs	r2, #1
 8001680:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2201      	movs	r2, #1
 8001688:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2201      	movs	r2, #1
 8001690:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2201      	movs	r2, #1
 8001698:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2201      	movs	r2, #1
 80016a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2201      	movs	r2, #1
 80016a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2201      	movs	r2, #1
 80016b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}

080016be <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80016be:	b480      	push	{r7}
 80016c0:	b083      	sub	sp, #12
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80016c6:	bf00      	nop
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr

080016d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d001      	beq.n	80016e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	e03a      	b.n	800175e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2202      	movs	r2, #2
 80016ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	68da      	ldr	r2, [r3, #12]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f042 0201 	orr.w	r2, r2, #1
 80016fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a18      	ldr	r2, [pc, #96]	@ (8001768 <HAL_TIM_Base_Start_IT+0x98>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d00e      	beq.n	8001728 <HAL_TIM_Base_Start_IT+0x58>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001712:	d009      	beq.n	8001728 <HAL_TIM_Base_Start_IT+0x58>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a14      	ldr	r2, [pc, #80]	@ (800176c <HAL_TIM_Base_Start_IT+0x9c>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d004      	beq.n	8001728 <HAL_TIM_Base_Start_IT+0x58>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a13      	ldr	r2, [pc, #76]	@ (8001770 <HAL_TIM_Base_Start_IT+0xa0>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d111      	bne.n	800174c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f003 0307 	and.w	r3, r3, #7
 8001732:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	2b06      	cmp	r3, #6
 8001738:	d010      	beq.n	800175c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f042 0201 	orr.w	r2, r2, #1
 8001748:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800174a:	e007      	b.n	800175c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f042 0201 	orr.w	r2, r2, #1
 800175a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800175c:	2300      	movs	r3, #0
}
 800175e:	4618      	mov	r0, r3
 8001760:	3714      	adds	r7, #20
 8001762:	46bd      	mov	sp, r7
 8001764:	bc80      	pop	{r7}
 8001766:	4770      	bx	lr
 8001768:	40012c00 	.word	0x40012c00
 800176c:	40000400 	.word	0x40000400
 8001770:	40000800 	.word	0x40000800

08001774 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	68db      	ldr	r3, [r3, #12]
 8001782:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	691b      	ldr	r3, [r3, #16]
 800178a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	f003 0302 	and.w	r3, r3, #2
 8001792:	2b00      	cmp	r3, #0
 8001794:	d020      	beq.n	80017d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	f003 0302 	and.w	r3, r3, #2
 800179c:	2b00      	cmp	r3, #0
 800179e:	d01b      	beq.n	80017d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f06f 0202 	mvn.w	r2, #2
 80017a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2201      	movs	r2, #1
 80017ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	699b      	ldr	r3, [r3, #24]
 80017b6:	f003 0303 	and.w	r3, r3, #3
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d003      	beq.n	80017c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f000 f8d1 	bl	8001966 <HAL_TIM_IC_CaptureCallback>
 80017c4:	e005      	b.n	80017d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	f000 f8c4 	bl	8001954 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f000 f8d3 	bl	8001978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2200      	movs	r2, #0
 80017d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	f003 0304 	and.w	r3, r3, #4
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d020      	beq.n	8001824 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	f003 0304 	and.w	r3, r3, #4
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d01b      	beq.n	8001824 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f06f 0204 	mvn.w	r2, #4
 80017f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2202      	movs	r2, #2
 80017fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	699b      	ldr	r3, [r3, #24]
 8001802:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001806:	2b00      	cmp	r3, #0
 8001808:	d003      	beq.n	8001812 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800180a:	6878      	ldr	r0, [r7, #4]
 800180c:	f000 f8ab 	bl	8001966 <HAL_TIM_IC_CaptureCallback>
 8001810:	e005      	b.n	800181e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001812:	6878      	ldr	r0, [r7, #4]
 8001814:	f000 f89e 	bl	8001954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f000 f8ad 	bl	8001978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2200      	movs	r2, #0
 8001822:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	f003 0308 	and.w	r3, r3, #8
 800182a:	2b00      	cmp	r3, #0
 800182c:	d020      	beq.n	8001870 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	f003 0308 	and.w	r3, r3, #8
 8001834:	2b00      	cmp	r3, #0
 8001836:	d01b      	beq.n	8001870 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f06f 0208 	mvn.w	r2, #8
 8001840:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2204      	movs	r2, #4
 8001846:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	69db      	ldr	r3, [r3, #28]
 800184e:	f003 0303 	and.w	r3, r3, #3
 8001852:	2b00      	cmp	r3, #0
 8001854:	d003      	beq.n	800185e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f000 f885 	bl	8001966 <HAL_TIM_IC_CaptureCallback>
 800185c:	e005      	b.n	800186a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800185e:	6878      	ldr	r0, [r7, #4]
 8001860:	f000 f878 	bl	8001954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f000 f887 	bl	8001978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2200      	movs	r2, #0
 800186e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	f003 0310 	and.w	r3, r3, #16
 8001876:	2b00      	cmp	r3, #0
 8001878:	d020      	beq.n	80018bc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	f003 0310 	and.w	r3, r3, #16
 8001880:	2b00      	cmp	r3, #0
 8001882:	d01b      	beq.n	80018bc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f06f 0210 	mvn.w	r2, #16
 800188c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2208      	movs	r2, #8
 8001892:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	69db      	ldr	r3, [r3, #28]
 800189a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d003      	beq.n	80018aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f000 f85f 	bl	8001966 <HAL_TIM_IC_CaptureCallback>
 80018a8:	e005      	b.n	80018b6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f000 f852 	bl	8001954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f000 f861 	bl	8001978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2200      	movs	r2, #0
 80018ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d00c      	beq.n	80018e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	f003 0301 	and.w	r3, r3, #1
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d007      	beq.n	80018e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f06f 0201 	mvn.w	r2, #1
 80018d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f7fe fe1e 	bl	800051c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d00c      	beq.n	8001904 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d007      	beq.n	8001904 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80018fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f000 f8c3 	bl	8001a8a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800190a:	2b00      	cmp	r3, #0
 800190c:	d00c      	beq.n	8001928 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001914:	2b00      	cmp	r3, #0
 8001916:	d007      	beq.n	8001928 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f000 f831 	bl	800198a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	f003 0320 	and.w	r3, r3, #32
 800192e:	2b00      	cmp	r3, #0
 8001930:	d00c      	beq.n	800194c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	f003 0320 	and.w	r3, r3, #32
 8001938:	2b00      	cmp	r3, #0
 800193a:	d007      	beq.n	800194c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f06f 0220 	mvn.w	r2, #32
 8001944:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f000 f896 	bl	8001a78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800194c:	bf00      	nop
 800194e:	3710      	adds	r7, #16
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}

08001954 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800195c:	bf00      	nop
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	bc80      	pop	{r7}
 8001964:	4770      	bx	lr

08001966 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001966:	b480      	push	{r7}
 8001968:	b083      	sub	sp, #12
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800196e:	bf00      	nop
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	bc80      	pop	{r7}
 8001976:	4770      	bx	lr

08001978 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	bc80      	pop	{r7}
 8001988:	4770      	bx	lr

0800198a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800198a:	b480      	push	{r7}
 800198c:	b083      	sub	sp, #12
 800198e:	af00      	add	r7, sp, #0
 8001990:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001992:	bf00      	nop
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr

0800199c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800199c:	b480      	push	{r7}
 800199e:	b085      	sub	sp, #20
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4a2f      	ldr	r2, [pc, #188]	@ (8001a6c <TIM_Base_SetConfig+0xd0>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d00b      	beq.n	80019cc <TIM_Base_SetConfig+0x30>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019ba:	d007      	beq.n	80019cc <TIM_Base_SetConfig+0x30>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	4a2c      	ldr	r2, [pc, #176]	@ (8001a70 <TIM_Base_SetConfig+0xd4>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d003      	beq.n	80019cc <TIM_Base_SetConfig+0x30>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	4a2b      	ldr	r2, [pc, #172]	@ (8001a74 <TIM_Base_SetConfig+0xd8>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d108      	bne.n	80019de <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80019d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	68fa      	ldr	r2, [r7, #12]
 80019da:	4313      	orrs	r3, r2
 80019dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4a22      	ldr	r2, [pc, #136]	@ (8001a6c <TIM_Base_SetConfig+0xd0>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d00b      	beq.n	80019fe <TIM_Base_SetConfig+0x62>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019ec:	d007      	beq.n	80019fe <TIM_Base_SetConfig+0x62>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a1f      	ldr	r2, [pc, #124]	@ (8001a70 <TIM_Base_SetConfig+0xd4>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d003      	beq.n	80019fe <TIM_Base_SetConfig+0x62>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4a1e      	ldr	r2, [pc, #120]	@ (8001a74 <TIM_Base_SetConfig+0xd8>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d108      	bne.n	8001a10 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	68fa      	ldr	r2, [r7, #12]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	695b      	ldr	r3, [r3, #20]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	68fa      	ldr	r2, [r7, #12]
 8001a22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	689a      	ldr	r2, [r3, #8]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	4a0d      	ldr	r2, [pc, #52]	@ (8001a6c <TIM_Base_SetConfig+0xd0>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d103      	bne.n	8001a44 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	691a      	ldr	r2, [r3, #16]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2201      	movs	r2, #1
 8001a48:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	691b      	ldr	r3, [r3, #16]
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d005      	beq.n	8001a62 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	691b      	ldr	r3, [r3, #16]
 8001a5a:	f023 0201 	bic.w	r2, r3, #1
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	611a      	str	r2, [r3, #16]
  }
}
 8001a62:	bf00      	nop
 8001a64:	3714      	adds	r7, #20
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bc80      	pop	{r7}
 8001a6a:	4770      	bx	lr
 8001a6c:	40012c00 	.word	0x40012c00
 8001a70:	40000400 	.word	0x40000400
 8001a74:	40000800 	.word	0x40000800

08001a78 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001a80:	bf00      	nop
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bc80      	pop	{r7}
 8001a88:	4770      	bx	lr

08001a8a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	b083      	sub	sp, #12
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001a92:	bf00      	nop
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bc80      	pop	{r7}
 8001a9a:	4770      	bx	lr

08001a9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d101      	bne.n	8001aae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e042      	b.n	8001b34 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d106      	bne.n	8001ac8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2200      	movs	r2, #0
 8001abe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f7fe fd74 	bl	80005b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2224      	movs	r2, #36	@ 0x24
 8001acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	68da      	ldr	r2, [r3, #12]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001ade:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ae0:	6878      	ldr	r0, [r7, #4]
 8001ae2:	f000 f971 	bl	8001dc8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	691a      	ldr	r2, [r3, #16]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001af4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	695a      	ldr	r2, [r3, #20]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001b04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	68da      	ldr	r2, [r3, #12]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001b14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2220      	movs	r2, #32
 8001b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2220      	movs	r2, #32
 8001b28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001b32:	2300      	movs	r3, #0
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3708      	adds	r7, #8
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b08a      	sub	sp, #40	@ 0x28
 8001b40:	af02      	add	r7, sp, #8
 8001b42:	60f8      	str	r0, [r7, #12]
 8001b44:	60b9      	str	r1, [r7, #8]
 8001b46:	603b      	str	r3, [r7, #0]
 8001b48:	4613      	mov	r3, r2
 8001b4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	2b20      	cmp	r3, #32
 8001b5a:	d175      	bne.n	8001c48 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d002      	beq.n	8001b68 <HAL_UART_Transmit+0x2c>
 8001b62:	88fb      	ldrh	r3, [r7, #6]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d101      	bne.n	8001b6c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e06e      	b.n	8001c4a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2221      	movs	r2, #33	@ 0x21
 8001b76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001b7a:	f7fe fe5b 	bl	8000834 <HAL_GetTick>
 8001b7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	88fa      	ldrh	r2, [r7, #6]
 8001b84:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	88fa      	ldrh	r2, [r7, #6]
 8001b8a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b94:	d108      	bne.n	8001ba8 <HAL_UART_Transmit+0x6c>
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	691b      	ldr	r3, [r3, #16]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d104      	bne.n	8001ba8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	61bb      	str	r3, [r7, #24]
 8001ba6:	e003      	b.n	8001bb0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001bac:	2300      	movs	r3, #0
 8001bae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001bb0:	e02e      	b.n	8001c10 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	9300      	str	r3, [sp, #0]
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	2180      	movs	r1, #128	@ 0x80
 8001bbc:	68f8      	ldr	r0, [r7, #12]
 8001bbe:	f000 f848 	bl	8001c52 <UART_WaitOnFlagUntilTimeout>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d005      	beq.n	8001bd4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	2220      	movs	r2, #32
 8001bcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e03a      	b.n	8001c4a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d10b      	bne.n	8001bf2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001bda:	69bb      	ldr	r3, [r7, #24]
 8001bdc:	881b      	ldrh	r3, [r3, #0]
 8001bde:	461a      	mov	r2, r3
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001be8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	3302      	adds	r3, #2
 8001bee:	61bb      	str	r3, [r7, #24]
 8001bf0:	e007      	b.n	8001c02 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	781a      	ldrb	r2, [r3, #0]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	3301      	adds	r3, #1
 8001c00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	3b01      	subs	r3, #1
 8001c0a:	b29a      	uxth	r2, r3
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001c14:	b29b      	uxth	r3, r3
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1cb      	bne.n	8001bb2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	9300      	str	r3, [sp, #0]
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	2200      	movs	r2, #0
 8001c22:	2140      	movs	r1, #64	@ 0x40
 8001c24:	68f8      	ldr	r0, [r7, #12]
 8001c26:	f000 f814 	bl	8001c52 <UART_WaitOnFlagUntilTimeout>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d005      	beq.n	8001c3c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2220      	movs	r2, #32
 8001c34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e006      	b.n	8001c4a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2220      	movs	r2, #32
 8001c40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001c44:	2300      	movs	r3, #0
 8001c46:	e000      	b.n	8001c4a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001c48:	2302      	movs	r3, #2
  }
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3720      	adds	r7, #32
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b086      	sub	sp, #24
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	60f8      	str	r0, [r7, #12]
 8001c5a:	60b9      	str	r1, [r7, #8]
 8001c5c:	603b      	str	r3, [r7, #0]
 8001c5e:	4613      	mov	r3, r2
 8001c60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c62:	e03b      	b.n	8001cdc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c64:	6a3b      	ldr	r3, [r7, #32]
 8001c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c6a:	d037      	beq.n	8001cdc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c6c:	f7fe fde2 	bl	8000834 <HAL_GetTick>
 8001c70:	4602      	mov	r2, r0
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	6a3a      	ldr	r2, [r7, #32]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d302      	bcc.n	8001c82 <UART_WaitOnFlagUntilTimeout+0x30>
 8001c7c:	6a3b      	ldr	r3, [r7, #32]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d101      	bne.n	8001c86 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e03a      	b.n	8001cfc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	f003 0304 	and.w	r3, r3, #4
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d023      	beq.n	8001cdc <UART_WaitOnFlagUntilTimeout+0x8a>
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	2b80      	cmp	r3, #128	@ 0x80
 8001c98:	d020      	beq.n	8001cdc <UART_WaitOnFlagUntilTimeout+0x8a>
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	2b40      	cmp	r3, #64	@ 0x40
 8001c9e:	d01d      	beq.n	8001cdc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 0308 	and.w	r3, r3, #8
 8001caa:	2b08      	cmp	r3, #8
 8001cac:	d116      	bne.n	8001cdc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001cae:	2300      	movs	r3, #0
 8001cb0:	617b      	str	r3, [r7, #20]
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	617b      	str	r3, [r7, #20]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	617b      	str	r3, [r7, #20]
 8001cc2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001cc4:	68f8      	ldr	r0, [r7, #12]
 8001cc6:	f000 f81d 	bl	8001d04 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	2208      	movs	r2, #8
 8001cce:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e00f      	b.n	8001cfc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	68ba      	ldr	r2, [r7, #8]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	bf0c      	ite	eq
 8001cec:	2301      	moveq	r3, #1
 8001cee:	2300      	movne	r3, #0
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	79fb      	ldrb	r3, [r7, #7]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d0b4      	beq.n	8001c64 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001cfa:	2300      	movs	r3, #0
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3718      	adds	r7, #24
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b095      	sub	sp, #84	@ 0x54
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	330c      	adds	r3, #12
 8001d12:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d16:	e853 3f00 	ldrex	r3, [r3]
 8001d1a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001d22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	330c      	adds	r3, #12
 8001d2a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d2c:	643a      	str	r2, [r7, #64]	@ 0x40
 8001d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d30:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001d32:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001d34:	e841 2300 	strex	r3, r2, [r1]
 8001d38:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d1e5      	bne.n	8001d0c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	3314      	adds	r3, #20
 8001d46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d48:	6a3b      	ldr	r3, [r7, #32]
 8001d4a:	e853 3f00 	ldrex	r3, [r3]
 8001d4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	f023 0301 	bic.w	r3, r3, #1
 8001d56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	3314      	adds	r3, #20
 8001d5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001d60:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001d62:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001d66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d68:	e841 2300 	strex	r3, r2, [r1]
 8001d6c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d1e5      	bne.n	8001d40 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d119      	bne.n	8001db0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	330c      	adds	r3, #12
 8001d82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	e853 3f00 	ldrex	r3, [r3]
 8001d8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	f023 0310 	bic.w	r3, r3, #16
 8001d92:	647b      	str	r3, [r7, #68]	@ 0x44
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	330c      	adds	r3, #12
 8001d9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001d9c:	61ba      	str	r2, [r7, #24]
 8001d9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001da0:	6979      	ldr	r1, [r7, #20]
 8001da2:	69ba      	ldr	r2, [r7, #24]
 8001da4:	e841 2300 	strex	r3, r2, [r1]
 8001da8:	613b      	str	r3, [r7, #16]
   return(result);
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d1e5      	bne.n	8001d7c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2220      	movs	r2, #32
 8001db4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001dbe:	bf00      	nop
 8001dc0:	3754      	adds	r7, #84	@ 0x54
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc80      	pop	{r7}
 8001dc6:	4770      	bx	lr

08001dc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	691b      	ldr	r3, [r3, #16]
 8001dd6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	68da      	ldr	r2, [r3, #12]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	430a      	orrs	r2, r1
 8001de4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	689a      	ldr	r2, [r3, #8]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	691b      	ldr	r3, [r3, #16]
 8001dee:	431a      	orrs	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	695b      	ldr	r3, [r3, #20]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001e02:	f023 030c 	bic.w	r3, r3, #12
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	6812      	ldr	r2, [r2, #0]
 8001e0a:	68b9      	ldr	r1, [r7, #8]
 8001e0c:	430b      	orrs	r3, r1
 8001e0e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	695b      	ldr	r3, [r3, #20]
 8001e16:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	699a      	ldr	r2, [r3, #24]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	430a      	orrs	r2, r1
 8001e24:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a2c      	ldr	r2, [pc, #176]	@ (8001edc <UART_SetConfig+0x114>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d103      	bne.n	8001e38 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001e30:	f7ff fb94 	bl	800155c <HAL_RCC_GetPCLK2Freq>
 8001e34:	60f8      	str	r0, [r7, #12]
 8001e36:	e002      	b.n	8001e3e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001e38:	f7ff fb7c 	bl	8001534 <HAL_RCC_GetPCLK1Freq>
 8001e3c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001e3e:	68fa      	ldr	r2, [r7, #12]
 8001e40:	4613      	mov	r3, r2
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	4413      	add	r3, r2
 8001e46:	009a      	lsls	r2, r3, #2
 8001e48:	441a      	add	r2, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e54:	4a22      	ldr	r2, [pc, #136]	@ (8001ee0 <UART_SetConfig+0x118>)
 8001e56:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5a:	095b      	lsrs	r3, r3, #5
 8001e5c:	0119      	lsls	r1, r3, #4
 8001e5e:	68fa      	ldr	r2, [r7, #12]
 8001e60:	4613      	mov	r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	4413      	add	r3, r2
 8001e66:	009a      	lsls	r2, r3, #2
 8001e68:	441a      	add	r2, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e74:	4b1a      	ldr	r3, [pc, #104]	@ (8001ee0 <UART_SetConfig+0x118>)
 8001e76:	fba3 0302 	umull	r0, r3, r3, r2
 8001e7a:	095b      	lsrs	r3, r3, #5
 8001e7c:	2064      	movs	r0, #100	@ 0x64
 8001e7e:	fb00 f303 	mul.w	r3, r0, r3
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	011b      	lsls	r3, r3, #4
 8001e86:	3332      	adds	r3, #50	@ 0x32
 8001e88:	4a15      	ldr	r2, [pc, #84]	@ (8001ee0 <UART_SetConfig+0x118>)
 8001e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e8e:	095b      	lsrs	r3, r3, #5
 8001e90:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e94:	4419      	add	r1, r3
 8001e96:	68fa      	ldr	r2, [r7, #12]
 8001e98:	4613      	mov	r3, r2
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	4413      	add	r3, r2
 8001e9e:	009a      	lsls	r2, r3, #2
 8001ea0:	441a      	add	r2, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001eac:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee0 <UART_SetConfig+0x118>)
 8001eae:	fba3 0302 	umull	r0, r3, r3, r2
 8001eb2:	095b      	lsrs	r3, r3, #5
 8001eb4:	2064      	movs	r0, #100	@ 0x64
 8001eb6:	fb00 f303 	mul.w	r3, r0, r3
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	011b      	lsls	r3, r3, #4
 8001ebe:	3332      	adds	r3, #50	@ 0x32
 8001ec0:	4a07      	ldr	r2, [pc, #28]	@ (8001ee0 <UART_SetConfig+0x118>)
 8001ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec6:	095b      	lsrs	r3, r3, #5
 8001ec8:	f003 020f 	and.w	r2, r3, #15
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	440a      	add	r2, r1
 8001ed2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001ed4:	bf00      	nop
 8001ed6:	3710      	adds	r7, #16
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40013800 	.word	0x40013800
 8001ee0:	51eb851f 	.word	0x51eb851f

08001ee4 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f103 0208 	add.w	r2, r3, #8
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8001efc:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f103 0208 	add.w	r2, r3, #8
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f103 0208 	add.w	r2, r3, #8
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001f18:	bf00      	nop
 8001f1a:	370c      	adds	r7, #12
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bc80      	pop	{r7}
 8001f20:	4770      	bx	lr

08001f22 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001f22:	b480      	push	{r7}
 8001f24:	b083      	sub	sp, #12
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001f30:	bf00      	nop
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bc80      	pop	{r7}
 8001f38:	4770      	bx	lr

08001f3a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8001f3a:	b480      	push	{r7}
 8001f3c:	b085      	sub	sp, #20
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
 8001f42:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	68fa      	ldr	r2, [r7, #12]
 8001f4e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	689a      	ldr	r2, [r3, #8]
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	683a      	ldr	r2, [r7, #0]
 8001f5e:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	683a      	ldr	r2, [r7, #0]
 8001f64:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	1c5a      	adds	r2, r3, #1
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	601a      	str	r2, [r3, #0]
}
 8001f76:	bf00      	nop
 8001f78:	3714      	adds	r7, #20
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bc80      	pop	{r7}
 8001f7e:	4770      	bx	lr

08001f80 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8001f80:	b480      	push	{r7}
 8001f82:	b085      	sub	sp, #20
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f96:	d103      	bne.n	8001fa0 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	691b      	ldr	r3, [r3, #16]
 8001f9c:	60fb      	str	r3, [r7, #12]
 8001f9e:	e00c      	b.n	8001fba <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	3308      	adds	r3, #8
 8001fa4:	60fb      	str	r3, [r7, #12]
 8001fa6:	e002      	b.n	8001fae <vListInsert+0x2e>
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	68ba      	ldr	r2, [r7, #8]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d2f6      	bcs.n	8001fa8 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	685a      	ldr	r2, [r3, #4]
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	683a      	ldr	r2, [r7, #0]
 8001fc8:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	68fa      	ldr	r2, [r7, #12]
 8001fce:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	683a      	ldr	r2, [r7, #0]
 8001fd4:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	1c5a      	adds	r2, r3, #1
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	601a      	str	r2, [r3, #0]
}
 8001fe6:	bf00      	nop
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bc80      	pop	{r7}
 8001fee:	4770      	bx	lr

08001ff0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	691b      	ldr	r3, [r3, #16]
 8001ffc:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	6892      	ldr	r2, [r2, #8]
 8002006:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	6852      	ldr	r2, [r2, #4]
 8002010:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	429a      	cmp	r2, r3
 800201a:	d103      	bne.n	8002024 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	689a      	ldr	r2, [r3, #8]
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2200      	movs	r2, #0
 8002028:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	1e5a      	subs	r2, r3, #1
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
}
 8002038:	4618      	mov	r0, r3
 800203a:	3714      	adds	r7, #20
 800203c:	46bd      	mov	sp, r7
 800203e:	bc80      	pop	{r7}
 8002040:	4770      	bx	lr

08002042 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002042:	b580      	push	{r7, lr}
 8002044:	b08c      	sub	sp, #48	@ 0x30
 8002046:	af04      	add	r7, sp, #16
 8002048:	60f8      	str	r0, [r7, #12]
 800204a:	60b9      	str	r1, [r7, #8]
 800204c:	603b      	str	r3, [r7, #0]
 800204e:	4613      	mov	r3, r2
 8002050:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002052:	88fb      	ldrh	r3, [r7, #6]
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	4618      	mov	r0, r3
 8002058:	f000 ffd2 	bl	8003000 <pvPortMalloc>
 800205c:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d00e      	beq.n	8002082 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002064:	20a0      	movs	r0, #160	@ 0xa0
 8002066:	f000 ffcb 	bl	8003000 <pvPortMalloc>
 800206a:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d003      	beq.n	800207a <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	697a      	ldr	r2, [r7, #20]
 8002076:	631a      	str	r2, [r3, #48]	@ 0x30
 8002078:	e005      	b.n	8002086 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 800207a:	6978      	ldr	r0, [r7, #20]
 800207c:	f001 f8a2 	bl	80031c4 <vPortFree>
 8002080:	e001      	b.n	8002086 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002082:	2300      	movs	r3, #0
 8002084:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d013      	beq.n	80020b4 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800208c:	88fa      	ldrh	r2, [r7, #6]
 800208e:	2300      	movs	r3, #0
 8002090:	9303      	str	r3, [sp, #12]
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	9302      	str	r3, [sp, #8]
 8002096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002098:	9301      	str	r3, [sp, #4]
 800209a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800209c:	9300      	str	r3, [sp, #0]
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	68b9      	ldr	r1, [r7, #8]
 80020a2:	68f8      	ldr	r0, [r7, #12]
 80020a4:	f000 f80e 	bl	80020c4 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80020a8:	69f8      	ldr	r0, [r7, #28]
 80020aa:	f000 f8b1 	bl	8002210 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80020ae:	2301      	movs	r3, #1
 80020b0:	61bb      	str	r3, [r7, #24]
 80020b2:	e002      	b.n	80020ba <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80020b4:	f04f 33ff 	mov.w	r3, #4294967295
 80020b8:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80020ba:	69bb      	ldr	r3, [r7, #24]
    }
 80020bc:	4618      	mov	r0, r3
 80020be:	3720      	adds	r7, #32
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b088      	sub	sp, #32
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
 80020d0:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80020d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80020dc:	3b01      	subs	r3, #1
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	f023 0307 	bic.w	r3, r3, #7
 80020ea:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	f003 0307 	and.w	r3, r3, #7
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d00b      	beq.n	800210e <prvInitialiseNewTask+0x4a>
        __asm volatile
 80020f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020fa:	f383 8811 	msr	BASEPRI, r3
 80020fe:	f3bf 8f6f 	isb	sy
 8002102:	f3bf 8f4f 	dsb	sy
 8002106:	617b      	str	r3, [r7, #20]
    }
 8002108:	bf00      	nop
 800210a:	bf00      	nop
 800210c:	e7fd      	b.n	800210a <prvInitialiseNewTask+0x46>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d01f      	beq.n	8002154 <prvInitialiseNewTask+0x90>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002114:	2300      	movs	r3, #0
 8002116:	61fb      	str	r3, [r7, #28]
 8002118:	e012      	b.n	8002140 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800211a:	68ba      	ldr	r2, [r7, #8]
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	4413      	add	r3, r2
 8002120:	7819      	ldrb	r1, [r3, #0]
 8002122:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	4413      	add	r3, r2
 8002128:	3334      	adds	r3, #52	@ 0x34
 800212a:	460a      	mov	r2, r1
 800212c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800212e:	68ba      	ldr	r2, [r7, #8]
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	4413      	add	r3, r2
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d006      	beq.n	8002148 <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	3301      	adds	r3, #1
 800213e:	61fb      	str	r3, [r7, #28]
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	2b0f      	cmp	r3, #15
 8002144:	d9e9      	bls.n	800211a <prvInitialiseNewTask+0x56>
 8002146:	e000      	b.n	800214a <prvInitialiseNewTask+0x86>
            {
                break;
 8002148:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800214a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800214c:	2200      	movs	r2, #0
 800214e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002152:	e003      	b.n	800215c <prvInitialiseNewTask+0x98>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002156:	2200      	movs	r2, #0
 8002158:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800215c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800215e:	2b06      	cmp	r3, #6
 8002160:	d901      	bls.n	8002166 <prvInitialiseNewTask+0xa2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002162:	2306      	movs	r3, #6
 8002164:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002168:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800216a:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 800216c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800216e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002170:	645a      	str	r2, [r3, #68]	@ 0x44
            pxNewTCB->uxMutexesHeld = 0;
 8002172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002174:	2200      	movs	r2, #0
 8002176:	649a      	str	r2, [r3, #72]	@ 0x48
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800217a:	3304      	adds	r3, #4
 800217c:	4618      	mov	r0, r3
 800217e:	f7ff fed0 	bl	8001f22 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002184:	3318      	adds	r3, #24
 8002186:	4618      	mov	r0, r3
 8002188:	f7ff fecb 	bl	8001f22 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800218c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800218e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002190:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002194:	f1c3 0207 	rsb	r2, r3, #7
 8002198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800219a:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800219c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800219e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80021a0:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80021a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021a4:	3398      	adds	r3, #152	@ 0x98
 80021a6:	2204      	movs	r2, #4
 80021a8:	2100      	movs	r1, #0
 80021aa:	4618      	mov	r0, r3
 80021ac:	f001 f928 	bl	8003400 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80021b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021b2:	339c      	adds	r3, #156	@ 0x9c
 80021b4:	2201      	movs	r2, #1
 80021b6:	2100      	movs	r1, #0
 80021b8:	4618      	mov	r0, r3
 80021ba:	f001 f921 	bl	8003400 <memset>
    #if ( configUSE_NEWLIB_REENTRANT == 1 )
        {
            /* Initialise this task's Newlib reent structure.
             * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
             * for additional information. */
            _REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80021be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021c0:	334c      	adds	r3, #76	@ 0x4c
 80021c2:	224c      	movs	r2, #76	@ 0x4c
 80021c4:	2100      	movs	r1, #0
 80021c6:	4618      	mov	r0, r3
 80021c8:	f001 f91a 	bl	8003400 <memset>
 80021cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021ce:	4a0d      	ldr	r2, [pc, #52]	@ (8002204 <prvInitialiseNewTask+0x140>)
 80021d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80021d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021d4:	4a0c      	ldr	r2, [pc, #48]	@ (8002208 <prvInitialiseNewTask+0x144>)
 80021d6:	655a      	str	r2, [r3, #84]	@ 0x54
 80021d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021da:	4a0c      	ldr	r2, [pc, #48]	@ (800220c <prvInitialiseNewTask+0x148>)
 80021dc:	659a      	str	r2, [r3, #88]	@ 0x58
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80021de:	683a      	ldr	r2, [r7, #0]
 80021e0:	68f9      	ldr	r1, [r7, #12]
 80021e2:	69b8      	ldr	r0, [r7, #24]
 80021e4:	f000 fdac 	bl	8002d40 <pxPortInitialiseStack>
 80021e8:	4602      	mov	r2, r0
 80021ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021ec:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80021ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d002      	beq.n	80021fa <prvInitialiseNewTask+0x136>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80021f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80021f8:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80021fa:	bf00      	nop
 80021fc:	3720      	adds	r7, #32
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	20000e78 	.word	0x20000e78
 8002208:	20000ee0 	.word	0x20000ee0
 800220c:	20000f48 	.word	0x20000f48

08002210 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002218:	f000 fe30 	bl	8002e7c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800221c:	4b2a      	ldr	r3, [pc, #168]	@ (80022c8 <prvAddNewTaskToReadyList+0xb8>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	3301      	adds	r3, #1
 8002222:	4a29      	ldr	r2, [pc, #164]	@ (80022c8 <prvAddNewTaskToReadyList+0xb8>)
 8002224:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002226:	4b29      	ldr	r3, [pc, #164]	@ (80022cc <prvAddNewTaskToReadyList+0xbc>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d109      	bne.n	8002242 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800222e:	4a27      	ldr	r2, [pc, #156]	@ (80022cc <prvAddNewTaskToReadyList+0xbc>)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002234:	4b24      	ldr	r3, [pc, #144]	@ (80022c8 <prvAddNewTaskToReadyList+0xb8>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d110      	bne.n	800225e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 800223c:	f000 fb18 	bl	8002870 <prvInitialiseTaskLists>
 8002240:	e00d      	b.n	800225e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002242:	4b23      	ldr	r3, [pc, #140]	@ (80022d0 <prvAddNewTaskToReadyList+0xc0>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d109      	bne.n	800225e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800224a:	4b20      	ldr	r3, [pc, #128]	@ (80022cc <prvAddNewTaskToReadyList+0xbc>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002254:	429a      	cmp	r2, r3
 8002256:	d802      	bhi.n	800225e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002258:	4a1c      	ldr	r2, [pc, #112]	@ (80022cc <prvAddNewTaskToReadyList+0xbc>)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800225e:	4b1d      	ldr	r3, [pc, #116]	@ (80022d4 <prvAddNewTaskToReadyList+0xc4>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	3301      	adds	r3, #1
 8002264:	4a1b      	ldr	r2, [pc, #108]	@ (80022d4 <prvAddNewTaskToReadyList+0xc4>)
 8002266:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800226c:	2201      	movs	r2, #1
 800226e:	409a      	lsls	r2, r3
 8002270:	4b19      	ldr	r3, [pc, #100]	@ (80022d8 <prvAddNewTaskToReadyList+0xc8>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4313      	orrs	r3, r2
 8002276:	4a18      	ldr	r2, [pc, #96]	@ (80022d8 <prvAddNewTaskToReadyList+0xc8>)
 8002278:	6013      	str	r3, [r2, #0]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800227e:	4613      	mov	r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	4413      	add	r3, r2
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	4a15      	ldr	r2, [pc, #84]	@ (80022dc <prvAddNewTaskToReadyList+0xcc>)
 8002288:	441a      	add	r2, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	3304      	adds	r3, #4
 800228e:	4619      	mov	r1, r3
 8002290:	4610      	mov	r0, r2
 8002292:	f7ff fe52 	bl	8001f3a <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002296:	f000 fe21 	bl	8002edc <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800229a:	4b0d      	ldr	r3, [pc, #52]	@ (80022d0 <prvAddNewTaskToReadyList+0xc0>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d00e      	beq.n	80022c0 <prvAddNewTaskToReadyList+0xb0>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80022a2:	4b0a      	ldr	r3, [pc, #40]	@ (80022cc <prvAddNewTaskToReadyList+0xbc>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d207      	bcs.n	80022c0 <prvAddNewTaskToReadyList+0xb0>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80022b0:	4b0b      	ldr	r3, [pc, #44]	@ (80022e0 <prvAddNewTaskToReadyList+0xd0>)
 80022b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	f3bf 8f4f 	dsb	sy
 80022bc:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80022c0:	bf00      	nop
 80022c2:	3708      	adds	r7, #8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	2000022c 	.word	0x2000022c
 80022cc:	2000012c 	.word	0x2000012c
 80022d0:	20000238 	.word	0x20000238
 80022d4:	20000248 	.word	0x20000248
 80022d8:	20000234 	.word	0x20000234
 80022dc:	20000130 	.word	0x20000130
 80022e0:	e000ed04 	.word	0xe000ed04

080022e4 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b08a      	sub	sp, #40	@ 0x28
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80022ee:	2300      	movs	r3, #0
 80022f0:	627b      	str	r3, [r7, #36]	@ 0x24

        configASSERT( pxPreviousWakeTime );
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d10b      	bne.n	8002310 <xTaskDelayUntil+0x2c>
        __asm volatile
 80022f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022fc:	f383 8811 	msr	BASEPRI, r3
 8002300:	f3bf 8f6f 	isb	sy
 8002304:	f3bf 8f4f 	dsb	sy
 8002308:	617b      	str	r3, [r7, #20]
    }
 800230a:	bf00      	nop
 800230c:	bf00      	nop
 800230e:	e7fd      	b.n	800230c <xTaskDelayUntil+0x28>
        configASSERT( ( xTimeIncrement > 0U ) );
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d10b      	bne.n	800232e <xTaskDelayUntil+0x4a>
        __asm volatile
 8002316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800231a:	f383 8811 	msr	BASEPRI, r3
 800231e:	f3bf 8f6f 	isb	sy
 8002322:	f3bf 8f4f 	dsb	sy
 8002326:	613b      	str	r3, [r7, #16]
    }
 8002328:	bf00      	nop
 800232a:	bf00      	nop
 800232c:	e7fd      	b.n	800232a <xTaskDelayUntil+0x46>
        configASSERT( uxSchedulerSuspended == 0 );
 800232e:	4b2b      	ldr	r3, [pc, #172]	@ (80023dc <xTaskDelayUntil+0xf8>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d00b      	beq.n	800234e <xTaskDelayUntil+0x6a>
        __asm volatile
 8002336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800233a:	f383 8811 	msr	BASEPRI, r3
 800233e:	f3bf 8f6f 	isb	sy
 8002342:	f3bf 8f4f 	dsb	sy
 8002346:	60fb      	str	r3, [r7, #12]
    }
 8002348:	bf00      	nop
 800234a:	bf00      	nop
 800234c:	e7fd      	b.n	800234a <xTaskDelayUntil+0x66>

        vTaskSuspendAll();
 800234e:	f000 f8a1 	bl	8002494 <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8002352:	4b23      	ldr	r3, [pc, #140]	@ (80023e0 <xTaskDelayUntil+0xfc>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	623b      	str	r3, [r7, #32]

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	683a      	ldr	r2, [r7, #0]
 800235e:	4413      	add	r3, r2
 8002360:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	6a3a      	ldr	r2, [r7, #32]
 8002368:	429a      	cmp	r2, r3
 800236a:	d20b      	bcs.n	8002384 <xTaskDelayUntil+0xa0>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	69fa      	ldr	r2, [r7, #28]
 8002372:	429a      	cmp	r2, r3
 8002374:	d211      	bcs.n	800239a <xTaskDelayUntil+0xb6>
 8002376:	69fa      	ldr	r2, [r7, #28]
 8002378:	6a3b      	ldr	r3, [r7, #32]
 800237a:	429a      	cmp	r2, r3
 800237c:	d90d      	bls.n	800239a <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 800237e:	2301      	movs	r3, #1
 8002380:	627b      	str	r3, [r7, #36]	@ 0x24
 8002382:	e00a      	b.n	800239a <xTaskDelayUntil+0xb6>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	69fa      	ldr	r2, [r7, #28]
 800238a:	429a      	cmp	r2, r3
 800238c:	d303      	bcc.n	8002396 <xTaskDelayUntil+0xb2>
 800238e:	69fa      	ldr	r2, [r7, #28]
 8002390:	6a3b      	ldr	r3, [r7, #32]
 8002392:	429a      	cmp	r2, r3
 8002394:	d901      	bls.n	800239a <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 8002396:	2301      	movs	r3, #1
 8002398:	627b      	str	r3, [r7, #36]	@ 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	69fa      	ldr	r2, [r7, #28]
 800239e:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 80023a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d006      	beq.n	80023b4 <xTaskDelayUntil+0xd0>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80023a6:	69fa      	ldr	r2, [r7, #28]
 80023a8:	6a3b      	ldr	r3, [r7, #32]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	2100      	movs	r1, #0
 80023ae:	4618      	mov	r0, r3
 80023b0:	f000 fc60 	bl	8002c74 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 80023b4:	f000 f87c 	bl	80024b0 <xTaskResumeAll>
 80023b8:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80023ba:	69bb      	ldr	r3, [r7, #24]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d107      	bne.n	80023d0 <xTaskDelayUntil+0xec>
        {
            portYIELD_WITHIN_API();
 80023c0:	4b08      	ldr	r3, [pc, #32]	@ (80023e4 <xTaskDelayUntil+0x100>)
 80023c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	f3bf 8f4f 	dsb	sy
 80023cc:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xShouldDelay;
 80023d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 80023d2:	4618      	mov	r0, r3
 80023d4:	3728      	adds	r7, #40	@ 0x28
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	20000254 	.word	0x20000254
 80023e0:	20000230 	.word	0x20000230
 80023e4:	e000ed04 	.word	0xe000ed04

080023e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b086      	sub	sp, #24
 80023ec:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80023ee:	4b20      	ldr	r3, [pc, #128]	@ (8002470 <vTaskStartScheduler+0x88>)
 80023f0:	9301      	str	r3, [sp, #4]
 80023f2:	2300      	movs	r3, #0
 80023f4:	9300      	str	r3, [sp, #0]
 80023f6:	2300      	movs	r3, #0
 80023f8:	2280      	movs	r2, #128	@ 0x80
 80023fa:	491e      	ldr	r1, [pc, #120]	@ (8002474 <vTaskStartScheduler+0x8c>)
 80023fc:	481e      	ldr	r0, [pc, #120]	@ (8002478 <vTaskStartScheduler+0x90>)
 80023fe:	f7ff fe20 	bl	8002042 <xTaskCreate>
 8002402:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2b01      	cmp	r3, #1
 8002408:	d11b      	bne.n	8002442 <vTaskStartScheduler+0x5a>
        __asm volatile
 800240a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800240e:	f383 8811 	msr	BASEPRI, r3
 8002412:	f3bf 8f6f 	isb	sy
 8002416:	f3bf 8f4f 	dsb	sy
 800241a:	60bb      	str	r3, [r7, #8]
    }
 800241c:	bf00      	nop
            {
                /* Switch Newlib's _impure_ptr variable to point to the _reent
                 * structure specific to the task that will run first.
                 * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800241e:	4b17      	ldr	r3, [pc, #92]	@ (800247c <vTaskStartScheduler+0x94>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	334c      	adds	r3, #76	@ 0x4c
 8002424:	4a16      	ldr	r2, [pc, #88]	@ (8002480 <vTaskStartScheduler+0x98>)
 8002426:	6013      	str	r3, [r2, #0]
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002428:	4b16      	ldr	r3, [pc, #88]	@ (8002484 <vTaskStartScheduler+0x9c>)
 800242a:	f04f 32ff 	mov.w	r2, #4294967295
 800242e:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002430:	4b15      	ldr	r3, [pc, #84]	@ (8002488 <vTaskStartScheduler+0xa0>)
 8002432:	2201      	movs	r2, #1
 8002434:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002436:	4b15      	ldr	r3, [pc, #84]	@ (800248c <vTaskStartScheduler+0xa4>)
 8002438:	2200      	movs	r2, #0
 800243a:	601a      	str	r2, [r3, #0]
        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        if( xPortStartScheduler() != pdFALSE )
 800243c:	f000 fcfe 	bl	8002e3c <xPortStartScheduler>
 8002440:	e00f      	b.n	8002462 <vTaskStartScheduler+0x7a>
    {

        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002448:	d10b      	bne.n	8002462 <vTaskStartScheduler+0x7a>
        __asm volatile
 800244a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800244e:	f383 8811 	msr	BASEPRI, r3
 8002452:	f3bf 8f6f 	isb	sy
 8002456:	f3bf 8f4f 	dsb	sy
 800245a:	607b      	str	r3, [r7, #4]
    }
 800245c:	bf00      	nop
 800245e:	bf00      	nop
 8002460:	e7fd      	b.n	800245e <vTaskStartScheduler+0x76>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002462:	4b0b      	ldr	r3, [pc, #44]	@ (8002490 <vTaskStartScheduler+0xa8>)
 8002464:	681b      	ldr	r3, [r3, #0]
}
 8002466:	bf00      	nop
 8002468:	3710      	adds	r7, #16
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	20000250 	.word	0x20000250
 8002474:	080035e4 	.word	0x080035e4
 8002478:	08002841 	.word	0x08002841
 800247c:	2000012c 	.word	0x2000012c
 8002480:	20000010 	.word	0x20000010
 8002484:	2000024c 	.word	0x2000024c
 8002488:	20000238 	.word	0x20000238
 800248c:	20000230 	.word	0x20000230
 8002490:	08003618 	.word	0x08003618

08002494 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002498:	4b04      	ldr	r3, [pc, #16]	@ (80024ac <vTaskSuspendAll+0x18>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	3301      	adds	r3, #1
 800249e:	4a03      	ldr	r2, [pc, #12]	@ (80024ac <vTaskSuspendAll+0x18>)
 80024a0:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80024a2:	bf00      	nop
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bc80      	pop	{r7}
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	20000254 	.word	0x20000254

080024b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80024b6:	2300      	movs	r3, #0
 80024b8:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80024ba:	2300      	movs	r3, #0
 80024bc:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80024be:	4b42      	ldr	r3, [pc, #264]	@ (80025c8 <xTaskResumeAll+0x118>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d10b      	bne.n	80024de <xTaskResumeAll+0x2e>
        __asm volatile
 80024c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024ca:	f383 8811 	msr	BASEPRI, r3
 80024ce:	f3bf 8f6f 	isb	sy
 80024d2:	f3bf 8f4f 	dsb	sy
 80024d6:	603b      	str	r3, [r7, #0]
    }
 80024d8:	bf00      	nop
 80024da:	bf00      	nop
 80024dc:	e7fd      	b.n	80024da <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80024de:	f000 fccd 	bl	8002e7c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80024e2:	4b39      	ldr	r3, [pc, #228]	@ (80025c8 <xTaskResumeAll+0x118>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	3b01      	subs	r3, #1
 80024e8:	4a37      	ldr	r2, [pc, #220]	@ (80025c8 <xTaskResumeAll+0x118>)
 80024ea:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80024ec:	4b36      	ldr	r3, [pc, #216]	@ (80025c8 <xTaskResumeAll+0x118>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d161      	bne.n	80025b8 <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80024f4:	4b35      	ldr	r3, [pc, #212]	@ (80025cc <xTaskResumeAll+0x11c>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d05d      	beq.n	80025b8 <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80024fc:	e02e      	b.n	800255c <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80024fe:	4b34      	ldr	r3, [pc, #208]	@ (80025d0 <xTaskResumeAll+0x120>)
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	3318      	adds	r3, #24
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff fd70 	bl	8001ff0 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	3304      	adds	r3, #4
 8002514:	4618      	mov	r0, r3
 8002516:	f7ff fd6b 	bl	8001ff0 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800251e:	2201      	movs	r2, #1
 8002520:	409a      	lsls	r2, r3
 8002522:	4b2c      	ldr	r3, [pc, #176]	@ (80025d4 <xTaskResumeAll+0x124>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4313      	orrs	r3, r2
 8002528:	4a2a      	ldr	r2, [pc, #168]	@ (80025d4 <xTaskResumeAll+0x124>)
 800252a:	6013      	str	r3, [r2, #0]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002530:	4613      	mov	r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	4413      	add	r3, r2
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	4a27      	ldr	r2, [pc, #156]	@ (80025d8 <xTaskResumeAll+0x128>)
 800253a:	441a      	add	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	3304      	adds	r3, #4
 8002540:	4619      	mov	r1, r3
 8002542:	4610      	mov	r0, r2
 8002544:	f7ff fcf9 	bl	8001f3a <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800254c:	4b23      	ldr	r3, [pc, #140]	@ (80025dc <xTaskResumeAll+0x12c>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002552:	429a      	cmp	r2, r3
 8002554:	d302      	bcc.n	800255c <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 8002556:	4b22      	ldr	r3, [pc, #136]	@ (80025e0 <xTaskResumeAll+0x130>)
 8002558:	2201      	movs	r2, #1
 800255a:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800255c:	4b1c      	ldr	r3, [pc, #112]	@ (80025d0 <xTaskResumeAll+0x120>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d1cc      	bne.n	80024fe <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800256a:	f000 fa05 	bl	8002978 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800256e:	4b1d      	ldr	r3, [pc, #116]	@ (80025e4 <xTaskResumeAll+0x134>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d010      	beq.n	800259c <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800257a:	f000 f845 	bl	8002608 <xTaskIncrementTick>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d002      	beq.n	800258a <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 8002584:	4b16      	ldr	r3, [pc, #88]	@ (80025e0 <xTaskResumeAll+0x130>)
 8002586:	2201      	movs	r2, #1
 8002588:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	3b01      	subs	r3, #1
 800258e:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d1f1      	bne.n	800257a <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 8002596:	4b13      	ldr	r3, [pc, #76]	@ (80025e4 <xTaskResumeAll+0x134>)
 8002598:	2200      	movs	r2, #0
 800259a:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800259c:	4b10      	ldr	r3, [pc, #64]	@ (80025e0 <xTaskResumeAll+0x130>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d009      	beq.n	80025b8 <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80025a4:	2301      	movs	r3, #1
 80025a6:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80025a8:	4b0f      	ldr	r3, [pc, #60]	@ (80025e8 <xTaskResumeAll+0x138>)
 80025aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	f3bf 8f4f 	dsb	sy
 80025b4:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80025b8:	f000 fc90 	bl	8002edc <vPortExitCritical>

    return xAlreadyYielded;
 80025bc:	68bb      	ldr	r3, [r7, #8]
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20000254 	.word	0x20000254
 80025cc:	2000022c 	.word	0x2000022c
 80025d0:	200001ec 	.word	0x200001ec
 80025d4:	20000234 	.word	0x20000234
 80025d8:	20000130 	.word	0x20000130
 80025dc:	2000012c 	.word	0x2000012c
 80025e0:	20000240 	.word	0x20000240
 80025e4:	2000023c 	.word	0x2000023c
 80025e8:	e000ed04 	.word	0xe000ed04

080025ec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80025f2:	4b04      	ldr	r3, [pc, #16]	@ (8002604 <xTaskGetTickCount+0x18>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80025f8:	687b      	ldr	r3, [r7, #4]
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	370c      	adds	r7, #12
 80025fe:	46bd      	mov	sp, r7
 8002600:	bc80      	pop	{r7}
 8002602:	4770      	bx	lr
 8002604:	20000230 	.word	0x20000230

08002608 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b086      	sub	sp, #24
 800260c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800260e:	2300      	movs	r3, #0
 8002610:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002612:	4b4f      	ldr	r3, [pc, #316]	@ (8002750 <xTaskIncrementTick+0x148>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2b00      	cmp	r3, #0
 8002618:	f040 808f 	bne.w	800273a <xTaskIncrementTick+0x132>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800261c:	4b4d      	ldr	r3, [pc, #308]	@ (8002754 <xTaskIncrementTick+0x14c>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	3301      	adds	r3, #1
 8002622:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002624:	4a4b      	ldr	r2, [pc, #300]	@ (8002754 <xTaskIncrementTick+0x14c>)
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d121      	bne.n	8002674 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8002630:	4b49      	ldr	r3, [pc, #292]	@ (8002758 <xTaskIncrementTick+0x150>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d00b      	beq.n	8002652 <xTaskIncrementTick+0x4a>
        __asm volatile
 800263a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800263e:	f383 8811 	msr	BASEPRI, r3
 8002642:	f3bf 8f6f 	isb	sy
 8002646:	f3bf 8f4f 	dsb	sy
 800264a:	603b      	str	r3, [r7, #0]
    }
 800264c:	bf00      	nop
 800264e:	bf00      	nop
 8002650:	e7fd      	b.n	800264e <xTaskIncrementTick+0x46>
 8002652:	4b41      	ldr	r3, [pc, #260]	@ (8002758 <xTaskIncrementTick+0x150>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	60fb      	str	r3, [r7, #12]
 8002658:	4b40      	ldr	r3, [pc, #256]	@ (800275c <xTaskIncrementTick+0x154>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a3e      	ldr	r2, [pc, #248]	@ (8002758 <xTaskIncrementTick+0x150>)
 800265e:	6013      	str	r3, [r2, #0]
 8002660:	4a3e      	ldr	r2, [pc, #248]	@ (800275c <xTaskIncrementTick+0x154>)
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	6013      	str	r3, [r2, #0]
 8002666:	4b3e      	ldr	r3, [pc, #248]	@ (8002760 <xTaskIncrementTick+0x158>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	3301      	adds	r3, #1
 800266c:	4a3c      	ldr	r2, [pc, #240]	@ (8002760 <xTaskIncrementTick+0x158>)
 800266e:	6013      	str	r3, [r2, #0]
 8002670:	f000 f982 	bl	8002978 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002674:	4b3b      	ldr	r3, [pc, #236]	@ (8002764 <xTaskIncrementTick+0x15c>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	693a      	ldr	r2, [r7, #16]
 800267a:	429a      	cmp	r2, r3
 800267c:	d348      	bcc.n	8002710 <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800267e:	4b36      	ldr	r3, [pc, #216]	@ (8002758 <xTaskIncrementTick+0x150>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d104      	bne.n	8002692 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002688:	4b36      	ldr	r3, [pc, #216]	@ (8002764 <xTaskIncrementTick+0x15c>)
 800268a:	f04f 32ff 	mov.w	r2, #4294967295
 800268e:	601a      	str	r2, [r3, #0]
                    break;
 8002690:	e03e      	b.n	8002710 <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002692:	4b31      	ldr	r3, [pc, #196]	@ (8002758 <xTaskIncrementTick+0x150>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d203      	bcs.n	80026b2 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80026aa:	4a2e      	ldr	r2, [pc, #184]	@ (8002764 <xTaskIncrementTick+0x15c>)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80026b0:	e02e      	b.n	8002710 <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	3304      	adds	r3, #4
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7ff fc9a 	bl	8001ff0 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d004      	beq.n	80026ce <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	3318      	adds	r3, #24
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff fc91 	bl	8001ff0 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d2:	2201      	movs	r2, #1
 80026d4:	409a      	lsls	r2, r3
 80026d6:	4b24      	ldr	r3, [pc, #144]	@ (8002768 <xTaskIncrementTick+0x160>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4313      	orrs	r3, r2
 80026dc:	4a22      	ldr	r2, [pc, #136]	@ (8002768 <xTaskIncrementTick+0x160>)
 80026de:	6013      	str	r3, [r2, #0]
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026e4:	4613      	mov	r3, r2
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	4413      	add	r3, r2
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	4a1f      	ldr	r2, [pc, #124]	@ (800276c <xTaskIncrementTick+0x164>)
 80026ee:	441a      	add	r2, r3
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	3304      	adds	r3, #4
 80026f4:	4619      	mov	r1, r3
 80026f6:	4610      	mov	r0, r2
 80026f8:	f7ff fc1f 	bl	8001f3a <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002700:	4b1b      	ldr	r3, [pc, #108]	@ (8002770 <xTaskIncrementTick+0x168>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002706:	429a      	cmp	r2, r3
 8002708:	d3b9      	bcc.n	800267e <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 800270a:	2301      	movs	r3, #1
 800270c:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800270e:	e7b6      	b.n	800267e <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002710:	4b17      	ldr	r3, [pc, #92]	@ (8002770 <xTaskIncrementTick+0x168>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002716:	4915      	ldr	r1, [pc, #84]	@ (800276c <xTaskIncrementTick+0x164>)
 8002718:	4613      	mov	r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	4413      	add	r3, r2
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	440b      	add	r3, r1
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	2b01      	cmp	r3, #1
 8002726:	d901      	bls.n	800272c <xTaskIncrementTick+0x124>
                {
                    xSwitchRequired = pdTRUE;
 8002728:	2301      	movs	r3, #1
 800272a:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 800272c:	4b11      	ldr	r3, [pc, #68]	@ (8002774 <xTaskIncrementTick+0x16c>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d007      	beq.n	8002744 <xTaskIncrementTick+0x13c>
                {
                    xSwitchRequired = pdTRUE;
 8002734:	2301      	movs	r3, #1
 8002736:	617b      	str	r3, [r7, #20]
 8002738:	e004      	b.n	8002744 <xTaskIncrementTick+0x13c>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800273a:	4b0f      	ldr	r3, [pc, #60]	@ (8002778 <xTaskIncrementTick+0x170>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	3301      	adds	r3, #1
 8002740:	4a0d      	ldr	r2, [pc, #52]	@ (8002778 <xTaskIncrementTick+0x170>)
 8002742:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8002744:	697b      	ldr	r3, [r7, #20]
}
 8002746:	4618      	mov	r0, r3
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	20000254 	.word	0x20000254
 8002754:	20000230 	.word	0x20000230
 8002758:	200001e4 	.word	0x200001e4
 800275c:	200001e8 	.word	0x200001e8
 8002760:	20000244 	.word	0x20000244
 8002764:	2000024c 	.word	0x2000024c
 8002768:	20000234 	.word	0x20000234
 800276c:	20000130 	.word	0x20000130
 8002770:	2000012c 	.word	0x2000012c
 8002774:	20000240 	.word	0x20000240
 8002778:	2000023c 	.word	0x2000023c

0800277c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800277c:	b480      	push	{r7}
 800277e:	b087      	sub	sp, #28
 8002780:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002782:	4b29      	ldr	r3, [pc, #164]	@ (8002828 <vTaskSwitchContext+0xac>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d003      	beq.n	8002792 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800278a:	4b28      	ldr	r3, [pc, #160]	@ (800282c <vTaskSwitchContext+0xb0>)
 800278c:	2201      	movs	r2, #1
 800278e:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8002790:	e045      	b.n	800281e <vTaskSwitchContext+0xa2>
        xYieldPending = pdFALSE;
 8002792:	4b26      	ldr	r3, [pc, #152]	@ (800282c <vTaskSwitchContext+0xb0>)
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002798:	4b25      	ldr	r3, [pc, #148]	@ (8002830 <vTaskSwitchContext+0xb4>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	fab3 f383 	clz	r3, r3
 80027a4:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80027a6:	7afb      	ldrb	r3, [r7, #11]
 80027a8:	f1c3 031f 	rsb	r3, r3, #31
 80027ac:	617b      	str	r3, [r7, #20]
 80027ae:	4921      	ldr	r1, [pc, #132]	@ (8002834 <vTaskSwitchContext+0xb8>)
 80027b0:	697a      	ldr	r2, [r7, #20]
 80027b2:	4613      	mov	r3, r2
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	4413      	add	r3, r2
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	440b      	add	r3, r1
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d10b      	bne.n	80027da <vTaskSwitchContext+0x5e>
        __asm volatile
 80027c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027c6:	f383 8811 	msr	BASEPRI, r3
 80027ca:	f3bf 8f6f 	isb	sy
 80027ce:	f3bf 8f4f 	dsb	sy
 80027d2:	607b      	str	r3, [r7, #4]
    }
 80027d4:	bf00      	nop
 80027d6:	bf00      	nop
 80027d8:	e7fd      	b.n	80027d6 <vTaskSwitchContext+0x5a>
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	4613      	mov	r3, r2
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	4413      	add	r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	4a13      	ldr	r2, [pc, #76]	@ (8002834 <vTaskSwitchContext+0xb8>)
 80027e6:	4413      	add	r3, r2
 80027e8:	613b      	str	r3, [r7, #16]
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	685a      	ldr	r2, [r3, #4]
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	605a      	str	r2, [r3, #4]
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	3308      	adds	r3, #8
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d104      	bne.n	800280a <vTaskSwitchContext+0x8e>
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	685a      	ldr	r2, [r3, #4]
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	605a      	str	r2, [r3, #4]
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	4a09      	ldr	r2, [pc, #36]	@ (8002838 <vTaskSwitchContext+0xbc>)
 8002812:	6013      	str	r3, [r2, #0]
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002814:	4b08      	ldr	r3, [pc, #32]	@ (8002838 <vTaskSwitchContext+0xbc>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	334c      	adds	r3, #76	@ 0x4c
 800281a:	4a08      	ldr	r2, [pc, #32]	@ (800283c <vTaskSwitchContext+0xc0>)
 800281c:	6013      	str	r3, [r2, #0]
}
 800281e:	bf00      	nop
 8002820:	371c      	adds	r7, #28
 8002822:	46bd      	mov	sp, r7
 8002824:	bc80      	pop	{r7}
 8002826:	4770      	bx	lr
 8002828:	20000254 	.word	0x20000254
 800282c:	20000240 	.word	0x20000240
 8002830:	20000234 	.word	0x20000234
 8002834:	20000130 	.word	0x20000130
 8002838:	2000012c 	.word	0x2000012c
 800283c:	20000010 	.word	0x20000010

08002840 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002848:	f000 f852 	bl	80028f0 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800284c:	4b06      	ldr	r3, [pc, #24]	@ (8002868 <prvIdleTask+0x28>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2b01      	cmp	r3, #1
 8002852:	d9f9      	bls.n	8002848 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8002854:	4b05      	ldr	r3, [pc, #20]	@ (800286c <prvIdleTask+0x2c>)
 8002856:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	f3bf 8f4f 	dsb	sy
 8002860:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002864:	e7f0      	b.n	8002848 <prvIdleTask+0x8>
 8002866:	bf00      	nop
 8002868:	20000130 	.word	0x20000130
 800286c:	e000ed04 	.word	0xe000ed04

08002870 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002876:	2300      	movs	r3, #0
 8002878:	607b      	str	r3, [r7, #4]
 800287a:	e00c      	b.n	8002896 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	4613      	mov	r3, r2
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	4413      	add	r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	4a12      	ldr	r2, [pc, #72]	@ (80028d0 <prvInitialiseTaskLists+0x60>)
 8002888:	4413      	add	r3, r2
 800288a:	4618      	mov	r0, r3
 800288c:	f7ff fb2a 	bl	8001ee4 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	3301      	adds	r3, #1
 8002894:	607b      	str	r3, [r7, #4]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2b06      	cmp	r3, #6
 800289a:	d9ef      	bls.n	800287c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800289c:	480d      	ldr	r0, [pc, #52]	@ (80028d4 <prvInitialiseTaskLists+0x64>)
 800289e:	f7ff fb21 	bl	8001ee4 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80028a2:	480d      	ldr	r0, [pc, #52]	@ (80028d8 <prvInitialiseTaskLists+0x68>)
 80028a4:	f7ff fb1e 	bl	8001ee4 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80028a8:	480c      	ldr	r0, [pc, #48]	@ (80028dc <prvInitialiseTaskLists+0x6c>)
 80028aa:	f7ff fb1b 	bl	8001ee4 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80028ae:	480c      	ldr	r0, [pc, #48]	@ (80028e0 <prvInitialiseTaskLists+0x70>)
 80028b0:	f7ff fb18 	bl	8001ee4 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80028b4:	480b      	ldr	r0, [pc, #44]	@ (80028e4 <prvInitialiseTaskLists+0x74>)
 80028b6:	f7ff fb15 	bl	8001ee4 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80028ba:	4b0b      	ldr	r3, [pc, #44]	@ (80028e8 <prvInitialiseTaskLists+0x78>)
 80028bc:	4a05      	ldr	r2, [pc, #20]	@ (80028d4 <prvInitialiseTaskLists+0x64>)
 80028be:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80028c0:	4b0a      	ldr	r3, [pc, #40]	@ (80028ec <prvInitialiseTaskLists+0x7c>)
 80028c2:	4a05      	ldr	r2, [pc, #20]	@ (80028d8 <prvInitialiseTaskLists+0x68>)
 80028c4:	601a      	str	r2, [r3, #0]
}
 80028c6:	bf00      	nop
 80028c8:	3708      	adds	r7, #8
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	20000130 	.word	0x20000130
 80028d4:	200001bc 	.word	0x200001bc
 80028d8:	200001d0 	.word	0x200001d0
 80028dc:	200001ec 	.word	0x200001ec
 80028e0:	20000200 	.word	0x20000200
 80028e4:	20000218 	.word	0x20000218
 80028e8:	200001e4 	.word	0x200001e4
 80028ec:	200001e8 	.word	0x200001e8

080028f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80028f6:	e019      	b.n	800292c <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80028f8:	f000 fac0 	bl	8002e7c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80028fc:	4b10      	ldr	r3, [pc, #64]	@ (8002940 <prvCheckTasksWaitingTermination+0x50>)
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	3304      	adds	r3, #4
 8002908:	4618      	mov	r0, r3
 800290a:	f7ff fb71 	bl	8001ff0 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 800290e:	4b0d      	ldr	r3, [pc, #52]	@ (8002944 <prvCheckTasksWaitingTermination+0x54>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	3b01      	subs	r3, #1
 8002914:	4a0b      	ldr	r2, [pc, #44]	@ (8002944 <prvCheckTasksWaitingTermination+0x54>)
 8002916:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002918:	4b0b      	ldr	r3, [pc, #44]	@ (8002948 <prvCheckTasksWaitingTermination+0x58>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	3b01      	subs	r3, #1
 800291e:	4a0a      	ldr	r2, [pc, #40]	@ (8002948 <prvCheckTasksWaitingTermination+0x58>)
 8002920:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002922:	f000 fadb 	bl	8002edc <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 f810 	bl	800294c <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800292c:	4b06      	ldr	r3, [pc, #24]	@ (8002948 <prvCheckTasksWaitingTermination+0x58>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d1e1      	bne.n	80028f8 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002934:	bf00      	nop
 8002936:	bf00      	nop
 8002938:	3708      	adds	r7, #8
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	20000200 	.word	0x20000200
 8002944:	2000022c 	.word	0x2000022c
 8002948:	20000214 	.word	0x20000214

0800294c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
         * to the task to free any memory allocated at the application level.
         * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
         * for additional information. */
        #if ( configUSE_NEWLIB_REENTRANT == 1 )
            {
                _reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	334c      	adds	r3, #76	@ 0x4c
 8002958:	4618      	mov	r0, r3
 800295a:	f000 fd59 	bl	8003410 <_reclaim_reent>

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002962:	4618      	mov	r0, r3
 8002964:	f000 fc2e 	bl	80031c4 <vPortFree>
                vPortFree( pxTCB );
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f000 fc2b 	bl	80031c4 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800296e:	bf00      	nop
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
	...

08002978 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800297c:	4b09      	ldr	r3, [pc, #36]	@ (80029a4 <prvResetNextTaskUnblockTime+0x2c>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d104      	bne.n	8002990 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002986:	4b08      	ldr	r3, [pc, #32]	@ (80029a8 <prvResetNextTaskUnblockTime+0x30>)
 8002988:	f04f 32ff 	mov.w	r2, #4294967295
 800298c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800298e:	e005      	b.n	800299c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002990:	4b04      	ldr	r3, [pc, #16]	@ (80029a4 <prvResetNextTaskUnblockTime+0x2c>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a03      	ldr	r2, [pc, #12]	@ (80029a8 <prvResetNextTaskUnblockTime+0x30>)
 800299a:	6013      	str	r3, [r2, #0]
}
 800299c:	bf00      	nop
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr
 80029a4:	200001e4 	.word	0x200001e4
 80029a8:	2000024c 	.word	0x2000024c

080029ac <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]
 80029b8:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d00b      	beq.n	80029d8 <xTaskGenericNotifyWait+0x2c>
        __asm volatile
 80029c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029c4:	f383 8811 	msr	BASEPRI, r3
 80029c8:	f3bf 8f6f 	isb	sy
 80029cc:	f3bf 8f4f 	dsb	sy
 80029d0:	613b      	str	r3, [r7, #16]
    }
 80029d2:	bf00      	nop
 80029d4:	bf00      	nop
 80029d6:	e7fd      	b.n	80029d4 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 80029d8:	f000 fa50 	bl	8002e7c <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 80029dc:	4b31      	ldr	r3, [pc, #196]	@ (8002aa4 <xTaskGenericNotifyWait+0xf8>)
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	4413      	add	r3, r2
 80029e4:	339c      	adds	r3, #156	@ 0x9c
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d022      	beq.n	8002a34 <xTaskGenericNotifyWait+0x88>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 80029ee:	4b2d      	ldr	r3, [pc, #180]	@ (8002aa4 <xTaskGenericNotifyWait+0xf8>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	3226      	adds	r2, #38	@ 0x26
 80029f6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80029fa:	68ba      	ldr	r2, [r7, #8]
 80029fc:	43d2      	mvns	r2, r2
 80029fe:	4011      	ands	r1, r2
 8002a00:	68fa      	ldr	r2, [r7, #12]
 8002a02:	3226      	adds	r2, #38	@ 0x26
 8002a04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8002a08:	4b26      	ldr	r3, [pc, #152]	@ (8002aa4 <xTaskGenericNotifyWait+0xf8>)
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	4413      	add	r3, r2
 8002a10:	339c      	adds	r3, #156	@ 0x9c
 8002a12:	2201      	movs	r2, #1
 8002a14:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8002a16:	6a3b      	ldr	r3, [r7, #32]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d00b      	beq.n	8002a34 <xTaskGenericNotifyWait+0x88>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002a1c:	2101      	movs	r1, #1
 8002a1e:	6a38      	ldr	r0, [r7, #32]
 8002a20:	f000 f928 	bl	8002c74 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8002a24:	4b20      	ldr	r3, [pc, #128]	@ (8002aa8 <xTaskGenericNotifyWait+0xfc>)
 8002a26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a2a:	601a      	str	r2, [r3, #0]
 8002a2c:	f3bf 8f4f 	dsb	sy
 8002a30:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002a34:	f000 fa52 	bl	8002edc <vPortExitCritical>

        taskENTER_CRITICAL();
 8002a38:	f000 fa20 	bl	8002e7c <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT( uxIndexToWait );

            if( pulNotificationValue != NULL )
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d007      	beq.n	8002a52 <xTaskGenericNotifyWait+0xa6>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8002a42:	4b18      	ldr	r3, [pc, #96]	@ (8002aa4 <xTaskGenericNotifyWait+0xf8>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	68fa      	ldr	r2, [r7, #12]
 8002a48:	3226      	adds	r2, #38	@ 0x26
 8002a4a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8002a52:	4b14      	ldr	r3, [pc, #80]	@ (8002aa4 <xTaskGenericNotifyWait+0xf8>)
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	4413      	add	r3, r2
 8002a5a:	339c      	adds	r3, #156	@ 0x9c
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d002      	beq.n	8002a6a <xTaskGenericNotifyWait+0xbe>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8002a64:	2300      	movs	r3, #0
 8002a66:	617b      	str	r3, [r7, #20]
 8002a68:	e00e      	b.n	8002a88 <xTaskGenericNotifyWait+0xdc>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8002a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002aa4 <xTaskGenericNotifyWait+0xf8>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	68fa      	ldr	r2, [r7, #12]
 8002a70:	3226      	adds	r2, #38	@ 0x26
 8002a72:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	43d2      	mvns	r2, r2
 8002a7a:	4011      	ands	r1, r2
 8002a7c:	68fa      	ldr	r2, [r7, #12]
 8002a7e:	3226      	adds	r2, #38	@ 0x26
 8002a80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 8002a84:	2301      	movs	r3, #1
 8002a86:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8002a88:	4b06      	ldr	r3, [pc, #24]	@ (8002aa4 <xTaskGenericNotifyWait+0xf8>)
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	4413      	add	r3, r2
 8002a90:	339c      	adds	r3, #156	@ 0x9c
 8002a92:	2200      	movs	r2, #0
 8002a94:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8002a96:	f000 fa21 	bl	8002edc <vPortExitCritical>

        return xReturn;
 8002a9a:	697b      	ldr	r3, [r7, #20]
    }
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3718      	adds	r7, #24
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	2000012c 	.word	0x2000012c
 8002aa8:	e000ed04 	.word	0xe000ed04

08002aac <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b08c      	sub	sp, #48	@ 0x30
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]
 8002ab8:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 8002aba:	2301      	movs	r3, #1
 8002abc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d00b      	beq.n	8002adc <xTaskGenericNotify+0x30>
        __asm volatile
 8002ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ac8:	f383 8811 	msr	BASEPRI, r3
 8002acc:	f3bf 8f6f 	isb	sy
 8002ad0:	f3bf 8f4f 	dsb	sy
 8002ad4:	623b      	str	r3, [r7, #32]
    }
 8002ad6:	bf00      	nop
 8002ad8:	bf00      	nop
 8002ada:	e7fd      	b.n	8002ad8 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d10b      	bne.n	8002afa <xTaskGenericNotify+0x4e>
        __asm volatile
 8002ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ae6:	f383 8811 	msr	BASEPRI, r3
 8002aea:	f3bf 8f6f 	isb	sy
 8002aee:	f3bf 8f4f 	dsb	sy
 8002af2:	61fb      	str	r3, [r7, #28]
    }
 8002af4:	bf00      	nop
 8002af6:	bf00      	nop
 8002af8:	e7fd      	b.n	8002af6 <xTaskGenericNotify+0x4a>
        pxTCB = xTaskToNotify;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	62bb      	str	r3, [r7, #40]	@ 0x28

        taskENTER_CRITICAL();
 8002afe:	f000 f9bd 	bl	8002e7c <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 8002b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d006      	beq.n	8002b16 <xTaskGenericNotify+0x6a>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8002b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b0a:	68ba      	ldr	r2, [r7, #8]
 8002b0c:	3226      	adds	r2, #38	@ 0x26
 8002b0e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b14:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8002b16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	4413      	add	r3, r2
 8002b1c:	339c      	adds	r3, #156	@ 0x9c
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8002b24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	4413      	add	r3, r2
 8002b2a:	339c      	adds	r3, #156	@ 0x9c
 8002b2c:	2202      	movs	r2, #2
 8002b2e:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8002b30:	78fb      	ldrb	r3, [r7, #3]
 8002b32:	2b04      	cmp	r3, #4
 8002b34:	d83b      	bhi.n	8002bae <xTaskGenericNotify+0x102>
 8002b36:	a201      	add	r2, pc, #4	@ (adr r2, 8002b3c <xTaskGenericNotify+0x90>)
 8002b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b3c:	08002bcf 	.word	0x08002bcf
 8002b40:	08002b51 	.word	0x08002b51
 8002b44:	08002b6d 	.word	0x08002b6d
 8002b48:	08002b85 	.word	0x08002b85
 8002b4c:	08002b93 	.word	0x08002b93
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8002b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b52:	68ba      	ldr	r2, [r7, #8]
 8002b54:	3226      	adds	r2, #38	@ 0x26
 8002b56:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	ea42 0103 	orr.w	r1, r2, r3
 8002b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b62:	68ba      	ldr	r2, [r7, #8]
 8002b64:	3226      	adds	r2, #38	@ 0x26
 8002b66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8002b6a:	e033      	b.n	8002bd4 <xTaskGenericNotify+0x128>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8002b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b6e:	68ba      	ldr	r2, [r7, #8]
 8002b70:	3226      	adds	r2, #38	@ 0x26
 8002b72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b76:	1c59      	adds	r1, r3, #1
 8002b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b7a:	68ba      	ldr	r2, [r7, #8]
 8002b7c:	3226      	adds	r2, #38	@ 0x26
 8002b7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8002b82:	e027      	b.n	8002bd4 <xTaskGenericNotify+0x128>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8002b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	3226      	adds	r2, #38	@ 0x26
 8002b8a:	6879      	ldr	r1, [r7, #4]
 8002b8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8002b90:	e020      	b.n	8002bd4 <xTaskGenericNotify+0x128>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8002b92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d006      	beq.n	8002ba8 <xTaskGenericNotify+0xfc>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8002b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b9c:	68ba      	ldr	r2, [r7, #8]
 8002b9e:	3226      	adds	r2, #38	@ 0x26
 8002ba0:	6879      	ldr	r1, [r7, #4]
 8002ba2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8002ba6:	e015      	b.n	8002bd4 <xTaskGenericNotify+0x128>
                        xReturn = pdFAIL;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    break;
 8002bac:	e012      	b.n	8002bd4 <xTaskGenericNotify+0x128>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8002bae:	4b2c      	ldr	r3, [pc, #176]	@ (8002c60 <xTaskGenericNotify+0x1b4>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d00d      	beq.n	8002bd2 <xTaskGenericNotify+0x126>
        __asm volatile
 8002bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bba:	f383 8811 	msr	BASEPRI, r3
 8002bbe:	f3bf 8f6f 	isb	sy
 8002bc2:	f3bf 8f4f 	dsb	sy
 8002bc6:	61bb      	str	r3, [r7, #24]
    }
 8002bc8:	bf00      	nop
 8002bca:	bf00      	nop
 8002bcc:	e7fd      	b.n	8002bca <xTaskGenericNotify+0x11e>
                    break;
 8002bce:	bf00      	nop
 8002bd0:	e000      	b.n	8002bd4 <xTaskGenericNotify+0x128>

                    break;
 8002bd2:	bf00      	nop

            traceTASK_NOTIFY( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8002bd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d13a      	bne.n	8002c52 <xTaskGenericNotify+0x1a6>
            {
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bde:	3304      	adds	r3, #4
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff fa05 	bl	8001ff0 <uxListRemove>
                prvAddTaskToReadyList( pxTCB );
 8002be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bea:	2201      	movs	r2, #1
 8002bec:	409a      	lsls	r2, r3
 8002bee:	4b1d      	ldr	r3, [pc, #116]	@ (8002c64 <xTaskGenericNotify+0x1b8>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	4a1b      	ldr	r2, [pc, #108]	@ (8002c64 <xTaskGenericNotify+0x1b8>)
 8002bf6:	6013      	str	r3, [r2, #0]
 8002bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	4413      	add	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	4a18      	ldr	r2, [pc, #96]	@ (8002c68 <xTaskGenericNotify+0x1bc>)
 8002c06:	441a      	add	r2, r3
 8002c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c0a:	3304      	adds	r3, #4
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	4610      	mov	r0, r2
 8002c10:	f7ff f993 	bl	8001f3a <vListInsertEnd>

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8002c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d00b      	beq.n	8002c34 <xTaskGenericNotify+0x188>
        __asm volatile
 8002c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c20:	f383 8811 	msr	BASEPRI, r3
 8002c24:	f3bf 8f6f 	isb	sy
 8002c28:	f3bf 8f4f 	dsb	sy
 8002c2c:	617b      	str	r3, [r7, #20]
    }
 8002c2e:	bf00      	nop
 8002c30:	bf00      	nop
 8002c32:	e7fd      	b.n	8002c30 <xTaskGenericNotify+0x184>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c38:	4b0c      	ldr	r3, [pc, #48]	@ (8002c6c <xTaskGenericNotify+0x1c0>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d907      	bls.n	8002c52 <xTaskGenericNotify+0x1a6>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 8002c42:	4b0b      	ldr	r3, [pc, #44]	@ (8002c70 <xTaskGenericNotify+0x1c4>)
 8002c44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c48:	601a      	str	r2, [r3, #0]
 8002c4a:	f3bf 8f4f 	dsb	sy
 8002c4e:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002c52:	f000 f943 	bl	8002edc <vPortExitCritical>

        return xReturn;
 8002c56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3730      	adds	r7, #48	@ 0x30
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	20000230 	.word	0x20000230
 8002c64:	20000234 	.word	0x20000234
 8002c68:	20000130 	.word	0x20000130
 8002c6c:	2000012c 	.word	0x2000012c
 8002c70:	e000ed04 	.word	0xe000ed04

08002c74 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002c7e:	4b29      	ldr	r3, [pc, #164]	@ (8002d24 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002c84:	4b28      	ldr	r3, [pc, #160]	@ (8002d28 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	3304      	adds	r3, #4
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7ff f9b0 	bl	8001ff0 <uxListRemove>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d10b      	bne.n	8002cae <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002c96:	4b24      	ldr	r3, [pc, #144]	@ (8002d28 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca2:	43da      	mvns	r2, r3
 8002ca4:	4b21      	ldr	r3, [pc, #132]	@ (8002d2c <prvAddCurrentTaskToDelayedList+0xb8>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4013      	ands	r3, r2
 8002caa:	4a20      	ldr	r2, [pc, #128]	@ (8002d2c <prvAddCurrentTaskToDelayedList+0xb8>)
 8002cac:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cb4:	d10a      	bne.n	8002ccc <prvAddCurrentTaskToDelayedList+0x58>
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d007      	beq.n	8002ccc <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8002d28 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	3304      	adds	r3, #4
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	481a      	ldr	r0, [pc, #104]	@ (8002d30 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002cc6:	f7ff f938 	bl	8001f3a <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002cca:	e026      	b.n	8002d1a <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8002ccc:	68fa      	ldr	r2, [r7, #12]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4413      	add	r3, r2
 8002cd2:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002cd4:	4b14      	ldr	r3, [pc, #80]	@ (8002d28 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	68ba      	ldr	r2, [r7, #8]
 8002cda:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8002cdc:	68ba      	ldr	r2, [r7, #8]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d209      	bcs.n	8002cf8 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002ce4:	4b13      	ldr	r3, [pc, #76]	@ (8002d34 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8002d28 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	3304      	adds	r3, #4
 8002cee:	4619      	mov	r1, r3
 8002cf0:	4610      	mov	r0, r2
 8002cf2:	f7ff f945 	bl	8001f80 <vListInsert>
}
 8002cf6:	e010      	b.n	8002d1a <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002cf8:	4b0f      	ldr	r3, [pc, #60]	@ (8002d38 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8002d28 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	3304      	adds	r3, #4
 8002d02:	4619      	mov	r1, r3
 8002d04:	4610      	mov	r0, r2
 8002d06:	f7ff f93b 	bl	8001f80 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8002d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8002d3c <prvAddCurrentTaskToDelayedList+0xc8>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	68ba      	ldr	r2, [r7, #8]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d202      	bcs.n	8002d1a <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8002d14:	4a09      	ldr	r2, [pc, #36]	@ (8002d3c <prvAddCurrentTaskToDelayedList+0xc8>)
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	6013      	str	r3, [r2, #0]
}
 8002d1a:	bf00      	nop
 8002d1c:	3710      	adds	r7, #16
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	20000230 	.word	0x20000230
 8002d28:	2000012c 	.word	0x2000012c
 8002d2c:	20000234 	.word	0x20000234
 8002d30:	20000218 	.word	0x20000218
 8002d34:	200001e8 	.word	0x200001e8
 8002d38:	200001e4 	.word	0x200001e4
 8002d3c:	2000024c 	.word	0x2000024c

08002d40 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002d40:	b480      	push	{r7}
 8002d42:	b085      	sub	sp, #20
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	60f8      	str	r0, [r7, #12]
 8002d48:	60b9      	str	r1, [r7, #8]
 8002d4a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	3b04      	subs	r3, #4
 8002d50:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002d58:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	3b04      	subs	r3, #4
 8002d5e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	f023 0201 	bic.w	r2, r3, #1
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	3b04      	subs	r3, #4
 8002d6e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002d70:	4a08      	ldr	r2, [pc, #32]	@ (8002d94 <pxPortInitialiseStack+0x54>)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	3b14      	subs	r3, #20
 8002d7a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	3b20      	subs	r3, #32
 8002d86:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002d88:	68fb      	ldr	r3, [r7, #12]
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3714      	adds	r7, #20
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bc80      	pop	{r7}
 8002d92:	4770      	bx	lr
 8002d94:	08002d99 	.word	0x08002d99

08002d98 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b085      	sub	sp, #20
 8002d9c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002da2:	4b12      	ldr	r3, [pc, #72]	@ (8002dec <prvTaskExitError+0x54>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002daa:	d00b      	beq.n	8002dc4 <prvTaskExitError+0x2c>
        __asm volatile
 8002dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002db0:	f383 8811 	msr	BASEPRI, r3
 8002db4:	f3bf 8f6f 	isb	sy
 8002db8:	f3bf 8f4f 	dsb	sy
 8002dbc:	60fb      	str	r3, [r7, #12]
    }
 8002dbe:	bf00      	nop
 8002dc0:	bf00      	nop
 8002dc2:	e7fd      	b.n	8002dc0 <prvTaskExitError+0x28>
        __asm volatile
 8002dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dc8:	f383 8811 	msr	BASEPRI, r3
 8002dcc:	f3bf 8f6f 	isb	sy
 8002dd0:	f3bf 8f4f 	dsb	sy
 8002dd4:	60bb      	str	r3, [r7, #8]
    }
 8002dd6:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002dd8:	bf00      	nop
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d0fc      	beq.n	8002dda <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002de0:	bf00      	nop
 8002de2:	bf00      	nop
 8002de4:	3714      	adds	r7, #20
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bc80      	pop	{r7}
 8002dea:	4770      	bx	lr
 8002dec:	2000000c 	.word	0x2000000c

08002df0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002df0:	4b07      	ldr	r3, [pc, #28]	@ (8002e10 <pxCurrentTCBConst2>)
 8002df2:	6819      	ldr	r1, [r3, #0]
 8002df4:	6808      	ldr	r0, [r1, #0]
 8002df6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002dfa:	f380 8809 	msr	PSP, r0
 8002dfe:	f3bf 8f6f 	isb	sy
 8002e02:	f04f 0000 	mov.w	r0, #0
 8002e06:	f380 8811 	msr	BASEPRI, r0
 8002e0a:	f04e 0e0d 	orr.w	lr, lr, #13
 8002e0e:	4770      	bx	lr

08002e10 <pxCurrentTCBConst2>:
 8002e10:	2000012c 	.word	0x2000012c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002e14:	bf00      	nop
 8002e16:	bf00      	nop

08002e18 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8002e18:	4806      	ldr	r0, [pc, #24]	@ (8002e34 <prvPortStartFirstTask+0x1c>)
 8002e1a:	6800      	ldr	r0, [r0, #0]
 8002e1c:	6800      	ldr	r0, [r0, #0]
 8002e1e:	f380 8808 	msr	MSP, r0
 8002e22:	b662      	cpsie	i
 8002e24:	b661      	cpsie	f
 8002e26:	f3bf 8f4f 	dsb	sy
 8002e2a:	f3bf 8f6f 	isb	sy
 8002e2e:	df00      	svc	0
 8002e30:	bf00      	nop
 8002e32:	0000      	.short	0x0000
 8002e34:	e000ed08 	.word	0xe000ed08
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );

}
 8002e38:	bf00      	nop
 8002e3a:	bf00      	nop

08002e3c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	af00      	add	r7, sp, #0
            *pucFirstUserPriorityRegister = ulOriginalPriority;
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002e40:	4b0c      	ldr	r3, [pc, #48]	@ (8002e74 <xPortStartScheduler+0x38>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a0b      	ldr	r2, [pc, #44]	@ (8002e74 <xPortStartScheduler+0x38>)
 8002e46:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e4a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002e4c:	4b09      	ldr	r3, [pc, #36]	@ (8002e74 <xPortStartScheduler+0x38>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a08      	ldr	r2, [pc, #32]	@ (8002e74 <xPortStartScheduler+0x38>)
 8002e52:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002e56:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002e58:	f000 f8b0 	bl	8002fbc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002e5c:	4b06      	ldr	r3, [pc, #24]	@ (8002e78 <xPortStartScheduler+0x3c>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	601a      	str	r2, [r3, #0]

    /* Start the first task. */

    prvPortStartFirstTask();
 8002e62:	f7ff ffd9 	bl	8002e18 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002e66:	f7ff fc89 	bl	800277c <vTaskSwitchContext>
    prvTaskExitError();
 8002e6a:	f7ff ff95 	bl	8002d98 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002e6e:	2300      	movs	r3, #0
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	e000ed20 	.word	0xe000ed20
 8002e78:	2000000c 	.word	0x2000000c

08002e7c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
        __asm volatile
 8002e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e86:	f383 8811 	msr	BASEPRI, r3
 8002e8a:	f3bf 8f6f 	isb	sy
 8002e8e:	f3bf 8f4f 	dsb	sy
 8002e92:	607b      	str	r3, [r7, #4]
    }
 8002e94:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002e96:	4b0f      	ldr	r3, [pc, #60]	@ (8002ed4 <vPortEnterCritical+0x58>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	4a0d      	ldr	r2, [pc, #52]	@ (8002ed4 <vPortEnterCritical+0x58>)
 8002e9e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ed4 <vPortEnterCritical+0x58>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d110      	bne.n	8002eca <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ed8 <vPortEnterCritical+0x5c>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d00b      	beq.n	8002eca <vPortEnterCritical+0x4e>
        __asm volatile
 8002eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eb6:	f383 8811 	msr	BASEPRI, r3
 8002eba:	f3bf 8f6f 	isb	sy
 8002ebe:	f3bf 8f4f 	dsb	sy
 8002ec2:	603b      	str	r3, [r7, #0]
    }
 8002ec4:	bf00      	nop
 8002ec6:	bf00      	nop
 8002ec8:	e7fd      	b.n	8002ec6 <vPortEnterCritical+0x4a>
    }
}
 8002eca:	bf00      	nop
 8002ecc:	370c      	adds	r7, #12
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bc80      	pop	{r7}
 8002ed2:	4770      	bx	lr
 8002ed4:	2000000c 	.word	0x2000000c
 8002ed8:	e000ed04 	.word	0xe000ed04

08002edc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002ee2:	4b12      	ldr	r3, [pc, #72]	@ (8002f2c <vPortExitCritical+0x50>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d10b      	bne.n	8002f02 <vPortExitCritical+0x26>
        __asm volatile
 8002eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eee:	f383 8811 	msr	BASEPRI, r3
 8002ef2:	f3bf 8f6f 	isb	sy
 8002ef6:	f3bf 8f4f 	dsb	sy
 8002efa:	607b      	str	r3, [r7, #4]
    }
 8002efc:	bf00      	nop
 8002efe:	bf00      	nop
 8002f00:	e7fd      	b.n	8002efe <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002f02:	4b0a      	ldr	r3, [pc, #40]	@ (8002f2c <vPortExitCritical+0x50>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	3b01      	subs	r3, #1
 8002f08:	4a08      	ldr	r2, [pc, #32]	@ (8002f2c <vPortExitCritical+0x50>)
 8002f0a:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002f0c:	4b07      	ldr	r3, [pc, #28]	@ (8002f2c <vPortExitCritical+0x50>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d105      	bne.n	8002f20 <vPortExitCritical+0x44>
 8002f14:	2300      	movs	r3, #0
 8002f16:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002f1e:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bc80      	pop	{r7}
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	2000000c 	.word	0x2000000c

08002f30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002f30:	f3ef 8009 	mrs	r0, PSP
 8002f34:	f3bf 8f6f 	isb	sy
 8002f38:	4b0d      	ldr	r3, [pc, #52]	@ (8002f70 <pxCurrentTCBConst>)
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002f40:	6010      	str	r0, [r2, #0]
 8002f42:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002f46:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002f4a:	f380 8811 	msr	BASEPRI, r0
 8002f4e:	f7ff fc15 	bl	800277c <vTaskSwitchContext>
 8002f52:	f04f 0000 	mov.w	r0, #0
 8002f56:	f380 8811 	msr	BASEPRI, r0
 8002f5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002f5e:	6819      	ldr	r1, [r3, #0]
 8002f60:	6808      	ldr	r0, [r1, #0]
 8002f62:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002f66:	f380 8809 	msr	PSP, r0
 8002f6a:	f3bf 8f6f 	isb	sy
 8002f6e:	4770      	bx	lr

08002f70 <pxCurrentTCBConst>:
 8002f70:	2000012c 	.word	0x2000012c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8002f74:	bf00      	nop
 8002f76:	bf00      	nop

08002f78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
        __asm volatile
 8002f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f82:	f383 8811 	msr	BASEPRI, r3
 8002f86:	f3bf 8f6f 	isb	sy
 8002f8a:	f3bf 8f4f 	dsb	sy
 8002f8e:	607b      	str	r3, [r7, #4]
    }
 8002f90:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002f92:	f7ff fb39 	bl	8002608 <xTaskIncrementTick>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d003      	beq.n	8002fa4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002f9c:	4b06      	ldr	r3, [pc, #24]	@ (8002fb8 <SysTick_Handler+0x40>)
 8002f9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	603b      	str	r3, [r7, #0]
        __asm volatile
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	f383 8811 	msr	BASEPRI, r3
    }
 8002fae:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8002fb0:	bf00      	nop
 8002fb2:	3708      	adds	r7, #8
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	e000ed04 	.word	0xe000ed04

08002fbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8002fec <vPortSetupTimerInterrupt+0x30>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002fc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ff0 <vPortSetupTimerInterrupt+0x34>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002fcc:	4b09      	ldr	r3, [pc, #36]	@ (8002ff4 <vPortSetupTimerInterrupt+0x38>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a09      	ldr	r2, [pc, #36]	@ (8002ff8 <vPortSetupTimerInterrupt+0x3c>)
 8002fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd6:	099b      	lsrs	r3, r3, #6
 8002fd8:	4a08      	ldr	r2, [pc, #32]	@ (8002ffc <vPortSetupTimerInterrupt+0x40>)
 8002fda:	3b01      	subs	r3, #1
 8002fdc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002fde:	4b03      	ldr	r3, [pc, #12]	@ (8002fec <vPortSetupTimerInterrupt+0x30>)
 8002fe0:	2207      	movs	r2, #7
 8002fe2:	601a      	str	r2, [r3, #0]
}
 8002fe4:	bf00      	nop
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bc80      	pop	{r7}
 8002fea:	4770      	bx	lr
 8002fec:	e000e010 	.word	0xe000e010
 8002ff0:	e000e018 	.word	0xe000e018
 8002ff4:	20000000 	.word	0x20000000
 8002ff8:	10624dd3 	.word	0x10624dd3
 8002ffc:	e000e014 	.word	0xe000e014

08003000 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b08a      	sub	sp, #40	@ 0x28
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8003008:	2300      	movs	r3, #0
 800300a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 800300c:	f7ff fa42 	bl	8002494 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8003010:	4b66      	ldr	r3, [pc, #408]	@ (80031ac <pvPortMalloc+0x1ac>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d101      	bne.n	800301c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003018:	f000 f938 	bl	800328c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800301c:	4b64      	ldr	r3, [pc, #400]	@ (80031b0 <pvPortMalloc+0x1b0>)
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	4013      	ands	r3, r2
 8003024:	2b00      	cmp	r3, #0
 8003026:	f040 80a9 	bne.w	800317c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d02e      	beq.n	800308e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8003030:	2208      	movs	r2, #8
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	429a      	cmp	r2, r3
 800303a:	d228      	bcs.n	800308e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 800303c:	2208      	movs	r2, #8
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4413      	add	r3, r2
 8003042:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f003 0307 	and.w	r3, r3, #7
 800304a:	2b00      	cmp	r3, #0
 800304c:	d022      	beq.n	8003094 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f023 0307 	bic.w	r3, r3, #7
 8003054:	3308      	adds	r3, #8
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	429a      	cmp	r2, r3
 800305a:	d215      	bcs.n	8003088 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f023 0307 	bic.w	r3, r3, #7
 8003062:	3308      	adds	r3, #8
 8003064:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f003 0307 	and.w	r3, r3, #7
 800306c:	2b00      	cmp	r3, #0
 800306e:	d011      	beq.n	8003094 <pvPortMalloc+0x94>
        __asm volatile
 8003070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003074:	f383 8811 	msr	BASEPRI, r3
 8003078:	f3bf 8f6f 	isb	sy
 800307c:	f3bf 8f4f 	dsb	sy
 8003080:	617b      	str	r3, [r7, #20]
    }
 8003082:	bf00      	nop
 8003084:	bf00      	nop
 8003086:	e7fd      	b.n	8003084 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8003088:	2300      	movs	r3, #0
 800308a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800308c:	e002      	b.n	8003094 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 800308e:	2300      	movs	r3, #0
 8003090:	607b      	str	r3, [r7, #4]
 8003092:	e000      	b.n	8003096 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003094:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d06f      	beq.n	800317c <pvPortMalloc+0x17c>
 800309c:	4b45      	ldr	r3, [pc, #276]	@ (80031b4 <pvPortMalloc+0x1b4>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d86a      	bhi.n	800317c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80030a6:	4b44      	ldr	r3, [pc, #272]	@ (80031b8 <pvPortMalloc+0x1b8>)
 80030a8:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80030aa:	4b43      	ldr	r3, [pc, #268]	@ (80031b8 <pvPortMalloc+0x1b8>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80030b0:	e004      	b.n	80030bc <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 80030b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b4:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80030b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80030bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d903      	bls.n	80030ce <pvPortMalloc+0xce>
 80030c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d1f1      	bne.n	80030b2 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80030ce:	4b37      	ldr	r3, [pc, #220]	@ (80031ac <pvPortMalloc+0x1ac>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d051      	beq.n	800317c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80030d8:	6a3b      	ldr	r3, [r7, #32]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2208      	movs	r2, #8
 80030de:	4413      	add	r3, r2
 80030e0:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80030e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	6a3b      	ldr	r3, [r7, #32]
 80030e8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80030ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ec:	685a      	ldr	r2, [r3, #4]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	1ad2      	subs	r2, r2, r3
 80030f2:	2308      	movs	r3, #8
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d920      	bls.n	800313c <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80030fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4413      	add	r3, r2
 8003100:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003102:	69bb      	ldr	r3, [r7, #24]
 8003104:	f003 0307 	and.w	r3, r3, #7
 8003108:	2b00      	cmp	r3, #0
 800310a:	d00b      	beq.n	8003124 <pvPortMalloc+0x124>
        __asm volatile
 800310c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003110:	f383 8811 	msr	BASEPRI, r3
 8003114:	f3bf 8f6f 	isb	sy
 8003118:	f3bf 8f4f 	dsb	sy
 800311c:	613b      	str	r3, [r7, #16]
    }
 800311e:	bf00      	nop
 8003120:	bf00      	nop
 8003122:	e7fd      	b.n	8003120 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003126:	685a      	ldr	r2, [r3, #4]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	1ad2      	subs	r2, r2, r3
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003132:	687a      	ldr	r2, [r7, #4]
 8003134:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003136:	69b8      	ldr	r0, [r7, #24]
 8003138:	f000 f90a 	bl	8003350 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800313c:	4b1d      	ldr	r3, [pc, #116]	@ (80031b4 <pvPortMalloc+0x1b4>)
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	4a1b      	ldr	r2, [pc, #108]	@ (80031b4 <pvPortMalloc+0x1b4>)
 8003148:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800314a:	4b1a      	ldr	r3, [pc, #104]	@ (80031b4 <pvPortMalloc+0x1b4>)
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	4b1b      	ldr	r3, [pc, #108]	@ (80031bc <pvPortMalloc+0x1bc>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	429a      	cmp	r2, r3
 8003154:	d203      	bcs.n	800315e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003156:	4b17      	ldr	r3, [pc, #92]	@ (80031b4 <pvPortMalloc+0x1b4>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a18      	ldr	r2, [pc, #96]	@ (80031bc <pvPortMalloc+0x1bc>)
 800315c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800315e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003160:	685a      	ldr	r2, [r3, #4]
 8003162:	4b13      	ldr	r3, [pc, #76]	@ (80031b0 <pvPortMalloc+0x1b0>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	431a      	orrs	r2, r3
 8003168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800316c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316e:	2200      	movs	r2, #0
 8003170:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8003172:	4b13      	ldr	r3, [pc, #76]	@ (80031c0 <pvPortMalloc+0x1c0>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	3301      	adds	r3, #1
 8003178:	4a11      	ldr	r2, [pc, #68]	@ (80031c0 <pvPortMalloc+0x1c0>)
 800317a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800317c:	f7ff f998 	bl	80024b0 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	f003 0307 	and.w	r3, r3, #7
 8003186:	2b00      	cmp	r3, #0
 8003188:	d00b      	beq.n	80031a2 <pvPortMalloc+0x1a2>
        __asm volatile
 800318a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800318e:	f383 8811 	msr	BASEPRI, r3
 8003192:	f3bf 8f6f 	isb	sy
 8003196:	f3bf 8f4f 	dsb	sy
 800319a:	60fb      	str	r3, [r7, #12]
    }
 800319c:	bf00      	nop
 800319e:	bf00      	nop
 80031a0:	e7fd      	b.n	800319e <pvPortMalloc+0x19e>
    return pvReturn;
 80031a2:	69fb      	ldr	r3, [r7, #28]
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3728      	adds	r7, #40	@ 0x28
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	20000e60 	.word	0x20000e60
 80031b0:	20000e74 	.word	0x20000e74
 80031b4:	20000e64 	.word	0x20000e64
 80031b8:	20000e58 	.word	0x20000e58
 80031bc:	20000e68 	.word	0x20000e68
 80031c0:	20000e6c 	.word	0x20000e6c

080031c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b086      	sub	sp, #24
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d04f      	beq.n	8003276 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80031d6:	2308      	movs	r3, #8
 80031d8:	425b      	negs	r3, r3
 80031da:	697a      	ldr	r2, [r7, #20]
 80031dc:	4413      	add	r3, r2
 80031de:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	685a      	ldr	r2, [r3, #4]
 80031e8:	4b25      	ldr	r3, [pc, #148]	@ (8003280 <vPortFree+0xbc>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4013      	ands	r3, r2
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d10b      	bne.n	800320a <vPortFree+0x46>
        __asm volatile
 80031f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031f6:	f383 8811 	msr	BASEPRI, r3
 80031fa:	f3bf 8f6f 	isb	sy
 80031fe:	f3bf 8f4f 	dsb	sy
 8003202:	60fb      	str	r3, [r7, #12]
    }
 8003204:	bf00      	nop
 8003206:	bf00      	nop
 8003208:	e7fd      	b.n	8003206 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00b      	beq.n	800322a <vPortFree+0x66>
        __asm volatile
 8003212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003216:	f383 8811 	msr	BASEPRI, r3
 800321a:	f3bf 8f6f 	isb	sy
 800321e:	f3bf 8f4f 	dsb	sy
 8003222:	60bb      	str	r3, [r7, #8]
    }
 8003224:	bf00      	nop
 8003226:	bf00      	nop
 8003228:	e7fd      	b.n	8003226 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	685a      	ldr	r2, [r3, #4]
 800322e:	4b14      	ldr	r3, [pc, #80]	@ (8003280 <vPortFree+0xbc>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4013      	ands	r3, r2
 8003234:	2b00      	cmp	r3, #0
 8003236:	d01e      	beq.n	8003276 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d11a      	bne.n	8003276 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	685a      	ldr	r2, [r3, #4]
 8003244:	4b0e      	ldr	r3, [pc, #56]	@ (8003280 <vPortFree+0xbc>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	43db      	mvns	r3, r3
 800324a:	401a      	ands	r2, r3
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003250:	f7ff f920 	bl	8002494 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	685a      	ldr	r2, [r3, #4]
 8003258:	4b0a      	ldr	r3, [pc, #40]	@ (8003284 <vPortFree+0xc0>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4413      	add	r3, r2
 800325e:	4a09      	ldr	r2, [pc, #36]	@ (8003284 <vPortFree+0xc0>)
 8003260:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003262:	6938      	ldr	r0, [r7, #16]
 8003264:	f000 f874 	bl	8003350 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8003268:	4b07      	ldr	r3, [pc, #28]	@ (8003288 <vPortFree+0xc4>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	3301      	adds	r3, #1
 800326e:	4a06      	ldr	r2, [pc, #24]	@ (8003288 <vPortFree+0xc4>)
 8003270:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003272:	f7ff f91d 	bl	80024b0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8003276:	bf00      	nop
 8003278:	3718      	adds	r7, #24
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	20000e74 	.word	0x20000e74
 8003284:	20000e64 	.word	0x20000e64
 8003288:	20000e70 	.word	0x20000e70

0800328c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003292:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003296:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8003298:	4b27      	ldr	r3, [pc, #156]	@ (8003338 <prvHeapInit+0xac>)
 800329a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f003 0307 	and.w	r3, r3, #7
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d00c      	beq.n	80032c0 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	3307      	adds	r3, #7
 80032aa:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f023 0307 	bic.w	r3, r3, #7
 80032b2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80032b4:	68ba      	ldr	r2, [r7, #8]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	4a1f      	ldr	r2, [pc, #124]	@ (8003338 <prvHeapInit+0xac>)
 80032bc:	4413      	add	r3, r2
 80032be:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80032c4:	4a1d      	ldr	r2, [pc, #116]	@ (800333c <prvHeapInit+0xb0>)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80032ca:	4b1c      	ldr	r3, [pc, #112]	@ (800333c <prvHeapInit+0xb0>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	68ba      	ldr	r2, [r7, #8]
 80032d4:	4413      	add	r3, r2
 80032d6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80032d8:	2208      	movs	r2, #8
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	1a9b      	subs	r3, r3, r2
 80032de:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f023 0307 	bic.w	r3, r3, #7
 80032e6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	4a15      	ldr	r2, [pc, #84]	@ (8003340 <prvHeapInit+0xb4>)
 80032ec:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80032ee:	4b14      	ldr	r3, [pc, #80]	@ (8003340 <prvHeapInit+0xb4>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2200      	movs	r2, #0
 80032f4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80032f6:	4b12      	ldr	r3, [pc, #72]	@ (8003340 <prvHeapInit+0xb4>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	2200      	movs	r2, #0
 80032fc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	68fa      	ldr	r2, [r7, #12]
 8003306:	1ad2      	subs	r2, r2, r3
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800330c:	4b0c      	ldr	r3, [pc, #48]	@ (8003340 <prvHeapInit+0xb4>)
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	4a0a      	ldr	r2, [pc, #40]	@ (8003344 <prvHeapInit+0xb8>)
 800331a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	4a09      	ldr	r2, [pc, #36]	@ (8003348 <prvHeapInit+0xbc>)
 8003322:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003324:	4b09      	ldr	r3, [pc, #36]	@ (800334c <prvHeapInit+0xc0>)
 8003326:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800332a:	601a      	str	r2, [r3, #0]
}
 800332c:	bf00      	nop
 800332e:	3714      	adds	r7, #20
 8003330:	46bd      	mov	sp, r7
 8003332:	bc80      	pop	{r7}
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	20000258 	.word	0x20000258
 800333c:	20000e58 	.word	0x20000e58
 8003340:	20000e60 	.word	0x20000e60
 8003344:	20000e68 	.word	0x20000e68
 8003348:	20000e64 	.word	0x20000e64
 800334c:	20000e74 	.word	0x20000e74

08003350 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003350:	b480      	push	{r7}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003358:	4b27      	ldr	r3, [pc, #156]	@ (80033f8 <prvInsertBlockIntoFreeList+0xa8>)
 800335a:	60fb      	str	r3, [r7, #12]
 800335c:	e002      	b.n	8003364 <prvInsertBlockIntoFreeList+0x14>
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	60fb      	str	r3, [r7, #12]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	429a      	cmp	r2, r3
 800336c:	d8f7      	bhi.n	800335e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	68ba      	ldr	r2, [r7, #8]
 8003378:	4413      	add	r3, r2
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	429a      	cmp	r2, r3
 800337e:	d108      	bne.n	8003392 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	685a      	ldr	r2, [r3, #4]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	441a      	add	r2, r3
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	68ba      	ldr	r2, [r7, #8]
 800339c:	441a      	add	r2, r3
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d118      	bne.n	80033d8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	4b14      	ldr	r3, [pc, #80]	@ (80033fc <prvInsertBlockIntoFreeList+0xac>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d00d      	beq.n	80033ce <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685a      	ldr	r2, [r3, #4]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	441a      	add	r2, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	601a      	str	r2, [r3, #0]
 80033cc:	e008      	b.n	80033e0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80033ce:	4b0b      	ldr	r3, [pc, #44]	@ (80033fc <prvInsertBlockIntoFreeList+0xac>)
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	601a      	str	r2, [r3, #0]
 80033d6:	e003      	b.n	80033e0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80033e0:	68fa      	ldr	r2, [r7, #12]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d002      	beq.n	80033ee <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	687a      	ldr	r2, [r7, #4]
 80033ec:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80033ee:	bf00      	nop
 80033f0:	3714      	adds	r7, #20
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bc80      	pop	{r7}
 80033f6:	4770      	bx	lr
 80033f8:	20000e58 	.word	0x20000e58
 80033fc:	20000e60 	.word	0x20000e60

08003400 <memset>:
 8003400:	4603      	mov	r3, r0
 8003402:	4402      	add	r2, r0
 8003404:	4293      	cmp	r3, r2
 8003406:	d100      	bne.n	800340a <memset+0xa>
 8003408:	4770      	bx	lr
 800340a:	f803 1b01 	strb.w	r1, [r3], #1
 800340e:	e7f9      	b.n	8003404 <memset+0x4>

08003410 <_reclaim_reent>:
 8003410:	4b2d      	ldr	r3, [pc, #180]	@ (80034c8 <_reclaim_reent+0xb8>)
 8003412:	b570      	push	{r4, r5, r6, lr}
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4604      	mov	r4, r0
 8003418:	4283      	cmp	r3, r0
 800341a:	d053      	beq.n	80034c4 <_reclaim_reent+0xb4>
 800341c:	69c3      	ldr	r3, [r0, #28]
 800341e:	b31b      	cbz	r3, 8003468 <_reclaim_reent+0x58>
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	b163      	cbz	r3, 800343e <_reclaim_reent+0x2e>
 8003424:	2500      	movs	r5, #0
 8003426:	69e3      	ldr	r3, [r4, #28]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	5959      	ldr	r1, [r3, r5]
 800342c:	b9b1      	cbnz	r1, 800345c <_reclaim_reent+0x4c>
 800342e:	3504      	adds	r5, #4
 8003430:	2d80      	cmp	r5, #128	@ 0x80
 8003432:	d1f8      	bne.n	8003426 <_reclaim_reent+0x16>
 8003434:	69e3      	ldr	r3, [r4, #28]
 8003436:	4620      	mov	r0, r4
 8003438:	68d9      	ldr	r1, [r3, #12]
 800343a:	f000 f86d 	bl	8003518 <_free_r>
 800343e:	69e3      	ldr	r3, [r4, #28]
 8003440:	6819      	ldr	r1, [r3, #0]
 8003442:	b111      	cbz	r1, 800344a <_reclaim_reent+0x3a>
 8003444:	4620      	mov	r0, r4
 8003446:	f000 f867 	bl	8003518 <_free_r>
 800344a:	69e3      	ldr	r3, [r4, #28]
 800344c:	689d      	ldr	r5, [r3, #8]
 800344e:	b15d      	cbz	r5, 8003468 <_reclaim_reent+0x58>
 8003450:	4629      	mov	r1, r5
 8003452:	4620      	mov	r0, r4
 8003454:	682d      	ldr	r5, [r5, #0]
 8003456:	f000 f85f 	bl	8003518 <_free_r>
 800345a:	e7f8      	b.n	800344e <_reclaim_reent+0x3e>
 800345c:	680e      	ldr	r6, [r1, #0]
 800345e:	4620      	mov	r0, r4
 8003460:	f000 f85a 	bl	8003518 <_free_r>
 8003464:	4631      	mov	r1, r6
 8003466:	e7e1      	b.n	800342c <_reclaim_reent+0x1c>
 8003468:	6961      	ldr	r1, [r4, #20]
 800346a:	b111      	cbz	r1, 8003472 <_reclaim_reent+0x62>
 800346c:	4620      	mov	r0, r4
 800346e:	f000 f853 	bl	8003518 <_free_r>
 8003472:	69e1      	ldr	r1, [r4, #28]
 8003474:	b111      	cbz	r1, 800347c <_reclaim_reent+0x6c>
 8003476:	4620      	mov	r0, r4
 8003478:	f000 f84e 	bl	8003518 <_free_r>
 800347c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800347e:	b111      	cbz	r1, 8003486 <_reclaim_reent+0x76>
 8003480:	4620      	mov	r0, r4
 8003482:	f000 f849 	bl	8003518 <_free_r>
 8003486:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003488:	b111      	cbz	r1, 8003490 <_reclaim_reent+0x80>
 800348a:	4620      	mov	r0, r4
 800348c:	f000 f844 	bl	8003518 <_free_r>
 8003490:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003492:	b111      	cbz	r1, 800349a <_reclaim_reent+0x8a>
 8003494:	4620      	mov	r0, r4
 8003496:	f000 f83f 	bl	8003518 <_free_r>
 800349a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800349c:	b111      	cbz	r1, 80034a4 <_reclaim_reent+0x94>
 800349e:	4620      	mov	r0, r4
 80034a0:	f000 f83a 	bl	8003518 <_free_r>
 80034a4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80034a6:	b111      	cbz	r1, 80034ae <_reclaim_reent+0x9e>
 80034a8:	4620      	mov	r0, r4
 80034aa:	f000 f835 	bl	8003518 <_free_r>
 80034ae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80034b0:	b111      	cbz	r1, 80034b8 <_reclaim_reent+0xa8>
 80034b2:	4620      	mov	r0, r4
 80034b4:	f000 f830 	bl	8003518 <_free_r>
 80034b8:	6a23      	ldr	r3, [r4, #32]
 80034ba:	b11b      	cbz	r3, 80034c4 <_reclaim_reent+0xb4>
 80034bc:	4620      	mov	r0, r4
 80034be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80034c2:	4718      	bx	r3
 80034c4:	bd70      	pop	{r4, r5, r6, pc}
 80034c6:	bf00      	nop
 80034c8:	20000010 	.word	0x20000010

080034cc <__libc_init_array>:
 80034cc:	b570      	push	{r4, r5, r6, lr}
 80034ce:	2600      	movs	r6, #0
 80034d0:	4d0c      	ldr	r5, [pc, #48]	@ (8003504 <__libc_init_array+0x38>)
 80034d2:	4c0d      	ldr	r4, [pc, #52]	@ (8003508 <__libc_init_array+0x3c>)
 80034d4:	1b64      	subs	r4, r4, r5
 80034d6:	10a4      	asrs	r4, r4, #2
 80034d8:	42a6      	cmp	r6, r4
 80034da:	d109      	bne.n	80034f0 <__libc_init_array+0x24>
 80034dc:	f000 f870 	bl	80035c0 <_init>
 80034e0:	2600      	movs	r6, #0
 80034e2:	4d0a      	ldr	r5, [pc, #40]	@ (800350c <__libc_init_array+0x40>)
 80034e4:	4c0a      	ldr	r4, [pc, #40]	@ (8003510 <__libc_init_array+0x44>)
 80034e6:	1b64      	subs	r4, r4, r5
 80034e8:	10a4      	asrs	r4, r4, #2
 80034ea:	42a6      	cmp	r6, r4
 80034ec:	d105      	bne.n	80034fa <__libc_init_array+0x2e>
 80034ee:	bd70      	pop	{r4, r5, r6, pc}
 80034f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80034f4:	4798      	blx	r3
 80034f6:	3601      	adds	r6, #1
 80034f8:	e7ee      	b.n	80034d8 <__libc_init_array+0xc>
 80034fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80034fe:	4798      	blx	r3
 8003500:	3601      	adds	r6, #1
 8003502:	e7f2      	b.n	80034ea <__libc_init_array+0x1e>
 8003504:	0800361c 	.word	0x0800361c
 8003508:	0800361c 	.word	0x0800361c
 800350c:	0800361c 	.word	0x0800361c
 8003510:	08003620 	.word	0x08003620

08003514 <__retarget_lock_acquire_recursive>:
 8003514:	4770      	bx	lr

08003516 <__retarget_lock_release_recursive>:
 8003516:	4770      	bx	lr

08003518 <_free_r>:
 8003518:	b538      	push	{r3, r4, r5, lr}
 800351a:	4605      	mov	r5, r0
 800351c:	2900      	cmp	r1, #0
 800351e:	d040      	beq.n	80035a2 <_free_r+0x8a>
 8003520:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003524:	1f0c      	subs	r4, r1, #4
 8003526:	2b00      	cmp	r3, #0
 8003528:	bfb8      	it	lt
 800352a:	18e4      	addlt	r4, r4, r3
 800352c:	f000 f83c 	bl	80035a8 <__malloc_lock>
 8003530:	4a1c      	ldr	r2, [pc, #112]	@ (80035a4 <_free_r+0x8c>)
 8003532:	6813      	ldr	r3, [r2, #0]
 8003534:	b933      	cbnz	r3, 8003544 <_free_r+0x2c>
 8003536:	6063      	str	r3, [r4, #4]
 8003538:	6014      	str	r4, [r2, #0]
 800353a:	4628      	mov	r0, r5
 800353c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003540:	f000 b838 	b.w	80035b4 <__malloc_unlock>
 8003544:	42a3      	cmp	r3, r4
 8003546:	d908      	bls.n	800355a <_free_r+0x42>
 8003548:	6820      	ldr	r0, [r4, #0]
 800354a:	1821      	adds	r1, r4, r0
 800354c:	428b      	cmp	r3, r1
 800354e:	bf01      	itttt	eq
 8003550:	6819      	ldreq	r1, [r3, #0]
 8003552:	685b      	ldreq	r3, [r3, #4]
 8003554:	1809      	addeq	r1, r1, r0
 8003556:	6021      	streq	r1, [r4, #0]
 8003558:	e7ed      	b.n	8003536 <_free_r+0x1e>
 800355a:	461a      	mov	r2, r3
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	b10b      	cbz	r3, 8003564 <_free_r+0x4c>
 8003560:	42a3      	cmp	r3, r4
 8003562:	d9fa      	bls.n	800355a <_free_r+0x42>
 8003564:	6811      	ldr	r1, [r2, #0]
 8003566:	1850      	adds	r0, r2, r1
 8003568:	42a0      	cmp	r0, r4
 800356a:	d10b      	bne.n	8003584 <_free_r+0x6c>
 800356c:	6820      	ldr	r0, [r4, #0]
 800356e:	4401      	add	r1, r0
 8003570:	1850      	adds	r0, r2, r1
 8003572:	4283      	cmp	r3, r0
 8003574:	6011      	str	r1, [r2, #0]
 8003576:	d1e0      	bne.n	800353a <_free_r+0x22>
 8003578:	6818      	ldr	r0, [r3, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	4408      	add	r0, r1
 800357e:	6010      	str	r0, [r2, #0]
 8003580:	6053      	str	r3, [r2, #4]
 8003582:	e7da      	b.n	800353a <_free_r+0x22>
 8003584:	d902      	bls.n	800358c <_free_r+0x74>
 8003586:	230c      	movs	r3, #12
 8003588:	602b      	str	r3, [r5, #0]
 800358a:	e7d6      	b.n	800353a <_free_r+0x22>
 800358c:	6820      	ldr	r0, [r4, #0]
 800358e:	1821      	adds	r1, r4, r0
 8003590:	428b      	cmp	r3, r1
 8003592:	bf01      	itttt	eq
 8003594:	6819      	ldreq	r1, [r3, #0]
 8003596:	685b      	ldreq	r3, [r3, #4]
 8003598:	1809      	addeq	r1, r1, r0
 800359a:	6021      	streq	r1, [r4, #0]
 800359c:	6063      	str	r3, [r4, #4]
 800359e:	6054      	str	r4, [r2, #4]
 80035a0:	e7cb      	b.n	800353a <_free_r+0x22>
 80035a2:	bd38      	pop	{r3, r4, r5, pc}
 80035a4:	20000fb4 	.word	0x20000fb4

080035a8 <__malloc_lock>:
 80035a8:	4801      	ldr	r0, [pc, #4]	@ (80035b0 <__malloc_lock+0x8>)
 80035aa:	f7ff bfb3 	b.w	8003514 <__retarget_lock_acquire_recursive>
 80035ae:	bf00      	nop
 80035b0:	20000fb0 	.word	0x20000fb0

080035b4 <__malloc_unlock>:
 80035b4:	4801      	ldr	r0, [pc, #4]	@ (80035bc <__malloc_unlock+0x8>)
 80035b6:	f7ff bfae 	b.w	8003516 <__retarget_lock_release_recursive>
 80035ba:	bf00      	nop
 80035bc:	20000fb0 	.word	0x20000fb0

080035c0 <_init>:
 80035c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035c2:	bf00      	nop
 80035c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035c6:	bc08      	pop	{r3}
 80035c8:	469e      	mov	lr, r3
 80035ca:	4770      	bx	lr

080035cc <_fini>:
 80035cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ce:	bf00      	nop
 80035d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035d2:	bc08      	pop	{r3}
 80035d4:	469e      	mov	lr, r3
 80035d6:	4770      	bx	lr
