// Seed: 701288856
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wand id_1;
  assign module_1.id_3 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output tri1  id_1,
    output tri0  id_2,
    input  tri   id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  logic id_6;
  ;
endmodule
module module_2;
  wire id_1;
  wire id_2;
  always @(posedge -1 or posedge -1'b0) begin : LABEL_0
    $unsigned(91);
    ;
  end
  wire id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
