

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_167_10'
================================================================
* Date:           Wed Sep 14 20:24:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.802 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_167_10  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     133|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     186|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     186|     205|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |i_V_10_fu_192_p2         |         +|   0|  0|  12|           4|           2|
    |ret_fu_148_p2            |         +|   0|  0|  10|           3|           2|
    |addr_cmp6_fu_167_p2      |      icmp|   0|  0|  29|          64|          64|
    |addr_cmp_fu_181_p2       |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln1065_fu_138_p2    |      icmp|   0|  0|   9|           4|           1|
    |reuse_select7_fu_206_p3  |    select|   0|  0|  21|           1|          22|
    |reuse_select_fu_222_p3   |    select|   0|  0|  21|           1|          22|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 133|         142|         179|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |lhs_fu_50                |   9|          2|    4|          8|
    |reuse_addr_reg3_fu_34    |   9|          2|   64|        128|
    |reuse_addr_reg_fu_42     |   9|          2|   64|        128|
    |reuse_reg2_fu_38         |   9|          2|   22|         44|
    |reuse_reg_fu_46          |   9|          2|   22|         44|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  179|        358|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |addr_cmp6_reg_284        |   1|   0|    1|          0|
    |addr_cmp_reg_294         |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |lhs_fu_50                |   4|   0|    4|          0|
    |reuse_addr_reg3_fu_34    |  64|   0|   64|          0|
    |reuse_addr_reg_fu_42     |  64|   0|   64|          0|
    |reuse_reg2_fu_38         |  22|   0|   22|          0|
    |reuse_reg_fu_46          |  22|   0|   22|          0|
    |zext_ln573_3_reg_273     |   4|   0|   64|         60|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 186|   0|  246|         60|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_167_10|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_167_10|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_167_10|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_167_10|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_167_10|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_167_10|  return value|
|i_V                      |   in|    4|     ap_none|                                     i_V|        scalar|
|x_real_6taps_V_address0  |  out|    3|   ap_memory|                          x_real_6taps_V|         array|
|x_real_6taps_V_ce0       |  out|    1|   ap_memory|                          x_real_6taps_V|         array|
|x_real_6taps_V_we0       |  out|    1|   ap_memory|                          x_real_6taps_V|         array|
|x_real_6taps_V_d0        |  out|   22|   ap_memory|                          x_real_6taps_V|         array|
|x_real_6taps_V_address1  |  out|    3|   ap_memory|                          x_real_6taps_V|         array|
|x_real_6taps_V_ce1       |  out|    1|   ap_memory|                          x_real_6taps_V|         array|
|x_real_6taps_V_q1        |   in|   22|   ap_memory|                          x_real_6taps_V|         array|
|x_imag_6taps_V_address0  |  out|    3|   ap_memory|                          x_imag_6taps_V|         array|
|x_imag_6taps_V_ce0       |  out|    1|   ap_memory|                          x_imag_6taps_V|         array|
|x_imag_6taps_V_we0       |  out|    1|   ap_memory|                          x_imag_6taps_V|         array|
|x_imag_6taps_V_d0        |  out|   22|   ap_memory|                          x_imag_6taps_V|         array|
|x_imag_6taps_V_address1  |  out|    3|   ap_memory|                          x_imag_6taps_V|         array|
|x_imag_6taps_V_ce1       |  out|    1|   ap_memory|                          x_imag_6taps_V|         array|
|x_imag_6taps_V_q1        |   in|   22|   ap_memory|                          x_imag_6taps_V|         array|
+-------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg3 = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg2 = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 9 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_V_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_V"   --->   Operation 10 'read' 'i_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 %i_V_read, i4 %lhs"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 0, i22 %reuse_reg"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 0, i22 %reuse_reg2"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg3"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph3828"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.80>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_V_11 = load i4 %lhs"   --->   Operation 17 'load' 'i_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.72ns)   --->   "%icmp_ln1065 = icmp_eq  i4 %i_V_11, i4 0"   --->   Operation 19 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln1065, void %.split, void %._crit_edge3829.loopexit.exitStub" [../channel_code/channel_gen.cpp:167]   --->   Operation 20 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln1526 = trunc i4 %i_V_11"   --->   Operation 21 'trunc' 'trunc_ln1526' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.67ns)   --->   "%ret = add i3 %trunc_ln1526, i3 7"   --->   Operation 22 'add' 'ret' <Predicate = (!icmp_ln1065)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i3 %ret"   --->   Operation 23 'zext' 'zext_ln573' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln573_3 = zext i4 %i_V_11"   --->   Operation 24 'zext' 'zext_ln573_3' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%x_real_6taps_V_addr = getelementptr i22 %x_real_6taps_V, i64 0, i64 %zext_ln573" [../channel_code/channel_gen.cpp:168]   --->   Operation 25 'getelementptr' 'x_real_6taps_V_addr' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%reuse_addr_reg3_load = load i64 %reuse_addr_reg3"   --->   Operation 26 'load' 'reuse_addr_reg3_load' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.67ns)   --->   "%x_real_6taps_V_load = load i3 %x_real_6taps_V_addr" [../channel_code/channel_gen.cpp:168]   --->   Operation 27 'load' 'x_real_6taps_V_load' <Predicate = (!icmp_ln1065)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_2 : Operation 28 [1/1] (1.13ns)   --->   "%addr_cmp6 = icmp_eq  i64 %reuse_addr_reg3_load, i64 %zext_ln573"   --->   Operation 28 'icmp' 'addr_cmp6' <Predicate = (!icmp_ln1065)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln573 = store i64 %zext_ln573_3, i64 %reuse_addr_reg3"   --->   Operation 29 'store' 'store_ln573' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%x_imag_6taps_V_addr = getelementptr i22 %x_imag_6taps_V, i64 0, i64 %zext_ln573" [../channel_code/channel_gen.cpp:169]   --->   Operation 30 'getelementptr' 'x_imag_6taps_V_addr' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 31 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.67ns)   --->   "%x_imag_6taps_V_load = load i3 %x_imag_6taps_V_addr" [../channel_code/channel_gen.cpp:169]   --->   Operation 32 'load' 'x_imag_6taps_V_load' <Predicate = (!icmp_ln1065)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_2 : Operation 33 [1/1] (1.13ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln573"   --->   Operation 33 'icmp' 'addr_cmp' <Predicate = (!icmp_ln1065)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln573 = store i64 %zext_ln573_3, i64 %reuse_addr_reg"   --->   Operation 34 'store' 'store_ln573' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 35 [1/1] (0.79ns)   --->   "%i_V_10 = add i4 %i_V_11, i4 15"   --->   Operation 35 'add' 'i_V_10' <Predicate = (!icmp_ln1065)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln871 = store i4 %i_V_10, i4 %lhs"   --->   Operation 36 'store' 'store_ln871' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln1065)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.69>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../channel_code/channel_gen.cpp:18]   --->   Operation 37 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%reuse_reg2_load = load i22 %reuse_reg2"   --->   Operation 38 'load' 'reuse_reg2_load' <Predicate = (addr_cmp6)> <Delay = 0.00>
ST_3 : Operation 39 [1/2] (0.67ns)   --->   "%x_real_6taps_V_load = load i3 %x_real_6taps_V_addr" [../channel_code/channel_gen.cpp:168]   --->   Operation 39 'load' 'x_real_6taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_3 : Operation 40 [1/1] (0.34ns)   --->   "%reuse_select7 = select i1 %addr_cmp6, i22 %reuse_reg2_load, i22 %x_real_6taps_V_load"   --->   Operation 40 'select' 'reuse_select7' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%x_real_6taps_V_addr_1 = getelementptr i22 %x_real_6taps_V, i64 0, i64 %zext_ln573_3" [../channel_code/channel_gen.cpp:168]   --->   Operation 41 'getelementptr' 'x_real_6taps_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.67ns)   --->   "%store_ln168 = store i22 %reuse_select7, i3 %x_real_6taps_V_addr_1" [../channel_code/channel_gen.cpp:168]   --->   Operation 42 'store' 'store_ln168' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_3 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln573 = store i22 %reuse_select7, i22 %reuse_reg2"   --->   Operation 43 'store' 'store_ln573' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i22 %reuse_reg"   --->   Operation 44 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (0.67ns)   --->   "%x_imag_6taps_V_load = load i3 %x_imag_6taps_V_addr" [../channel_code/channel_gen.cpp:169]   --->   Operation 45 'load' 'x_imag_6taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_3 : Operation 46 [1/1] (0.34ns)   --->   "%reuse_select = select i1 %addr_cmp, i22 %reuse_reg_load, i22 %x_imag_6taps_V_load"   --->   Operation 46 'select' 'reuse_select' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%x_imag_6taps_V_addr_1 = getelementptr i22 %x_imag_6taps_V, i64 0, i64 %zext_ln573_3" [../channel_code/channel_gen.cpp:169]   --->   Operation 47 'getelementptr' 'x_imag_6taps_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.67ns)   --->   "%store_ln169 = store i22 %reuse_select, i3 %x_imag_6taps_V_addr_1" [../channel_code/channel_gen.cpp:169]   --->   Operation 48 'store' 'store_ln169' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_3 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln573 = store i22 %reuse_select, i22 %reuse_reg"   --->   Operation 49 'store' 'store_ln573' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph3828"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_real_6taps_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ x_imag_6taps_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg3       (alloca       ) [ 0110]
reuse_reg2            (alloca       ) [ 0111]
reuse_addr_reg        (alloca       ) [ 0110]
reuse_reg             (alloca       ) [ 0111]
lhs                   (alloca       ) [ 0110]
i_V_read              (read         ) [ 0000]
store_ln0             (store        ) [ 0000]
store_ln0             (store        ) [ 0000]
store_ln0             (store        ) [ 0000]
store_ln0             (store        ) [ 0000]
store_ln0             (store        ) [ 0000]
br_ln0                (br           ) [ 0000]
i_V_11                (load         ) [ 0000]
specpipeline_ln0      (specpipeline ) [ 0000]
icmp_ln1065           (icmp         ) [ 0110]
br_ln167              (br           ) [ 0000]
trunc_ln1526          (trunc        ) [ 0000]
ret                   (add          ) [ 0000]
zext_ln573            (zext         ) [ 0000]
zext_ln573_3          (zext         ) [ 0101]
x_real_6taps_V_addr   (getelementptr) [ 0101]
reuse_addr_reg3_load  (load         ) [ 0000]
addr_cmp6             (icmp         ) [ 0101]
store_ln573           (store        ) [ 0000]
x_imag_6taps_V_addr   (getelementptr) [ 0101]
reuse_addr_reg_load   (load         ) [ 0000]
addr_cmp              (icmp         ) [ 0101]
store_ln573           (store        ) [ 0000]
i_V_10                (add          ) [ 0000]
store_ln871           (store        ) [ 0000]
specloopname_ln18     (specloopname ) [ 0000]
reuse_reg2_load       (load         ) [ 0000]
x_real_6taps_V_load   (load         ) [ 0000]
reuse_select7         (select       ) [ 0000]
x_real_6taps_V_addr_1 (getelementptr) [ 0000]
store_ln168           (store        ) [ 0000]
store_ln573           (store        ) [ 0000]
reuse_reg_load        (load         ) [ 0000]
x_imag_6taps_V_load   (load         ) [ 0000]
reuse_select          (select       ) [ 0000]
x_imag_6taps_V_addr_1 (getelementptr) [ 0000]
store_ln169           (store        ) [ 0000]
store_ln573           (store        ) [ 0000]
br_ln0                (br           ) [ 0000]
ret_ln0               (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_real_6taps_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_6taps_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_imag_6taps_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_6taps_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="reuse_addr_reg3_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg3/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="reuse_reg2_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg2/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="reuse_addr_reg_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="reuse_reg_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="lhs_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_V_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="4" slack="0"/>
<pin id="57" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_V_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="x_real_6taps_V_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="22" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="3" slack="0"/>
<pin id="64" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_real_6taps_V_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="3" slack="0"/>
<pin id="69" dir="0" index="1" bw="22" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="75" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_real_6taps_V_load/2 store_ln168/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="x_imag_6taps_V_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="22" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="3" slack="0"/>
<pin id="81" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_imag_6taps_V_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="22" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="89" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="90" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="91" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="92" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_imag_6taps_V_load/2 store_ln169/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="x_real_6taps_V_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="22" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="1"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_real_6taps_V_addr_1/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="x_imag_6taps_V_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="22" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="1"/>
<pin id="106" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_imag_6taps_V_addr_1/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="22" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="22" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_V_11_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_11/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln1065_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln1526_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1526/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="ret_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln573_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln573_3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_3/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="reuse_addr_reg3_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg3_load/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="addr_cmp6_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp6/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln573_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="1"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln573/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="reuse_addr_reg_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="1"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="addr_cmp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln573_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="1"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln573/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_V_10_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_10/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln871_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="1"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln871/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="reuse_reg2_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="22" slack="2"/>
<pin id="205" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg2_load/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="reuse_select7_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="22" slack="0"/>
<pin id="209" dir="0" index="2" bw="22" slack="0"/>
<pin id="210" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select7/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln573_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="22" slack="0"/>
<pin id="216" dir="0" index="1" bw="22" slack="2"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln573/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="reuse_reg_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="22" slack="2"/>
<pin id="221" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="reuse_select_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="22" slack="0"/>
<pin id="225" dir="0" index="2" bw="22" slack="0"/>
<pin id="226" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln573_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="22" slack="0"/>
<pin id="232" dir="0" index="1" bw="22" slack="2"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln573/3 "/>
</bind>
</comp>

<comp id="235" class="1005" name="reuse_addr_reg3_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg3 "/>
</bind>
</comp>

<comp id="242" class="1005" name="reuse_reg2_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="22" slack="0"/>
<pin id="244" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="reuse_addr_reg_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="256" class="1005" name="reuse_reg_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="22" slack="0"/>
<pin id="258" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="263" class="1005" name="lhs_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="273" class="1005" name="zext_ln573_3_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="1"/>
<pin id="275" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln573_3 "/>
</bind>
</comp>

<comp id="279" class="1005" name="x_real_6taps_V_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="1"/>
<pin id="281" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_real_6taps_V_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="addr_cmp6_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp6 "/>
</bind>
</comp>

<comp id="289" class="1005" name="x_imag_6taps_V_addr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="1"/>
<pin id="291" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_imag_6taps_V_addr "/>
</bind>
</comp>

<comp id="294" class="1005" name="addr_cmp_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="60" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="93"><net_src comp="77" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="94" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="102" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="114"><net_src comp="54" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="135" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="163"><net_src comp="135" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="154" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="160" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="154" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="160" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="135" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="67" pin="7"/><net_sink comp="206" pin=2"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="67" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="84" pin="7"/><net_sink comp="222" pin=2"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="84" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="34" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="245"><net_src comp="38" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="252"><net_src comp="42" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="259"><net_src comp="46" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="266"><net_src comp="50" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="276"><net_src comp="160" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="282"><net_src comp="60" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="287"><net_src comp="167" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="292"><net_src comp="77" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="297"><net_src comp="181" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="222" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_real_6taps_V | {3 }
	Port: x_imag_6taps_V | {3 }
 - Input state : 
	Port: channel_gen_Pipeline_VITIS_LOOP_167_10 : i_V | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_167_10 : x_real_6taps_V | {2 3 }
	Port: channel_gen_Pipeline_VITIS_LOOP_167_10 : x_imag_6taps_V | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln1065 : 1
		br_ln167 : 2
		trunc_ln1526 : 1
		ret : 2
		zext_ln573 : 3
		zext_ln573_3 : 1
		x_real_6taps_V_addr : 4
		x_real_6taps_V_load : 5
		addr_cmp6 : 4
		store_ln573 : 2
		x_imag_6taps_V_addr : 4
		x_imag_6taps_V_load : 5
		addr_cmp : 4
		store_ln573 : 2
		i_V_10 : 1
		store_ln871 : 2
	State 3
		reuse_select7 : 1
		store_ln168 : 2
		store_ln573 : 2
		reuse_select : 1
		store_ln169 : 2
		store_ln573 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |  icmp_ln1065_fu_138  |    0    |    9    |
|   icmp   |   addr_cmp6_fu_167   |    0    |    29   |
|          |    addr_cmp_fu_181   |    0    |    29   |
|----------|----------------------|---------|---------|
|  select  | reuse_select7_fu_206 |    0    |    21   |
|          |  reuse_select_fu_222 |    0    |    21   |
|----------|----------------------|---------|---------|
|    add   |      ret_fu_148      |    0    |    10   |
|          |     i_V_10_fu_192    |    0    |    12   |
|----------|----------------------|---------|---------|
|   read   |  i_V_read_read_fu_54 |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln1526_fu_144 |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln573_fu_154  |    0    |    0    |
|          |  zext_ln573_3_fu_160 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   131   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     addr_cmp6_reg_284     |    1   |
|      addr_cmp_reg_294     |    1   |
|        lhs_reg_263        |    4   |
|  reuse_addr_reg3_reg_235  |   64   |
|   reuse_addr_reg_reg_249  |   64   |
|     reuse_reg2_reg_242    |   22   |
|     reuse_reg_reg_256     |   22   |
|x_imag_6taps_V_addr_reg_289|    3   |
|x_real_6taps_V_addr_reg_279|    3   |
|    zext_ln573_3_reg_273   |   64   |
+---------------------------+--------+
|           Total           |   248  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_84 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   131  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   248  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   248  |   149  |
+-----------+--------+--------+--------+
