# read design 
read_verilog reg_desp_32.v

# generic synthesis
synth -top reg_desp_32

# cleanup
clean

# write synthesized design
write_verilog reg_32_gen.v
