
*** Running vivado
    with args -log Edge_Check.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Edge_Check.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Edge_Check.tcl -notrace
Command: synth_design -top Edge_Check -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 70912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 450.055 ; gain = 99.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Edge_Check' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/Edge_Check/Edge_Check.srcs/sources_1/new/Edge_Check.v:23]
	Parameter Edge_Delay_Clk bound to: 2 - type: integer 
	Parameter Edge_Delay_Clk_De bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Delay_Signal' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/Edge_Check/Edge_Check.srcs/sources_1/new/Delay_Signal.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Delay_Signal' (1#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/Edge_Check/Edge_Check.srcs/sources_1/new/Delay_Signal.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shift_Line' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/Edge_Check/Edge_Check.runs/synth_1/.Xil/Vivado-70732-DESKTOP-DU9F0PS/realtime/Shift_Line_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Shift_Line' (2#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/Edge_Check/Edge_Check.runs/synth_1/.Xil/Vivado-70732-DESKTOP-DU9F0PS/realtime/Shift_Line_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Edge_Check' (3#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/Edge_Check/Edge_Check.srcs/sources_1/new/Edge_Check.v:23]
WARNING: [Synth 8-3917] design Edge_Check has port Delay_Num[2] driven by constant 0
WARNING: [Synth 8-3917] design Edge_Check has port Delay_Num[1] driven by constant 1
WARNING: [Synth 8-3917] design Edge_Check has port Delay_Num[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 503.766 ; gain = 152.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 503.766 ; gain = 152.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 503.766 ; gain = 152.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/Edge_Check/Edge_Check.srcs/sources_1/ip/Shift_Line/Shift_Line/Shift_Line_in_context.xdc] for cell 'Image_Line_Buffer00'
Finished Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/Edge_Check/Edge_Check.srcs/sources_1/ip/Shift_Line/Shift_Line/Shift_Line_in_context.xdc] for cell 'Image_Line_Buffer00'
Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/Edge_Check/Edge_Check.srcs/sources_1/ip/Shift_Line/Shift_Line/Shift_Line_in_context.xdc] for cell 'Image_Line_Buffer01'
Finished Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/Edge_Check/Edge_Check.srcs/sources_1/ip/Shift_Line/Shift_Line/Shift_Line_in_context.xdc] for cell 'Image_Line_Buffer01'
Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/Edge_Check/Edge_Check.srcs/sources_1/ip/Shift_Line/Shift_Line/Shift_Line_in_context.xdc] for cell 'Image_Line_Buffer10'
Finished Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/Edge_Check/Edge_Check.srcs/sources_1/ip/Shift_Line/Shift_Line/Shift_Line_in_context.xdc] for cell 'Image_Line_Buffer10'
Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/Edge_Check/Edge_Check.srcs/sources_1/ip/Shift_Line/Shift_Line/Shift_Line_in_context.xdc] for cell 'Image_Line_Buffer11'
Finished Parsing XDC File [c:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/Edge_Check/Edge_Check.srcs/sources_1/ip/Shift_Line/Shift_Line/Shift_Line_in_context.xdc] for cell 'Image_Line_Buffer11'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 788.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 788.102 ; gain = 437.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 788.102 ; gain = 437.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Image_Line_Buffer00. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Image_Line_Buffer01. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Image_Line_Buffer10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Image_Line_Buffer11. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 788.102 ; gain = 437.184
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/Edge_Check/Edge_Check.srcs/sources_1/new/Edge_Check.v:58]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/Edge_Check/Edge_Check.srcs/sources_1/new/Edge_Check.v:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 788.102 ; gain = 437.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Edge_Check 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
Module Delay_Signal 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP Binary_Data_Out3, operation Mode is: A*B.
DSP Report: operator Binary_Data_Out3 is absorbed into DSP Binary_Data_Out3.
DSP Report: Generating DSP Binary_Data_Out2, operation Mode is: C+A*B.
DSP Report: operator Binary_Data_Out2 is absorbed into DSP Binary_Data_Out2.
DSP Report: operator Binary_Data_Out3 is absorbed into DSP Binary_Data_Out2.
WARNING: [Synth 8-3917] design Edge_Check has port Delay_Num[2] driven by constant 0
WARNING: [Synth 8-3917] design Edge_Check has port Delay_Num[1] driven by constant 1
WARNING: [Synth 8-3917] design Edge_Check has port Delay_Num[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (Delay_De/Signal_Buffer_reg[7]) is unused and will be removed from module Edge_Check.
WARNING: [Synth 8-3332] Sequential element (Delay_De/Signal_Buffer_reg[6]) is unused and will be removed from module Edge_Check.
WARNING: [Synth 8-3332] Sequential element (Delay_De/Signal_Buffer_reg[5]) is unused and will be removed from module Edge_Check.
WARNING: [Synth 8-3332] Sequential element (Delay_De/Signal_Buffer_reg[4]) is unused and will be removed from module Edge_Check.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 788.102 ; gain = 437.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Edge_Check  | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Edge_Check  | C+A*B       | 11     | 11     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 848.984 ; gain = 498.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 849.133 ; gain = 498.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 861.582 ; gain = 510.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 861.582 ; gain = 510.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 861.582 ; gain = 510.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 861.582 ; gain = 510.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 861.582 ; gain = 510.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 861.582 ; gain = 510.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 861.582 ; gain = 510.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Shift_Line    |         4|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |Shift_Line    |     1|
|2     |Shift_Line__1 |     1|
|3     |Shift_Line__2 |     1|
|4     |Shift_Line__3 |     1|
|5     |BUFG          |     1|
|6     |CARRY4        |    41|
|7     |DSP48E1       |     1|
|8     |DSP48E1_1     |     1|
|9     |LUT1          |    17|
|10    |LUT2          |    61|
|11    |LUT3          |    57|
|12    |LUT4          |    61|
|13    |LUT5          |    10|
|14    |LUT6          |    22|
|15    |FDCE          |    76|
|16    |IBUF          |    19|
|17    |OBUF          |    27|
+------+--------------+------+

Report Instance Areas: 
+------+-----------+-------------+------+
|      |Instance   |Module       |Cells |
+------+-----------+-------------+------+
|1     |top        |             |   426|
|2     |  Delay_De |Delay_Signal |     6|
+------+-----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 861.582 ; gain = 510.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 861.582 ; gain = 226.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 861.582 ; gain = 510.664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 861.582 ; gain = 522.508
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Image-Process-IP/Edge_Check/Edge_Check.runs/synth_1/Edge_Check.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Edge_Check_utilization_synth.rpt -pb Edge_Check_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 861.582 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 15:01:33 2019...
