entity PortaOr4 is
	port(a, b, c, d : int bit; saida : out bit);
end PortaOr3;

architecture main of PortaOr4 is
begin 
	saida <= a or b or c or d;
end architecture main;