//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31057947
// Cuda compilation tools, release 11.6, V11.6.124
// Based on NVVM 7.0.1
//

.version 7.6
.target sm_52
.address_size 64

	// .globl	_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
;
// _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives has been demoted
.global .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};
.global .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_(
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_0,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_1,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_2,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_3,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_4,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_5,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_6,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_7,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_8,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_9,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_10,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_11,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_12,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_13,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_14,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_15,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_16,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_17,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_18,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_19,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_20,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_21,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_22,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_23,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_24,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_25,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_26,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_27,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_28,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_29,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_30,
	.param .f64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_31,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_32,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_33,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_34,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_35,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_36,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_37,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_38,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_39,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_40,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_41,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_42,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_43,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_44,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_45,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_46,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_47
)
{
	.local .align 16 .b8 	__local_depot0[352];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<298>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<866>;
	.reg .f64 	%fd<2227>;
	.reg .b64 	%rd<588>;
	// demoted variable
	.shared .align 8 .b8 _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives[20736];

	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r326, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_4];
	ld.param.u32 	%r327, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_5];
	ld.param.u64 	%rd88, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_8];
	ld.param.u64 	%rd98, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_28];
	ld.param.f64 	%fd656, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_31];
	ld.param.u32 	%r332, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_45];
	ld.param.u64 	%rd108, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_46];
	ld.param.u64 	%rd109, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_47];
	add.u64 	%rd110, %SP, 32;
	add.u64 	%rd1, %SPL, 32;
	add.u64 	%rd119, %SP, 104;
	add.u64 	%rd10, %SPL, 104;
	add.u64 	%rd126, %SP, 0;
	add.u64 	%rd17, %SPL, 0;
	add.u64 	%rd127, %SP, 24;
	add.u64 	%rd18, %SPL, 24;
	add.u64 	%rd44, %SPL, 128;
	add.u64 	%rd45, %SPL, 140;
	add.u64 	%rd46, %SPL, 256;
	add.u64 	%rd47, %SPL, 280;
	mov.u32 	%r1, %tid.x;
	setp.lt.s32 	%p9, %r332, 1;
	@%p9 bra 	$L__BB0_7;

	mul.lo.s32 	%r2, %r1, %r332;
	and.b32  	%r775, %r332, 3;
	add.s32 	%r334, %r332, -1;
	setp.lt.u32 	%p10, %r334, 3;
	mov.u32 	%r773, 0;
	@%p10 bra 	$L__BB0_4;

	sub.s32 	%r772, %r332, %r775;
	mov.u64 	%rd157, 0;

$L__BB0_3:
	add.s32 	%r336, %r773, %r2;
	shl.b32 	%r337, %r336, 3;
	mov.u32 	%r338, _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives;
	add.s32 	%r339, %r338, %r337;
	st.shared.u64 	[%r339], %rd157;
	st.shared.u64 	[%r339+8], %rd157;
	st.shared.u64 	[%r339+16], %rd157;
	st.shared.u64 	[%r339+24], %rd157;
	add.s32 	%r773, %r773, 4;
	add.s32 	%r772, %r772, -4;
	setp.ne.s32 	%p11, %r772, 0;
	@%p11 bra 	$L__BB0_3;

$L__BB0_4:
	setp.eq.s32 	%p12, %r775, 0;
	@%p12 bra 	$L__BB0_7;

	mov.u32 	%r342, _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives;
	mov.u64 	%rd158, 0;

$L__BB0_6:
	.pragma "nounroll";
	add.s32 	%r340, %r773, %r2;
	shl.b32 	%r341, %r340, 3;
	add.s32 	%r343, %r342, %r341;
	st.shared.u64 	[%r343], %rd158;
	add.s32 	%r773, %r773, 1;
	add.s32 	%r775, %r775, -1;
	setp.ne.s32 	%p13, %r775, 0;
	@%p13 bra 	$L__BB0_6;

$L__BB0_7:
	cvt.rn.f64.s32 	%fd657, %r327;
	cvt.rn.f64.s32 	%fd658, %r326;
	div.rn.f64 	%fd659, %fd658, %fd657;
	cvt.rpi.f64.f64 	%fd660, %fd659;
	cvt.rzi.s32.f64 	%r14, %fd660;
	setp.lt.s32 	%p14, %r14, 1;
	@%p14 bra 	$L__BB0_383;

	mul.f64 	%fd1, %fd656, 0dBFE0000000000000;
	mov.u32 	%r776, 0;
	cvta.to.global.u64 	%rd211, %rd88;
	cvta.to.global.u64 	%rd219, %rd108;
	cvta.to.global.u64 	%rd222, %rd109;
	cvta.to.global.u64 	%rd75, %rd98;

$L__BB0_9:
	mov.u32 	%r755, %ntid.x;
	ld.param.u32 	%r754, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_4];
	mov.u32 	%r346, %ctaid.x;
	mad.lo.s32 	%r348, %r346, %r755, %r1;
	mad.lo.s32 	%r16, %r14, %r348, %r776;
	setp.ge.s32 	%p15, %r16, %r754;
	@%p15 bra 	$L__BB0_383;

	ld.param.u64 	%rd568, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_33];
	add.u64 	%rd566, %SPL, 240;
	ld.param.u32 	%r759, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_20];
	ld.param.u32 	%r758, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_17];
	ld.param.u32 	%r757, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_14];
	ld.param.u32 	%r756, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_11];
	ld.param.u64 	%rd565, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_19];
	ld.param.u64 	%rd564, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_16];
	add.u64 	%rd562, %SPL, 208;
	ld.param.u64 	%rd561, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_13];
	ld.param.u64 	%rd560, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_10];
	ld.param.u64 	%rd559, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_18];
	ld.param.u64 	%rd558, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_15];
	add.u64 	%rd556, %SPL, 176;
	ld.param.u64 	%rd555, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_12];
	ld.param.u64 	%rd554, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_9];
	ld.param.u64 	%rd553, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_37];
	ld.param.u64 	%rd552, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_36];
	add.u64 	%rd550, %SPL, 164;
	add.u64 	%rd548, %SPL, 152;
	ld.param.u64 	%rd547, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_32];
	ld.param.u64 	%rd546, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_34];
	ld.param.u64 	%rd545, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_35];
	ld.param.u64 	%rd544, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_7];
	ld.param.u64 	%rd543, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_6];
	mul.wide.s32 	%rd204, %r16, 2;
	add.s64 	%rd164, %rd543, %rd204;
	// begin inline asm
	ld.global.nc.u16 %rs3, [%rd164];
	// end inline asm
	add.s64 	%rd165, %rd544, %rd204;
	// begin inline asm
	ld.global.nc.u16 %rs4, [%rd165];
	// end inline asm
	cvt.u32.u16 	%r361, %rs3;
	mul.wide.u32 	%rd205, %r361, 8;
	add.s64 	%rd166, %rd545, %rd205;
	// begin inline asm
	ld.global.nc.f64 %fd661, [%rd166];
	// end inline asm
	cvt.u32.u16 	%r362, %rs4;
	mul.wide.u32 	%rd206, %r362, 8;
	add.s64 	%rd167, %rd545, %rd206;
	// begin inline asm
	ld.global.nc.f64 %fd662, [%rd167];
	// end inline asm
	mul.wide.u16 	%r363, %rs3, 3;
	mul.wide.u32 	%rd207, %r363, 8;
	add.s64 	%rd168, %rd546, %rd207;
	// begin inline asm
	ld.global.nc.f64 %fd663, [%rd168];
	// end inline asm
	add.s64 	%rd169, %rd168, 8;
	// begin inline asm
	ld.global.nc.f64 %fd664, [%rd169];
	// end inline asm
	add.s64 	%rd170, %rd168, 16;
	// begin inline asm
	ld.global.nc.f64 %fd665, [%rd170];
	// end inline asm
	mul.wide.u16 	%r364, %rs4, 3;
	mul.wide.u32 	%rd208, %r364, 8;
	add.s64 	%rd171, %rd546, %rd208;
	// begin inline asm
	ld.global.nc.f64 %fd666, [%rd171];
	// end inline asm
	add.s64 	%rd172, %rd171, 8;
	// begin inline asm
	ld.global.nc.f64 %fd667, [%rd172];
	// end inline asm
	add.s64 	%rd173, %rd171, 16;
	// begin inline asm
	ld.global.nc.f64 %fd668, [%rd173];
	// end inline asm
	mul.wide.s32 	%rd209, %r363, 4;
	add.s64 	%rd174, %rd547, %rd209;
	// begin inline asm
	ld.global.nc.s32 %r349, [%rd174];
	// end inline asm
	add.s64 	%rd175, %rd174, 4;
	// begin inline asm
	ld.global.nc.s32 %r350, [%rd175];
	// end inline asm
	add.s64 	%rd176, %rd174, 8;
	// begin inline asm
	ld.global.nc.s32 %r351, [%rd176];
	// end inline asm
	mul.wide.s32 	%rd210, %r364, 4;
	add.s64 	%rd177, %rd547, %rd210;
	// begin inline asm
	ld.global.nc.s32 %r352, [%rd177];
	// end inline asm
	add.s64 	%rd178, %rd177, 4;
	// begin inline asm
	ld.global.nc.s32 %r353, [%rd178];
	// end inline asm
	add.s64 	%rd179, %rd177, 8;
	// begin inline asm
	ld.global.nc.s32 %r354, [%rd179];
	// end inline asm
	st.local.u32 	[%rd548], %r349;
	st.local.u32 	[%rd548+4], %r350;
	st.local.u32 	[%rd548+8], %r351;
	st.local.u32 	[%rd550], %r352;
	st.local.u32 	[%rd550+4], %r353;
	st.local.u32 	[%rd550+8], %r354;
	add.s64 	%rd180, %rd552, %rd209;
	// begin inline asm
	ld.global.nc.s32 %r355, [%rd180];
	// end inline asm
	add.s64 	%rd181, %rd180, 4;
	// begin inline asm
	ld.global.nc.s32 %r356, [%rd181];
	// end inline asm
	add.s64 	%rd182, %rd180, 8;
	// begin inline asm
	ld.global.nc.s32 %r357, [%rd182];
	// end inline asm
	add.s64 	%rd183, %rd553, %rd210;
	// begin inline asm
	ld.global.nc.s32 %r358, [%rd183];
	// end inline asm
	add.s64 	%rd184, %rd183, 4;
	// begin inline asm
	ld.global.nc.s32 %r359, [%rd184];
	// end inline asm
	add.s64 	%rd185, %rd183, 8;
	// begin inline asm
	ld.global.nc.s32 %r360, [%rd185];
	// end inline asm
	st.local.v2.u64 	[%rd556], {%rd554, %rd555};
	st.local.v2.u64 	[%rd556+16], {%rd558, %rd559};
	st.local.v2.u64 	[%rd562], {%rd560, %rd561};
	st.local.v2.u64 	[%rd562+16], {%rd564, %rd565};
	st.local.v4.u32 	[%rd566], {%r756, %r757, %r758, %r759};
	mul.wide.s32 	%rd212, %r16, 4;
	add.s64 	%rd213, %rd211, %rd212;
	ld.global.u32 	%r365, [%rd213];
	mul.wide.s32 	%rd214, %r365, 8;
	add.s64 	%rd215, %rd556, %rd214;
	ld.local.u64 	%rd53, [%rd215];
	add.s64 	%rd216, %rd562, %rd214;
	ld.local.u64 	%rd54, [%rd216];
	mul.wide.s32 	%rd217, %r365, 4;
	add.s64 	%rd218, %rd566, %rd217;
	ld.local.u32 	%r17, [%rd218];
	mul.lo.s32 	%r366, %r16, 3;
	mul.wide.s32 	%rd220, %r366, 4;
	add.s64 	%rd221, %rd219, %rd220;
	add.s64 	%rd223, %rd222, %rd220;
	ld.global.u32 	%r367, [%rd223];
	ld.global.u32 	%r368, [%rd221];
	mul.wide.s32 	%rd224, %r368, 4;
	add.s64 	%rd225, %rd548, %rd224;
	ld.local.u32 	%r369, [%rd225];
	st.local.u32 	[%rd44], %r369;
	mul.wide.s32 	%rd226, %r367, 4;
	add.s64 	%rd227, %rd550, %rd226;
	ld.local.u32 	%r370, [%rd227];
	st.local.u32 	[%rd45], %r370;
	ld.global.u32 	%r371, [%rd223+4];
	ld.global.u32 	%r372, [%rd221+4];
	mul.wide.s32 	%rd228, %r372, 4;
	add.s64 	%rd229, %rd548, %rd228;
	ld.local.u32 	%r373, [%rd229];
	st.local.u32 	[%rd44+4], %r373;
	mul.wide.s32 	%rd230, %r371, 4;
	add.s64 	%rd231, %rd550, %rd230;
	ld.local.u32 	%r374, [%rd231];
	st.local.u32 	[%rd45+4], %r374;
	ld.global.u32 	%r375, [%rd223+8];
	ld.global.u32 	%r376, [%rd221+8];
	mul.wide.s32 	%rd232, %r376, 4;
	add.s64 	%rd233, %rd548, %rd232;
	ld.local.u32 	%r377, [%rd233];
	st.local.u32 	[%rd44+8], %r377;
	mul.wide.s32 	%rd234, %r375, 4;
	add.s64 	%rd235, %rd550, %rd234;
	ld.local.u32 	%r378, [%rd235];
	st.local.u32 	[%rd45+8], %r378;
	mul.lo.s32 	%r379, %r369, 3;
	mul.wide.s32 	%rd236, %r379, 8;
	add.s64 	%rd186, %rd568, %rd236;
	// begin inline asm
	ld.global.nc.f64 %fd669, [%rd186];
	// end inline asm
	add.s64 	%rd187, %rd186, 8;
	// begin inline asm
	ld.global.nc.f64 %fd670, [%rd187];
	// end inline asm
	add.s64 	%rd188, %rd186, 16;
	// begin inline asm
	ld.global.nc.f64 %fd671, [%rd188];
	// end inline asm
	mul.lo.s32 	%r380, %r373, 3;
	mul.wide.s32 	%rd237, %r380, 8;
	add.s64 	%rd189, %rd568, %rd237;
	// begin inline asm
	ld.global.nc.f64 %fd672, [%rd189];
	// end inline asm
	add.s64 	%rd190, %rd189, 8;
	// begin inline asm
	ld.global.nc.f64 %fd673, [%rd190];
	// end inline asm
	add.s64 	%rd191, %rd189, 16;
	// begin inline asm
	ld.global.nc.f64 %fd674, [%rd191];
	// end inline asm
	mul.lo.s32 	%r381, %r377, 3;
	mul.wide.s32 	%rd238, %r381, 8;
	add.s64 	%rd192, %rd568, %rd238;
	// begin inline asm
	ld.global.nc.f64 %fd675, [%rd192];
	// end inline asm
	add.s64 	%rd193, %rd192, 8;
	// begin inline asm
	ld.global.nc.f64 %fd676, [%rd193];
	// end inline asm
	add.s64 	%rd194, %rd192, 16;
	// begin inline asm
	ld.global.nc.f64 %fd677, [%rd194];
	// end inline asm
	mul.lo.s32 	%r382, %r370, 3;
	mul.wide.s32 	%rd239, %r382, 8;
	add.s64 	%rd195, %rd568, %rd239;
	// begin inline asm
	ld.global.nc.f64 %fd678, [%rd195];
	// end inline asm
	add.s64 	%rd196, %rd195, 8;
	// begin inline asm
	ld.global.nc.f64 %fd679, [%rd196];
	// end inline asm
	add.s64 	%rd197, %rd195, 16;
	// begin inline asm
	ld.global.nc.f64 %fd680, [%rd197];
	// end inline asm
	mul.lo.s32 	%r383, %r374, 3;
	mul.wide.s32 	%rd240, %r383, 8;
	add.s64 	%rd198, %rd568, %rd240;
	// begin inline asm
	ld.global.nc.f64 %fd681, [%rd198];
	// end inline asm
	add.s64 	%rd199, %rd198, 8;
	// begin inline asm
	ld.global.nc.f64 %fd682, [%rd199];
	// end inline asm
	add.s64 	%rd200, %rd198, 16;
	// begin inline asm
	ld.global.nc.f64 %fd683, [%rd200];
	// end inline asm
	mul.lo.s32 	%r384, %r378, 3;
	mul.wide.s32 	%rd241, %r384, 8;
	add.s64 	%rd201, %rd568, %rd241;
	// begin inline asm
	ld.global.nc.f64 %fd684, [%rd201];
	// end inline asm
	add.s64 	%rd202, %rd201, 8;
	// begin inline asm
	ld.global.nc.f64 %fd685, [%rd202];
	// end inline asm
	add.s64 	%rd203, %rd201, 16;
	// begin inline asm
	ld.global.nc.f64 %fd686, [%rd203];
	// end inline asm
	sub.f64 	%fd17, %fd672, %fd669;
	sub.f64 	%fd18, %fd673, %fd670;
	sub.f64 	%fd19, %fd674, %fd671;
	sub.f64 	%fd20, %fd675, %fd669;
	sub.f64 	%fd21, %fd676, %fd670;
	sub.f64 	%fd22, %fd677, %fd671;
	sub.f64 	%fd23, %fd681, %fd678;
	sub.f64 	%fd24, %fd682, %fd679;
	sub.f64 	%fd25, %fd683, %fd680;
	sub.f64 	%fd26, %fd684, %fd678;
	sub.f64 	%fd27, %fd685, %fd679;
	sub.f64 	%fd28, %fd686, %fd680;
	mul.f64 	%fd687, %fd19, %fd19;
	fma.rn.f64 	%fd688, %fd18, %fd18, %fd687;
	fma.rn.f64 	%fd689, %fd17, %fd17, %fd688;
	mul.f64 	%fd690, %fd19, %fd22;
	fma.rn.f64 	%fd691, %fd18, %fd21, %fd690;
	fma.rn.f64 	%fd692, %fd17, %fd20, %fd691;
	mul.f64 	%fd693, %fd22, %fd22;
	fma.rn.f64 	%fd694, %fd21, %fd21, %fd693;
	fma.rn.f64 	%fd695, %fd20, %fd20, %fd694;
	mul.f64 	%fd696, %fd25, %fd25;
	fma.rn.f64 	%fd697, %fd24, %fd24, %fd696;
	fma.rn.f64 	%fd698, %fd23, %fd23, %fd697;
	mul.f64 	%fd699, %fd25, %fd28;
	fma.rn.f64 	%fd700, %fd24, %fd27, %fd699;
	fma.rn.f64 	%fd701, %fd23, %fd26, %fd700;
	mul.f64 	%fd702, %fd28, %fd28;
	fma.rn.f64 	%fd703, %fd27, %fd27, %fd702;
	fma.rn.f64 	%fd704, %fd26, %fd26, %fd703;
	mul.f64 	%fd705, %fd689, %fd695;
	mul.f64 	%fd706, %fd692, %fd692;
	sub.f64 	%fd707, %fd705, %fd706;
	mul.f64 	%fd708, %fd698, %fd704;
	mul.f64 	%fd709, %fd701, %fd701;
	sub.f64 	%fd710, %fd708, %fd709;
	neg.f64 	%fd711, %fd692;
	neg.f64 	%fd712, %fd701;
	div.rn.f64 	%fd713, %fd695, %fd707;
	div.rn.f64 	%fd714, %fd711, %fd707;
	div.rn.f64 	%fd715, %fd689, %fd707;
	div.rn.f64 	%fd716, %fd704, %fd710;
	div.rn.f64 	%fd717, %fd712, %fd710;
	div.rn.f64 	%fd718, %fd698, %fd710;
	mul.f64 	%fd719, %fd20, %fd714;
	fma.rn.f64 	%fd29, %fd17, %fd713, %fd719;
	mul.f64 	%fd720, %fd21, %fd714;
	fma.rn.f64 	%fd30, %fd18, %fd713, %fd720;
	mul.f64 	%fd721, %fd22, %fd714;
	fma.rn.f64 	%fd31, %fd19, %fd713, %fd721;
	mul.f64 	%fd722, %fd20, %fd715;
	fma.rn.f64 	%fd32, %fd17, %fd714, %fd722;
	mul.f64 	%fd723, %fd21, %fd715;
	fma.rn.f64 	%fd33, %fd18, %fd714, %fd723;
	mul.f64 	%fd724, %fd22, %fd715;
	fma.rn.f64 	%fd34, %fd19, %fd714, %fd724;
	mul.f64 	%fd725, %fd26, %fd717;
	fma.rn.f64 	%fd35, %fd23, %fd716, %fd725;
	mul.f64 	%fd726, %fd27, %fd717;
	fma.rn.f64 	%fd36, %fd24, %fd716, %fd726;
	mul.f64 	%fd727, %fd28, %fd717;
	fma.rn.f64 	%fd37, %fd25, %fd716, %fd727;
	mul.f64 	%fd728, %fd26, %fd718;
	fma.rn.f64 	%fd38, %fd23, %fd717, %fd728;
	mul.f64 	%fd729, %fd27, %fd718;
	fma.rn.f64 	%fd39, %fd24, %fd717, %fd729;
	mul.f64 	%fd730, %fd28, %fd718;
	fma.rn.f64 	%fd40, %fd25, %fd717, %fd730;
	setp.lt.s32 	%p16, %r17, 1;
	@%p16 bra 	$L__BB0_382;

	mov.u32 	%r777, 0;

$L__BB0_12:
	shl.b32 	%r386, %r777, 2;
	mul.wide.s32 	%rd246, %r386, 8;
	add.s64 	%rd242, %rd54, %rd246;
	// begin inline asm
	ld.global.nc.f64 %fd731, [%rd242];
	// end inline asm
	or.b32  	%r387, %r386, 1;
	mul.wide.s32 	%rd247, %r387, 8;
	add.s64 	%rd243, %rd54, %rd247;
	// begin inline asm
	ld.global.nc.f64 %fd732, [%rd243];
	// end inline asm
	fma.rn.f64 	%fd735, %fd17, %fd731, %fd669;
	fma.rn.f64 	%fd41, %fd20, %fd732, %fd735;
	fma.rn.f64 	%fd736, %fd18, %fd731, %fd670;
	fma.rn.f64 	%fd42, %fd21, %fd732, %fd736;
	fma.rn.f64 	%fd737, %fd19, %fd731, %fd671;
	fma.rn.f64 	%fd43, %fd22, %fd732, %fd737;
	or.b32  	%r388, %r386, 2;
	mul.wide.s32 	%rd248, %r388, 8;
	add.s64 	%rd244, %rd54, %rd248;
	// begin inline asm
	ld.global.nc.f64 %fd733, [%rd244];
	// end inline asm
	or.b32  	%r389, %r386, 3;
	mul.wide.s32 	%rd249, %r389, 8;
	add.s64 	%rd245, %rd54, %rd249;
	// begin inline asm
	ld.global.nc.f64 %fd734, [%rd245];
	// end inline asm
	fma.rn.f64 	%fd738, %fd23, %fd733, %fd678;
	fma.rn.f64 	%fd44, %fd26, %fd734, %fd738;
	fma.rn.f64 	%fd739, %fd24, %fd733, %fd679;
	fma.rn.f64 	%fd45, %fd27, %fd734, %fd739;
	fma.rn.f64 	%fd740, %fd25, %fd733, %fd680;
	fma.rn.f64 	%fd46, %fd28, %fd734, %fd740;
	@%p9 bra 	$L__BB0_381;

	mul.wide.s32 	%rd250, %r777, 8;
	add.s64 	%rd59, %rd53, %rd250;
	mov.u32 	%r778, 0;

$L__BB0_14:
	sub.f64 	%fd2014, %fd46, %fd43;
	mul.f64 	%fd2013, %fd2014, %fd2014;
	sub.f64 	%fd2012, %fd45, %fd42;
	fma.rn.f64 	%fd2011, %fd2012, %fd2012, %fd2013;
	sub.f64 	%fd2010, %fd44, %fd41;
	fma.rn.f64 	%fd2009, %fd2010, %fd2010, %fd2011;
	ld.param.u64 	%rd569, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_44];
	// begin inline asm
	ld.global.nc.f64 %fd743, [%rd59];
	// end inline asm
	shl.b32 	%r395, %r778, 2;
	mul.wide.s32 	%rd257, %r395, 4;
	add.s64 	%rd252, %rd569, %rd257;
	// begin inline asm
	ld.global.nc.s32 %r391, [%rd252];
	// end inline asm
	or.b32  	%r396, %r395, 1;
	mul.wide.s32 	%rd258, %r396, 4;
	add.s64 	%rd253, %rd569, %rd258;
	// begin inline asm
	ld.global.nc.s32 %r392, [%rd253];
	// end inline asm
	or.b32  	%r397, %r395, 2;
	mul.wide.s32 	%rd259, %r397, 4;
	add.s64 	%rd254, %rd569, %rd259;
	// begin inline asm
	ld.global.nc.s32 %r393, [%rd254];
	// end inline asm
	or.b32  	%r398, %r395, 3;
	mul.wide.s32 	%rd260, %r398, 4;
	add.s64 	%rd255, %rd569, %rd260;
	// begin inline asm
	ld.global.nc.s32 %r394, [%rd255];
	// end inline asm
	sqrt.rn.f64 	%fd52, %fd2009;
	mov.u64 	%rd261, 0;
	st.local.u64 	[%rd1], %rd261;
	st.local.u64 	[%rd1+8], %rd261;
	st.local.u64 	[%rd1+16], %rd261;
	cvt.rn.f64.s32 	%fd53, %r391;
	mul.f64 	%fd2053, %fd41, %fd53;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r399, %temp}, %fd2053;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r779}, %fd2053;
	}
	and.b32  	%r400, %r779, 2147483647;
	setp.ne.s32 	%p18, %r400, 2146435072;
	setp.ne.s32 	%p19, %r399, 0;
	or.pred  	%p20, %p19, %p18;
	@%p20 bra 	$L__BB0_16;

	mov.f64 	%fd744, 0d0000000000000000;
	mul.rn.f64 	%fd2053, %fd2053, %fd744;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r779}, %fd2053;
	}

$L__BB0_16:
	mul.f64 	%fd745, %fd2053, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r780, %fd745;
	st.local.u32 	[%rd17], %r780;
	cvt.rn.f64.s32 	%fd746, %r780;
	neg.f64 	%fd747, %fd746;
	mov.f64 	%fd748, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd749, %fd747, %fd748, %fd2053;
	mov.f64 	%fd750, 0d3C91A62633145C00;
	fma.rn.f64 	%fd751, %fd747, %fd750, %fd749;
	mov.f64 	%fd752, 0d397B839A252049C0;
	fma.rn.f64 	%fd2054, %fd747, %fd752, %fd751;
	and.b32  	%r401, %r779, 2145386496;
	setp.lt.u32 	%p21, %r401, 1105199104;
	@%p21 bra 	$L__BB0_18;

	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2053;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd126;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2054, [retval0+0];
	} // callseq 0
	ld.local.u32 	%r780, [%rd17];

$L__BB0_18:
	add.s32 	%r29, %r780, 1;
	and.b32  	%r402, %r29, 1;
	shl.b32 	%r403, %r29, 3;
	and.b32  	%r404, %r403, 8;
	setp.eq.s32 	%p22, %r402, 0;
	selp.f64 	%fd753, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p22;
	mul.wide.s32 	%rd266, %r404, 8;
	mov.u64 	%rd267, __cudart_sin_cos_coeffs;
	add.s64 	%rd268, %rd267, %rd266;
	ld.global.nc.f64 	%fd754, [%rd268+8];
	mul.rn.f64 	%fd60, %fd2054, %fd2054;
	fma.rn.f64 	%fd755, %fd753, %fd60, %fd754;
	ld.global.nc.f64 	%fd756, [%rd268+16];
	fma.rn.f64 	%fd757, %fd755, %fd60, %fd756;
	ld.global.nc.f64 	%fd758, [%rd268+24];
	fma.rn.f64 	%fd759, %fd757, %fd60, %fd758;
	ld.global.nc.f64 	%fd760, [%rd268+32];
	fma.rn.f64 	%fd761, %fd759, %fd60, %fd760;
	ld.global.nc.f64 	%fd762, [%rd268+40];
	fma.rn.f64 	%fd763, %fd761, %fd60, %fd762;
	ld.global.nc.f64 	%fd764, [%rd268+48];
	fma.rn.f64 	%fd61, %fd763, %fd60, %fd764;
	fma.rn.f64 	%fd2056, %fd61, %fd2054, %fd2054;
	@%p22 bra 	$L__BB0_20;

	mov.f64 	%fd765, 0d3FF0000000000000;
	fma.rn.f64 	%fd2056, %fd61, %fd60, %fd765;

$L__BB0_20:
	and.b32  	%r405, %r29, 2;
	setp.eq.s32 	%p23, %r405, 0;
	@%p23 bra 	$L__BB0_22;

	mov.f64 	%fd766, 0d0000000000000000;
	mov.f64 	%fd767, 0dBFF0000000000000;
	fma.rn.f64 	%fd2056, %fd2056, %fd767, %fd766;

$L__BB0_22:
	cvt.rn.f64.s32 	%fd67, %r392;
	mul.f64 	%fd2057, %fd42, %fd67;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r406, %temp}, %fd2057;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r781}, %fd2057;
	}
	and.b32  	%r407, %r781, 2147483647;
	setp.ne.s32 	%p24, %r407, 2146435072;
	setp.ne.s32 	%p25, %r406, 0;
	or.pred  	%p26, %p25, %p24;
	@%p26 bra 	$L__BB0_24;

	mov.f64 	%fd768, 0d0000000000000000;
	mul.rn.f64 	%fd2057, %fd2057, %fd768;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r781}, %fd2057;
	}

$L__BB0_24:
	mul.f64 	%fd769, %fd2057, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r782, %fd769;
	st.local.u32 	[%rd17], %r782;
	cvt.rn.f64.s32 	%fd770, %r782;
	neg.f64 	%fd771, %fd770;
	fma.rn.f64 	%fd773, %fd771, %fd748, %fd2057;
	fma.rn.f64 	%fd775, %fd771, %fd750, %fd773;
	fma.rn.f64 	%fd2058, %fd771, %fd752, %fd775;
	and.b32  	%r408, %r781, 2145386496;
	setp.lt.u32 	%p27, %r408, 1105199104;
	@%p27 bra 	$L__BB0_26;

	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2057;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd126;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2058, [retval0+0];
	} // callseq 1
	ld.local.u32 	%r782, [%rd17];

$L__BB0_26:
	add.s32 	%r36, %r782, 1;
	and.b32  	%r409, %r36, 1;
	shl.b32 	%r410, %r36, 3;
	and.b32  	%r411, %r410, 8;
	setp.eq.s32 	%p28, %r409, 0;
	selp.f64 	%fd777, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p28;
	mul.wide.s32 	%rd273, %r411, 8;
	add.s64 	%rd275, %rd267, %rd273;
	ld.global.nc.f64 	%fd778, [%rd275+8];
	mul.rn.f64 	%fd74, %fd2058, %fd2058;
	fma.rn.f64 	%fd779, %fd777, %fd74, %fd778;
	ld.global.nc.f64 	%fd780, [%rd275+16];
	fma.rn.f64 	%fd781, %fd779, %fd74, %fd780;
	ld.global.nc.f64 	%fd782, [%rd275+24];
	fma.rn.f64 	%fd783, %fd781, %fd74, %fd782;
	ld.global.nc.f64 	%fd784, [%rd275+32];
	fma.rn.f64 	%fd785, %fd783, %fd74, %fd784;
	ld.global.nc.f64 	%fd786, [%rd275+40];
	fma.rn.f64 	%fd787, %fd785, %fd74, %fd786;
	ld.global.nc.f64 	%fd788, [%rd275+48];
	fma.rn.f64 	%fd75, %fd787, %fd74, %fd788;
	fma.rn.f64 	%fd2060, %fd75, %fd2058, %fd2058;
	@%p28 bra 	$L__BB0_28;

	mov.f64 	%fd789, 0d3FF0000000000000;
	fma.rn.f64 	%fd2060, %fd75, %fd74, %fd789;

$L__BB0_28:
	and.b32  	%r412, %r36, 2;
	setp.eq.s32 	%p29, %r412, 0;
	@%p29 bra 	$L__BB0_30;

	mov.f64 	%fd790, 0d0000000000000000;
	mov.f64 	%fd791, 0dBFF0000000000000;
	fma.rn.f64 	%fd2060, %fd2060, %fd791, %fd790;

$L__BB0_30:
	mul.f64 	%fd81, %fd2056, %fd2060;
	cvt.rn.f64.s32 	%fd82, %r393;
	mul.f64 	%fd2061, %fd43, %fd82;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r413, %temp}, %fd2061;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r783}, %fd2061;
	}
	and.b32  	%r414, %r783, 2147483647;
	setp.ne.s32 	%p30, %r414, 2146435072;
	setp.ne.s32 	%p31, %r413, 0;
	or.pred  	%p32, %p31, %p30;
	@%p32 bra 	$L__BB0_32;

	mov.f64 	%fd792, 0d0000000000000000;
	mul.rn.f64 	%fd2061, %fd2061, %fd792;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r783}, %fd2061;
	}

$L__BB0_32:
	mul.f64 	%fd793, %fd2061, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r784, %fd793;
	st.local.u32 	[%rd10], %r784;
	cvt.rn.f64.s32 	%fd794, %r784;
	neg.f64 	%fd795, %fd794;
	fma.rn.f64 	%fd797, %fd795, %fd748, %fd2061;
	fma.rn.f64 	%fd799, %fd795, %fd750, %fd797;
	fma.rn.f64 	%fd2062, %fd795, %fd752, %fd799;
	and.b32  	%r415, %r783, 2145386496;
	setp.lt.u32 	%p33, %r415, 1105199104;
	@%p33 bra 	$L__BB0_34;

	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2061;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2062, [retval0+0];
	} // callseq 2
	ld.local.u32 	%r784, [%rd10];

$L__BB0_34:
	add.s32 	%r43, %r784, 1;
	and.b32  	%r416, %r43, 1;
	shl.b32 	%r417, %r43, 3;
	and.b32  	%r418, %r417, 8;
	setp.eq.s32 	%p34, %r416, 0;
	selp.f64 	%fd801, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p34;
	mul.wide.s32 	%rd280, %r418, 8;
	add.s64 	%rd282, %rd267, %rd280;
	ld.global.nc.f64 	%fd802, [%rd282+8];
	mul.rn.f64 	%fd89, %fd2062, %fd2062;
	fma.rn.f64 	%fd803, %fd801, %fd89, %fd802;
	ld.global.nc.f64 	%fd804, [%rd282+16];
	fma.rn.f64 	%fd805, %fd803, %fd89, %fd804;
	ld.global.nc.f64 	%fd806, [%rd282+24];
	fma.rn.f64 	%fd807, %fd805, %fd89, %fd806;
	ld.global.nc.f64 	%fd808, [%rd282+32];
	fma.rn.f64 	%fd809, %fd807, %fd89, %fd808;
	ld.global.nc.f64 	%fd810, [%rd282+40];
	fma.rn.f64 	%fd811, %fd809, %fd89, %fd810;
	ld.global.nc.f64 	%fd812, [%rd282+48];
	fma.rn.f64 	%fd90, %fd811, %fd89, %fd812;
	fma.rn.f64 	%fd2064, %fd90, %fd2062, %fd2062;
	@%p34 bra 	$L__BB0_36;

	mov.f64 	%fd813, 0d3FF0000000000000;
	fma.rn.f64 	%fd2064, %fd90, %fd89, %fd813;

$L__BB0_36:
	and.b32  	%r419, %r43, 2;
	setp.eq.s32 	%p35, %r419, 0;
	@%p35 bra 	$L__BB0_38;

	mov.f64 	%fd814, 0d0000000000000000;
	mov.f64 	%fd815, 0dBFF0000000000000;
	fma.rn.f64 	%fd2064, %fd2064, %fd815, %fd814;

$L__BB0_38:
	mov.u64 	%rd583, 0;
	cvt.s64.s32 	%rd66, %r394;
	mul.wide.s32 	%rd286, %r394, 8;
	add.s64 	%rd287, %rd1, %rd286;
	mul.f64 	%fd816, %fd81, %fd2064;
	st.local.f64 	[%rd287], %fd816;
	st.local.u64 	[%rd17], %rd583;
	st.local.u64 	[%rd17+8], %rd583;
	st.local.u64 	[%rd17+16], %rd583;
	mul.f64 	%fd2065, %fd44, %fd53;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r420, %temp}, %fd2065;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r785}, %fd2065;
	}
	and.b32  	%r421, %r785, 2147483647;
	setp.ne.s32 	%p36, %r421, 2146435072;
	setp.ne.s32 	%p37, %r420, 0;
	or.pred  	%p38, %p37, %p36;
	@%p38 bra 	$L__BB0_40;

	mov.f64 	%fd817, 0d0000000000000000;
	mul.rn.f64 	%fd2065, %fd2065, %fd817;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r785}, %fd2065;
	}

$L__BB0_40:
	mul.f64 	%fd818, %fd2065, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r786, %fd818;
	st.local.u32 	[%rd10], %r786;
	cvt.rn.f64.s32 	%fd819, %r786;
	neg.f64 	%fd820, %fd819;
	fma.rn.f64 	%fd822, %fd820, %fd748, %fd2065;
	fma.rn.f64 	%fd824, %fd820, %fd750, %fd822;
	fma.rn.f64 	%fd2066, %fd820, %fd752, %fd824;
	and.b32  	%r422, %r785, 2145386496;
	setp.lt.u32 	%p39, %r422, 1105199104;
	@%p39 bra 	$L__BB0_42;

	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2065;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2066, [retval0+0];
	} // callseq 3
	ld.local.u32 	%r786, [%rd10];

$L__BB0_42:
	add.s32 	%r50, %r786, 1;
	and.b32  	%r423, %r50, 1;
	shl.b32 	%r424, %r50, 3;
	and.b32  	%r425, %r424, 8;
	setp.eq.s32 	%p40, %r423, 0;
	selp.f64 	%fd826, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p40;
	mul.wide.s32 	%rd293, %r425, 8;
	add.s64 	%rd295, %rd267, %rd293;
	ld.global.nc.f64 	%fd827, [%rd295+8];
	mul.rn.f64 	%fd102, %fd2066, %fd2066;
	fma.rn.f64 	%fd828, %fd826, %fd102, %fd827;
	ld.global.nc.f64 	%fd829, [%rd295+16];
	fma.rn.f64 	%fd830, %fd828, %fd102, %fd829;
	ld.global.nc.f64 	%fd831, [%rd295+24];
	fma.rn.f64 	%fd832, %fd830, %fd102, %fd831;
	ld.global.nc.f64 	%fd833, [%rd295+32];
	fma.rn.f64 	%fd834, %fd832, %fd102, %fd833;
	ld.global.nc.f64 	%fd835, [%rd295+40];
	fma.rn.f64 	%fd836, %fd834, %fd102, %fd835;
	ld.global.nc.f64 	%fd837, [%rd295+48];
	fma.rn.f64 	%fd103, %fd836, %fd102, %fd837;
	fma.rn.f64 	%fd2068, %fd103, %fd2066, %fd2066;
	@%p40 bra 	$L__BB0_44;

	mov.f64 	%fd838, 0d3FF0000000000000;
	fma.rn.f64 	%fd2068, %fd103, %fd102, %fd838;

$L__BB0_44:
	and.b32  	%r426, %r50, 2;
	setp.eq.s32 	%p41, %r426, 0;
	@%p41 bra 	$L__BB0_46;

	mov.f64 	%fd839, 0d0000000000000000;
	mov.f64 	%fd840, 0dBFF0000000000000;
	fma.rn.f64 	%fd2068, %fd2068, %fd840, %fd839;

$L__BB0_46:
	mul.f64 	%fd2069, %fd45, %fd67;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r427, %temp}, %fd2069;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r787}, %fd2069;
	}
	and.b32  	%r428, %r787, 2147483647;
	setp.ne.s32 	%p42, %r428, 2146435072;
	setp.ne.s32 	%p43, %r427, 0;
	or.pred  	%p44, %p43, %p42;
	@%p44 bra 	$L__BB0_48;

	mov.f64 	%fd841, 0d0000000000000000;
	mul.rn.f64 	%fd2069, %fd2069, %fd841;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r787}, %fd2069;
	}

$L__BB0_48:
	mul.f64 	%fd842, %fd2069, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r788, %fd842;
	st.local.u32 	[%rd10], %r788;
	cvt.rn.f64.s32 	%fd843, %r788;
	neg.f64 	%fd844, %fd843;
	fma.rn.f64 	%fd846, %fd844, %fd748, %fd2069;
	fma.rn.f64 	%fd848, %fd844, %fd750, %fd846;
	fma.rn.f64 	%fd2070, %fd844, %fd752, %fd848;
	and.b32  	%r429, %r787, 2145386496;
	setp.lt.u32 	%p45, %r429, 1105199104;
	@%p45 bra 	$L__BB0_50;

	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2069;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2070, [retval0+0];
	} // callseq 4
	ld.local.u32 	%r788, [%rd10];

$L__BB0_50:
	add.s32 	%r57, %r788, 1;
	and.b32  	%r430, %r57, 1;
	shl.b32 	%r431, %r57, 3;
	and.b32  	%r432, %r431, 8;
	setp.eq.s32 	%p46, %r430, 0;
	selp.f64 	%fd850, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p46;
	mul.wide.s32 	%rd300, %r432, 8;
	add.s64 	%rd302, %rd267, %rd300;
	ld.global.nc.f64 	%fd851, [%rd302+8];
	mul.rn.f64 	%fd115, %fd2070, %fd2070;
	fma.rn.f64 	%fd852, %fd850, %fd115, %fd851;
	ld.global.nc.f64 	%fd853, [%rd302+16];
	fma.rn.f64 	%fd854, %fd852, %fd115, %fd853;
	ld.global.nc.f64 	%fd855, [%rd302+24];
	fma.rn.f64 	%fd856, %fd854, %fd115, %fd855;
	ld.global.nc.f64 	%fd857, [%rd302+32];
	fma.rn.f64 	%fd858, %fd856, %fd115, %fd857;
	ld.global.nc.f64 	%fd859, [%rd302+40];
	fma.rn.f64 	%fd860, %fd858, %fd115, %fd859;
	ld.global.nc.f64 	%fd861, [%rd302+48];
	fma.rn.f64 	%fd116, %fd860, %fd115, %fd861;
	fma.rn.f64 	%fd2072, %fd116, %fd2070, %fd2070;
	@%p46 bra 	$L__BB0_52;

	mov.f64 	%fd862, 0d3FF0000000000000;
	fma.rn.f64 	%fd2072, %fd116, %fd115, %fd862;

$L__BB0_52:
	and.b32  	%r433, %r57, 2;
	setp.eq.s32 	%p47, %r433, 0;
	@%p47 bra 	$L__BB0_54;

	mov.f64 	%fd863, 0d0000000000000000;
	mov.f64 	%fd864, 0dBFF0000000000000;
	fma.rn.f64 	%fd2072, %fd2072, %fd864, %fd863;

$L__BB0_54:
	mul.f64 	%fd122, %fd2068, %fd2072;
	mul.f64 	%fd2073, %fd46, %fd82;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r434, %temp}, %fd2073;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r789}, %fd2073;
	}
	and.b32  	%r435, %r789, 2147483647;
	setp.ne.s32 	%p48, %r435, 2146435072;
	setp.ne.s32 	%p49, %r434, 0;
	or.pred  	%p50, %p49, %p48;
	@%p50 bra 	$L__BB0_56;

	mov.f64 	%fd865, 0d0000000000000000;
	mul.rn.f64 	%fd2073, %fd2073, %fd865;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r789}, %fd2073;
	}

$L__BB0_56:
	mul.f64 	%fd866, %fd2073, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r790, %fd866;
	st.local.u32 	[%rd10], %r790;
	cvt.rn.f64.s32 	%fd867, %r790;
	neg.f64 	%fd868, %fd867;
	fma.rn.f64 	%fd870, %fd868, %fd748, %fd2073;
	fma.rn.f64 	%fd872, %fd868, %fd750, %fd870;
	fma.rn.f64 	%fd2074, %fd868, %fd752, %fd872;
	and.b32  	%r436, %r789, 2145386496;
	setp.lt.u32 	%p51, %r436, 1105199104;
	@%p51 bra 	$L__BB0_58;

	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2073;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2074, [retval0+0];
	} // callseq 5
	ld.local.u32 	%r790, [%rd10];

$L__BB0_58:
	add.s32 	%r64, %r790, 1;
	and.b32  	%r437, %r64, 1;
	shl.b32 	%r438, %r64, 3;
	and.b32  	%r439, %r438, 8;
	setp.eq.s32 	%p52, %r437, 0;
	selp.f64 	%fd874, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p52;
	mul.wide.s32 	%rd307, %r439, 8;
	add.s64 	%rd309, %rd267, %rd307;
	ld.global.nc.f64 	%fd875, [%rd309+8];
	mul.rn.f64 	%fd129, %fd2074, %fd2074;
	fma.rn.f64 	%fd876, %fd874, %fd129, %fd875;
	ld.global.nc.f64 	%fd877, [%rd309+16];
	fma.rn.f64 	%fd878, %fd876, %fd129, %fd877;
	ld.global.nc.f64 	%fd879, [%rd309+24];
	fma.rn.f64 	%fd880, %fd878, %fd129, %fd879;
	ld.global.nc.f64 	%fd881, [%rd309+32];
	fma.rn.f64 	%fd882, %fd880, %fd129, %fd881;
	ld.global.nc.f64 	%fd883, [%rd309+40];
	fma.rn.f64 	%fd884, %fd882, %fd129, %fd883;
	ld.global.nc.f64 	%fd885, [%rd309+48];
	fma.rn.f64 	%fd130, %fd884, %fd129, %fd885;
	fma.rn.f64 	%fd2076, %fd130, %fd2074, %fd2074;
	@%p52 bra 	$L__BB0_60;

	mov.f64 	%fd886, 0d3FF0000000000000;
	fma.rn.f64 	%fd2076, %fd130, %fd129, %fd886;

$L__BB0_60:
	and.b32  	%r440, %r64, 2;
	setp.eq.s32 	%p53, %r440, 0;
	@%p53 bra 	$L__BB0_62;

	mov.f64 	%fd887, 0d0000000000000000;
	mov.f64 	%fd888, 0dBFF0000000000000;
	fma.rn.f64 	%fd2076, %fd2076, %fd888, %fd887;

$L__BB0_62:
	add.f64 	%fd2049, %fd661, %fd661;
	add.f64 	%fd2029, %fd662, %fd662;
	sub.f64 	%fd2028, %fd44, %fd41;
	sub.f64 	%fd2027, %fd45, %fd42;
	sub.f64 	%fd2026, %fd46, %fd43;
	cvt.u32.u16 	%r760, %rs3;
	mul.wide.u32 	%rd572, %r760, 8;
	ld.param.u64 	%rd571, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_29];
	ld.param.u64 	%rd570, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_30];
	shl.b64 	%rd312, %rd66, 3;
	add.s64 	%rd313, %rd17, %rd312;
	mul.f64 	%fd889, %fd122, %fd2076;
	st.local.f64 	[%rd313], %fd889;
	ld.local.f64 	%fd890, [%rd17];
	ld.local.f64 	%fd891, [%rd1];
	sub.f64 	%fd892, %fd891, %fd890;
	ld.local.f64 	%fd893, [%rd17+8];
	ld.local.f64 	%fd894, [%rd1+8];
	sub.f64 	%fd895, %fd894, %fd893;
	ld.local.f64 	%fd896, [%rd17+16];
	ld.local.f64 	%fd897, [%rd1+16];
	sub.f64 	%fd898, %fd897, %fd896;
	mul.f64 	%fd899, %fd2026, %fd898;
	fma.rn.f64 	%fd900, %fd2027, %fd895, %fd899;
	fma.rn.f64 	%fd901, %fd2028, %fd892, %fd900;
	div.rn.f64 	%fd902, %fd901, 0d402921FB54442D18;
	mul.f64 	%fd903, %fd52, %fd52;
	mul.f64 	%fd136, %fd52, %fd903;
	div.rn.f64 	%fd904, %fd902, %fd136;
	mul.f64 	%fd905, %fd2049, %fd743;
	mul.f64 	%fd906, %fd905, %fd904;
	mul.f64 	%fd907, %fd2029, %fd906;
	cvta.to.global.u64 	%rd314, %rd571;
	add.s64 	%rd316, %rd314, %rd572;
	ld.global.f64 	%fd908, [%rd316];
	mul.f64 	%fd909, %fd908, %fd907;
	add.s64 	%rd318, %rd314, %rd206;
	ld.global.f64 	%fd910, [%rd318];
	mul.f64 	%fd911, %fd910, %fd909;
	mul.f64 	%fd912, %fd911, %fd656;
	mul.f64 	%fd913, %fd908, %fd656;
	mul.f64 	%fd914, %fd913, %fd907;
	cvta.to.global.u64 	%rd319, %rd570;
	add.s64 	%rd320, %rd319, %rd206;
	ld.global.f64 	%fd915, [%rd320];
	mul.f64 	%fd916, %fd915, %fd914;
	sub.f64 	%fd917, %fd916, %fd912;
	add.s64 	%rd321, %rd319, %rd572;
	ld.global.f64 	%fd918, [%rd321];
	mul.f64 	%fd919, %fd1, %fd918;
	mul.f64 	%fd920, %fd919, %fd907;
	fma.rn.f64 	%fd921, %fd915, %fd920, %fd917;
	mad.lo.s32 	%r445, %r1, %r332, %r778;
	shl.b32 	%r446, %r445, 3;
	mov.u32 	%r447, _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives;
	add.s32 	%r65, %r447, %r446;
	ld.shared.f64 	%fd922, [%r65];
	mov.u32 	%r791, 0;
	add.f64 	%fd923, %fd922, %fd921;
	st.shared.f64 	[%r65], %fd923;
	mov.f64 	%fd924, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd139, %fd924, %fd52;

$L__BB0_63:
	add.f64 	%fd2030, %fd662, %fd662;
	mov.u64 	%rd584, 0;
	shl.b32 	%r763, %r777, 2;
	or.b32  	%r762, %r763, 3;
	mul.wide.s32 	%rd576, %r762, 8;
	add.s64 	%rd575, %rd54, %rd576;
	or.b32  	%r761, %r763, 2;
	mul.wide.s32 	%rd574, %r761, 8;
	add.s64 	%rd573, %rd54, %rd574;
	mov.u32 	%r452, 3;
	sub.s32 	%r453, %r452, %r791;
	mul.hi.s32 	%r454, %r453, 1431655766;
	shr.u32 	%r455, %r454, 31;
	add.s32 	%r456, %r454, %r455;
	mul.lo.s32 	%r457, %r456, 3;
	sub.s32 	%r458, %r453, %r457;
	add.s32 	%r459, %r458, -1;
	cvt.rn.f64.s32 	%fd930, %r459;
	add.s32 	%r460, %r791, -1;
	cvt.rn.f64.s32 	%fd931, %r460;
	mul.f64 	%fd932, %fd35, %fd930;
	fma.rn.f64 	%fd933, %fd38, %fd931, %fd932;
	mul.f64 	%fd934, %fd36, %fd930;
	fma.rn.f64 	%fd935, %fd39, %fd931, %fd934;
	mul.f64 	%fd936, %fd37, %fd930;
	fma.rn.f64 	%fd937, %fd40, %fd931, %fd936;
	mul.f64 	%fd938, %fd667, %fd937;
	mul.f64 	%fd939, %fd668, %fd935;
	sub.f64 	%fd940, %fd938, %fd939;
	mul.f64 	%fd941, %fd668, %fd933;
	mul.f64 	%fd942, %fd666, %fd937;
	sub.f64 	%fd943, %fd941, %fd942;
	mul.f64 	%fd944, %fd666, %fd935;
	mul.f64 	%fd945, %fd667, %fd933;
	sub.f64 	%fd946, %fd944, %fd945;
	mul.f64 	%fd140, %fd2030, %fd940;
	mul.f64 	%fd141, %fd2030, %fd943;
	mul.f64 	%fd142, %fd2030, %fd946;
	// begin inline asm
	ld.global.nc.f64 %fd925, [%rd573];
	// end inline asm
	mov.f64 	%fd947, 0d3FF0000000000000;
	sub.f64 	%fd948, %fd947, %fd925;
	// begin inline asm
	ld.global.nc.f64 %fd926, [%rd575];
	// end inline asm
	sub.f64 	%fd949, %fd948, %fd926;
	// begin inline asm
	ld.global.nc.f64 %fd927, [%rd573];
	// end inline asm
	// begin inline asm
	ld.global.nc.f64 %fd928, [%rd575];
	// end inline asm
	mul.f64 	%fd950, %fd2030, %fd949;
	st.local.f64 	[%rd46], %fd950;
	mul.f64 	%fd951, %fd2030, %fd927;
	st.local.f64 	[%rd46+8], %fd951;
	mul.f64 	%fd952, %fd2030, %fd928;
	st.local.f64 	[%rd46+16], %fd952;
	// begin inline asm
	ld.global.nc.f64 %fd929, [%rd59];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r448, [%rd252];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r449, [%rd253];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r450, [%rd254];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r451, [%rd255];
	// end inline asm
	st.local.u64 	[%rd1], %rd584;
	st.local.u64 	[%rd1+8], %rd584;
	st.local.u64 	[%rd1+16], %rd584;
	cvt.rn.f64.s32 	%fd144, %r448;
	mul.f64 	%fd2077, %fd44, %fd144;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r461, %temp}, %fd2077;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r792}, %fd2077;
	}
	and.b32  	%r462, %r792, 2147483647;
	setp.ne.s32 	%p54, %r462, 2146435072;
	setp.ne.s32 	%p55, %r461, 0;
	or.pred  	%p56, %p55, %p54;
	@%p56 bra 	$L__BB0_65;

	mov.f64 	%fd953, 0d0000000000000000;
	mul.rn.f64 	%fd2077, %fd2077, %fd953;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r792}, %fd2077;
	}

$L__BB0_65:
	mul.f64 	%fd954, %fd2077, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r793, %fd954;
	st.local.u32 	[%rd10], %r793;
	cvt.rn.f64.s32 	%fd955, %r793;
	neg.f64 	%fd956, %fd955;
	fma.rn.f64 	%fd958, %fd956, %fd748, %fd2077;
	fma.rn.f64 	%fd960, %fd956, %fd750, %fd958;
	fma.rn.f64 	%fd2078, %fd956, %fd752, %fd960;
	and.b32  	%r463, %r792, 2145386496;
	setp.lt.u32 	%p57, %r463, 1105199104;
	@%p57 bra 	$L__BB0_67;

	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2077;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2078, [retval0+0];
	} // callseq 6
	ld.local.u32 	%r793, [%rd10];

$L__BB0_67:
	add.s32 	%r76, %r793, 1;
	and.b32  	%r464, %r76, 1;
	shl.b32 	%r465, %r76, 3;
	and.b32  	%r466, %r465, 8;
	setp.eq.s32 	%p58, %r464, 0;
	selp.f64 	%fd962, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p58;
	mul.wide.s32 	%rd333, %r466, 8;
	add.s64 	%rd335, %rd267, %rd333;
	ld.global.nc.f64 	%fd963, [%rd335+8];
	mul.rn.f64 	%fd151, %fd2078, %fd2078;
	fma.rn.f64 	%fd964, %fd962, %fd151, %fd963;
	ld.global.nc.f64 	%fd965, [%rd335+16];
	fma.rn.f64 	%fd966, %fd964, %fd151, %fd965;
	ld.global.nc.f64 	%fd967, [%rd335+24];
	fma.rn.f64 	%fd968, %fd966, %fd151, %fd967;
	ld.global.nc.f64 	%fd969, [%rd335+32];
	fma.rn.f64 	%fd970, %fd968, %fd151, %fd969;
	ld.global.nc.f64 	%fd971, [%rd335+40];
	fma.rn.f64 	%fd972, %fd970, %fd151, %fd971;
	ld.global.nc.f64 	%fd973, [%rd335+48];
	fma.rn.f64 	%fd152, %fd972, %fd151, %fd973;
	fma.rn.f64 	%fd2080, %fd152, %fd2078, %fd2078;
	@%p58 bra 	$L__BB0_69;

	fma.rn.f64 	%fd2080, %fd152, %fd151, %fd947;

$L__BB0_69:
	and.b32  	%r467, %r76, 2;
	setp.eq.s32 	%p59, %r467, 0;
	@%p59 bra 	$L__BB0_71;

	mov.f64 	%fd975, 0d0000000000000000;
	mov.f64 	%fd976, 0dBFF0000000000000;
	fma.rn.f64 	%fd2080, %fd2080, %fd976, %fd975;

$L__BB0_71:
	cvt.rn.f64.s32 	%fd158, %r449;
	mul.f64 	%fd2081, %fd45, %fd158;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r468, %temp}, %fd2081;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r794}, %fd2081;
	}
	and.b32  	%r469, %r794, 2147483647;
	setp.ne.s32 	%p60, %r469, 2146435072;
	setp.ne.s32 	%p61, %r468, 0;
	or.pred  	%p62, %p61, %p60;
	@%p62 bra 	$L__BB0_73;

	mov.f64 	%fd977, 0d0000000000000000;
	mul.rn.f64 	%fd2081, %fd2081, %fd977;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r794}, %fd2081;
	}

$L__BB0_73:
	mul.f64 	%fd978, %fd2081, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r795, %fd978;
	st.local.u32 	[%rd10], %r795;
	cvt.rn.f64.s32 	%fd979, %r795;
	neg.f64 	%fd980, %fd979;
	fma.rn.f64 	%fd982, %fd980, %fd748, %fd2081;
	fma.rn.f64 	%fd984, %fd980, %fd750, %fd982;
	fma.rn.f64 	%fd2082, %fd980, %fd752, %fd984;
	and.b32  	%r470, %r794, 2145386496;
	setp.lt.u32 	%p63, %r470, 1105199104;
	@%p63 bra 	$L__BB0_75;

	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2081;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2082, [retval0+0];
	} // callseq 7
	ld.local.u32 	%r795, [%rd10];

$L__BB0_75:
	add.s32 	%r83, %r795, 1;
	and.b32  	%r471, %r83, 1;
	shl.b32 	%r472, %r83, 3;
	and.b32  	%r473, %r472, 8;
	setp.eq.s32 	%p64, %r471, 0;
	selp.f64 	%fd986, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p64;
	mul.wide.s32 	%rd337, %r473, 8;
	add.s64 	%rd339, %rd267, %rd337;
	ld.global.nc.f64 	%fd987, [%rd339+8];
	mul.rn.f64 	%fd165, %fd2082, %fd2082;
	fma.rn.f64 	%fd988, %fd986, %fd165, %fd987;
	ld.global.nc.f64 	%fd989, [%rd339+16];
	fma.rn.f64 	%fd990, %fd988, %fd165, %fd989;
	ld.global.nc.f64 	%fd991, [%rd339+24];
	fma.rn.f64 	%fd992, %fd990, %fd165, %fd991;
	ld.global.nc.f64 	%fd993, [%rd339+32];
	fma.rn.f64 	%fd994, %fd992, %fd165, %fd993;
	ld.global.nc.f64 	%fd995, [%rd339+40];
	fma.rn.f64 	%fd996, %fd994, %fd165, %fd995;
	ld.global.nc.f64 	%fd997, [%rd339+48];
	fma.rn.f64 	%fd166, %fd996, %fd165, %fd997;
	fma.rn.f64 	%fd2084, %fd166, %fd2082, %fd2082;
	@%p64 bra 	$L__BB0_77;

	fma.rn.f64 	%fd2084, %fd166, %fd165, %fd947;

$L__BB0_77:
	and.b32  	%r474, %r83, 2;
	setp.eq.s32 	%p65, %r474, 0;
	@%p65 bra 	$L__BB0_79;

	mov.f64 	%fd999, 0d0000000000000000;
	mov.f64 	%fd1000, 0dBFF0000000000000;
	fma.rn.f64 	%fd2084, %fd2084, %fd1000, %fd999;

$L__BB0_79:
	mul.f64 	%fd172, %fd2080, %fd2084;
	cvt.rn.f64.s32 	%fd173, %r450;
	mul.f64 	%fd2085, %fd46, %fd173;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r475, %temp}, %fd2085;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r796}, %fd2085;
	}
	and.b32  	%r476, %r796, 2147483647;
	setp.ne.s32 	%p66, %r476, 2146435072;
	setp.ne.s32 	%p67, %r475, 0;
	or.pred  	%p68, %p67, %p66;
	@%p68 bra 	$L__BB0_81;

	mov.f64 	%fd1001, 0d0000000000000000;
	mul.rn.f64 	%fd2085, %fd2085, %fd1001;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r796}, %fd2085;
	}

$L__BB0_81:
	mul.f64 	%fd1002, %fd2085, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r797, %fd1002;
	st.local.u32 	[%rd10], %r797;
	cvt.rn.f64.s32 	%fd1003, %r797;
	neg.f64 	%fd1004, %fd1003;
	fma.rn.f64 	%fd1006, %fd1004, %fd748, %fd2085;
	fma.rn.f64 	%fd1008, %fd1004, %fd750, %fd1006;
	fma.rn.f64 	%fd2086, %fd1004, %fd752, %fd1008;
	and.b32  	%r477, %r796, 2145386496;
	setp.lt.u32 	%p69, %r477, 1105199104;
	@%p69 bra 	$L__BB0_83;

	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2085;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2086, [retval0+0];
	} // callseq 8
	ld.local.u32 	%r797, [%rd10];

$L__BB0_83:
	add.s32 	%r90, %r797, 1;
	and.b32  	%r478, %r90, 1;
	shl.b32 	%r479, %r90, 3;
	and.b32  	%r480, %r479, 8;
	setp.eq.s32 	%p70, %r478, 0;
	selp.f64 	%fd1010, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p70;
	mul.wide.s32 	%rd341, %r480, 8;
	add.s64 	%rd343, %rd267, %rd341;
	ld.global.nc.f64 	%fd1011, [%rd343+8];
	mul.rn.f64 	%fd180, %fd2086, %fd2086;
	fma.rn.f64 	%fd1012, %fd1010, %fd180, %fd1011;
	ld.global.nc.f64 	%fd1013, [%rd343+16];
	fma.rn.f64 	%fd1014, %fd1012, %fd180, %fd1013;
	ld.global.nc.f64 	%fd1015, [%rd343+24];
	fma.rn.f64 	%fd1016, %fd1014, %fd180, %fd1015;
	ld.global.nc.f64 	%fd1017, [%rd343+32];
	fma.rn.f64 	%fd1018, %fd1016, %fd180, %fd1017;
	ld.global.nc.f64 	%fd1019, [%rd343+40];
	fma.rn.f64 	%fd1020, %fd1018, %fd180, %fd1019;
	ld.global.nc.f64 	%fd1021, [%rd343+48];
	fma.rn.f64 	%fd181, %fd1020, %fd180, %fd1021;
	fma.rn.f64 	%fd2088, %fd181, %fd2086, %fd2086;
	@%p70 bra 	$L__BB0_85;

	fma.rn.f64 	%fd2088, %fd181, %fd180, %fd947;

$L__BB0_85:
	and.b32  	%r481, %r90, 2;
	setp.eq.s32 	%p71, %r481, 0;
	@%p71 bra 	$L__BB0_87;

	mov.f64 	%fd1023, 0d0000000000000000;
	mov.f64 	%fd1024, 0dBFF0000000000000;
	fma.rn.f64 	%fd2088, %fd2088, %fd1024, %fd1023;

$L__BB0_87:
	mov.u64 	%rd585, 0;
	cvt.s64.s32 	%rd68, %r451;
	mul.wide.s32 	%rd344, %r451, 8;
	add.s64 	%rd345, %rd1, %rd344;
	mul.f64 	%fd1025, %fd172, %fd2088;
	st.local.f64 	[%rd345], %fd1025;
	st.local.u64 	[%rd17], %rd585;
	st.local.u64 	[%rd17+8], %rd585;
	st.local.u64 	[%rd17+16], %rd585;
	mul.f64 	%fd2089, %fd41, %fd144;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r482, %temp}, %fd2089;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r798}, %fd2089;
	}
	and.b32  	%r483, %r798, 2147483647;
	setp.ne.s32 	%p72, %r483, 2146435072;
	setp.ne.s32 	%p73, %r482, 0;
	or.pred  	%p74, %p73, %p72;
	@%p74 bra 	$L__BB0_89;

	mov.f64 	%fd1026, 0d0000000000000000;
	mul.rn.f64 	%fd2089, %fd2089, %fd1026;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r798}, %fd2089;
	}

$L__BB0_89:
	mul.f64 	%fd1027, %fd2089, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r799, %fd1027;
	st.local.u32 	[%rd10], %r799;
	cvt.rn.f64.s32 	%fd1028, %r799;
	neg.f64 	%fd1029, %fd1028;
	fma.rn.f64 	%fd1031, %fd1029, %fd748, %fd2089;
	fma.rn.f64 	%fd1033, %fd1029, %fd750, %fd1031;
	fma.rn.f64 	%fd2090, %fd1029, %fd752, %fd1033;
	and.b32  	%r484, %r798, 2145386496;
	setp.lt.u32 	%p75, %r484, 1105199104;
	@%p75 bra 	$L__BB0_91;

	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2089;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2090, [retval0+0];
	} // callseq 9
	ld.local.u32 	%r799, [%rd10];

$L__BB0_91:
	add.s32 	%r97, %r799, 1;
	and.b32  	%r485, %r97, 1;
	shl.b32 	%r486, %r97, 3;
	and.b32  	%r487, %r486, 8;
	setp.eq.s32 	%p76, %r485, 0;
	selp.f64 	%fd1035, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p76;
	mul.wide.s32 	%rd348, %r487, 8;
	add.s64 	%rd350, %rd267, %rd348;
	ld.global.nc.f64 	%fd1036, [%rd350+8];
	mul.rn.f64 	%fd193, %fd2090, %fd2090;
	fma.rn.f64 	%fd1037, %fd1035, %fd193, %fd1036;
	ld.global.nc.f64 	%fd1038, [%rd350+16];
	fma.rn.f64 	%fd1039, %fd1037, %fd193, %fd1038;
	ld.global.nc.f64 	%fd1040, [%rd350+24];
	fma.rn.f64 	%fd1041, %fd1039, %fd193, %fd1040;
	ld.global.nc.f64 	%fd1042, [%rd350+32];
	fma.rn.f64 	%fd1043, %fd1041, %fd193, %fd1042;
	ld.global.nc.f64 	%fd1044, [%rd350+40];
	fma.rn.f64 	%fd1045, %fd1043, %fd193, %fd1044;
	ld.global.nc.f64 	%fd1046, [%rd350+48];
	fma.rn.f64 	%fd194, %fd1045, %fd193, %fd1046;
	fma.rn.f64 	%fd2092, %fd194, %fd2090, %fd2090;
	@%p76 bra 	$L__BB0_93;

	fma.rn.f64 	%fd2092, %fd194, %fd193, %fd947;

$L__BB0_93:
	and.b32  	%r488, %r97, 2;
	setp.eq.s32 	%p77, %r488, 0;
	@%p77 bra 	$L__BB0_95;

	mov.f64 	%fd1048, 0d0000000000000000;
	mov.f64 	%fd1049, 0dBFF0000000000000;
	fma.rn.f64 	%fd2092, %fd2092, %fd1049, %fd1048;

$L__BB0_95:
	mul.f64 	%fd2093, %fd42, %fd158;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r489, %temp}, %fd2093;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r800}, %fd2093;
	}
	and.b32  	%r490, %r800, 2147483647;
	setp.ne.s32 	%p78, %r490, 2146435072;
	setp.ne.s32 	%p79, %r489, 0;
	or.pred  	%p80, %p79, %p78;
	@%p80 bra 	$L__BB0_97;

	mov.f64 	%fd1050, 0d0000000000000000;
	mul.rn.f64 	%fd2093, %fd2093, %fd1050;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r800}, %fd2093;
	}

$L__BB0_97:
	mul.f64 	%fd1051, %fd2093, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r801, %fd1051;
	st.local.u32 	[%rd10], %r801;
	cvt.rn.f64.s32 	%fd1052, %r801;
	neg.f64 	%fd1053, %fd1052;
	fma.rn.f64 	%fd1055, %fd1053, %fd748, %fd2093;
	fma.rn.f64 	%fd1057, %fd1053, %fd750, %fd1055;
	fma.rn.f64 	%fd2094, %fd1053, %fd752, %fd1057;
	and.b32  	%r491, %r800, 2145386496;
	setp.lt.u32 	%p81, %r491, 1105199104;
	@%p81 bra 	$L__BB0_99;

	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2093;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2094, [retval0+0];
	} // callseq 10
	ld.local.u32 	%r801, [%rd10];

$L__BB0_99:
	add.s32 	%r104, %r801, 1;
	and.b32  	%r492, %r104, 1;
	shl.b32 	%r493, %r104, 3;
	and.b32  	%r494, %r493, 8;
	setp.eq.s32 	%p82, %r492, 0;
	selp.f64 	%fd1059, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p82;
	mul.wide.s32 	%rd352, %r494, 8;
	add.s64 	%rd354, %rd267, %rd352;
	ld.global.nc.f64 	%fd1060, [%rd354+8];
	mul.rn.f64 	%fd206, %fd2094, %fd2094;
	fma.rn.f64 	%fd1061, %fd1059, %fd206, %fd1060;
	ld.global.nc.f64 	%fd1062, [%rd354+16];
	fma.rn.f64 	%fd1063, %fd1061, %fd206, %fd1062;
	ld.global.nc.f64 	%fd1064, [%rd354+24];
	fma.rn.f64 	%fd1065, %fd1063, %fd206, %fd1064;
	ld.global.nc.f64 	%fd1066, [%rd354+32];
	fma.rn.f64 	%fd1067, %fd1065, %fd206, %fd1066;
	ld.global.nc.f64 	%fd1068, [%rd354+40];
	fma.rn.f64 	%fd1069, %fd1067, %fd206, %fd1068;
	ld.global.nc.f64 	%fd1070, [%rd354+48];
	fma.rn.f64 	%fd207, %fd1069, %fd206, %fd1070;
	fma.rn.f64 	%fd2096, %fd207, %fd2094, %fd2094;
	@%p82 bra 	$L__BB0_101;

	fma.rn.f64 	%fd2096, %fd207, %fd206, %fd947;

$L__BB0_101:
	and.b32  	%r495, %r104, 2;
	setp.eq.s32 	%p83, %r495, 0;
	@%p83 bra 	$L__BB0_103;

	mov.f64 	%fd1072, 0d0000000000000000;
	mov.f64 	%fd1073, 0dBFF0000000000000;
	fma.rn.f64 	%fd2096, %fd2096, %fd1073, %fd1072;

$L__BB0_103:
	mul.f64 	%fd213, %fd2092, %fd2096;
	mul.f64 	%fd2097, %fd43, %fd173;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r496, %temp}, %fd2097;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r802}, %fd2097;
	}
	and.b32  	%r497, %r802, 2147483647;
	setp.ne.s32 	%p84, %r497, 2146435072;
	setp.ne.s32 	%p85, %r496, 0;
	or.pred  	%p86, %p85, %p84;
	@%p86 bra 	$L__BB0_105;

	mov.f64 	%fd1074, 0d0000000000000000;
	mul.rn.f64 	%fd2097, %fd2097, %fd1074;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r802}, %fd2097;
	}

$L__BB0_105:
	mul.f64 	%fd1075, %fd2097, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r803, %fd1075;
	st.local.u32 	[%rd10], %r803;
	cvt.rn.f64.s32 	%fd1076, %r803;
	neg.f64 	%fd1077, %fd1076;
	fma.rn.f64 	%fd1079, %fd1077, %fd748, %fd2097;
	fma.rn.f64 	%fd1081, %fd1077, %fd750, %fd1079;
	fma.rn.f64 	%fd2098, %fd1077, %fd752, %fd1081;
	and.b32  	%r498, %r802, 2145386496;
	setp.lt.u32 	%p87, %r498, 1105199104;
	@%p87 bra 	$L__BB0_107;

	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2097;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2098, [retval0+0];
	} // callseq 11
	ld.local.u32 	%r803, [%rd10];

$L__BB0_107:
	add.s32 	%r111, %r803, 1;
	and.b32  	%r499, %r111, 1;
	shl.b32 	%r500, %r111, 3;
	and.b32  	%r501, %r500, 8;
	setp.eq.s32 	%p88, %r499, 0;
	selp.f64 	%fd1083, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p88;
	mul.wide.s32 	%rd356, %r501, 8;
	add.s64 	%rd358, %rd267, %rd356;
	ld.global.nc.f64 	%fd1084, [%rd358+8];
	mul.rn.f64 	%fd220, %fd2098, %fd2098;
	fma.rn.f64 	%fd1085, %fd1083, %fd220, %fd1084;
	ld.global.nc.f64 	%fd1086, [%rd358+16];
	fma.rn.f64 	%fd1087, %fd1085, %fd220, %fd1086;
	ld.global.nc.f64 	%fd1088, [%rd358+24];
	fma.rn.f64 	%fd1089, %fd1087, %fd220, %fd1088;
	ld.global.nc.f64 	%fd1090, [%rd358+32];
	fma.rn.f64 	%fd1091, %fd1089, %fd220, %fd1090;
	ld.global.nc.f64 	%fd1092, [%rd358+40];
	fma.rn.f64 	%fd1093, %fd1091, %fd220, %fd1092;
	ld.global.nc.f64 	%fd1094, [%rd358+48];
	fma.rn.f64 	%fd221, %fd1093, %fd220, %fd1094;
	fma.rn.f64 	%fd2100, %fd221, %fd2098, %fd2098;
	@%p88 bra 	$L__BB0_109;

	fma.rn.f64 	%fd2100, %fd221, %fd220, %fd947;

$L__BB0_109:
	and.b32  	%r502, %r111, 2;
	setp.eq.s32 	%p89, %r502, 0;
	@%p89 bra 	$L__BB0_111;

	mov.f64 	%fd1096, 0d0000000000000000;
	mov.f64 	%fd1097, 0dBFF0000000000000;
	fma.rn.f64 	%fd2100, %fd2100, %fd1097, %fd1096;

$L__BB0_111:
	sub.f64 	%fd2033, %fd44, %fd41;
	sub.f64 	%fd2032, %fd45, %fd42;
	sub.f64 	%fd2031, %fd46, %fd43;
	shl.b64 	%rd359, %rd68, 3;
	add.s64 	%rd360, %rd17, %rd359;
	mul.f64 	%fd1098, %fd213, %fd2100;
	st.local.f64 	[%rd360], %fd1098;
	ld.local.f64 	%fd1099, [%rd17];
	ld.local.f64 	%fd1100, [%rd1];
	sub.f64 	%fd1101, %fd1100, %fd1099;
	ld.local.f64 	%fd1102, [%rd17+8];
	ld.local.f64 	%fd1103, [%rd1+8];
	sub.f64 	%fd1104, %fd1103, %fd1102;
	ld.local.f64 	%fd1105, [%rd17+16];
	ld.local.f64 	%fd1106, [%rd1+16];
	sub.f64 	%fd1107, %fd1106, %fd1105;
	mul.f64 	%fd1108, %fd2031, %fd1107;
	fma.rn.f64 	%fd1109, %fd2032, %fd1104, %fd1108;
	fma.rn.f64 	%fd227, %fd2033, %fd1101, %fd1109;
	mov.f64 	%fd1110, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r112}, %fd1110;
	}
	and.b32  	%r113, %r112, 2146435072;
	setp.eq.s32 	%p90, %r113, 1074790400;
	abs.f64 	%fd228, %fd52;
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd228;
	.param .b64 param1;
	st.param.f64 	[param1+0], %fd1110;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2102, [retval0+0];
	} // callseq 12
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd52;
	}
	setp.lt.s32 	%p91, %r114, 0;
	and.pred  	%p1, %p91, %p90;
	not.pred 	%p92, %p1;
	@%p92 bra 	$L__BB0_113;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r503}, %fd2102;
	}
	xor.b32  	%r504, %r503, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r505, %temp}, %fd2102;
	}
	mov.b64 	%fd2102, {%r505, %r504};

$L__BB0_113:
	setp.eq.f64 	%p93, %fd52, 0d0000000000000000;
	@%p93 bra 	$L__BB0_117;
	bra.uni 	$L__BB0_114;

$L__BB0_117:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r768}, %fd52;
	}
	selp.b32 	%r506, %r768, 0, %p90;
	mov.u32 	%r507, 0;
	or.b32  	%r508, %r506, 2146435072;
	setp.lt.s32 	%p97, %r112, 0;
	selp.b32 	%r509, %r508, %r506, %p97;
	mov.b64 	%fd2102, {%r507, %r509};
	bra.uni 	$L__BB0_118;

$L__BB0_114:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r766}, %fd52;
	}
	setp.gt.s32 	%p94, %r766, -1;
	@%p94 bra 	$L__BB0_118;

	cvt.rzi.f64.f64 	%fd1112, %fd1110;
	setp.eq.f64 	%p95, %fd1112, 0d4014000000000000;
	@%p95 bra 	$L__BB0_118;

	mov.f64 	%fd2102, 0dFFF8000000000000;

$L__BB0_118:
	add.f64 	%fd2034, %fd52, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r510}, %fd2034;
	}
	and.b32  	%r511, %r510, 2146435072;
	setp.ne.s32 	%p98, %r511, 2146435072;
	mov.f64 	%fd2103, %fd2102;
	@%p98 bra 	$L__BB0_124;

	abs.f64 	%fd2042, %fd52;
	add.f64 	%fd2103, %fd52, 0d4014000000000000;
	setp.gtu.f64 	%p99, %fd2042, 0d7FF0000000000000;
	@%p99 bra 	$L__BB0_124;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r512, %temp}, %fd1110;
	}
	and.b32  	%r115, %r112, 2147483647;
	setp.eq.s32 	%p100, %r115, 2146435072;
	setp.eq.s32 	%p101, %r512, 0;
	and.pred  	%p102, %p100, %p101;
	@%p102 bra 	$L__BB0_123;
	bra.uni 	$L__BB0_121;

$L__BB0_123:
	abs.f64 	%fd2043, %fd52;
	setp.eq.f64 	%p109, %fd52, 0dBFF0000000000000;
	setp.gt.f64 	%p110, %fd2043, 0d3FF0000000000000;
	selp.b32 	%r519, 2146435072, 0, %p110;
	mov.u32 	%r520, 0;
	xor.b32  	%r521, %r519, 2146435072;
	setp.lt.s32 	%p111, %r112, 0;
	selp.b32 	%r522, %r521, %r519, %p111;
	selp.b32 	%r523, 1072693248, %r522, %p109;
	mov.b64 	%fd2103, {%r520, %r523};
	bra.uni 	$L__BB0_124;

$L__BB0_121:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r767}, %fd52;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r513, %temp}, %fd52;
	}
	and.b32  	%r514, %r767, 2147483647;
	setp.ne.s32 	%p103, %r514, 2146435072;
	setp.ne.s32 	%p104, %r513, 0;
	or.pred  	%p105, %p103, %p104;
	mov.f64 	%fd2103, %fd2102;
	@%p105 bra 	$L__BB0_124;

	setp.gt.s32 	%p106, %r112, -1;
	selp.b32 	%r515, 2146435072, 0, %p106;
	mov.u32 	%r516, 0;
	setp.ne.s32 	%p107, %r115, 1071644672;
	and.pred  	%p108, %p107, %p1;
	or.b32  	%r517, %r515, -2147483648;
	selp.b32 	%r518, %r517, %r515, %p108;
	mov.b64 	%fd2103, {%r516, %r518};

$L__BB0_124:
	sub.f64 	%fd2037, %fd44, %fd41;
	sub.f64 	%fd2036, %fd45, %fd42;
	sub.f64 	%fd2035, %fd46, %fd43;
	mov.u64 	%rd586, 0;
	setp.eq.f64 	%p112, %fd52, 0d3FF0000000000000;
	selp.f64 	%fd1116, 0d3FF0000000000000, %fd2103, %p112;
	mul.f64 	%fd1117, %fd227, 0d4008000000000000;
	div.rn.f64 	%fd1118, %fd1117, 0d402921FB54442D18;
	div.rn.f64 	%fd1119, %fd1118, %fd1116;
	mul.f64 	%fd1120, %fd2037, %fd1119;
	mul.f64 	%fd1121, %fd2036, %fd1119;
	mul.f64 	%fd1122, %fd2035, %fd1119;
	mul.f64 	%fd1123, %fd668, %fd1122;
	fma.rn.f64 	%fd1124, %fd667, %fd1121, %fd1123;
	fma.rn.f64 	%fd1125, %fd666, %fd1120, %fd1124;
	mul.f64 	%fd237, %fd929, %fd1125;
	mul.wide.s32 	%rd366, %r791, 8;
	add.s64 	%rd367, %rd46, %rd366;
	ld.local.f64 	%fd238, [%rd367];
	// begin inline asm
	ld.global.nc.f64 %fd1115, [%rd59];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r524, [%rd252];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r525, [%rd253];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r526, [%rd254];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r527, [%rd255];
	// end inline asm
	st.local.u64 	[%rd1], %rd586;
	st.local.u64 	[%rd1+8], %rd586;
	st.local.u64 	[%rd1+16], %rd586;
	st.local.u64 	[%rd1+24], %rd586;
	st.local.u64 	[%rd1+32], %rd586;
	st.local.u64 	[%rd1+40], %rd586;
	st.local.u64 	[%rd1+48], %rd586;
	st.local.u64 	[%rd1+56], %rd586;
	st.local.u64 	[%rd1+64], %rd586;
	cvt.rn.f64.s32 	%fd240, %r524;
	mul.f64 	%fd2140, %fd44, %fd240;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r528, %temp}, %fd2140;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r822}, %fd2140;
	}
	and.b32  	%r529, %r822, 2147483647;
	setp.eq.s32 	%p113, %r529, 2146435072;
	setp.eq.s32 	%p114, %r528, 0;
	and.pred  	%p2, %p114, %p113;
	not.pred 	%p115, %p2;
	mov.u32 	%r804, %r822;
	mov.f64 	%fd2104, %fd2140;
	@%p115 bra 	$L__BB0_126;

	mov.f64 	%fd1126, 0d0000000000000000;
	mul.rn.f64 	%fd2104, %fd2140, %fd1126;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r804}, %fd2104;
	}

$L__BB0_126:
	mul.f64 	%fd1127, %fd2104, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r805, %fd1127;
	st.local.u32 	[%rd18], %r805;
	cvt.rn.f64.s32 	%fd1128, %r805;
	neg.f64 	%fd1129, %fd1128;
	fma.rn.f64 	%fd1131, %fd1129, %fd748, %fd2104;
	fma.rn.f64 	%fd1133, %fd1129, %fd750, %fd1131;
	fma.rn.f64 	%fd2105, %fd1129, %fd752, %fd1133;
	and.b32  	%r530, %r804, 2145386496;
	setp.lt.u32 	%p116, %r530, 1105199104;
	@%p116 bra 	$L__BB0_128;

	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2104;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2105, [retval0+0];
	} // callseq 13
	ld.local.u32 	%r805, [%rd18];

$L__BB0_128:
	and.b32  	%r531, %r805, 1;
	shl.b32 	%r532, %r805, 3;
	and.b32  	%r533, %r532, 8;
	setp.eq.s32 	%p117, %r531, 0;
	selp.f64 	%fd1135, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p117;
	mul.wide.s32 	%rd370, %r533, 8;
	add.s64 	%rd372, %rd267, %rd370;
	ld.global.nc.f64 	%fd1136, [%rd372+8];
	mul.rn.f64 	%fd247, %fd2105, %fd2105;
	fma.rn.f64 	%fd1137, %fd1135, %fd247, %fd1136;
	ld.global.nc.f64 	%fd1138, [%rd372+16];
	fma.rn.f64 	%fd1139, %fd1137, %fd247, %fd1138;
	ld.global.nc.f64 	%fd1140, [%rd372+24];
	fma.rn.f64 	%fd1141, %fd1139, %fd247, %fd1140;
	ld.global.nc.f64 	%fd1142, [%rd372+32];
	fma.rn.f64 	%fd1143, %fd1141, %fd247, %fd1142;
	ld.global.nc.f64 	%fd1144, [%rd372+40];
	fma.rn.f64 	%fd1145, %fd1143, %fd247, %fd1144;
	ld.global.nc.f64 	%fd1146, [%rd372+48];
	fma.rn.f64 	%fd248, %fd1145, %fd247, %fd1146;
	fma.rn.f64 	%fd2107, %fd248, %fd2105, %fd2105;
	@%p117 bra 	$L__BB0_130;

	fma.rn.f64 	%fd2107, %fd248, %fd247, %fd947;

$L__BB0_130:
	and.b32  	%r534, %r805, 2;
	setp.eq.s32 	%p118, %r534, 0;
	@%p118 bra 	$L__BB0_132;

	mov.f64 	%fd1148, 0d0000000000000000;
	mov.f64 	%fd1149, 0dBFF0000000000000;
	fma.rn.f64 	%fd2107, %fd2107, %fd1149, %fd1148;

$L__BB0_132:
	cvt.rn.f64.s32 	%fd254, %r525;
	mul.f64 	%fd2144, %fd45, %fd254;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r535, %temp}, %fd2144;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r824}, %fd2144;
	}
	and.b32  	%r536, %r824, 2147483647;
	setp.eq.s32 	%p119, %r536, 2146435072;
	setp.eq.s32 	%p120, %r535, 0;
	and.pred  	%p3, %p120, %p119;
	not.pred 	%p121, %p3;
	mov.u32 	%r806, %r824;
	mov.f64 	%fd2108, %fd2144;
	@%p121 bra 	$L__BB0_134;

	mov.f64 	%fd1150, 0d0000000000000000;
	mul.rn.f64 	%fd2108, %fd2144, %fd1150;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r806}, %fd2108;
	}

$L__BB0_134:
	mul.f64 	%fd1151, %fd2108, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r807, %fd1151;
	st.local.u32 	[%rd18], %r807;
	cvt.rn.f64.s32 	%fd1152, %r807;
	neg.f64 	%fd1153, %fd1152;
	fma.rn.f64 	%fd1155, %fd1153, %fd748, %fd2108;
	fma.rn.f64 	%fd1157, %fd1153, %fd750, %fd1155;
	fma.rn.f64 	%fd2109, %fd1153, %fd752, %fd1157;
	and.b32  	%r537, %r806, 2145386496;
	setp.lt.u32 	%p122, %r537, 1105199104;
	@%p122 bra 	$L__BB0_136;

	{ // callseq 14, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2108;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2109, [retval0+0];
	} // callseq 14
	ld.local.u32 	%r807, [%rd18];

$L__BB0_136:
	add.s32 	%r131, %r807, 1;
	and.b32  	%r538, %r131, 1;
	shl.b32 	%r539, %r131, 3;
	and.b32  	%r540, %r539, 8;
	setp.eq.s32 	%p123, %r538, 0;
	selp.f64 	%fd1159, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p123;
	mul.wide.s32 	%rd374, %r540, 8;
	add.s64 	%rd376, %rd267, %rd374;
	ld.global.nc.f64 	%fd1160, [%rd376+8];
	mul.rn.f64 	%fd261, %fd2109, %fd2109;
	fma.rn.f64 	%fd1161, %fd1159, %fd261, %fd1160;
	ld.global.nc.f64 	%fd1162, [%rd376+16];
	fma.rn.f64 	%fd1163, %fd1161, %fd261, %fd1162;
	ld.global.nc.f64 	%fd1164, [%rd376+24];
	fma.rn.f64 	%fd1165, %fd1163, %fd261, %fd1164;
	ld.global.nc.f64 	%fd1166, [%rd376+32];
	fma.rn.f64 	%fd1167, %fd1165, %fd261, %fd1166;
	ld.global.nc.f64 	%fd1168, [%rd376+40];
	fma.rn.f64 	%fd1169, %fd1167, %fd261, %fd1168;
	ld.global.nc.f64 	%fd1170, [%rd376+48];
	fma.rn.f64 	%fd262, %fd1169, %fd261, %fd1170;
	fma.rn.f64 	%fd2111, %fd262, %fd2109, %fd2109;
	@%p123 bra 	$L__BB0_138;

	fma.rn.f64 	%fd2111, %fd262, %fd261, %fd947;

$L__BB0_138:
	and.b32  	%r541, %r131, 2;
	setp.eq.s32 	%p124, %r541, 0;
	@%p124 bra 	$L__BB0_140;

	mov.f64 	%fd1172, 0d0000000000000000;
	mov.f64 	%fd1173, 0dBFF0000000000000;
	fma.rn.f64 	%fd2111, %fd2111, %fd1173, %fd1172;

$L__BB0_140:
	cvt.rn.f64.s32 	%fd2038, %r524;
	mul.f64 	%fd1174, %fd2107, %fd2038;
	mul.f64 	%fd268, %fd1174, %fd2111;
	cvt.rn.f64.s32 	%fd269, %r526;
	mul.f64 	%fd2148, %fd46, %fd269;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r542, %temp}, %fd2148;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r826}, %fd2148;
	}
	and.b32  	%r543, %r826, 2147483647;
	setp.eq.s32 	%p125, %r543, 2146435072;
	setp.eq.s32 	%p126, %r542, 0;
	and.pred  	%p4, %p126, %p125;
	not.pred 	%p127, %p4;
	mov.u32 	%r808, %r826;
	mov.f64 	%fd2112, %fd2148;
	@%p127 bra 	$L__BB0_142;

	mov.f64 	%fd1175, 0d0000000000000000;
	mul.rn.f64 	%fd2112, %fd2148, %fd1175;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r808}, %fd2112;
	}

$L__BB0_142:
	mul.f64 	%fd1176, %fd2112, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r809, %fd1176;
	st.local.u32 	[%rd18], %r809;
	cvt.rn.f64.s32 	%fd1177, %r809;
	neg.f64 	%fd1178, %fd1177;
	fma.rn.f64 	%fd1180, %fd1178, %fd748, %fd2112;
	fma.rn.f64 	%fd1182, %fd1178, %fd750, %fd1180;
	fma.rn.f64 	%fd2113, %fd1178, %fd752, %fd1182;
	and.b32  	%r544, %r808, 2145386496;
	setp.lt.u32 	%p128, %r544, 1105199104;
	@%p128 bra 	$L__BB0_144;

	{ // callseq 15, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2112;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2113, [retval0+0];
	} // callseq 15
	ld.local.u32 	%r809, [%rd18];

$L__BB0_144:
	add.s32 	%r138, %r809, 1;
	and.b32  	%r545, %r138, 1;
	shl.b32 	%r546, %r138, 3;
	and.b32  	%r547, %r546, 8;
	setp.eq.s32 	%p129, %r545, 0;
	selp.f64 	%fd1184, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p129;
	mul.wide.s32 	%rd378, %r547, 8;
	add.s64 	%rd380, %rd267, %rd378;
	ld.global.nc.f64 	%fd1185, [%rd380+8];
	mul.rn.f64 	%fd276, %fd2113, %fd2113;
	fma.rn.f64 	%fd1186, %fd1184, %fd276, %fd1185;
	ld.global.nc.f64 	%fd1187, [%rd380+16];
	fma.rn.f64 	%fd1188, %fd1186, %fd276, %fd1187;
	ld.global.nc.f64 	%fd1189, [%rd380+24];
	fma.rn.f64 	%fd1190, %fd1188, %fd276, %fd1189;
	ld.global.nc.f64 	%fd1191, [%rd380+32];
	fma.rn.f64 	%fd1192, %fd1190, %fd276, %fd1191;
	ld.global.nc.f64 	%fd1193, [%rd380+40];
	fma.rn.f64 	%fd1194, %fd1192, %fd276, %fd1193;
	ld.global.nc.f64 	%fd1195, [%rd380+48];
	fma.rn.f64 	%fd277, %fd1194, %fd276, %fd1195;
	fma.rn.f64 	%fd2115, %fd277, %fd2113, %fd2113;
	@%p129 bra 	$L__BB0_146;

	fma.rn.f64 	%fd2115, %fd277, %fd276, %fd947;

$L__BB0_146:
	and.b32  	%r548, %r138, 2;
	setp.eq.s32 	%p130, %r548, 0;
	@%p130 bra 	$L__BB0_148;

	mov.f64 	%fd1197, 0d0000000000000000;
	mov.f64 	%fd1198, 0dBFF0000000000000;
	fma.rn.f64 	%fd2115, %fd2115, %fd1198, %fd1197;

$L__BB0_148:
	mul.f64 	%fd283, %fd268, %fd2115;
	mov.u32 	%r810, %r822;
	mov.f64 	%fd2116, %fd2140;
	@%p115 bra 	$L__BB0_150;

	mov.f64 	%fd1199, 0d0000000000000000;
	mul.rn.f64 	%fd2116, %fd2140, %fd1199;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r810}, %fd2116;
	}

$L__BB0_150:
	mul.f64 	%fd1200, %fd2116, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r811, %fd1200;
	st.local.u32 	[%rd18], %r811;
	cvt.rn.f64.s32 	%fd1201, %r811;
	neg.f64 	%fd1202, %fd1201;
	fma.rn.f64 	%fd1204, %fd1202, %fd748, %fd2116;
	fma.rn.f64 	%fd1206, %fd1202, %fd750, %fd1204;
	fma.rn.f64 	%fd2117, %fd1202, %fd752, %fd1206;
	and.b32  	%r549, %r810, 2145386496;
	setp.lt.u32 	%p132, %r549, 1105199104;
	@%p132 bra 	$L__BB0_152;

	{ // callseq 16, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2116;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2117, [retval0+0];
	} // callseq 16
	ld.local.u32 	%r811, [%rd18];

$L__BB0_152:
	add.s32 	%r144, %r811, 1;
	and.b32  	%r550, %r144, 1;
	shl.b32 	%r551, %r144, 3;
	and.b32  	%r552, %r551, 8;
	setp.eq.s32 	%p133, %r550, 0;
	selp.f64 	%fd1208, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p133;
	mul.wide.s32 	%rd382, %r552, 8;
	add.s64 	%rd384, %rd267, %rd382;
	ld.global.nc.f64 	%fd1209, [%rd384+8];
	mul.rn.f64 	%fd289, %fd2117, %fd2117;
	fma.rn.f64 	%fd1210, %fd1208, %fd289, %fd1209;
	ld.global.nc.f64 	%fd1211, [%rd384+16];
	fma.rn.f64 	%fd1212, %fd1210, %fd289, %fd1211;
	ld.global.nc.f64 	%fd1213, [%rd384+24];
	fma.rn.f64 	%fd1214, %fd1212, %fd289, %fd1213;
	ld.global.nc.f64 	%fd1215, [%rd384+32];
	fma.rn.f64 	%fd1216, %fd1214, %fd289, %fd1215;
	ld.global.nc.f64 	%fd1217, [%rd384+40];
	fma.rn.f64 	%fd1218, %fd1216, %fd289, %fd1217;
	ld.global.nc.f64 	%fd1219, [%rd384+48];
	fma.rn.f64 	%fd290, %fd1218, %fd289, %fd1219;
	fma.rn.f64 	%fd2119, %fd290, %fd2117, %fd2117;
	@%p133 bra 	$L__BB0_154;

	fma.rn.f64 	%fd2119, %fd290, %fd289, %fd947;

$L__BB0_154:
	and.b32  	%r553, %r144, 2;
	setp.eq.s32 	%p134, %r553, 0;
	@%p134 bra 	$L__BB0_156;

	mov.f64 	%fd1221, 0d0000000000000000;
	mov.f64 	%fd1222, 0dBFF0000000000000;
	fma.rn.f64 	%fd2119, %fd2119, %fd1222, %fd1221;

$L__BB0_156:
	mov.u32 	%r812, %r824;
	mov.f64 	%fd2120, %fd2144;
	@%p121 bra 	$L__BB0_158;

	mov.f64 	%fd1223, 0d0000000000000000;
	mul.rn.f64 	%fd2120, %fd2144, %fd1223;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r812}, %fd2120;
	}

$L__BB0_158:
	mul.f64 	%fd1224, %fd2120, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r813, %fd1224;
	st.local.u32 	[%rd18], %r813;
	cvt.rn.f64.s32 	%fd1225, %r813;
	neg.f64 	%fd1226, %fd1225;
	fma.rn.f64 	%fd1228, %fd1226, %fd748, %fd2120;
	fma.rn.f64 	%fd1230, %fd1226, %fd750, %fd1228;
	fma.rn.f64 	%fd2121, %fd1226, %fd752, %fd1230;
	and.b32  	%r554, %r812, 2145386496;
	setp.lt.u32 	%p136, %r554, 1105199104;
	@%p136 bra 	$L__BB0_160;

	{ // callseq 17, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2120;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2121, [retval0+0];
	} // callseq 17
	ld.local.u32 	%r813, [%rd18];

$L__BB0_160:
	and.b32  	%r555, %r813, 1;
	shl.b32 	%r556, %r813, 3;
	and.b32  	%r557, %r556, 8;
	setp.eq.s32 	%p137, %r555, 0;
	selp.f64 	%fd1232, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p137;
	mul.wide.s32 	%rd386, %r557, 8;
	add.s64 	%rd388, %rd267, %rd386;
	ld.global.nc.f64 	%fd1233, [%rd388+8];
	mul.rn.f64 	%fd301, %fd2121, %fd2121;
	fma.rn.f64 	%fd1234, %fd1232, %fd301, %fd1233;
	ld.global.nc.f64 	%fd1235, [%rd388+16];
	fma.rn.f64 	%fd1236, %fd1234, %fd301, %fd1235;
	ld.global.nc.f64 	%fd1237, [%rd388+24];
	fma.rn.f64 	%fd1238, %fd1236, %fd301, %fd1237;
	ld.global.nc.f64 	%fd1239, [%rd388+32];
	fma.rn.f64 	%fd1240, %fd1238, %fd301, %fd1239;
	ld.global.nc.f64 	%fd1241, [%rd388+40];
	fma.rn.f64 	%fd1242, %fd1240, %fd301, %fd1241;
	ld.global.nc.f64 	%fd1243, [%rd388+48];
	fma.rn.f64 	%fd302, %fd1242, %fd301, %fd1243;
	fma.rn.f64 	%fd2123, %fd302, %fd2121, %fd2121;
	@%p137 bra 	$L__BB0_162;

	fma.rn.f64 	%fd2123, %fd302, %fd301, %fd947;

$L__BB0_162:
	and.b32  	%r558, %r813, 2;
	setp.eq.s32 	%p138, %r558, 0;
	@%p138 bra 	$L__BB0_164;

	mov.f64 	%fd1245, 0d0000000000000000;
	mov.f64 	%fd1246, 0dBFF0000000000000;
	fma.rn.f64 	%fd2123, %fd2123, %fd1246, %fd1245;

$L__BB0_164:
	cvt.rn.f64.s32 	%fd2039, %r525;
	mul.f64 	%fd1247, %fd2119, %fd2039;
	mul.f64 	%fd308, %fd1247, %fd2123;
	mov.u32 	%r814, %r826;
	mov.f64 	%fd2124, %fd2148;
	@%p127 bra 	$L__BB0_166;

	mov.f64 	%fd1248, 0d0000000000000000;
	mul.rn.f64 	%fd2124, %fd2148, %fd1248;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r814}, %fd2124;
	}

$L__BB0_166:
	mul.f64 	%fd1249, %fd2124, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r815, %fd1249;
	st.local.u32 	[%rd18], %r815;
	cvt.rn.f64.s32 	%fd1250, %r815;
	neg.f64 	%fd1251, %fd1250;
	fma.rn.f64 	%fd1253, %fd1251, %fd748, %fd2124;
	fma.rn.f64 	%fd1255, %fd1251, %fd750, %fd1253;
	fma.rn.f64 	%fd2125, %fd1251, %fd752, %fd1255;
	and.b32  	%r559, %r814, 2145386496;
	setp.lt.u32 	%p140, %r559, 1105199104;
	@%p140 bra 	$L__BB0_168;

	{ // callseq 18, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2124;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2125, [retval0+0];
	} // callseq 18
	ld.local.u32 	%r815, [%rd18];

$L__BB0_168:
	add.s32 	%r155, %r815, 1;
	and.b32  	%r560, %r155, 1;
	shl.b32 	%r561, %r155, 3;
	and.b32  	%r562, %r561, 8;
	setp.eq.s32 	%p141, %r560, 0;
	selp.f64 	%fd1257, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p141;
	mul.wide.s32 	%rd390, %r562, 8;
	add.s64 	%rd392, %rd267, %rd390;
	ld.global.nc.f64 	%fd1258, [%rd392+8];
	mul.rn.f64 	%fd314, %fd2125, %fd2125;
	fma.rn.f64 	%fd1259, %fd1257, %fd314, %fd1258;
	ld.global.nc.f64 	%fd1260, [%rd392+16];
	fma.rn.f64 	%fd1261, %fd1259, %fd314, %fd1260;
	ld.global.nc.f64 	%fd1262, [%rd392+24];
	fma.rn.f64 	%fd1263, %fd1261, %fd314, %fd1262;
	ld.global.nc.f64 	%fd1264, [%rd392+32];
	fma.rn.f64 	%fd1265, %fd1263, %fd314, %fd1264;
	ld.global.nc.f64 	%fd1266, [%rd392+40];
	fma.rn.f64 	%fd1267, %fd1265, %fd314, %fd1266;
	ld.global.nc.f64 	%fd1268, [%rd392+48];
	fma.rn.f64 	%fd315, %fd1267, %fd314, %fd1268;
	fma.rn.f64 	%fd2127, %fd315, %fd2125, %fd2125;
	@%p141 bra 	$L__BB0_170;

	fma.rn.f64 	%fd2127, %fd315, %fd314, %fd947;

$L__BB0_170:
	and.b32  	%r563, %r155, 2;
	setp.eq.s32 	%p142, %r563, 0;
	@%p142 bra 	$L__BB0_172;

	mov.f64 	%fd1270, 0d0000000000000000;
	mov.f64 	%fd1271, 0dBFF0000000000000;
	fma.rn.f64 	%fd2127, %fd2127, %fd1271, %fd1270;

$L__BB0_172:
	mul.f64 	%fd321, %fd308, %fd2127;
	mov.u32 	%r816, %r822;
	mov.f64 	%fd2128, %fd2140;
	@%p115 bra 	$L__BB0_174;

	mov.f64 	%fd1272, 0d0000000000000000;
	mul.rn.f64 	%fd2128, %fd2140, %fd1272;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r816}, %fd2128;
	}

$L__BB0_174:
	mul.f64 	%fd1273, %fd2128, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r817, %fd1273;
	st.local.u32 	[%rd18], %r817;
	cvt.rn.f64.s32 	%fd1274, %r817;
	neg.f64 	%fd1275, %fd1274;
	fma.rn.f64 	%fd1277, %fd1275, %fd748, %fd2128;
	fma.rn.f64 	%fd1279, %fd1275, %fd750, %fd1277;
	fma.rn.f64 	%fd2129, %fd1275, %fd752, %fd1279;
	and.b32  	%r564, %r816, 2145386496;
	setp.lt.u32 	%p144, %r564, 1105199104;
	@%p144 bra 	$L__BB0_176;

	{ // callseq 19, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2128;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2129, [retval0+0];
	} // callseq 19
	ld.local.u32 	%r817, [%rd18];

$L__BB0_176:
	add.s32 	%r161, %r817, 1;
	and.b32  	%r565, %r161, 1;
	shl.b32 	%r566, %r161, 3;
	and.b32  	%r567, %r566, 8;
	setp.eq.s32 	%p145, %r565, 0;
	selp.f64 	%fd1281, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p145;
	mul.wide.s32 	%rd394, %r567, 8;
	add.s64 	%rd396, %rd267, %rd394;
	ld.global.nc.f64 	%fd1282, [%rd396+8];
	mul.rn.f64 	%fd327, %fd2129, %fd2129;
	fma.rn.f64 	%fd1283, %fd1281, %fd327, %fd1282;
	ld.global.nc.f64 	%fd1284, [%rd396+16];
	fma.rn.f64 	%fd1285, %fd1283, %fd327, %fd1284;
	ld.global.nc.f64 	%fd1286, [%rd396+24];
	fma.rn.f64 	%fd1287, %fd1285, %fd327, %fd1286;
	ld.global.nc.f64 	%fd1288, [%rd396+32];
	fma.rn.f64 	%fd1289, %fd1287, %fd327, %fd1288;
	ld.global.nc.f64 	%fd1290, [%rd396+40];
	fma.rn.f64 	%fd1291, %fd1289, %fd327, %fd1290;
	ld.global.nc.f64 	%fd1292, [%rd396+48];
	fma.rn.f64 	%fd328, %fd1291, %fd327, %fd1292;
	fma.rn.f64 	%fd2131, %fd328, %fd2129, %fd2129;
	@%p145 bra 	$L__BB0_178;

	fma.rn.f64 	%fd2131, %fd328, %fd327, %fd947;

$L__BB0_178:
	and.b32  	%r568, %r161, 2;
	setp.eq.s32 	%p146, %r568, 0;
	@%p146 bra 	$L__BB0_180;

	mov.f64 	%fd1294, 0d0000000000000000;
	mov.f64 	%fd1295, 0dBFF0000000000000;
	fma.rn.f64 	%fd2131, %fd2131, %fd1295, %fd1294;

$L__BB0_180:
	mov.u32 	%r818, %r824;
	mov.f64 	%fd2132, %fd2144;
	@%p121 bra 	$L__BB0_182;

	mov.f64 	%fd1296, 0d0000000000000000;
	mul.rn.f64 	%fd2132, %fd2144, %fd1296;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r818}, %fd2132;
	}

$L__BB0_182:
	mul.f64 	%fd1297, %fd2132, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r819, %fd1297;
	st.local.u32 	[%rd18], %r819;
	cvt.rn.f64.s32 	%fd1298, %r819;
	neg.f64 	%fd1299, %fd1298;
	fma.rn.f64 	%fd1301, %fd1299, %fd748, %fd2132;
	fma.rn.f64 	%fd1303, %fd1299, %fd750, %fd1301;
	fma.rn.f64 	%fd2133, %fd1299, %fd752, %fd1303;
	and.b32  	%r569, %r818, 2145386496;
	setp.lt.u32 	%p148, %r569, 1105199104;
	@%p148 bra 	$L__BB0_184;

	{ // callseq 20, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2132;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2133, [retval0+0];
	} // callseq 20
	ld.local.u32 	%r819, [%rd18];

$L__BB0_184:
	add.s32 	%r167, %r819, 1;
	and.b32  	%r570, %r167, 1;
	shl.b32 	%r571, %r167, 3;
	and.b32  	%r572, %r571, 8;
	setp.eq.s32 	%p149, %r570, 0;
	selp.f64 	%fd1305, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p149;
	mul.wide.s32 	%rd398, %r572, 8;
	add.s64 	%rd400, %rd267, %rd398;
	ld.global.nc.f64 	%fd1306, [%rd400+8];
	mul.rn.f64 	%fd339, %fd2133, %fd2133;
	fma.rn.f64 	%fd1307, %fd1305, %fd339, %fd1306;
	ld.global.nc.f64 	%fd1308, [%rd400+16];
	fma.rn.f64 	%fd1309, %fd1307, %fd339, %fd1308;
	ld.global.nc.f64 	%fd1310, [%rd400+24];
	fma.rn.f64 	%fd1311, %fd1309, %fd339, %fd1310;
	ld.global.nc.f64 	%fd1312, [%rd400+32];
	fma.rn.f64 	%fd1313, %fd1311, %fd339, %fd1312;
	ld.global.nc.f64 	%fd1314, [%rd400+40];
	fma.rn.f64 	%fd1315, %fd1313, %fd339, %fd1314;
	ld.global.nc.f64 	%fd1316, [%rd400+48];
	fma.rn.f64 	%fd340, %fd1315, %fd339, %fd1316;
	fma.rn.f64 	%fd2135, %fd340, %fd2133, %fd2133;
	@%p149 bra 	$L__BB0_186;

	fma.rn.f64 	%fd2135, %fd340, %fd339, %fd947;

$L__BB0_186:
	and.b32  	%r573, %r167, 2;
	setp.eq.s32 	%p150, %r573, 0;
	@%p150 bra 	$L__BB0_188;

	mov.f64 	%fd1318, 0d0000000000000000;
	mov.f64 	%fd1319, 0dBFF0000000000000;
	fma.rn.f64 	%fd2135, %fd2135, %fd1319, %fd1318;

$L__BB0_188:
	cvt.rn.f64.s32 	%fd2040, %r526;
	mul.f64 	%fd1320, %fd2131, %fd2040;
	mul.f64 	%fd346, %fd1320, %fd2135;
	mov.u32 	%r820, %r826;
	mov.f64 	%fd2136, %fd2148;
	@%p127 bra 	$L__BB0_190;

	mov.f64 	%fd1321, 0d0000000000000000;
	mul.rn.f64 	%fd2136, %fd2148, %fd1321;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r820}, %fd2136;
	}

$L__BB0_190:
	mul.f64 	%fd1322, %fd2136, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r821, %fd1322;
	st.local.u32 	[%rd18], %r821;
	cvt.rn.f64.s32 	%fd1323, %r821;
	neg.f64 	%fd1324, %fd1323;
	fma.rn.f64 	%fd1326, %fd1324, %fd748, %fd2136;
	fma.rn.f64 	%fd1328, %fd1324, %fd750, %fd1326;
	fma.rn.f64 	%fd2137, %fd1324, %fd752, %fd1328;
	and.b32  	%r574, %r820, 2145386496;
	setp.lt.u32 	%p152, %r574, 1105199104;
	@%p152 bra 	$L__BB0_192;

	{ // callseq 21, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2136;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2137, [retval0+0];
	} // callseq 21
	ld.local.u32 	%r821, [%rd18];

$L__BB0_192:
	and.b32  	%r575, %r821, 1;
	shl.b32 	%r576, %r821, 3;
	and.b32  	%r577, %r576, 8;
	setp.eq.s32 	%p153, %r575, 0;
	selp.f64 	%fd1330, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p153;
	mul.wide.s32 	%rd402, %r577, 8;
	add.s64 	%rd404, %rd267, %rd402;
	ld.global.nc.f64 	%fd1331, [%rd404+8];
	mul.rn.f64 	%fd352, %fd2137, %fd2137;
	fma.rn.f64 	%fd1332, %fd1330, %fd352, %fd1331;
	ld.global.nc.f64 	%fd1333, [%rd404+16];
	fma.rn.f64 	%fd1334, %fd1332, %fd352, %fd1333;
	ld.global.nc.f64 	%fd1335, [%rd404+24];
	fma.rn.f64 	%fd1336, %fd1334, %fd352, %fd1335;
	ld.global.nc.f64 	%fd1337, [%rd404+32];
	fma.rn.f64 	%fd1338, %fd1336, %fd352, %fd1337;
	ld.global.nc.f64 	%fd1339, [%rd404+40];
	fma.rn.f64 	%fd1340, %fd1338, %fd352, %fd1339;
	ld.global.nc.f64 	%fd1341, [%rd404+48];
	fma.rn.f64 	%fd353, %fd1340, %fd352, %fd1341;
	fma.rn.f64 	%fd2139, %fd353, %fd2137, %fd2137;
	@%p153 bra 	$L__BB0_194;

	fma.rn.f64 	%fd2139, %fd353, %fd352, %fd947;

$L__BB0_194:
	and.b32  	%r578, %r821, 2;
	setp.eq.s32 	%p154, %r578, 0;
	@%p154 bra 	$L__BB0_196;

	mov.f64 	%fd1343, 0d0000000000000000;
	mov.f64 	%fd1344, 0dBFF0000000000000;
	fma.rn.f64 	%fd2139, %fd2139, %fd1344, %fd1343;

$L__BB0_196:
	mov.u64 	%rd577, 0;
	cvt.s64.s32 	%rd72, %r527;
	mul.wide.s32 	%rd405, %r527, 8;
	add.s64 	%rd406, %rd1, %rd405;
	neg.f64 	%fd1345, %fd283;
	st.local.f64 	[%rd406], %fd1345;
	neg.f64 	%fd1346, %fd321;
	st.local.f64 	[%rd406+24], %fd1346;
	mul.f64 	%fd1347, %fd346, %fd2139;
	neg.f64 	%fd1348, %fd1347;
	st.local.f64 	[%rd406+48], %fd1348;
	st.local.u64 	[%rd17], %rd577;
	st.local.u64 	[%rd17+8], %rd577;
	st.local.u64 	[%rd17+16], %rd577;
	@%p115 bra 	$L__BB0_198;

	mov.f64 	%fd1349, 0d0000000000000000;
	mul.rn.f64 	%fd2140, %fd2140, %fd1349;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r822}, %fd2140;
	}

$L__BB0_198:
	mul.f64 	%fd1350, %fd2140, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r823, %fd1350;
	st.local.u32 	[%rd18], %r823;
	cvt.rn.f64.s32 	%fd1351, %r823;
	neg.f64 	%fd1352, %fd1351;
	fma.rn.f64 	%fd1354, %fd1352, %fd748, %fd2140;
	fma.rn.f64 	%fd1356, %fd1352, %fd750, %fd1354;
	fma.rn.f64 	%fd2141, %fd1352, %fd752, %fd1356;
	and.b32  	%r579, %r822, 2145386496;
	setp.lt.u32 	%p156, %r579, 1105199104;
	@%p156 bra 	$L__BB0_200;

	{ // callseq 22, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2140;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2141, [retval0+0];
	} // callseq 22
	ld.local.u32 	%r823, [%rd18];

$L__BB0_200:
	add.s32 	%r178, %r823, 1;
	and.b32  	%r580, %r178, 1;
	shl.b32 	%r581, %r178, 3;
	and.b32  	%r582, %r581, 8;
	setp.eq.s32 	%p157, %r580, 0;
	selp.f64 	%fd1358, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p157;
	mul.wide.s32 	%rd409, %r582, 8;
	add.s64 	%rd411, %rd267, %rd409;
	ld.global.nc.f64 	%fd1359, [%rd411+8];
	mul.rn.f64 	%fd364, %fd2141, %fd2141;
	fma.rn.f64 	%fd1360, %fd1358, %fd364, %fd1359;
	ld.global.nc.f64 	%fd1361, [%rd411+16];
	fma.rn.f64 	%fd1362, %fd1360, %fd364, %fd1361;
	ld.global.nc.f64 	%fd1363, [%rd411+24];
	fma.rn.f64 	%fd1364, %fd1362, %fd364, %fd1363;
	ld.global.nc.f64 	%fd1365, [%rd411+32];
	fma.rn.f64 	%fd1366, %fd1364, %fd364, %fd1365;
	ld.global.nc.f64 	%fd1367, [%rd411+40];
	fma.rn.f64 	%fd1368, %fd1366, %fd364, %fd1367;
	ld.global.nc.f64 	%fd1369, [%rd411+48];
	fma.rn.f64 	%fd365, %fd1368, %fd364, %fd1369;
	fma.rn.f64 	%fd2143, %fd365, %fd2141, %fd2141;
	@%p157 bra 	$L__BB0_202;

	fma.rn.f64 	%fd2143, %fd365, %fd364, %fd947;

$L__BB0_202:
	and.b32  	%r583, %r178, 2;
	setp.eq.s32 	%p158, %r583, 0;
	@%p158 bra 	$L__BB0_204;

	mov.f64 	%fd1371, 0d0000000000000000;
	mov.f64 	%fd1372, 0dBFF0000000000000;
	fma.rn.f64 	%fd2143, %fd2143, %fd1372, %fd1371;

$L__BB0_204:
	@%p121 bra 	$L__BB0_206;

	mov.f64 	%fd1373, 0d0000000000000000;
	mul.rn.f64 	%fd2144, %fd2144, %fd1373;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r824}, %fd2144;
	}

$L__BB0_206:
	mul.f64 	%fd1374, %fd2144, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r825, %fd1374;
	st.local.u32 	[%rd18], %r825;
	cvt.rn.f64.s32 	%fd1375, %r825;
	neg.f64 	%fd1376, %fd1375;
	fma.rn.f64 	%fd1378, %fd1376, %fd748, %fd2144;
	fma.rn.f64 	%fd1380, %fd1376, %fd750, %fd1378;
	fma.rn.f64 	%fd2145, %fd1376, %fd752, %fd1380;
	and.b32  	%r584, %r824, 2145386496;
	setp.lt.u32 	%p160, %r584, 1105199104;
	@%p160 bra 	$L__BB0_208;

	{ // callseq 23, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2144;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2145, [retval0+0];
	} // callseq 23
	ld.local.u32 	%r825, [%rd18];

$L__BB0_208:
	add.s32 	%r184, %r825, 1;
	and.b32  	%r585, %r184, 1;
	shl.b32 	%r586, %r184, 3;
	and.b32  	%r587, %r586, 8;
	setp.eq.s32 	%p161, %r585, 0;
	selp.f64 	%fd1382, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p161;
	mul.wide.s32 	%rd413, %r587, 8;
	add.s64 	%rd415, %rd267, %rd413;
	ld.global.nc.f64 	%fd1383, [%rd415+8];
	mul.rn.f64 	%fd376, %fd2145, %fd2145;
	fma.rn.f64 	%fd1384, %fd1382, %fd376, %fd1383;
	ld.global.nc.f64 	%fd1385, [%rd415+16];
	fma.rn.f64 	%fd1386, %fd1384, %fd376, %fd1385;
	ld.global.nc.f64 	%fd1387, [%rd415+24];
	fma.rn.f64 	%fd1388, %fd1386, %fd376, %fd1387;
	ld.global.nc.f64 	%fd1389, [%rd415+32];
	fma.rn.f64 	%fd1390, %fd1388, %fd376, %fd1389;
	ld.global.nc.f64 	%fd1391, [%rd415+40];
	fma.rn.f64 	%fd1392, %fd1390, %fd376, %fd1391;
	ld.global.nc.f64 	%fd1393, [%rd415+48];
	fma.rn.f64 	%fd377, %fd1392, %fd376, %fd1393;
	fma.rn.f64 	%fd2147, %fd377, %fd2145, %fd2145;
	@%p161 bra 	$L__BB0_210;

	fma.rn.f64 	%fd2147, %fd377, %fd376, %fd947;

$L__BB0_210:
	and.b32  	%r588, %r184, 2;
	setp.eq.s32 	%p162, %r588, 0;
	@%p162 bra 	$L__BB0_212;

	mov.f64 	%fd1395, 0d0000000000000000;
	mov.f64 	%fd1396, 0dBFF0000000000000;
	fma.rn.f64 	%fd2147, %fd2147, %fd1396, %fd1395;

$L__BB0_212:
	mul.f64 	%fd383, %fd2143, %fd2147;
	@%p127 bra 	$L__BB0_214;

	mov.f64 	%fd1397, 0d0000000000000000;
	mul.rn.f64 	%fd2148, %fd2148, %fd1397;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r826}, %fd2148;
	}

$L__BB0_214:
	mul.f64 	%fd1398, %fd2148, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r827, %fd1398;
	st.local.u32 	[%rd18], %r827;
	cvt.rn.f64.s32 	%fd1399, %r827;
	neg.f64 	%fd1400, %fd1399;
	fma.rn.f64 	%fd1402, %fd1400, %fd748, %fd2148;
	fma.rn.f64 	%fd1404, %fd1400, %fd750, %fd1402;
	fma.rn.f64 	%fd2149, %fd1400, %fd752, %fd1404;
	and.b32  	%r589, %r826, 2145386496;
	setp.lt.u32 	%p164, %r589, 1105199104;
	@%p164 bra 	$L__BB0_216;

	{ // callseq 24, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2148;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2149, [retval0+0];
	} // callseq 24
	ld.local.u32 	%r827, [%rd18];

$L__BB0_216:
	add.s32 	%r190, %r827, 1;
	and.b32  	%r590, %r190, 1;
	shl.b32 	%r591, %r190, 3;
	and.b32  	%r592, %r591, 8;
	setp.eq.s32 	%p165, %r590, 0;
	selp.f64 	%fd1406, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p165;
	mul.wide.s32 	%rd417, %r592, 8;
	add.s64 	%rd419, %rd267, %rd417;
	ld.global.nc.f64 	%fd1407, [%rd419+8];
	mul.rn.f64 	%fd389, %fd2149, %fd2149;
	fma.rn.f64 	%fd1408, %fd1406, %fd389, %fd1407;
	ld.global.nc.f64 	%fd1409, [%rd419+16];
	fma.rn.f64 	%fd1410, %fd1408, %fd389, %fd1409;
	ld.global.nc.f64 	%fd1411, [%rd419+24];
	fma.rn.f64 	%fd1412, %fd1410, %fd389, %fd1411;
	ld.global.nc.f64 	%fd1413, [%rd419+32];
	fma.rn.f64 	%fd1414, %fd1412, %fd389, %fd1413;
	ld.global.nc.f64 	%fd1415, [%rd419+40];
	fma.rn.f64 	%fd1416, %fd1414, %fd389, %fd1415;
	ld.global.nc.f64 	%fd1417, [%rd419+48];
	fma.rn.f64 	%fd390, %fd1416, %fd389, %fd1417;
	fma.rn.f64 	%fd2151, %fd390, %fd2149, %fd2149;
	@%p165 bra 	$L__BB0_218;

	fma.rn.f64 	%fd2151, %fd390, %fd389, %fd947;

$L__BB0_218:
	and.b32  	%r593, %r190, 2;
	setp.eq.s32 	%p166, %r593, 0;
	@%p166 bra 	$L__BB0_220;

	mov.f64 	%fd1419, 0d0000000000000000;
	mov.f64 	%fd1420, 0dBFF0000000000000;
	fma.rn.f64 	%fd2151, %fd2151, %fd1420, %fd1419;

$L__BB0_220:
	cvt.rn.f64.s32 	%fd2015, %r524;
	mov.u64 	%rd578, 0;
	shl.b64 	%rd420, %rd72, 3;
	add.s64 	%rd421, %rd17, %rd420;
	mul.f64 	%fd1421, %fd383, %fd2151;
	st.local.f64 	[%rd421], %fd1421;
	st.local.u64 	[%rd10], %rd578;
	st.local.u64 	[%rd10+8], %rd578;
	st.local.u64 	[%rd10+16], %rd578;
	mul.f64 	%fd2152, %fd41, %fd2015;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r594, %temp}, %fd2152;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r828}, %fd2152;
	}
	and.b32  	%r595, %r828, 2147483647;
	setp.ne.s32 	%p167, %r595, 2146435072;
	setp.ne.s32 	%p168, %r594, 0;
	or.pred  	%p169, %p168, %p167;
	@%p169 bra 	$L__BB0_222;

	mov.f64 	%fd1422, 0d0000000000000000;
	mul.rn.f64 	%fd2152, %fd2152, %fd1422;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r828}, %fd2152;
	}

$L__BB0_222:
	mul.f64 	%fd1423, %fd2152, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r829, %fd1423;
	st.local.u32 	[%rd18], %r829;
	cvt.rn.f64.s32 	%fd1424, %r829;
	neg.f64 	%fd1425, %fd1424;
	fma.rn.f64 	%fd1427, %fd1425, %fd748, %fd2152;
	fma.rn.f64 	%fd1429, %fd1425, %fd750, %fd1427;
	fma.rn.f64 	%fd2153, %fd1425, %fd752, %fd1429;
	and.b32  	%r596, %r828, 2145386496;
	setp.lt.u32 	%p170, %r596, 1105199104;
	@%p170 bra 	$L__BB0_224;

	{ // callseq 25, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2152;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2153, [retval0+0];
	} // callseq 25
	ld.local.u32 	%r829, [%rd18];

$L__BB0_224:
	add.s32 	%r197, %r829, 1;
	and.b32  	%r597, %r197, 1;
	shl.b32 	%r598, %r197, 3;
	and.b32  	%r599, %r598, 8;
	setp.eq.s32 	%p171, %r597, 0;
	selp.f64 	%fd1431, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p171;
	mul.wide.s32 	%rd424, %r599, 8;
	add.s64 	%rd426, %rd267, %rd424;
	ld.global.nc.f64 	%fd1432, [%rd426+8];
	mul.rn.f64 	%fd402, %fd2153, %fd2153;
	fma.rn.f64 	%fd1433, %fd1431, %fd402, %fd1432;
	ld.global.nc.f64 	%fd1434, [%rd426+16];
	fma.rn.f64 	%fd1435, %fd1433, %fd402, %fd1434;
	ld.global.nc.f64 	%fd1436, [%rd426+24];
	fma.rn.f64 	%fd1437, %fd1435, %fd402, %fd1436;
	ld.global.nc.f64 	%fd1438, [%rd426+32];
	fma.rn.f64 	%fd1439, %fd1437, %fd402, %fd1438;
	ld.global.nc.f64 	%fd1440, [%rd426+40];
	fma.rn.f64 	%fd1441, %fd1439, %fd402, %fd1440;
	ld.global.nc.f64 	%fd1442, [%rd426+48];
	fma.rn.f64 	%fd403, %fd1441, %fd402, %fd1442;
	fma.rn.f64 	%fd2155, %fd403, %fd2153, %fd2153;
	@%p171 bra 	$L__BB0_226;

	fma.rn.f64 	%fd2155, %fd403, %fd402, %fd947;

$L__BB0_226:
	and.b32  	%r600, %r197, 2;
	setp.eq.s32 	%p172, %r600, 0;
	@%p172 bra 	$L__BB0_228;

	mov.f64 	%fd1444, 0d0000000000000000;
	mov.f64 	%fd1445, 0dBFF0000000000000;
	fma.rn.f64 	%fd2155, %fd2155, %fd1445, %fd1444;

$L__BB0_228:
	cvt.rn.f64.s32 	%fd2016, %r525;
	mul.f64 	%fd2156, %fd42, %fd2016;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r601, %temp}, %fd2156;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r830}, %fd2156;
	}
	and.b32  	%r602, %r830, 2147483647;
	setp.ne.s32 	%p173, %r602, 2146435072;
	setp.ne.s32 	%p174, %r601, 0;
	or.pred  	%p175, %p174, %p173;
	@%p175 bra 	$L__BB0_230;

	mov.f64 	%fd1446, 0d0000000000000000;
	mul.rn.f64 	%fd2156, %fd2156, %fd1446;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r830}, %fd2156;
	}

$L__BB0_230:
	mul.f64 	%fd1447, %fd2156, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r831, %fd1447;
	st.local.u32 	[%rd18], %r831;
	cvt.rn.f64.s32 	%fd1448, %r831;
	neg.f64 	%fd1449, %fd1448;
	fma.rn.f64 	%fd1451, %fd1449, %fd748, %fd2156;
	fma.rn.f64 	%fd1453, %fd1449, %fd750, %fd1451;
	fma.rn.f64 	%fd2157, %fd1449, %fd752, %fd1453;
	and.b32  	%r603, %r830, 2145386496;
	setp.lt.u32 	%p176, %r603, 1105199104;
	@%p176 bra 	$L__BB0_232;

	{ // callseq 26, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2156;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2157, [retval0+0];
	} // callseq 26
	ld.local.u32 	%r831, [%rd18];

$L__BB0_232:
	add.s32 	%r204, %r831, 1;
	and.b32  	%r604, %r204, 1;
	shl.b32 	%r605, %r204, 3;
	and.b32  	%r606, %r605, 8;
	setp.eq.s32 	%p177, %r604, 0;
	selp.f64 	%fd1455, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p177;
	mul.wide.s32 	%rd428, %r606, 8;
	add.s64 	%rd430, %rd267, %rd428;
	ld.global.nc.f64 	%fd1456, [%rd430+8];
	mul.rn.f64 	%fd415, %fd2157, %fd2157;
	fma.rn.f64 	%fd1457, %fd1455, %fd415, %fd1456;
	ld.global.nc.f64 	%fd1458, [%rd430+16];
	fma.rn.f64 	%fd1459, %fd1457, %fd415, %fd1458;
	ld.global.nc.f64 	%fd1460, [%rd430+24];
	fma.rn.f64 	%fd1461, %fd1459, %fd415, %fd1460;
	ld.global.nc.f64 	%fd1462, [%rd430+32];
	fma.rn.f64 	%fd1463, %fd1461, %fd415, %fd1462;
	ld.global.nc.f64 	%fd1464, [%rd430+40];
	fma.rn.f64 	%fd1465, %fd1463, %fd415, %fd1464;
	ld.global.nc.f64 	%fd1466, [%rd430+48];
	fma.rn.f64 	%fd416, %fd1465, %fd415, %fd1466;
	fma.rn.f64 	%fd2159, %fd416, %fd2157, %fd2157;
	@%p177 bra 	$L__BB0_234;

	fma.rn.f64 	%fd2159, %fd416, %fd415, %fd947;

$L__BB0_234:
	and.b32  	%r607, %r204, 2;
	setp.eq.s32 	%p178, %r607, 0;
	@%p178 bra 	$L__BB0_236;

	mov.f64 	%fd1468, 0d0000000000000000;
	mov.f64 	%fd1469, 0dBFF0000000000000;
	fma.rn.f64 	%fd2159, %fd2159, %fd1469, %fd1468;

$L__BB0_236:
	cvt.rn.f64.s32 	%fd2017, %r526;
	mul.f64 	%fd422, %fd2155, %fd2159;
	mul.f64 	%fd2160, %fd43, %fd2017;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r608, %temp}, %fd2160;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r832}, %fd2160;
	}
	and.b32  	%r609, %r832, 2147483647;
	setp.ne.s32 	%p179, %r609, 2146435072;
	setp.ne.s32 	%p180, %r608, 0;
	or.pred  	%p181, %p180, %p179;
	@%p181 bra 	$L__BB0_238;

	mov.f64 	%fd1470, 0d0000000000000000;
	mul.rn.f64 	%fd2160, %fd2160, %fd1470;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r832}, %fd2160;
	}

$L__BB0_238:
	mul.f64 	%fd1471, %fd2160, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r833, %fd1471;
	st.local.u32 	[%rd18], %r833;
	cvt.rn.f64.s32 	%fd1472, %r833;
	neg.f64 	%fd1473, %fd1472;
	fma.rn.f64 	%fd1475, %fd1473, %fd748, %fd2160;
	fma.rn.f64 	%fd1477, %fd1473, %fd750, %fd1475;
	fma.rn.f64 	%fd2161, %fd1473, %fd752, %fd1477;
	and.b32  	%r610, %r832, 2145386496;
	setp.lt.u32 	%p182, %r610, 1105199104;
	@%p182 bra 	$L__BB0_240;

	{ // callseq 27, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2160;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2161, [retval0+0];
	} // callseq 27
	ld.local.u32 	%r833, [%rd18];

$L__BB0_240:
	add.s32 	%r211, %r833, 1;
	and.b32  	%r611, %r211, 1;
	shl.b32 	%r612, %r211, 3;
	and.b32  	%r613, %r612, 8;
	setp.eq.s32 	%p183, %r611, 0;
	selp.f64 	%fd1479, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p183;
	mul.wide.s32 	%rd432, %r613, 8;
	add.s64 	%rd434, %rd267, %rd432;
	ld.global.nc.f64 	%fd1480, [%rd434+8];
	mul.rn.f64 	%fd429, %fd2161, %fd2161;
	fma.rn.f64 	%fd1481, %fd1479, %fd429, %fd1480;
	ld.global.nc.f64 	%fd1482, [%rd434+16];
	fma.rn.f64 	%fd1483, %fd1481, %fd429, %fd1482;
	ld.global.nc.f64 	%fd1484, [%rd434+24];
	fma.rn.f64 	%fd1485, %fd1483, %fd429, %fd1484;
	ld.global.nc.f64 	%fd1486, [%rd434+32];
	fma.rn.f64 	%fd1487, %fd1485, %fd429, %fd1486;
	ld.global.nc.f64 	%fd1488, [%rd434+40];
	fma.rn.f64 	%fd1489, %fd1487, %fd429, %fd1488;
	ld.global.nc.f64 	%fd1490, [%rd434+48];
	fma.rn.f64 	%fd430, %fd1489, %fd429, %fd1490;
	fma.rn.f64 	%fd2163, %fd430, %fd2161, %fd2161;
	@%p183 bra 	$L__BB0_242;

	fma.rn.f64 	%fd2163, %fd430, %fd429, %fd947;

$L__BB0_242:
	and.b32  	%r614, %r211, 2;
	setp.eq.s32 	%p184, %r614, 0;
	@%p184 bra 	$L__BB0_244;

	mov.f64 	%fd1492, 0d0000000000000000;
	mov.f64 	%fd1493, 0dBFF0000000000000;
	fma.rn.f64 	%fd2163, %fd2163, %fd1493, %fd1492;

$L__BB0_244:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r764}, %fd52;
	}
	setp.lt.s32 	%p295, %r764, 0;
	abs.f64 	%fd2018, %fd52;
	add.s64 	%rd436, %rd10, %rd420;
	mul.f64 	%fd1494, %fd422, %fd2163;
	st.local.f64 	[%rd436], %fd1494;
	mov.f64 	%fd1495, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r212}, %fd1495;
	}
	and.b32  	%r213, %r212, 2146435072;
	setp.eq.s32 	%p185, %r213, 1073741824;
	{ // callseq 28, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2018;
	.param .b64 param1;
	st.param.f64 	[param1+0], %fd1495;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2165, [retval0+0];
	} // callseq 28
	and.pred  	%p5, %p295, %p185;
	not.pred 	%p187, %p5;
	@%p187 bra 	$L__BB0_246;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r615}, %fd2165;
	}
	xor.b32  	%r616, %r615, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r617, %temp}, %fd2165;
	}
	mov.b64 	%fd2165, {%r617, %r616};

$L__BB0_246:
	setp.eq.f64 	%p296, %fd52, 0d0000000000000000;
	@%p296 bra 	$L__BB0_250;
	bra.uni 	$L__BB0_247;

$L__BB0_250:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r770}, %fd52;
	}
	selp.b32 	%r618, %r770, 0, %p185;
	mov.u32 	%r619, 0;
	or.b32  	%r620, %r618, 2146435072;
	setp.lt.s32 	%p192, %r212, 0;
	selp.b32 	%r621, %r620, %r618, %p192;
	mov.b64 	%fd2165, {%r619, %r621};
	bra.uni 	$L__BB0_251;

$L__BB0_247:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r765}, %fd52;
	}
	setp.gt.s32 	%p189, %r765, -1;
	@%p189 bra 	$L__BB0_251;

	cvt.rzi.f64.f64 	%fd1497, %fd1495;
	setp.eq.f64 	%p190, %fd1497, 0d4008000000000000;
	@%p190 bra 	$L__BB0_251;

	mov.f64 	%fd2165, 0dFFF8000000000000;

$L__BB0_251:
	add.f64 	%fd2019, %fd52, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r622}, %fd2019;
	}
	and.b32  	%r623, %r622, 2146435072;
	setp.ne.s32 	%p193, %r623, 2146435072;
	mov.f64 	%fd2166, %fd2165;
	@%p193 bra 	$L__BB0_257;

	add.f64 	%fd2166, %fd52, 0d4008000000000000;
	abs.f64 	%fd2044, %fd52;
	setp.gtu.f64 	%p194, %fd2044, 0d7FF0000000000000;
	@%p194 bra 	$L__BB0_257;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r624, %temp}, %fd1495;
	}
	and.b32  	%r214, %r212, 2147483647;
	setp.eq.s32 	%p195, %r214, 2146435072;
	setp.eq.s32 	%p196, %r624, 0;
	and.pred  	%p197, %p195, %p196;
	@%p197 bra 	$L__BB0_256;
	bra.uni 	$L__BB0_254;

$L__BB0_256:
	abs.f64 	%fd2046, %fd52;
	setp.eq.f64 	%p204, %fd52, 0dBFF0000000000000;
	setp.gt.f64 	%p205, %fd2046, 0d3FF0000000000000;
	selp.b32 	%r631, 2146435072, 0, %p205;
	mov.u32 	%r632, 0;
	xor.b32  	%r633, %r631, 2146435072;
	setp.lt.s32 	%p206, %r212, 0;
	selp.b32 	%r634, %r633, %r631, %p206;
	selp.b32 	%r635, 1072693248, %r634, %p204;
	mov.b64 	%fd2166, {%r632, %r635};
	bra.uni 	$L__BB0_257;

$L__BB0_254:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r769}, %fd52;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r625, %temp}, %fd52;
	}
	and.b32  	%r626, %r769, 2147483647;
	setp.ne.s32 	%p198, %r626, 2146435072;
	setp.ne.s32 	%p199, %r625, 0;
	or.pred  	%p200, %p198, %p199;
	mov.f64 	%fd2166, %fd2165;
	@%p200 bra 	$L__BB0_257;

	setp.gt.s32 	%p201, %r212, -1;
	selp.b32 	%r627, 2146435072, 0, %p201;
	mov.u32 	%r628, 0;
	setp.ne.s32 	%p202, %r214, 1071644672;
	and.pred  	%p203, %p202, %p5;
	or.b32  	%r629, %r627, -2147483648;
	selp.b32 	%r630, %r629, %r627, %p203;
	mov.b64 	%fd2166, {%r628, %r630};

$L__BB0_257:
	add.f64 	%fd2050, %fd661, %fd661;
	cvt.s64.s32 	%rd579, %r791;
	setp.eq.f64 	%p297, %fd52, 0d3FF0000000000000;
	sub.f64 	%fd2022, %fd44, %fd41;
	sub.f64 	%fd2021, %fd45, %fd42;
	sub.f64 	%fd2020, %fd46, %fd43;
	ld.param.u64 	%rd537, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_29];
	cvt.u32.u16 	%r751, %rs3;
	mul.wide.u32 	%rd536, %r751, 8;
	cvta.to.global.u64 	%rd535, %rd537;
	add.s64 	%rd534, %rd535, %rd536;
	add.f64 	%fd2006, %fd656, %fd656;
	selp.f64 	%fd1500, 0d3FF0000000000000, %fd2166, %p297;
	ld.local.f64 	%fd1501, [%rd1];
	mul.f64 	%fd1502, %fd1501, %fd2022;
	ld.local.f64 	%fd1503, [%rd1+24];
	mul.f64 	%fd1504, %fd1503, %fd2021;
	ld.local.f64 	%fd1505, [%rd1+48];
	mul.f64 	%fd1506, %fd1505, %fd2020;
	neg.f64 	%fd1507, %fd1506;
	sub.f64 	%fd1508, %fd1507, %fd1504;
	sub.f64 	%fd1509, %fd1508, %fd1502;
	ld.local.f64 	%fd1510, [%rd1+8];
	mul.f64 	%fd1511, %fd1510, %fd2022;
	ld.local.f64 	%fd1512, [%rd1+32];
	mul.f64 	%fd1513, %fd1512, %fd2021;
	ld.local.f64 	%fd1514, [%rd1+56];
	mul.f64 	%fd1515, %fd1514, %fd2020;
	neg.f64 	%fd1516, %fd1515;
	sub.f64 	%fd1517, %fd1516, %fd1513;
	sub.f64 	%fd1518, %fd1517, %fd1511;
	ld.local.f64 	%fd1519, [%rd1+16];
	mul.f64 	%fd1520, %fd1519, %fd2022;
	ld.local.f64 	%fd1521, [%rd1+40];
	mul.f64 	%fd1522, %fd1521, %fd2021;
	ld.local.f64 	%fd1523, [%rd1+64];
	mul.f64 	%fd1524, %fd1523, %fd2020;
	neg.f64 	%fd1525, %fd1524;
	sub.f64 	%fd1526, %fd1525, %fd1522;
	sub.f64 	%fd1527, %fd1526, %fd1520;
	ld.local.f64 	%fd1528, [%rd17];
	add.f64 	%fd1529, %fd1509, %fd1528;
	ld.local.f64 	%fd1530, [%rd10];
	sub.f64 	%fd1531, %fd1529, %fd1530;
	mul.f64 	%fd1532, %fd1531, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd1533, %fd1532, %fd1500;
	ld.local.f64 	%fd1534, [%rd17+8];
	add.f64 	%fd1535, %fd1518, %fd1534;
	ld.local.f64 	%fd1536, [%rd10+8];
	sub.f64 	%fd1537, %fd1535, %fd1536;
	mul.f64 	%fd1538, %fd1537, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd1539, %fd1538, %fd1500;
	ld.local.f64 	%fd1540, [%rd17+16];
	add.f64 	%fd1541, %fd1527, %fd1540;
	ld.local.f64 	%fd1542, [%rd10+16];
	sub.f64 	%fd1543, %fd1541, %fd1542;
	mul.f64 	%fd1544, %fd1543, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd1545, %fd1544, %fd1500;
	mul.f64 	%fd1546, %fd668, %fd1545;
	fma.rn.f64 	%fd1547, %fd667, %fd1539, %fd1546;
	fma.rn.f64 	%fd1548, %fd666, %fd1533, %fd1547;
	mul.f64 	%fd1549, %fd1115, %fd1548;
	mul.f64 	%fd1550, %fd238, %fd1549;
	mul.f64 	%fd1551, %fd2050, %fd1550;
	ld.global.f64 	%fd1552, [%rd534];
	mul.f64 	%fd1553, %fd2006, %fd1552;
	mul.f64 	%fd1554, %fd238, %fd237;
	mul.f64 	%fd1555, %fd2050, %fd1554;
	sub.f64 	%fd1556, %fd1555, %fd1551;
	mul.f64 	%fd1557, %fd1553, %fd1556;
	shl.b64 	%rd440, %rd579, 2;
	add.s64 	%rd441, %rd45, %rd440;
	ld.local.u32 	%r638, [%rd441];
	mul.wide.s32 	%rd442, %r638, 8;
	add.s64 	%rd76, %rd75, %rd442;
	ld.global.f64 	%fd1558, [%rd76];
	mul.f64 	%fd1559, %fd1558, %fd1557;
	ld.global.f64 	%fd1560, [%rd321];
	mul.f64 	%fd1561, %fd1560, %fd656;
	mul.f64 	%fd1562, %fd1556, %fd1561;
	mul.f64 	%fd1563, %fd1562, %fd1558;
	sub.f64 	%fd1564, %fd1559, %fd1563;
	ld.shared.f64 	%fd1565, [%r65];
	mov.u32 	%r834, 0;
	add.f64 	%fd1566, %fd1565, %fd1564;
	st.shared.f64 	[%r65], %fd1566;

$L__BB0_258:
	add.f64 	%fd2048, %fd661, %fd661;
	mov.u64 	%rd580, 0;
	shl.b32 	%r753, %r777, 2;
	or.b32  	%r752, %r753, 1;
	mul.wide.s32 	%rd541, %r752, 8;
	add.s64 	%rd540, %rd54, %rd541;
	mul.wide.s32 	%rd539, %r753, 8;
	add.s64 	%rd538, %rd54, %rd539;
	mov.u32 	%r643, 2;
	sub.s32 	%r644, %r643, %r834;
	setp.eq.s32 	%p208, %r834, 0;
	selp.b32 	%r645, -1, %r644, %p208;
	cvt.rn.f64.s32 	%fd1572, %r645;
	add.s32 	%r646, %r834, -1;
	cvt.rn.f64.s32 	%fd1573, %r646;
	mul.f64 	%fd1574, %fd29, %fd1572;
	fma.rn.f64 	%fd1575, %fd32, %fd1573, %fd1574;
	mul.f64 	%fd1576, %fd30, %fd1572;
	fma.rn.f64 	%fd1577, %fd33, %fd1573, %fd1576;
	mul.f64 	%fd1578, %fd31, %fd1572;
	fma.rn.f64 	%fd1579, %fd34, %fd1573, %fd1578;
	mul.f64 	%fd1580, %fd664, %fd1579;
	mul.f64 	%fd1581, %fd665, %fd1577;
	sub.f64 	%fd1582, %fd1580, %fd1581;
	mul.f64 	%fd1583, %fd665, %fd1575;
	mul.f64 	%fd1584, %fd663, %fd1579;
	sub.f64 	%fd1585, %fd1583, %fd1584;
	mul.f64 	%fd1586, %fd663, %fd1577;
	mul.f64 	%fd1587, %fd664, %fd1575;
	sub.f64 	%fd1588, %fd1586, %fd1587;
	mul.f64 	%fd444, %fd2048, %fd1582;
	mul.f64 	%fd445, %fd2048, %fd1585;
	mul.f64 	%fd446, %fd2048, %fd1588;
	// begin inline asm
	ld.global.nc.f64 %fd1567, [%rd538];
	// end inline asm
	// begin inline asm
	ld.global.nc.f64 %fd1568, [%rd540];
	// end inline asm
	// begin inline asm
	ld.global.nc.f64 %fd1569, [%rd538];
	// end inline asm
	// begin inline asm
	ld.global.nc.f64 %fd1570, [%rd540];
	// end inline asm
	// begin inline asm
	ld.global.nc.f64 %fd1571, [%rd59];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r639, [%rd252];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r640, [%rd253];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r641, [%rd254];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r642, [%rd255];
	// end inline asm
	st.local.u64 	[%rd1], %rd580;
	st.local.u64 	[%rd1+8], %rd580;
	st.local.u64 	[%rd1+16], %rd580;
	cvt.rn.f64.s32 	%fd448, %r639;
	mul.f64 	%fd2167, %fd41, %fd448;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r647, %temp}, %fd2167;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r835}, %fd2167;
	}
	and.b32  	%r648, %r835, 2147483647;
	setp.ne.s32 	%p209, %r648, 2146435072;
	setp.ne.s32 	%p210, %r647, 0;
	or.pred  	%p211, %p210, %p209;
	@%p211 bra 	$L__BB0_260;

	mov.f64 	%fd1589, 0d0000000000000000;
	mul.rn.f64 	%fd2167, %fd2167, %fd1589;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r835}, %fd2167;
	}

$L__BB0_260:
	mul.f64 	%fd1590, %fd2167, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r836, %fd1590;
	st.local.u32 	[%rd10], %r836;
	cvt.rn.f64.s32 	%fd1591, %r836;
	neg.f64 	%fd1592, %fd1591;
	fma.rn.f64 	%fd1594, %fd1592, %fd748, %fd2167;
	fma.rn.f64 	%fd1596, %fd1592, %fd750, %fd1594;
	fma.rn.f64 	%fd2168, %fd1592, %fd752, %fd1596;
	and.b32  	%r649, %r835, 2145386496;
	setp.lt.u32 	%p212, %r649, 1105199104;
	@%p212 bra 	$L__BB0_262;

	{ // callseq 29, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2167;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2168, [retval0+0];
	} // callseq 29
	ld.local.u32 	%r836, [%rd10];

$L__BB0_262:
	add.s32 	%r225, %r836, 1;
	and.b32  	%r650, %r225, 1;
	shl.b32 	%r651, %r225, 3;
	and.b32  	%r652, %r651, 8;
	setp.eq.s32 	%p213, %r650, 0;
	selp.f64 	%fd1598, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p213;
	mul.wide.s32 	%rd456, %r652, 8;
	add.s64 	%rd458, %rd267, %rd456;
	ld.global.nc.f64 	%fd1599, [%rd458+8];
	mul.rn.f64 	%fd455, %fd2168, %fd2168;
	fma.rn.f64 	%fd1600, %fd1598, %fd455, %fd1599;
	ld.global.nc.f64 	%fd1601, [%rd458+16];
	fma.rn.f64 	%fd1602, %fd1600, %fd455, %fd1601;
	ld.global.nc.f64 	%fd1603, [%rd458+24];
	fma.rn.f64 	%fd1604, %fd1602, %fd455, %fd1603;
	ld.global.nc.f64 	%fd1605, [%rd458+32];
	fma.rn.f64 	%fd1606, %fd1604, %fd455, %fd1605;
	ld.global.nc.f64 	%fd1607, [%rd458+40];
	fma.rn.f64 	%fd1608, %fd1606, %fd455, %fd1607;
	ld.global.nc.f64 	%fd1609, [%rd458+48];
	fma.rn.f64 	%fd456, %fd1608, %fd455, %fd1609;
	fma.rn.f64 	%fd2170, %fd456, %fd2168, %fd2168;
	@%p213 bra 	$L__BB0_264;

	fma.rn.f64 	%fd2170, %fd456, %fd455, %fd947;

$L__BB0_264:
	and.b32  	%r653, %r225, 2;
	setp.eq.s32 	%p214, %r653, 0;
	@%p214 bra 	$L__BB0_266;

	mov.f64 	%fd1611, 0d0000000000000000;
	mov.f64 	%fd1612, 0dBFF0000000000000;
	fma.rn.f64 	%fd2170, %fd2170, %fd1612, %fd1611;

$L__BB0_266:
	cvt.rn.f64.s32 	%fd462, %r640;
	mul.f64 	%fd2171, %fd42, %fd462;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r654, %temp}, %fd2171;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r837}, %fd2171;
	}
	and.b32  	%r655, %r837, 2147483647;
	setp.ne.s32 	%p215, %r655, 2146435072;
	setp.ne.s32 	%p216, %r654, 0;
	or.pred  	%p217, %p216, %p215;
	@%p217 bra 	$L__BB0_268;

	mov.f64 	%fd1613, 0d0000000000000000;
	mul.rn.f64 	%fd2171, %fd2171, %fd1613;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r837}, %fd2171;
	}

$L__BB0_268:
	mul.f64 	%fd1614, %fd2171, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r838, %fd1614;
	st.local.u32 	[%rd10], %r838;
	cvt.rn.f64.s32 	%fd1615, %r838;
	neg.f64 	%fd1616, %fd1615;
	fma.rn.f64 	%fd1618, %fd1616, %fd748, %fd2171;
	fma.rn.f64 	%fd1620, %fd1616, %fd750, %fd1618;
	fma.rn.f64 	%fd2172, %fd1616, %fd752, %fd1620;
	and.b32  	%r656, %r837, 2145386496;
	setp.lt.u32 	%p218, %r656, 1105199104;
	@%p218 bra 	$L__BB0_270;

	{ // callseq 30, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2171;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2172, [retval0+0];
	} // callseq 30
	ld.local.u32 	%r838, [%rd10];

$L__BB0_270:
	add.s32 	%r232, %r838, 1;
	and.b32  	%r657, %r232, 1;
	shl.b32 	%r658, %r232, 3;
	and.b32  	%r659, %r658, 8;
	setp.eq.s32 	%p219, %r657, 0;
	selp.f64 	%fd1622, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p219;
	mul.wide.s32 	%rd460, %r659, 8;
	add.s64 	%rd462, %rd267, %rd460;
	ld.global.nc.f64 	%fd1623, [%rd462+8];
	mul.rn.f64 	%fd469, %fd2172, %fd2172;
	fma.rn.f64 	%fd1624, %fd1622, %fd469, %fd1623;
	ld.global.nc.f64 	%fd1625, [%rd462+16];
	fma.rn.f64 	%fd1626, %fd1624, %fd469, %fd1625;
	ld.global.nc.f64 	%fd1627, [%rd462+24];
	fma.rn.f64 	%fd1628, %fd1626, %fd469, %fd1627;
	ld.global.nc.f64 	%fd1629, [%rd462+32];
	fma.rn.f64 	%fd1630, %fd1628, %fd469, %fd1629;
	ld.global.nc.f64 	%fd1631, [%rd462+40];
	fma.rn.f64 	%fd1632, %fd1630, %fd469, %fd1631;
	ld.global.nc.f64 	%fd1633, [%rd462+48];
	fma.rn.f64 	%fd470, %fd1632, %fd469, %fd1633;
	fma.rn.f64 	%fd2174, %fd470, %fd2172, %fd2172;
	@%p219 bra 	$L__BB0_272;

	fma.rn.f64 	%fd2174, %fd470, %fd469, %fd947;

$L__BB0_272:
	and.b32  	%r660, %r232, 2;
	setp.eq.s32 	%p220, %r660, 0;
	@%p220 bra 	$L__BB0_274;

	mov.f64 	%fd1635, 0d0000000000000000;
	mov.f64 	%fd1636, 0dBFF0000000000000;
	fma.rn.f64 	%fd2174, %fd2174, %fd1636, %fd1635;

$L__BB0_274:
	mul.f64 	%fd476, %fd2170, %fd2174;
	cvt.rn.f64.s32 	%fd477, %r641;
	mul.f64 	%fd2175, %fd43, %fd477;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r661, %temp}, %fd2175;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r839}, %fd2175;
	}
	and.b32  	%r662, %r839, 2147483647;
	setp.ne.s32 	%p221, %r662, 2146435072;
	setp.ne.s32 	%p222, %r661, 0;
	or.pred  	%p223, %p222, %p221;
	@%p223 bra 	$L__BB0_276;

	mov.f64 	%fd1637, 0d0000000000000000;
	mul.rn.f64 	%fd2175, %fd2175, %fd1637;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r839}, %fd2175;
	}

$L__BB0_276:
	mul.f64 	%fd1638, %fd2175, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r840, %fd1638;
	st.local.u32 	[%rd10], %r840;
	cvt.rn.f64.s32 	%fd1639, %r840;
	neg.f64 	%fd1640, %fd1639;
	fma.rn.f64 	%fd1642, %fd1640, %fd748, %fd2175;
	fma.rn.f64 	%fd1644, %fd1640, %fd750, %fd1642;
	fma.rn.f64 	%fd2176, %fd1640, %fd752, %fd1644;
	and.b32  	%r663, %r839, 2145386496;
	setp.lt.u32 	%p224, %r663, 1105199104;
	@%p224 bra 	$L__BB0_278;

	{ // callseq 31, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2175;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2176, [retval0+0];
	} // callseq 31
	ld.local.u32 	%r840, [%rd10];

$L__BB0_278:
	add.s32 	%r239, %r840, 1;
	and.b32  	%r664, %r239, 1;
	shl.b32 	%r665, %r239, 3;
	and.b32  	%r666, %r665, 8;
	setp.eq.s32 	%p225, %r664, 0;
	selp.f64 	%fd1646, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p225;
	mul.wide.s32 	%rd464, %r666, 8;
	add.s64 	%rd466, %rd267, %rd464;
	ld.global.nc.f64 	%fd1647, [%rd466+8];
	mul.rn.f64 	%fd484, %fd2176, %fd2176;
	fma.rn.f64 	%fd1648, %fd1646, %fd484, %fd1647;
	ld.global.nc.f64 	%fd1649, [%rd466+16];
	fma.rn.f64 	%fd1650, %fd1648, %fd484, %fd1649;
	ld.global.nc.f64 	%fd1651, [%rd466+24];
	fma.rn.f64 	%fd1652, %fd1650, %fd484, %fd1651;
	ld.global.nc.f64 	%fd1653, [%rd466+32];
	fma.rn.f64 	%fd1654, %fd1652, %fd484, %fd1653;
	ld.global.nc.f64 	%fd1655, [%rd466+40];
	fma.rn.f64 	%fd1656, %fd1654, %fd484, %fd1655;
	ld.global.nc.f64 	%fd1657, [%rd466+48];
	fma.rn.f64 	%fd485, %fd1656, %fd484, %fd1657;
	fma.rn.f64 	%fd2178, %fd485, %fd2176, %fd2176;
	@%p225 bra 	$L__BB0_280;

	fma.rn.f64 	%fd2178, %fd485, %fd484, %fd947;

$L__BB0_280:
	and.b32  	%r667, %r239, 2;
	setp.eq.s32 	%p226, %r667, 0;
	@%p226 bra 	$L__BB0_282;

	mov.f64 	%fd1659, 0d0000000000000000;
	mov.f64 	%fd1660, 0dBFF0000000000000;
	fma.rn.f64 	%fd2178, %fd2178, %fd1660, %fd1659;

$L__BB0_282:
	mov.u64 	%rd581, 0;
	cvt.s64.s32 	%rd78, %r642;
	mul.wide.s32 	%rd467, %r642, 8;
	add.s64 	%rd468, %rd1, %rd467;
	mul.f64 	%fd1661, %fd476, %fd2178;
	st.local.f64 	[%rd468], %fd1661;
	st.local.u64 	[%rd17], %rd581;
	st.local.u64 	[%rd17+8], %rd581;
	st.local.u64 	[%rd17+16], %rd581;
	mul.f64 	%fd2179, %fd44, %fd448;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r668, %temp}, %fd2179;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r841}, %fd2179;
	}
	and.b32  	%r669, %r841, 2147483647;
	setp.ne.s32 	%p227, %r669, 2146435072;
	setp.ne.s32 	%p228, %r668, 0;
	or.pred  	%p229, %p228, %p227;
	@%p229 bra 	$L__BB0_284;

	mov.f64 	%fd1662, 0d0000000000000000;
	mul.rn.f64 	%fd2179, %fd2179, %fd1662;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r841}, %fd2179;
	}

$L__BB0_284:
	mul.f64 	%fd1663, %fd2179, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r842, %fd1663;
	st.local.u32 	[%rd10], %r842;
	cvt.rn.f64.s32 	%fd1664, %r842;
	neg.f64 	%fd1665, %fd1664;
	fma.rn.f64 	%fd1667, %fd1665, %fd748, %fd2179;
	fma.rn.f64 	%fd1669, %fd1665, %fd750, %fd1667;
	fma.rn.f64 	%fd2180, %fd1665, %fd752, %fd1669;
	and.b32  	%r670, %r841, 2145386496;
	setp.lt.u32 	%p230, %r670, 1105199104;
	@%p230 bra 	$L__BB0_286;

	{ // callseq 32, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2179;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2180, [retval0+0];
	} // callseq 32
	ld.local.u32 	%r842, [%rd10];

$L__BB0_286:
	add.s32 	%r246, %r842, 1;
	and.b32  	%r671, %r246, 1;
	shl.b32 	%r672, %r246, 3;
	and.b32  	%r673, %r672, 8;
	setp.eq.s32 	%p231, %r671, 0;
	selp.f64 	%fd1671, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p231;
	mul.wide.s32 	%rd471, %r673, 8;
	add.s64 	%rd473, %rd267, %rd471;
	ld.global.nc.f64 	%fd1672, [%rd473+8];
	mul.rn.f64 	%fd497, %fd2180, %fd2180;
	fma.rn.f64 	%fd1673, %fd1671, %fd497, %fd1672;
	ld.global.nc.f64 	%fd1674, [%rd473+16];
	fma.rn.f64 	%fd1675, %fd1673, %fd497, %fd1674;
	ld.global.nc.f64 	%fd1676, [%rd473+24];
	fma.rn.f64 	%fd1677, %fd1675, %fd497, %fd1676;
	ld.global.nc.f64 	%fd1678, [%rd473+32];
	fma.rn.f64 	%fd1679, %fd1677, %fd497, %fd1678;
	ld.global.nc.f64 	%fd1680, [%rd473+40];
	fma.rn.f64 	%fd1681, %fd1679, %fd497, %fd1680;
	ld.global.nc.f64 	%fd1682, [%rd473+48];
	fma.rn.f64 	%fd498, %fd1681, %fd497, %fd1682;
	fma.rn.f64 	%fd2182, %fd498, %fd2180, %fd2180;
	@%p231 bra 	$L__BB0_288;

	fma.rn.f64 	%fd2182, %fd498, %fd497, %fd947;

$L__BB0_288:
	and.b32  	%r674, %r246, 2;
	setp.eq.s32 	%p232, %r674, 0;
	@%p232 bra 	$L__BB0_290;

	mov.f64 	%fd1684, 0d0000000000000000;
	mov.f64 	%fd1685, 0dBFF0000000000000;
	fma.rn.f64 	%fd2182, %fd2182, %fd1685, %fd1684;

$L__BB0_290:
	mul.f64 	%fd2183, %fd45, %fd462;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r675, %temp}, %fd2183;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r843}, %fd2183;
	}
	and.b32  	%r676, %r843, 2147483647;
	setp.ne.s32 	%p233, %r676, 2146435072;
	setp.ne.s32 	%p234, %r675, 0;
	or.pred  	%p235, %p234, %p233;
	@%p235 bra 	$L__BB0_292;

	mov.f64 	%fd1686, 0d0000000000000000;
	mul.rn.f64 	%fd2183, %fd2183, %fd1686;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r843}, %fd2183;
	}

$L__BB0_292:
	mul.f64 	%fd1687, %fd2183, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r844, %fd1687;
	st.local.u32 	[%rd10], %r844;
	cvt.rn.f64.s32 	%fd1688, %r844;
	neg.f64 	%fd1689, %fd1688;
	fma.rn.f64 	%fd1691, %fd1689, %fd748, %fd2183;
	fma.rn.f64 	%fd1693, %fd1689, %fd750, %fd1691;
	fma.rn.f64 	%fd2184, %fd1689, %fd752, %fd1693;
	and.b32  	%r677, %r843, 2145386496;
	setp.lt.u32 	%p236, %r677, 1105199104;
	@%p236 bra 	$L__BB0_294;

	{ // callseq 33, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2183;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2184, [retval0+0];
	} // callseq 33
	ld.local.u32 	%r844, [%rd10];

$L__BB0_294:
	add.s32 	%r253, %r844, 1;
	and.b32  	%r678, %r253, 1;
	shl.b32 	%r679, %r253, 3;
	and.b32  	%r680, %r679, 8;
	setp.eq.s32 	%p237, %r678, 0;
	selp.f64 	%fd1695, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p237;
	mul.wide.s32 	%rd475, %r680, 8;
	add.s64 	%rd477, %rd267, %rd475;
	ld.global.nc.f64 	%fd1696, [%rd477+8];
	mul.rn.f64 	%fd510, %fd2184, %fd2184;
	fma.rn.f64 	%fd1697, %fd1695, %fd510, %fd1696;
	ld.global.nc.f64 	%fd1698, [%rd477+16];
	fma.rn.f64 	%fd1699, %fd1697, %fd510, %fd1698;
	ld.global.nc.f64 	%fd1700, [%rd477+24];
	fma.rn.f64 	%fd1701, %fd1699, %fd510, %fd1700;
	ld.global.nc.f64 	%fd1702, [%rd477+32];
	fma.rn.f64 	%fd1703, %fd1701, %fd510, %fd1702;
	ld.global.nc.f64 	%fd1704, [%rd477+40];
	fma.rn.f64 	%fd1705, %fd1703, %fd510, %fd1704;
	ld.global.nc.f64 	%fd1706, [%rd477+48];
	fma.rn.f64 	%fd511, %fd1705, %fd510, %fd1706;
	fma.rn.f64 	%fd2186, %fd511, %fd2184, %fd2184;
	@%p237 bra 	$L__BB0_296;

	fma.rn.f64 	%fd2186, %fd511, %fd510, %fd947;

$L__BB0_296:
	and.b32  	%r681, %r253, 2;
	setp.eq.s32 	%p238, %r681, 0;
	@%p238 bra 	$L__BB0_298;

	mov.f64 	%fd1708, 0d0000000000000000;
	mov.f64 	%fd1709, 0dBFF0000000000000;
	fma.rn.f64 	%fd2186, %fd2186, %fd1709, %fd1708;

$L__BB0_298:
	mul.f64 	%fd517, %fd2182, %fd2186;
	mul.f64 	%fd2187, %fd46, %fd477;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r682, %temp}, %fd2187;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r845}, %fd2187;
	}
	and.b32  	%r683, %r845, 2147483647;
	setp.ne.s32 	%p239, %r683, 2146435072;
	setp.ne.s32 	%p240, %r682, 0;
	or.pred  	%p241, %p240, %p239;
	@%p241 bra 	$L__BB0_300;

	mov.f64 	%fd1710, 0d0000000000000000;
	mul.rn.f64 	%fd2187, %fd2187, %fd1710;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r845}, %fd2187;
	}

$L__BB0_300:
	mul.f64 	%fd1711, %fd2187, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r846, %fd1711;
	st.local.u32 	[%rd10], %r846;
	cvt.rn.f64.s32 	%fd1712, %r846;
	neg.f64 	%fd1713, %fd1712;
	fma.rn.f64 	%fd1715, %fd1713, %fd748, %fd2187;
	fma.rn.f64 	%fd1717, %fd1713, %fd750, %fd1715;
	fma.rn.f64 	%fd2188, %fd1713, %fd752, %fd1717;
	and.b32  	%r684, %r845, 2145386496;
	setp.lt.u32 	%p242, %r684, 1105199104;
	@%p242 bra 	$L__BB0_302;

	{ // callseq 34, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2187;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2188, [retval0+0];
	} // callseq 34
	ld.local.u32 	%r846, [%rd10];

$L__BB0_302:
	add.s32 	%r260, %r846, 1;
	and.b32  	%r685, %r260, 1;
	shl.b32 	%r686, %r260, 3;
	and.b32  	%r687, %r686, 8;
	setp.eq.s32 	%p243, %r685, 0;
	selp.f64 	%fd1719, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p243;
	mul.wide.s32 	%rd479, %r687, 8;
	add.s64 	%rd481, %rd267, %rd479;
	ld.global.nc.f64 	%fd1720, [%rd481+8];
	mul.rn.f64 	%fd524, %fd2188, %fd2188;
	fma.rn.f64 	%fd1721, %fd1719, %fd524, %fd1720;
	ld.global.nc.f64 	%fd1722, [%rd481+16];
	fma.rn.f64 	%fd1723, %fd1721, %fd524, %fd1722;
	ld.global.nc.f64 	%fd1724, [%rd481+24];
	fma.rn.f64 	%fd1725, %fd1723, %fd524, %fd1724;
	ld.global.nc.f64 	%fd1726, [%rd481+32];
	fma.rn.f64 	%fd1727, %fd1725, %fd524, %fd1726;
	ld.global.nc.f64 	%fd1728, [%rd481+40];
	fma.rn.f64 	%fd1729, %fd1727, %fd524, %fd1728;
	ld.global.nc.f64 	%fd1730, [%rd481+48];
	fma.rn.f64 	%fd525, %fd1729, %fd524, %fd1730;
	fma.rn.f64 	%fd2190, %fd525, %fd2188, %fd2188;
	@%p243 bra 	$L__BB0_304;

	fma.rn.f64 	%fd2190, %fd525, %fd524, %fd947;

$L__BB0_304:
	and.b32  	%r688, %r260, 2;
	setp.eq.s32 	%p244, %r688, 0;
	@%p244 bra 	$L__BB0_306;

	mov.f64 	%fd1732, 0d0000000000000000;
	mov.f64 	%fd1733, 0dBFF0000000000000;
	fma.rn.f64 	%fd2190, %fd2190, %fd1733, %fd1732;

$L__BB0_306:
	sub.f64 	%fd2025, %fd44, %fd41;
	sub.f64 	%fd2024, %fd45, %fd42;
	sub.f64 	%fd2023, %fd46, %fd43;
	mov.u64 	%rd582, 0;
	mul.f64 	%fd2008, %fd52, %fd52;
	mul.f64 	%fd2007, %fd52, %fd2008;
	shl.b64 	%rd487, %rd78, 3;
	add.s64 	%rd488, %rd17, %rd487;
	mul.f64 	%fd1735, %fd517, %fd2190;
	st.local.f64 	[%rd488], %fd1735;
	ld.local.f64 	%fd1736, [%rd17];
	ld.local.f64 	%fd1737, [%rd1];
	sub.f64 	%fd1738, %fd1737, %fd1736;
	ld.local.f64 	%fd1739, [%rd17+8];
	ld.local.f64 	%fd1740, [%rd1+8];
	sub.f64 	%fd1741, %fd1740, %fd1739;
	ld.local.f64 	%fd1742, [%rd17+16];
	ld.local.f64 	%fd1743, [%rd1+16];
	sub.f64 	%fd1744, %fd1743, %fd1742;
	mul.f64 	%fd1745, %fd2023, %fd1744;
	fma.rn.f64 	%fd1746, %fd2024, %fd1741, %fd1745;
	fma.rn.f64 	%fd1747, %fd2025, %fd1738, %fd1746;
	div.rn.f64 	%fd1748, %fd1747, 0d402921FB54442D18;
	div.rn.f64 	%fd1749, %fd1748, %fd2007;
	mul.f64 	%fd1750, %fd1571, %fd1749;
	mul.f64 	%fd1751, %fd142, %fd446;
	fma.rn.f64 	%fd1752, %fd141, %fd445, %fd1751;
	fma.rn.f64 	%fd1753, %fd140, %fd444, %fd1752;
	mul.f64 	%fd531, %fd1750, %fd1753;
	// begin inline asm
	ld.global.nc.f64 %fd1734, [%rd59];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r689, [%rd252];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r690, [%rd253];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r691, [%rd254];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r692, [%rd255];
	// end inline asm
	st.local.u64 	[%rd47], %rd582;
	st.local.u64 	[%rd47+8], %rd582;
	st.local.u64 	[%rd47+16], %rd582;
	st.local.u64 	[%rd47+24], %rd582;
	st.local.u64 	[%rd47+32], %rd582;
	st.local.u64 	[%rd47+40], %rd582;
	st.local.u64 	[%rd47+48], %rd582;
	st.local.u64 	[%rd47+56], %rd582;
	st.local.u64 	[%rd47+64], %rd582;
	cvt.rn.f64.s32 	%fd533, %r689;
	mul.f64 	%fd2215, %fd44, %fd533;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r693, %temp}, %fd2215;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r859}, %fd2215;
	}
	and.b32  	%r694, %r859, 2147483647;
	setp.eq.s32 	%p245, %r694, 2146435072;
	setp.eq.s32 	%p246, %r693, 0;
	and.pred  	%p6, %p246, %p245;
	not.pred 	%p247, %p6;
	mov.u32 	%r847, %r859;
	mov.f64 	%fd2191, %fd2215;
	@%p247 bra 	$L__BB0_308;

	mov.f64 	%fd1754, 0d0000000000000000;
	mul.rn.f64 	%fd2191, %fd2215, %fd1754;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r847}, %fd2191;
	}

$L__BB0_308:
	mul.f64 	%fd1755, %fd2191, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r848, %fd1755;
	st.local.u32 	[%rd1], %r848;
	cvt.rn.f64.s32 	%fd1756, %r848;
	neg.f64 	%fd1757, %fd1756;
	fma.rn.f64 	%fd1759, %fd1757, %fd748, %fd2191;
	fma.rn.f64 	%fd1761, %fd1757, %fd750, %fd1759;
	fma.rn.f64 	%fd2192, %fd1757, %fd752, %fd1761;
	and.b32  	%r695, %r847, 2145386496;
	setp.lt.u32 	%p248, %r695, 1105199104;
	@%p248 bra 	$L__BB0_310;

	{ // callseq 35, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2191;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd110;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2192, [retval0+0];
	} // callseq 35
	ld.local.u32 	%r848, [%rd1];

$L__BB0_310:
	and.b32  	%r696, %r848, 1;
	shl.b32 	%r697, %r848, 3;
	and.b32  	%r698, %r697, 8;
	setp.eq.s32 	%p249, %r696, 0;
	selp.f64 	%fd1763, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p249;
	mul.wide.s32 	%rd491, %r698, 8;
	add.s64 	%rd493, %rd267, %rd491;
	ld.global.nc.f64 	%fd1764, [%rd493+8];
	mul.rn.f64 	%fd540, %fd2192, %fd2192;
	fma.rn.f64 	%fd1765, %fd1763, %fd540, %fd1764;
	ld.global.nc.f64 	%fd1766, [%rd493+16];
	fma.rn.f64 	%fd1767, %fd1765, %fd540, %fd1766;
	ld.global.nc.f64 	%fd1768, [%rd493+24];
	fma.rn.f64 	%fd1769, %fd1767, %fd540, %fd1768;
	ld.global.nc.f64 	%fd1770, [%rd493+32];
	fma.rn.f64 	%fd1771, %fd1769, %fd540, %fd1770;
	ld.global.nc.f64 	%fd1772, [%rd493+40];
	fma.rn.f64 	%fd1773, %fd1771, %fd540, %fd1772;
	ld.global.nc.f64 	%fd1774, [%rd493+48];
	fma.rn.f64 	%fd541, %fd1773, %fd540, %fd1774;
	fma.rn.f64 	%fd2194, %fd541, %fd2192, %fd2192;
	@%p249 bra 	$L__BB0_312;

	fma.rn.f64 	%fd2194, %fd541, %fd540, %fd947;

$L__BB0_312:
	and.b32  	%r699, %r848, 2;
	setp.eq.s32 	%p250, %r699, 0;
	@%p250 bra 	$L__BB0_314;

	mov.f64 	%fd1776, 0d0000000000000000;
	mov.f64 	%fd1777, 0dBFF0000000000000;
	fma.rn.f64 	%fd2194, %fd2194, %fd1777, %fd1776;

$L__BB0_314:
	cvt.rn.f64.s32 	%fd2052, %r689;
	mul.f64 	%fd547, %fd2194, %fd2052;
	cvt.rn.f64.s32 	%fd548, %r690;
	mul.f64 	%fd2219, %fd45, %fd548;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r700, %temp}, %fd2219;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r861}, %fd2219;
	}
	and.b32  	%r701, %r861, 2147483647;
	setp.eq.s32 	%p251, %r701, 2146435072;
	setp.eq.s32 	%p252, %r700, 0;
	and.pred  	%p7, %p252, %p251;
	not.pred 	%p253, %p7;
	mov.u32 	%r849, %r861;
	mov.f64 	%fd2195, %fd2219;
	@%p253 bra 	$L__BB0_316;

	mov.f64 	%fd1778, 0d0000000000000000;
	mul.rn.f64 	%fd2195, %fd2219, %fd1778;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r849}, %fd2195;
	}

$L__BB0_316:
	mul.f64 	%fd1779, %fd2195, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r850, %fd1779;
	st.local.u32 	[%rd1], %r850;
	cvt.rn.f64.s32 	%fd1780, %r850;
	neg.f64 	%fd1781, %fd1780;
	fma.rn.f64 	%fd1783, %fd1781, %fd748, %fd2195;
	fma.rn.f64 	%fd1785, %fd1781, %fd750, %fd1783;
	fma.rn.f64 	%fd2196, %fd1781, %fd752, %fd1785;
	and.b32  	%r702, %r849, 2145386496;
	setp.lt.u32 	%p254, %r702, 1105199104;
	@%p254 bra 	$L__BB0_318;

	{ // callseq 36, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2195;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd110;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2196, [retval0+0];
	} // callseq 36
	ld.local.u32 	%r850, [%rd1];

$L__BB0_318:
	add.s32 	%r276, %r850, 1;
	and.b32  	%r703, %r276, 1;
	shl.b32 	%r704, %r276, 3;
	and.b32  	%r705, %r704, 8;
	setp.eq.s32 	%p255, %r703, 0;
	selp.f64 	%fd1787, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p255;
	mul.wide.s32 	%rd495, %r705, 8;
	add.s64 	%rd497, %rd267, %rd495;
	ld.global.nc.f64 	%fd1788, [%rd497+8];
	mul.rn.f64 	%fd555, %fd2196, %fd2196;
	fma.rn.f64 	%fd1789, %fd1787, %fd555, %fd1788;
	ld.global.nc.f64 	%fd1790, [%rd497+16];
	fma.rn.f64 	%fd1791, %fd1789, %fd555, %fd1790;
	ld.global.nc.f64 	%fd1792, [%rd497+24];
	fma.rn.f64 	%fd1793, %fd1791, %fd555, %fd1792;
	ld.global.nc.f64 	%fd1794, [%rd497+32];
	fma.rn.f64 	%fd1795, %fd1793, %fd555, %fd1794;
	ld.global.nc.f64 	%fd1796, [%rd497+40];
	fma.rn.f64 	%fd1797, %fd1795, %fd555, %fd1796;
	ld.global.nc.f64 	%fd1798, [%rd497+48];
	fma.rn.f64 	%fd556, %fd1797, %fd555, %fd1798;
	fma.rn.f64 	%fd2198, %fd556, %fd2196, %fd2196;
	@%p255 bra 	$L__BB0_320;

	fma.rn.f64 	%fd2198, %fd556, %fd555, %fd947;

$L__BB0_320:
	and.b32  	%r706, %r276, 2;
	setp.eq.s32 	%p256, %r706, 0;
	@%p256 bra 	$L__BB0_322;

	mov.f64 	%fd1800, 0d0000000000000000;
	mov.f64 	%fd1801, 0dBFF0000000000000;
	fma.rn.f64 	%fd2198, %fd2198, %fd1801, %fd1800;

$L__BB0_322:
	mul.f64 	%fd562, %fd547, %fd2198;
	cvt.rn.f64.s32 	%fd563, %r691;
	mul.f64 	%fd2223, %fd46, %fd563;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r707, %temp}, %fd2223;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r863}, %fd2223;
	}
	and.b32  	%r708, %r863, 2147483647;
	setp.eq.s32 	%p257, %r708, 2146435072;
	setp.eq.s32 	%p258, %r707, 0;
	and.pred  	%p8, %p258, %p257;
	not.pred 	%p259, %p8;
	mov.u32 	%r851, %r863;
	mov.f64 	%fd2199, %fd2223;
	@%p259 bra 	$L__BB0_324;

	mov.f64 	%fd1802, 0d0000000000000000;
	mul.rn.f64 	%fd2199, %fd2223, %fd1802;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r851}, %fd2199;
	}

$L__BB0_324:
	mul.f64 	%fd1803, %fd2199, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r852, %fd1803;
	st.local.u32 	[%rd1], %r852;
	cvt.rn.f64.s32 	%fd1804, %r852;
	neg.f64 	%fd1805, %fd1804;
	fma.rn.f64 	%fd1807, %fd1805, %fd748, %fd2199;
	fma.rn.f64 	%fd1809, %fd1805, %fd750, %fd1807;
	fma.rn.f64 	%fd2200, %fd1805, %fd752, %fd1809;
	and.b32  	%r709, %r851, 2145386496;
	setp.lt.u32 	%p260, %r709, 1105199104;
	@%p260 bra 	$L__BB0_326;

	{ // callseq 37, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2199;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd110;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2200, [retval0+0];
	} // callseq 37
	ld.local.u32 	%r852, [%rd1];

$L__BB0_326:
	add.s32 	%r283, %r852, 1;
	and.b32  	%r710, %r283, 1;
	shl.b32 	%r711, %r283, 3;
	and.b32  	%r712, %r711, 8;
	setp.eq.s32 	%p261, %r710, 0;
	selp.f64 	%fd1811, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p261;
	mul.wide.s32 	%rd499, %r712, 8;
	add.s64 	%rd501, %rd267, %rd499;
	ld.global.nc.f64 	%fd1812, [%rd501+8];
	mul.rn.f64 	%fd570, %fd2200, %fd2200;
	fma.rn.f64 	%fd1813, %fd1811, %fd570, %fd1812;
	ld.global.nc.f64 	%fd1814, [%rd501+16];
	fma.rn.f64 	%fd1815, %fd1813, %fd570, %fd1814;
	ld.global.nc.f64 	%fd1816, [%rd501+24];
	fma.rn.f64 	%fd1817, %fd1815, %fd570, %fd1816;
	ld.global.nc.f64 	%fd1818, [%rd501+32];
	fma.rn.f64 	%fd1819, %fd1817, %fd570, %fd1818;
	ld.global.nc.f64 	%fd1820, [%rd501+40];
	fma.rn.f64 	%fd1821, %fd1819, %fd570, %fd1820;
	ld.global.nc.f64 	%fd1822, [%rd501+48];
	fma.rn.f64 	%fd571, %fd1821, %fd570, %fd1822;
	fma.rn.f64 	%fd2202, %fd571, %fd2200, %fd2200;
	@%p261 bra 	$L__BB0_328;

	fma.rn.f64 	%fd2202, %fd571, %fd570, %fd947;

$L__BB0_328:
	and.b32  	%r713, %r283, 2;
	setp.eq.s32 	%p262, %r713, 0;
	@%p262 bra 	$L__BB0_330;

	mov.f64 	%fd1824, 0d0000000000000000;
	mov.f64 	%fd1825, 0dBFF0000000000000;
	fma.rn.f64 	%fd2202, %fd2202, %fd1825, %fd1824;

$L__BB0_330:
	mul.f64 	%fd577, %fd562, %fd2202;
	mov.u32 	%r853, %r859;
	mov.f64 	%fd2203, %fd2215;
	@%p247 bra 	$L__BB0_332;

	mov.f64 	%fd1826, 0d0000000000000000;
	mul.rn.f64 	%fd2203, %fd2215, %fd1826;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r853}, %fd2203;
	}

$L__BB0_332:
	mul.f64 	%fd1827, %fd2203, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r854, %fd1827;
	st.local.u32 	[%rd1], %r854;
	cvt.rn.f64.s32 	%fd1828, %r854;
	neg.f64 	%fd1829, %fd1828;
	fma.rn.f64 	%fd1831, %fd1829, %fd748, %fd2203;
	fma.rn.f64 	%fd1833, %fd1829, %fd750, %fd1831;
	fma.rn.f64 	%fd2204, %fd1829, %fd752, %fd1833;
	and.b32  	%r714, %r853, 2145386496;
	setp.lt.u32 	%p264, %r714, 1105199104;
	@%p264 bra 	$L__BB0_334;

	{ // callseq 38, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2203;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd110;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2204, [retval0+0];
	} // callseq 38
	ld.local.u32 	%r854, [%rd1];

$L__BB0_334:
	add.s32 	%r289, %r854, 1;
	and.b32  	%r715, %r289, 1;
	shl.b32 	%r716, %r289, 3;
	and.b32  	%r717, %r716, 8;
	setp.eq.s32 	%p265, %r715, 0;
	selp.f64 	%fd1835, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p265;
	mul.wide.s32 	%rd503, %r717, 8;
	add.s64 	%rd505, %rd267, %rd503;
	ld.global.nc.f64 	%fd1836, [%rd505+8];
	mul.rn.f64 	%fd583, %fd2204, %fd2204;
	fma.rn.f64 	%fd1837, %fd1835, %fd583, %fd1836;
	ld.global.nc.f64 	%fd1838, [%rd505+16];
	fma.rn.f64 	%fd1839, %fd1837, %fd583, %fd1838;
	ld.global.nc.f64 	%fd1840, [%rd505+24];
	fma.rn.f64 	%fd1841, %fd1839, %fd583, %fd1840;
	ld.global.nc.f64 	%fd1842, [%rd505+32];
	fma.rn.f64 	%fd1843, %fd1841, %fd583, %fd1842;
	ld.global.nc.f64 	%fd1844, [%rd505+40];
	fma.rn.f64 	%fd1845, %fd1843, %fd583, %fd1844;
	ld.global.nc.f64 	%fd1846, [%rd505+48];
	fma.rn.f64 	%fd584, %fd1845, %fd583, %fd1846;
	fma.rn.f64 	%fd2206, %fd584, %fd2204, %fd2204;
	@%p265 bra 	$L__BB0_336;

	fma.rn.f64 	%fd2206, %fd584, %fd583, %fd947;

$L__BB0_336:
	and.b32  	%r718, %r289, 2;
	setp.eq.s32 	%p266, %r718, 0;
	@%p266 bra 	$L__BB0_338;

	mov.f64 	%fd1848, 0d0000000000000000;
	mov.f64 	%fd1849, 0dBFF0000000000000;
	fma.rn.f64 	%fd2206, %fd2206, %fd1849, %fd1848;

$L__BB0_338:
	cvt.rn.f64.s32 	%fd2047, %r690;
	mul.f64 	%fd590, %fd2206, %fd2047;
	mov.u32 	%r855, %r861;
	mov.f64 	%fd2207, %fd2219;
	@%p253 bra 	$L__BB0_340;

	mov.f64 	%fd1850, 0d0000000000000000;
	mul.rn.f64 	%fd2207, %fd2219, %fd1850;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r855}, %fd2207;
	}

$L__BB0_340:
	mul.f64 	%fd1851, %fd2207, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r856, %fd1851;
	st.local.u32 	[%rd1], %r856;
	cvt.rn.f64.s32 	%fd1852, %r856;
	neg.f64 	%fd1853, %fd1852;
	fma.rn.f64 	%fd1855, %fd1853, %fd748, %fd2207;
	fma.rn.f64 	%fd1857, %fd1853, %fd750, %fd1855;
	fma.rn.f64 	%fd2208, %fd1853, %fd752, %fd1857;
	and.b32  	%r719, %r855, 2145386496;
	setp.lt.u32 	%p268, %r719, 1105199104;
	@%p268 bra 	$L__BB0_342;

	{ // callseq 39, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2207;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd110;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2208, [retval0+0];
	} // callseq 39
	ld.local.u32 	%r856, [%rd1];

$L__BB0_342:
	and.b32  	%r720, %r856, 1;
	shl.b32 	%r721, %r856, 3;
	and.b32  	%r722, %r721, 8;
	setp.eq.s32 	%p269, %r720, 0;
	selp.f64 	%fd1859, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p269;
	mul.wide.s32 	%rd507, %r722, 8;
	add.s64 	%rd509, %rd267, %rd507;
	ld.global.nc.f64 	%fd1860, [%rd509+8];
	mul.rn.f64 	%fd596, %fd2208, %fd2208;
	fma.rn.f64 	%fd1861, %fd1859, %fd596, %fd1860;
	ld.global.nc.f64 	%fd1862, [%rd509+16];
	fma.rn.f64 	%fd1863, %fd1861, %fd596, %fd1862;
	ld.global.nc.f64 	%fd1864, [%rd509+24];
	fma.rn.f64 	%fd1865, %fd1863, %fd596, %fd1864;
	ld.global.nc.f64 	%fd1866, [%rd509+32];
	fma.rn.f64 	%fd1867, %fd1865, %fd596, %fd1866;
	ld.global.nc.f64 	%fd1868, [%rd509+40];
	fma.rn.f64 	%fd1869, %fd1867, %fd596, %fd1868;
	ld.global.nc.f64 	%fd1870, [%rd509+48];
	fma.rn.f64 	%fd597, %fd1869, %fd596, %fd1870;
	fma.rn.f64 	%fd2210, %fd597, %fd2208, %fd2208;
	@%p269 bra 	$L__BB0_344;

	fma.rn.f64 	%fd2210, %fd597, %fd596, %fd947;

$L__BB0_344:
	and.b32  	%r723, %r856, 2;
	setp.eq.s32 	%p270, %r723, 0;
	@%p270 bra 	$L__BB0_346;

	mov.f64 	%fd1872, 0d0000000000000000;
	mov.f64 	%fd1873, 0dBFF0000000000000;
	fma.rn.f64 	%fd2210, %fd2210, %fd1873, %fd1872;

$L__BB0_346:
	mul.f64 	%fd603, %fd590, %fd2210;
	mov.u32 	%r857, %r863;
	mov.f64 	%fd2211, %fd2223;
	@%p259 bra 	$L__BB0_348;

	mov.f64 	%fd1874, 0d0000000000000000;
	mul.rn.f64 	%fd2211, %fd2223, %fd1874;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r857}, %fd2211;
	}

$L__BB0_348:
	mul.f64 	%fd1875, %fd2211, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r858, %fd1875;
	st.local.u32 	[%rd1], %r858;
	cvt.rn.f64.s32 	%fd1876, %r858;
	neg.f64 	%fd1877, %fd1876;
	fma.rn.f64 	%fd1879, %fd1877, %fd748, %fd2211;
	fma.rn.f64 	%fd1881, %fd1877, %fd750, %fd1879;
	fma.rn.f64 	%fd2212, %fd1877, %fd752, %fd1881;
	and.b32  	%r724, %r857, 2145386496;
	setp.lt.u32 	%p272, %r724, 1105199104;
	@%p272 bra 	$L__BB0_350;

	{ // callseq 40, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2211;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd110;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2212, [retval0+0];
	} // callseq 40
	ld.local.u32 	%r858, [%rd1];

$L__BB0_350:
	add.s32 	%r300, %r858, 1;
	and.b32  	%r725, %r300, 1;
	shl.b32 	%r726, %r300, 3;
	and.b32  	%r727, %r726, 8;
	setp.eq.s32 	%p273, %r725, 0;
	selp.f64 	%fd1883, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p273;
	mul.wide.s32 	%rd511, %r727, 8;
	add.s64 	%rd513, %rd267, %rd511;
	ld.global.nc.f64 	%fd1884, [%rd513+8];
	mul.rn.f64 	%fd609, %fd2212, %fd2212;
	fma.rn.f64 	%fd1885, %fd1883, %fd609, %fd1884;
	ld.global.nc.f64 	%fd1886, [%rd513+16];
	fma.rn.f64 	%fd1887, %fd1885, %fd609, %fd1886;
	ld.global.nc.f64 	%fd1888, [%rd513+24];
	fma.rn.f64 	%fd1889, %fd1887, %fd609, %fd1888;
	ld.global.nc.f64 	%fd1890, [%rd513+32];
	fma.rn.f64 	%fd1891, %fd1889, %fd609, %fd1890;
	ld.global.nc.f64 	%fd1892, [%rd513+40];
	fma.rn.f64 	%fd1893, %fd1891, %fd609, %fd1892;
	ld.global.nc.f64 	%fd1894, [%rd513+48];
	fma.rn.f64 	%fd610, %fd1893, %fd609, %fd1894;
	fma.rn.f64 	%fd2214, %fd610, %fd2212, %fd2212;
	@%p273 bra 	$L__BB0_352;

	fma.rn.f64 	%fd2214, %fd610, %fd609, %fd947;

$L__BB0_352:
	and.b32  	%r728, %r300, 2;
	setp.eq.s32 	%p274, %r728, 0;
	@%p274 bra 	$L__BB0_354;

	mov.f64 	%fd1896, 0d0000000000000000;
	mov.f64 	%fd1897, 0dBFF0000000000000;
	fma.rn.f64 	%fd2214, %fd2214, %fd1897, %fd1896;

$L__BB0_354:
	mul.f64 	%fd616, %fd603, %fd2214;
	@%p247 bra 	$L__BB0_356;

	mov.f64 	%fd1898, 0d0000000000000000;
	mul.rn.f64 	%fd2215, %fd2215, %fd1898;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r859}, %fd2215;
	}

$L__BB0_356:
	mul.f64 	%fd1899, %fd2215, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r860, %fd1899;
	st.local.u32 	[%rd1], %r860;
	cvt.rn.f64.s32 	%fd1900, %r860;
	neg.f64 	%fd1901, %fd1900;
	fma.rn.f64 	%fd1903, %fd1901, %fd748, %fd2215;
	fma.rn.f64 	%fd1905, %fd1901, %fd750, %fd1903;
	fma.rn.f64 	%fd2216, %fd1901, %fd752, %fd1905;
	and.b32  	%r729, %r859, 2145386496;
	setp.lt.u32 	%p276, %r729, 1105199104;
	@%p276 bra 	$L__BB0_358;

	{ // callseq 41, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2215;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd110;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2216, [retval0+0];
	} // callseq 41
	ld.local.u32 	%r860, [%rd1];

$L__BB0_358:
	add.s32 	%r306, %r860, 1;
	and.b32  	%r730, %r306, 1;
	shl.b32 	%r731, %r306, 3;
	and.b32  	%r732, %r731, 8;
	setp.eq.s32 	%p277, %r730, 0;
	selp.f64 	%fd1907, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p277;
	mul.wide.s32 	%rd515, %r732, 8;
	add.s64 	%rd517, %rd267, %rd515;
	ld.global.nc.f64 	%fd1908, [%rd517+8];
	mul.rn.f64 	%fd622, %fd2216, %fd2216;
	fma.rn.f64 	%fd1909, %fd1907, %fd622, %fd1908;
	ld.global.nc.f64 	%fd1910, [%rd517+16];
	fma.rn.f64 	%fd1911, %fd1909, %fd622, %fd1910;
	ld.global.nc.f64 	%fd1912, [%rd517+24];
	fma.rn.f64 	%fd1913, %fd1911, %fd622, %fd1912;
	ld.global.nc.f64 	%fd1914, [%rd517+32];
	fma.rn.f64 	%fd1915, %fd1913, %fd622, %fd1914;
	ld.global.nc.f64 	%fd1916, [%rd517+40];
	fma.rn.f64 	%fd1917, %fd1915, %fd622, %fd1916;
	ld.global.nc.f64 	%fd1918, [%rd517+48];
	fma.rn.f64 	%fd623, %fd1917, %fd622, %fd1918;
	fma.rn.f64 	%fd2218, %fd623, %fd2216, %fd2216;
	@%p277 bra 	$L__BB0_360;

	fma.rn.f64 	%fd2218, %fd623, %fd622, %fd947;

$L__BB0_360:
	and.b32  	%r733, %r306, 2;
	setp.eq.s32 	%p278, %r733, 0;
	@%p278 bra 	$L__BB0_362;

	mov.f64 	%fd1920, 0d0000000000000000;
	mov.f64 	%fd1921, 0dBFF0000000000000;
	fma.rn.f64 	%fd2218, %fd2218, %fd1921, %fd1920;

$L__BB0_362:
	cvt.rn.f64.s32 	%fd2051, %r691;
	mul.f64 	%fd629, %fd2218, %fd2051;
	@%p253 bra 	$L__BB0_364;

	mov.f64 	%fd1922, 0d0000000000000000;
	mul.rn.f64 	%fd2219, %fd2219, %fd1922;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r861}, %fd2219;
	}

$L__BB0_364:
	mul.f64 	%fd1923, %fd2219, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r862, %fd1923;
	st.local.u32 	[%rd1], %r862;
	cvt.rn.f64.s32 	%fd1924, %r862;
	neg.f64 	%fd1925, %fd1924;
	fma.rn.f64 	%fd1927, %fd1925, %fd748, %fd2219;
	fma.rn.f64 	%fd1929, %fd1925, %fd750, %fd1927;
	fma.rn.f64 	%fd2220, %fd1925, %fd752, %fd1929;
	and.b32  	%r734, %r861, 2145386496;
	setp.lt.u32 	%p280, %r734, 1105199104;
	@%p280 bra 	$L__BB0_366;

	{ // callseq 42, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2219;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd110;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2220, [retval0+0];
	} // callseq 42
	ld.local.u32 	%r862, [%rd1];

$L__BB0_366:
	add.s32 	%r312, %r862, 1;
	and.b32  	%r735, %r312, 1;
	shl.b32 	%r736, %r312, 3;
	and.b32  	%r737, %r736, 8;
	setp.eq.s32 	%p281, %r735, 0;
	selp.f64 	%fd1931, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p281;
	mul.wide.s32 	%rd519, %r737, 8;
	add.s64 	%rd521, %rd267, %rd519;
	ld.global.nc.f64 	%fd1932, [%rd521+8];
	mul.rn.f64 	%fd635, %fd2220, %fd2220;
	fma.rn.f64 	%fd1933, %fd1931, %fd635, %fd1932;
	ld.global.nc.f64 	%fd1934, [%rd521+16];
	fma.rn.f64 	%fd1935, %fd1933, %fd635, %fd1934;
	ld.global.nc.f64 	%fd1936, [%rd521+24];
	fma.rn.f64 	%fd1937, %fd1935, %fd635, %fd1936;
	ld.global.nc.f64 	%fd1938, [%rd521+32];
	fma.rn.f64 	%fd1939, %fd1937, %fd635, %fd1938;
	ld.global.nc.f64 	%fd1940, [%rd521+40];
	fma.rn.f64 	%fd1941, %fd1939, %fd635, %fd1940;
	ld.global.nc.f64 	%fd1942, [%rd521+48];
	fma.rn.f64 	%fd636, %fd1941, %fd635, %fd1942;
	fma.rn.f64 	%fd2222, %fd636, %fd2220, %fd2220;
	@%p281 bra 	$L__BB0_368;

	fma.rn.f64 	%fd2222, %fd636, %fd635, %fd947;

$L__BB0_368:
	and.b32  	%r738, %r312, 2;
	setp.eq.s32 	%p282, %r738, 0;
	@%p282 bra 	$L__BB0_370;

	mov.f64 	%fd1944, 0d0000000000000000;
	mov.f64 	%fd1945, 0dBFF0000000000000;
	fma.rn.f64 	%fd2222, %fd2222, %fd1945, %fd1944;

$L__BB0_370:
	mul.f64 	%fd642, %fd629, %fd2222;
	@%p259 bra 	$L__BB0_372;

	mov.f64 	%fd1946, 0d0000000000000000;
	mul.rn.f64 	%fd2223, %fd2223, %fd1946;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r863}, %fd2223;
	}

$L__BB0_372:
	mul.f64 	%fd1947, %fd2223, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r864, %fd1947;
	st.local.u32 	[%rd1], %r864;
	cvt.rn.f64.s32 	%fd1948, %r864;
	neg.f64 	%fd1949, %fd1948;
	fma.rn.f64 	%fd1951, %fd1949, %fd748, %fd2223;
	fma.rn.f64 	%fd1953, %fd1949, %fd750, %fd1951;
	fma.rn.f64 	%fd2224, %fd1949, %fd752, %fd1953;
	and.b32  	%r739, %r863, 2145386496;
	setp.lt.u32 	%p284, %r739, 1105199104;
	@%p284 bra 	$L__BB0_374;

	{ // callseq 43, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2223;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd110;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd2224, [retval0+0];
	} // callseq 43
	ld.local.u32 	%r864, [%rd1];

$L__BB0_374:
	and.b32  	%r740, %r864, 1;
	shl.b32 	%r741, %r864, 3;
	and.b32  	%r742, %r741, 8;
	setp.eq.s32 	%p285, %r740, 0;
	selp.f64 	%fd1955, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p285;
	mul.wide.s32 	%rd523, %r742, 8;
	add.s64 	%rd525, %rd267, %rd523;
	ld.global.nc.f64 	%fd1956, [%rd525+8];
	mul.rn.f64 	%fd648, %fd2224, %fd2224;
	fma.rn.f64 	%fd1957, %fd1955, %fd648, %fd1956;
	ld.global.nc.f64 	%fd1958, [%rd525+16];
	fma.rn.f64 	%fd1959, %fd1957, %fd648, %fd1958;
	ld.global.nc.f64 	%fd1960, [%rd525+24];
	fma.rn.f64 	%fd1961, %fd1959, %fd648, %fd1960;
	ld.global.nc.f64 	%fd1962, [%rd525+32];
	fma.rn.f64 	%fd1963, %fd1961, %fd648, %fd1962;
	ld.global.nc.f64 	%fd1964, [%rd525+40];
	fma.rn.f64 	%fd1965, %fd1963, %fd648, %fd1964;
	ld.global.nc.f64 	%fd1966, [%rd525+48];
	fma.rn.f64 	%fd649, %fd1965, %fd648, %fd1966;
	fma.rn.f64 	%fd2226, %fd649, %fd2224, %fd2224;
	@%p285 bra 	$L__BB0_376;

	fma.rn.f64 	%fd2226, %fd649, %fd648, %fd947;

$L__BB0_376:
	and.b32  	%r743, %r864, 2;
	setp.eq.s32 	%p286, %r743, 0;
	@%p286 bra 	$L__BB0_378;

	mov.f64 	%fd1968, 0d0000000000000000;
	mov.f64 	%fd1969, 0dBFF0000000000000;
	fma.rn.f64 	%fd2226, %fd2226, %fd1969, %fd1968;

$L__BB0_378:
	mul.wide.s32 	%rd526, %r692, 8;
	add.s64 	%rd527, %rd47, %rd526;
	neg.f64 	%fd1970, %fd577;
	st.local.f64 	[%rd527], %fd1970;
	neg.f64 	%fd1971, %fd616;
	st.local.f64 	[%rd527+24], %fd1971;
	mul.f64 	%fd1972, %fd642, %fd2226;
	neg.f64 	%fd1973, %fd1972;
	st.local.f64 	[%rd527+48], %fd1973;
	ld.local.f64 	%fd1974, [%rd47];
	ld.local.f64 	%fd1975, [%rd47+24];
	ld.local.f64 	%fd1976, [%rd47+48];
	mul.f64 	%fd1977, %fd1976, %fd142;
	fma.rn.f64 	%fd1978, %fd1975, %fd141, %fd1977;
	fma.rn.f64 	%fd1979, %fd1974, %fd140, %fd1978;
	ld.local.f64 	%fd1980, [%rd47+8];
	ld.local.f64 	%fd1981, [%rd47+32];
	ld.local.f64 	%fd1982, [%rd47+56];
	mul.f64 	%fd1983, %fd1982, %fd142;
	fma.rn.f64 	%fd1984, %fd1981, %fd141, %fd1983;
	fma.rn.f64 	%fd1985, %fd1980, %fd140, %fd1984;
	ld.local.f64 	%fd1986, [%rd47+16];
	ld.local.f64 	%fd1987, [%rd47+40];
	ld.local.f64 	%fd1988, [%rd47+64];
	mul.f64 	%fd1989, %fd1988, %fd142;
	fma.rn.f64 	%fd1990, %fd1987, %fd141, %fd1989;
	fma.rn.f64 	%fd1991, %fd1986, %fd140, %fd1990;
	mul.f64 	%fd1992, %fd1991, %fd446;
	fma.rn.f64 	%fd1993, %fd1985, %fd445, %fd1992;
	fma.rn.f64 	%fd1994, %fd1979, %fd444, %fd1993;
	mul.f64 	%fd1995, %fd1734, %fd139;
	mul.f64 	%fd1996, %fd1995, %fd1994;
	mul.wide.s32 	%rd528, %r834, 4;
	add.s64 	%rd529, %rd44, %rd528;
	ld.local.u32 	%r744, [%rd529];
	mul.wide.s32 	%rd530, %r744, 8;
	add.s64 	%rd531, %rd75, %rd530;
	ld.global.f64 	%fd1997, [%rd531];
	mul.f64 	%fd1998, %fd1997, %fd656;
	fma.rn.f64 	%fd1999, %fd1996, 0d4000000000000000, %fd531;
	mul.f64 	%fd2000, %fd1998, %fd1999;
	ld.global.f64 	%fd2001, [%rd76];
	ld.shared.f64 	%fd2002, [%r65];
	fma.rn.f64 	%fd2003, %fd2001, %fd2000, %fd2002;
	st.shared.f64 	[%r65], %fd2003;
	add.s32 	%r834, %r834, 1;
	setp.ne.s32 	%p287, %r834, 3;
	@%p287 bra 	$L__BB0_258;

	add.s32 	%r791, %r791, 1;
	setp.lt.u32 	%p288, %r791, 3;
	@%p288 bra 	$L__BB0_63;

	add.s32 	%r778, %r778, 1;
	setp.lt.s32 	%p289, %r778, %r332;
	@%p289 bra 	$L__BB0_14;

$L__BB0_381:
	add.s32 	%r777, %r777, 1;
	setp.lt.s32 	%p290, %r777, %r17;
	@%p290 bra 	$L__BB0_12;

$L__BB0_382:
	add.s32 	%r776, %r776, 1;
	setp.lt.s32 	%p291, %r776, %r14;
	@%p291 bra 	$L__BB0_9;

$L__BB0_383:
	@%p9 bra 	$L__BB0_388;

	ld.param.u64 	%rd542, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_27];
	mul.lo.s32 	%r323, %r1, %r332;
	cvta.to.global.u64 	%rd81, %rd542;
	mov.u32 	%r865, 0;
	mov.u32 	%r749, _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_S4_S4_S4_dS2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives;

$L__BB0_385:
	mul.wide.s32 	%rd532, %r865, 8;
	add.s64 	%rd82, %rd81, %rd532;
	add.s32 	%r747, %r865, %r323;
	shl.b32 	%r748, %r747, 3;
	add.s32 	%r750, %r749, %r748;
	ld.shared.f64 	%fd655, [%r750];
	ld.global.u64 	%rd587, [%rd82];

$L__BB0_386:
	mov.b64 	%fd2004, %rd587;
	add.f64 	%fd2005, %fd655, %fd2004;
	mov.b64 	%rd533, %fd2005;
	atom.global.cas.b64 	%rd85, [%rd82], %rd587, %rd533;
	setp.ne.s64 	%p293, %rd587, %rd85;
	mov.u64 	%rd587, %rd85;
	@%p293 bra 	$L__BB0_386;

	add.s32 	%r865, %r865, 1;
	setp.lt.s32 	%p294, %r865, %r332;
	@%p294 bra 	$L__BB0_385;

$L__BB0_388:
	ret;

}
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<29>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<79>;


	mov.u64 	%SPL, __local_depot1;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd18, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	bfe.u32 	%r2, %r1, 20, 11;
	setp.eq.s32 	%p1, %r2, 2047;
	@%p1 bra 	$L__BB1_7;

	add.s32 	%r3, %r2, -1024;
	shr.u32 	%r10, %r3, 6;
	mov.u32 	%r11, 16;
	sub.s32 	%r4, %r11, %r10;
	mov.u32 	%r12, 19;
	sub.s32 	%r13, %r12, %r10;
	setp.gt.s32 	%p2, %r4, 14;
	selp.b32 	%r5, 18, %r13, %p2;
	setp.gt.s32 	%p3, %r4, %r5;
	mov.u64 	%rd75, 0;
	mov.u64 	%rd76, %rd1;
	@%p3 bra 	$L__BB1_4;

	add.s32 	%r6, %r4, -1;
	mov.b64 	%rd22, %fd4;
	shl.b64 	%rd23, %rd22, 11;
	or.b64  	%rd4, %rd23, -9223372036854775808;
	mov.u64 	%rd25, __cudart_i2opi_d;
	mov.u64 	%rd76, %rd1;
	mov.u32 	%r28, %r6;

$L__BB1_3:
	.pragma "nounroll";
	mul.wide.s32 	%rd24, %r28, 8;
	add.s64 	%rd26, %rd25, %rd24;
	ld.global.nc.u64 	%rd27, [%rd26];
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi, %clo, %chi;
	mov.b64 	{%alo,%ahi}, %rd27;
	mov.b64 	{%blo,%bhi}, %rd4;
	mov.b64 	{%clo,%chi}, %rd75;
	mad.lo.cc.u32 	%r0, %alo, %blo, %clo;
	madc.hi.cc.u32 	%r1, %alo, %blo, %chi;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd28, {%r0,%r1};
	mov.b64 	%rd75, {%r2,%r3};
	}
	st.local.u64 	[%rd76], %rd28;
	add.s32 	%r28, %r28, 1;
	sub.s32 	%r14, %r28, %r6;
	mul.wide.s32 	%rd29, %r14, 8;
	add.s64 	%rd76, %rd1, %rd29;
	setp.lt.s32 	%p4, %r28, %r5;
	@%p4 bra 	$L__BB1_3;

$L__BB1_4:
	st.local.u64 	[%rd76], %rd75;
	ld.local.u64 	%rd78, [%rd1+16];
	ld.local.u64 	%rd77, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32 	%p5, %r9, 0;
	@%p5 bra 	$L__BB1_6;

	mov.u32 	%r15, 64;
	sub.s32 	%r16, %r15, %r9;
	shl.b64 	%rd30, %rd77, %r9;
	shr.u64 	%rd31, %rd78, %r16;
	or.b64  	%rd77, %rd30, %rd31;
	shl.b64 	%rd32, %rd78, %r9;
	ld.local.u64 	%rd33, [%rd1+8];
	shr.u64 	%rd34, %rd33, %r16;
	or.b64  	%rd78, %rd34, %rd32;

$L__BB1_6:
	and.b32  	%r17, %r1, -2147483648;
	shr.u64 	%rd35, %rd77, 62;
	cvt.u32.u64 	%r18, %rd35;
	shr.u64 	%rd36, %rd78, 62;
	shl.b64 	%rd37, %rd77, 2;
	or.b64  	%rd38, %rd36, %rd37;
	shr.u64 	%rd39, %rd77, 61;
	cvt.u32.u64 	%r19, %rd39;
	and.b32  	%r20, %r19, 1;
	add.s32 	%r21, %r20, %r18;
	neg.s32 	%r22, %r21;
	setp.eq.s32 	%p6, %r17, 0;
	selp.b32 	%r23, %r21, %r22, %p6;
	cvta.to.local.u64 	%rd40, %rd18;
	mov.u64 	%rd41, 0;
	st.local.u32 	[%rd40], %r23;
	setp.eq.s32 	%p7, %r20, 0;
	shl.b64 	%rd42, %rd78, 2;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd41;
	mov.b64 	{%a2,%a3}, %rd41;
	mov.b64 	{%b0,%b1}, %rd42;
	mov.b64 	{%b2,%b3}, %rd38;
	sub.cc.u32 	%r0, %a0, %b0;
	subc.cc.u32 	%r1, %a1, %b1;
	subc.cc.u32 	%r2, %a2, %b2;
	subc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd43, {%r0,%r1};
	mov.b64 	%rd44, {%r2,%r3};
	}
	selp.b64 	%rd45, %rd38, %rd44, %p7;
	selp.b64 	%rd46, %rd42, %rd43, %p7;
	xor.b32  	%r24, %r17, -2147483648;
	selp.b32 	%r25, %r17, %r24, %p7;
	clz.b64 	%r26, %rd45;
	cvt.u64.u32 	%rd47, %r26;
	setp.eq.s64 	%p8, %rd47, 0;
	shl.b64 	%rd48, %rd45, %r26;
	mov.u64 	%rd49, 64;
	sub.s64 	%rd50, %rd49, %rd47;
	cvt.u32.u64 	%r27, %rd50;
	shr.u64 	%rd51, %rd46, %r27;
	or.b64  	%rd52, %rd51, %rd48;
	selp.b64 	%rd53, %rd45, %rd52, %p8;
	mov.u64 	%rd54, -3958705157555305931;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi;
	mov.b64 	{%alo,%ahi}, %rd53;
	mov.b64 	{%blo,%bhi}, %rd54;
	mul.lo.u32 	%r0, %alo, %blo;
	mul.hi.u32 	%r1, %alo, %blo;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd55, {%r0,%r1};
	mov.b64 	%rd56, {%r2,%r3};
	}
	setp.gt.s64 	%p9, %rd56, 0;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd55;
	mov.b64 	{%a2,%a3}, %rd56;
	mov.b64 	{%b0,%b1}, %rd55;
	mov.b64 	{%b2,%b3}, %rd56;
	add.cc.u32 	%r0, %a0, %b0;
	addc.cc.u32 	%r1, %a1, %b1;
	addc.cc.u32 	%r2, %a2, %b2;
	addc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd57, {%r0,%r1};
	mov.b64 	%rd58, {%r2,%r3};
	}
	selp.b64 	%rd59, %rd58, %rd56, %p9;
	selp.u64 	%rd60, 1, 0, %p9;
	add.s64 	%rd61, %rd47, %rd60;
	cvt.u64.u32 	%rd62, %r25;
	shl.b64 	%rd63, %rd62, 32;
	shl.b64 	%rd64, %rd61, 52;
	mov.u64 	%rd65, 4602678819172646912;
	sub.s64 	%rd66, %rd65, %rd64;
	add.s64 	%rd67, %rd59, 1;
	shr.u64 	%rd68, %rd67, 10;
	add.s64 	%rd69, %rd68, 1;
	shr.u64 	%rd70, %rd69, 1;
	add.s64 	%rd71, %rd66, %rd70;
	or.b64  	%rd72, %rd71, %rd63;
	mov.b64 	%fd4, %rd72;

$L__BB1_7:
	st.param.f64 	[func_retval0+0], %fd4;
	ret;

}
.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<138>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	ld.param.f64 	%fd13, [__internal_accurate_pow_param_1];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	shr.u32 	%r51, %r50, 20;
	setp.ne.s32 	%p1, %r51, 0;
	@%p1 bra 	$L__BB2_2;

	mul.f64 	%fd14, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd14;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd14;
	}
	shr.u32 	%r16, %r50, 20;
	add.s32 	%r51, %r16, -54;

$L__BB2_2:
	add.s32 	%r52, %r51, -1023;
	and.b32  	%r17, %r50, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd135, {%r49, %r18};
	setp.lt.u32 	%p2, %r18, 1073127583;
	@%p2 bra 	$L__BB2_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd135;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd135, {%r19, %r21};
	add.s32 	%r52, %r51, -1022;

$L__BB2_4:
	add.f64 	%fd15, %fd135, 0d3FF0000000000000;
	mov.f64 	%fd16, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd17, %fd15;
	neg.f64 	%fd18, %fd15;
	fma.rn.f64 	%fd19, %fd18, %fd17, %fd16;
	fma.rn.f64 	%fd20, %fd19, %fd19, %fd19;
	fma.rn.f64 	%fd21, %fd20, %fd17, %fd17;
	add.f64 	%fd22, %fd135, 0dBFF0000000000000;
	mul.f64 	%fd23, %fd22, %fd21;
	fma.rn.f64 	%fd24, %fd22, %fd21, %fd23;
	mul.f64 	%fd25, %fd24, %fd24;
	mov.f64 	%fd26, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd27, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd28, %fd27, %fd25, %fd26;
	mov.f64 	%fd29, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd30, %fd28, %fd25, %fd29;
	mov.f64 	%fd31, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd32, %fd30, %fd25, %fd31;
	mov.f64 	%fd33, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd34, %fd32, %fd25, %fd33;
	mov.f64 	%fd35, 0d3F6249249242B910;
	fma.rn.f64 	%fd36, %fd34, %fd25, %fd35;
	mov.f64 	%fd37, 0d3F89999999999DFB;
	fma.rn.f64 	%fd38, %fd36, %fd25, %fd37;
	sub.f64 	%fd39, %fd22, %fd24;
	add.f64 	%fd40, %fd39, %fd39;
	neg.f64 	%fd41, %fd24;
	fma.rn.f64 	%fd42, %fd41, %fd22, %fd40;
	mul.f64 	%fd43, %fd21, %fd42;
	fma.rn.f64 	%fd44, %fd25, %fd38, 0d3FB5555555555555;
	mov.f64 	%fd45, 0d3FB5555555555555;
	sub.f64 	%fd46, %fd45, %fd44;
	fma.rn.f64 	%fd47, %fd25, %fd38, %fd46;
	add.f64 	%fd48, %fd47, 0d0000000000000000;
	add.f64 	%fd49, %fd48, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd50, %fd44, %fd49;
	sub.f64 	%fd51, %fd44, %fd50;
	add.f64 	%fd52, %fd49, %fd51;
	mul.rn.f64 	%fd53, %fd24, %fd24;
	neg.f64 	%fd54, %fd53;
	fma.rn.f64 	%fd55, %fd24, %fd24, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd43;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd56, {%r22, %r24};
	fma.rn.f64 	%fd57, %fd24, %fd56, %fd55;
	mul.rn.f64 	%fd58, %fd53, %fd24;
	neg.f64 	%fd59, %fd58;
	fma.rn.f64 	%fd60, %fd53, %fd24, %fd59;
	fma.rn.f64 	%fd61, %fd53, %fd43, %fd60;
	fma.rn.f64 	%fd62, %fd57, %fd24, %fd61;
	mul.rn.f64 	%fd63, %fd50, %fd58;
	neg.f64 	%fd64, %fd63;
	fma.rn.f64 	%fd65, %fd50, %fd58, %fd64;
	fma.rn.f64 	%fd66, %fd50, %fd62, %fd65;
	fma.rn.f64 	%fd67, %fd52, %fd58, %fd66;
	add.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd63, %fd68;
	add.f64 	%fd70, %fd67, %fd69;
	add.f64 	%fd71, %fd24, %fd68;
	sub.f64 	%fd72, %fd24, %fd71;
	add.f64 	%fd73, %fd68, %fd72;
	add.f64 	%fd74, %fd70, %fd73;
	add.f64 	%fd75, %fd43, %fd74;
	add.f64 	%fd76, %fd71, %fd75;
	sub.f64 	%fd77, %fd71, %fd76;
	add.f64 	%fd78, %fd75, %fd77;
	xor.b32  	%r25, %r52, -2147483648;
	mov.u32 	%r26, -2147483648;
	mov.u32 	%r27, 1127219200;
	mov.b64 	%fd79, {%r25, %r27};
	mov.b64 	%fd80, {%r26, %r27};
	sub.f64 	%fd81, %fd79, %fd80;
	mov.f64 	%fd82, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd83, %fd81, %fd82, %fd76;
	neg.f64 	%fd84, %fd81;
	fma.rn.f64 	%fd85, %fd84, %fd82, %fd83;
	sub.f64 	%fd86, %fd85, %fd76;
	sub.f64 	%fd87, %fd78, %fd86;
	mov.f64 	%fd88, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd81, %fd88, %fd87;
	add.f64 	%fd90, %fd83, %fd89;
	sub.f64 	%fd91, %fd83, %fd90;
	add.f64 	%fd92, %fd89, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd13;
	}
	shl.b32 	%r29, %r28, 1;
	setp.gt.u32 	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32 	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd13;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd90, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd90, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd92, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d4338000000000000;
	mov.f64 	%fd100, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd101, %fd4, %fd100, %fd99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd101;
	}
	mov.f64 	%fd102, 0dC338000000000000;
	add.rn.f64 	%fd103, %fd101, %fd102;
	mov.f64 	%fd104, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd105, %fd103, %fd104, %fd4;
	mov.f64 	%fd106, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd107, %fd103, %fd106, %fd105;
	mov.f64 	%fd108, 0d3E928AF3FCA213EA;
	mov.f64 	%fd109, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F81111111122322;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3FA55555555502A1;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3FC5555555555511;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3FE000000000000B;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	fma.rn.f64 	%fd127, %fd126, %fd107, %fd16;
	fma.rn.f64 	%fd128, %fd127, %fd107, %fd16;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd128;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd128;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd136, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	%f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32 	%p4, %f1, 0f4086232B;
	@%p4 bra 	$L__BB2_7;

	setp.lt.f64 	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd129, %fd4, 0d7FF0000000000000;
	selp.f64 	%fd136, 0d0000000000000000, %fd129, %p5;
	setp.geu.f32 	%p6, %f1, 0f40874800;
	@%p6 bra 	$L__BB2_7;

	mov.f64 	%fd134, 0d4338000000000000;
	mov.f64 	%fd133, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd132, %fd4, %fd133, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd132;
	}
	shr.u32 	%r36, %r48, 31;
	add.s32 	%r37, %r48, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r15, %r39;
	mov.b64 	%fd130, {%r14, %r40};
	sub.s32 	%r41, %r48, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd131, {%r44, %r43};
	mul.f64 	%fd136, %fd130, %fd131;

$L__BB2_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd136;
	}
	and.b32  	%r46, %r45, 2147483647;
	setp.eq.s32 	%p7, %r46, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd136;
	}
	setp.eq.s32 	%p8, %r47, 0;
	and.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB2_9;

	fma.rn.f64 	%fd136, %fd136, %fd5, %fd136;

$L__BB2_9:
	st.param.f64 	[func_retval0+0], %fd136;
	ret;

}

