# system info sdi_xcvr_test on 2023.10.17.11:13:40
system_info:
name,value
DEVICE,1SG280HU2F50E2VG
DEVICE_FAMILY,Stratix 10
GENERATION_ID,0
#
#
# Files generated for sdi_xcvr_test on 2023.10.17.11:13:40
files:
filepath,kind,attributes,module,is_top
sim/sdi_xcvr_test.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,sdi_xcvr_test,true
altera_mm_interconnect_1920/sim/sdi_xcvr_test_altera_mm_interconnect_1920_4ix6v3i.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,sdi_xcvr_test_altera_mm_interconnect_1920_4ix6v3i,false
altera_reset_controller_1922/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_192/sim/sdi_xcvr_test_altera_merlin_master_translator_192_lykd4la.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_master_translator_192_lykd4la,false
altera_merlin_slave_translator_191/sim/sdi_xcvr_test_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_1921/sim/sdi_xcvr_test_altera_merlin_master_agent_1921_2inlndi.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_master_agent_1921_2inlndi,false
altera_merlin_slave_agent_1921/sim/sdi_xcvr_test_altera_merlin_slave_agent_1921_b6r3djy.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_router_1921/sim/sdi_xcvr_test_altera_merlin_router_1921_ylon4vq.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_router_1921_ylon4vq,false
altera_merlin_router_1921/sim/sdi_xcvr_test_altera_merlin_router_1921_cwjx5gy.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_router_1921_cwjx5gy,false
altera_merlin_router_1921/sim/sdi_xcvr_test_altera_merlin_router_1921_ya7j6xi.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_router_1921_ya7j6xi,false
altera_merlin_router_1921/sim/sdi_xcvr_test_altera_merlin_router_1921_7loa6ei.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_router_1921_7loa6ei,false
altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_traffic_limiter_191_kcba44q,false
altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_traffic_limiter_191_kcba44q,false
altera_merlin_traffic_limiter_191/sim/sdi_xcvr_test_altera_merlin_traffic_limiter_191_kcba44q.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_traffic_limiter_191_kcba44q,false
altera_merlin_demultiplexer_1921/sim/sdi_xcvr_test_altera_merlin_demultiplexer_1921_tpjuufq.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_demultiplexer_1921_tpjuufq,false
altera_merlin_demultiplexer_1921/sim/sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy,false
altera_merlin_multiplexer_1922/sim/sdi_xcvr_test_altera_merlin_multiplexer_1922_sx4fypi.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_multiplexer_1922_sx4fypi,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_multiplexer_1922_sx4fypi,false
altera_merlin_multiplexer_1922/sim/sdi_xcvr_test_altera_merlin_multiplexer_1922_f3ke5za.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_multiplexer_1922_f3ke5za,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_multiplexer_1922_f3ke5za,false
altera_merlin_demultiplexer_1921/sim/sdi_xcvr_test_altera_merlin_demultiplexer_1921_vsc72dq.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_demultiplexer_1921_vsc72dq,false
altera_merlin_multiplexer_1922/sim/sdi_xcvr_test_altera_merlin_multiplexer_1922_o5h777y.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_multiplexer_1922_o5h777y,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_multiplexer_1922_o5h777y,false
altera_merlin_multiplexer_1922/sim/sdi_xcvr_test_altera_merlin_multiplexer_1922_6c6ivwy.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_multiplexer_1922_6c6ivwy,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sdi_xcvr_test_altera_merlin_multiplexer_1922_6c6ivwy,false
hs_clk_xer_1940/sim/sdi_xcvr_test_hs_clk_xer_1940_gyeivji.v,VERILOG,,sdi_xcvr_test_hs_clk_xer_1940_gyeivji,false
hs_clk_xer_1940/sim/altera_reset_synchronizer.v,SYSTEM_VERILOG,,sdi_xcvr_test_hs_clk_xer_1940_gyeivji,false
hs_clk_xer_1940/sim/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,sdi_xcvr_test_hs_clk_xer_1940_gyeivji,false
hs_clk_xer_1940/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,sdi_xcvr_test_hs_clk_xer_1940_gyeivji,false
hs_clk_xer_1940/sim/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,sdi_xcvr_test_hs_clk_xer_1940_gyeivji,false
hs_clk_xer_1940/sim/altera_avalon_st_handshake_clock_crosser.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,sdi_xcvr_test_hs_clk_xer_1940_gyeivji,false
altera_merlin_traffic_limiter_191/sim/sdi_xcvr_test_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_7trhvuy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,sdi_xcvr_test_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_7trhvuy,false
altera_avalon_sc_fifo_1931/sim/sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy.v,VERILOG,,sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sdi_xcvr_test.clk_100,sdi_xcvr_test_clk_100
sdi_xcvr_test.clk_50,sdi_xcvr_test_clk_50
sdi_xcvr_test.default_pma_settings_conf_0,sdi_xcvr_test_default_pma_settings_conf_0
sdi_xcvr_test.mm_bridge_0,sdi_xcvr_test_mm_bridge_0
sdi_xcvr_test.nativePHY_loopback_cont_0,sdi_xcvr_test_nativePHY_loopback_cont_0
sdi_xcvr_test.pll_status_interconnect_0,sdi_xcvr_test_pll_status_interconnect_0
sdi_xcvr_test.xcvr_native_s10_0,sdi_xcvr_test_xcvr_native_s10_htile_0
sdi_xcvr_test.xcvr_reset_control_s10_0,sdi_xcvr_test_xcvr_reset_control_s10_0
sdi_xcvr_test.xcvr_st_converter_0,sdi_xcvr_test_xcvr_st_converter_0
sdi_xcvr_test.xcvr_test_system_0,xcvr_test_system
sdi_xcvr_test.mm_interconnect_0,sdi_xcvr_test_altera_mm_interconnect_1920_4ix6v3i
sdi_xcvr_test.mm_interconnect_0.default_pma_settings_conf_0_avalon_master_translator,sdi_xcvr_test_altera_merlin_master_translator_192_lykd4la
sdi_xcvr_test.mm_interconnect_0.mm_bridge_0_m0_translator,sdi_xcvr_test_altera_merlin_master_translator_192_lykd4la
sdi_xcvr_test.mm_interconnect_0.xcvr_native_s10_0_reconfig_avmm_translator,sdi_xcvr_test_altera_merlin_slave_translator_191_x56fcki
sdi_xcvr_test.mm_interconnect_0.default_pma_settings_conf_0_avalon_slave_translator,sdi_xcvr_test_altera_merlin_slave_translator_191_x56fcki
sdi_xcvr_test.mm_interconnect_0.nativePHY_loopback_cont_0_csr_translator,sdi_xcvr_test_altera_merlin_slave_translator_191_x56fcki
sdi_xcvr_test.mm_interconnect_0.xcvr_test_system_0_mm_bridge_0_s0_translator,sdi_xcvr_test_altera_merlin_slave_translator_191_x56fcki
sdi_xcvr_test.mm_interconnect_0.default_pma_settings_conf_0_avalon_master_agent,sdi_xcvr_test_altera_merlin_master_agent_1921_2inlndi
sdi_xcvr_test.mm_interconnect_0.mm_bridge_0_m0_agent,sdi_xcvr_test_altera_merlin_master_agent_1921_2inlndi
sdi_xcvr_test.mm_interconnect_0.xcvr_native_s10_0_reconfig_avmm_agent,sdi_xcvr_test_altera_merlin_slave_agent_1921_b6r3djy
sdi_xcvr_test.mm_interconnect_0.default_pma_settings_conf_0_avalon_slave_agent,sdi_xcvr_test_altera_merlin_slave_agent_1921_b6r3djy
sdi_xcvr_test.mm_interconnect_0.nativePHY_loopback_cont_0_csr_agent,sdi_xcvr_test_altera_merlin_slave_agent_1921_b6r3djy
sdi_xcvr_test.mm_interconnect_0.xcvr_test_system_0_mm_bridge_0_s0_agent,sdi_xcvr_test_altera_merlin_slave_agent_1921_b6r3djy
sdi_xcvr_test.mm_interconnect_0.xcvr_native_s10_0_reconfig_avmm_agent_rsp_fifo,sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy
sdi_xcvr_test.mm_interconnect_0.xcvr_native_s10_0_reconfig_avmm_agent_rdata_fifo,sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy
sdi_xcvr_test.mm_interconnect_0.default_pma_settings_conf_0_avalon_slave_agent_rsp_fifo,sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy
sdi_xcvr_test.mm_interconnect_0.nativePHY_loopback_cont_0_csr_agent_rsp_fifo,sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy
sdi_xcvr_test.mm_interconnect_0.xcvr_test_system_0_mm_bridge_0_s0_agent_rsp_fifo,sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy
sdi_xcvr_test.mm_interconnect_0.router,sdi_xcvr_test_altera_merlin_router_1921_ylon4vq
sdi_xcvr_test.mm_interconnect_0.router_001,sdi_xcvr_test_altera_merlin_router_1921_cwjx5gy
sdi_xcvr_test.mm_interconnect_0.router_002,sdi_xcvr_test_altera_merlin_router_1921_ya7j6xi
sdi_xcvr_test.mm_interconnect_0.router_003,sdi_xcvr_test_altera_merlin_router_1921_7loa6ei
sdi_xcvr_test.mm_interconnect_0.router_004,sdi_xcvr_test_altera_merlin_router_1921_7loa6ei
sdi_xcvr_test.mm_interconnect_0.router_005,sdi_xcvr_test_altera_merlin_router_1921_7loa6ei
sdi_xcvr_test.mm_interconnect_0.mm_bridge_0_m0_limiter,sdi_xcvr_test_altera_merlin_traffic_limiter_191_kcba44q
sdi_xcvr_test.mm_interconnect_0.mm_bridge_0_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,sdi_xcvr_test_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_7trhvuy
sdi_xcvr_test.mm_interconnect_0.mm_bridge_0_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,sdi_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy
sdi_xcvr_test.mm_interconnect_0.cmd_demux,sdi_xcvr_test_altera_merlin_demultiplexer_1921_tpjuufq
sdi_xcvr_test.mm_interconnect_0.rsp_demux_001,sdi_xcvr_test_altera_merlin_demultiplexer_1921_tpjuufq
sdi_xcvr_test.mm_interconnect_0.rsp_demux_002,sdi_xcvr_test_altera_merlin_demultiplexer_1921_tpjuufq
sdi_xcvr_test.mm_interconnect_0.rsp_demux_003,sdi_xcvr_test_altera_merlin_demultiplexer_1921_tpjuufq
sdi_xcvr_test.mm_interconnect_0.cmd_demux_001,sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy
sdi_xcvr_test.mm_interconnect_0.cmd_mux,sdi_xcvr_test_altera_merlin_multiplexer_1922_sx4fypi
sdi_xcvr_test.mm_interconnect_0.cmd_mux_001,sdi_xcvr_test_altera_merlin_multiplexer_1922_f3ke5za
sdi_xcvr_test.mm_interconnect_0.cmd_mux_002,sdi_xcvr_test_altera_merlin_multiplexer_1922_f3ke5za
sdi_xcvr_test.mm_interconnect_0.cmd_mux_003,sdi_xcvr_test_altera_merlin_multiplexer_1922_f3ke5za
sdi_xcvr_test.mm_interconnect_0.rsp_demux,sdi_xcvr_test_altera_merlin_demultiplexer_1921_vsc72dq
sdi_xcvr_test.mm_interconnect_0.rsp_mux,sdi_xcvr_test_altera_merlin_multiplexer_1922_o5h777y
sdi_xcvr_test.mm_interconnect_0.rsp_mux_001,sdi_xcvr_test_altera_merlin_multiplexer_1922_6c6ivwy
sdi_xcvr_test.mm_interconnect_0.crosser,sdi_xcvr_test_hs_clk_xer_1940_gyeivji
sdi_xcvr_test.mm_interconnect_0.crosser_001,sdi_xcvr_test_hs_clk_xer_1940_gyeivji
sdi_xcvr_test.mm_interconnect_0.crosser_002,sdi_xcvr_test_hs_clk_xer_1940_gyeivji
sdi_xcvr_test.mm_interconnect_0.crosser_003,sdi_xcvr_test_hs_clk_xer_1940_gyeivji
sdi_xcvr_test.rst_controller,altera_reset_controller
sdi_xcvr_test.rst_controller_001,altera_reset_controller
