Yeh-Chi Chang , Chun-Kai Wang , Hung-Ming Chen, On construction low power and robust clock tree via slew budgeting, Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design, March 25-28, 2012, Napa, California, USA[doi>10.1145/2160916.2160945]
Yao-Tsung Chang , Chih-Cheng Hsu , Mark Po-Hung Lin , Yu-Wen Tsai , Sheng-Fong Chen, Post-placement power optimization with multi-bit flip-flops, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Chunhong Chen , Changjun Kang , Majid Sarrafzadeh, Activity-sensitive clock tree construction for low power, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566481]
Chen, L., Hung, A., Chen, H.-M., Tsai, E., Chen, S.-H., Ku, M.-H., and Chen, C.-C. 2010. Using multi-bit flip-flop for clock power saving by DesignCompiler. In Proceedings of the Synopsys User Group.
Yongseok Cheon , Pei-Hsin Ho , Andrew B. Kahng , Sherief Reda , Qinke Wang, Power-aware placement, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065791]
Thomas H. Cormen , Charles E. Leiserson , Ronald L. Rivest , Clifford Stein, Introduction to algorithms, MIT Press, Cambridge, MA, 2001
Monica Donno , Enrico Macii , Luca Mazzoni, Power-aware clock tree planning, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA[doi>10.1145/981066.981097]
Masato Edahiro, A clustering-based optimization algorithm in zero-skew routings, Proceedings of the 30th international Design Automation Conference, p.612-616, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.165066]
Wenting Hou , Dick Liu , Pei-Hsin Ho, Automatic register banking for low-power clock trees, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.647-652, March 16-18, 2009[doi>10.1109/ISQED.2009.4810370]
Iris Hui-Ru Jiang , Chih-Long Chang , Yu-Ming Yang , Evan Y.-W. Tsai , Lancer S.-F. Chen, INTEGRA: fast multi-bit flip-flop clustering for clock power saving based on interval graphs, Proceedings of the 2011 international symposium on Physical design, March 27-30, 2011, Santa Barbara, CA, USA[doi>10.1145/1960397.1960424]
Myung-Chul Kim , Dong-Jin Lee , Igor L. Markov, SimPL: an effective placement algorithm, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Dong-Jin Lee , Igor L. Markov, Obstacle-aware clock-tree shaping during placement, Proceedings of the 2011 international symposium on Physical design, March 27-30, 2011, Santa Barbara, CA, USA[doi>10.1145/1960397.1960425]
Sean Shih-Ying Liu , Chieh-Jui Lee , Hung-Ming Chen, Agglomerative-based flip-flop merging with signal wirelength optimization, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
David Papa , Charles Alpert , Cliff Sze , Zhuo Li , Natarajan Viswanathan , Gi-Joon Nam , Igor Markov, Physical Synthesis with Clock-Network Optimization for Large Systems on Chips, IEEE Micro, v.31 n.4, p.51-62, July 2011[doi>10.1109/MM.2011.41]
Rupesh S. Shelar, An efficent clustering algorithm for low power clock tree synthesis, Proceedings of the 2007 international symposium on Physical design, March 18-21, 2007, Austin, Texas, USA[doi>10.1145/1231996.1232037]
C. N. Sze, ISPD 2010 high performance clock network synthesis contest: benchmark suite and results, Proceedings of the 19th international symposium on Physical design, March 14-17, 2010, San Francisco, California, USA[doi>10.1145/1735023.1735058]
Shao-Huan Wang , Yu-Yi Liang , Tien-Yu Kuo , Wai-Kei Mak, Power-driven flip-flop merging and relocation, Proceedings of the 2011 international symposium on Physical design, March 27-30, 2011, Santa Barbara, CA, USA[doi>10.1145/1960397.1960423]
Wang, Y., Zhou, Q., Hong, X., and Cai, Y. 2007. Clock-tree aware placement based on dynamic clock-tree building. In Proceedings of the International Symposium on Circuits and Systems. 2040--2043.
Ward, J. H. 1963. Hierarchical grouping to optimize an objective function. J. Am. Stat. Assoc. 58, 301, 236--244.
