{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462367401866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462367401870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  4 15:10:00 2016 " "Processing started: Wed May  4 15:10:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462367401870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462367401870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off root_2_root -c root_2_root " "Command: quartus_map --read_settings_files=on --write_settings_files=off root_2_root -c root_2_root" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462367401871 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462367402704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocpburst_testbench-rtl " "Found design unit 1: ocpburst_testbench-rtl" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438206 ""} { "Info" "ISGN_ENTITY_NAME" "1 ocpburst_testbench " "Found entity 1: ocpburst_testbench" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462367438206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 root_2_root-testbench " "Found design unit 1: root_2_root-testbench" {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438208 ""} { "Info" "ISGN_ENTITY_NAME" "1 root_2_root " "Found entity 1: root_2_root" {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462367438208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2l_noc-structural " "Found design unit 1: r2l_noc-structural" {  } { { "../../src/root2leaf_noc/noc.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438210 ""} { "Info" "ISGN_ENTITY_NAME" "1 r2l_noc " "Found entity 1: r2l_noc" {  } { { "../../src/root2leaf_noc/noc.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462367438210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 routerport-rtl " "Found design unit 1: routerport-rtl" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438211 ""} { "Info" "ISGN_ENTITY_NAME" "1 routerport " "Found entity 1: routerport" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462367438211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 router-structural " "Found design unit 1: router-structural" {  } { { "../../src/root2leaf_noc/router/router.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438213 ""} { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "../../src/root2leaf_noc/router/router.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462367438213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 schedule_table-list " "Found design unit 1: schedule_table-list" {  } { { "../../src/root/schedule_table.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438214 ""} { "Info" "ISGN_ENTITY_NAME" "1 schedule_table " "Found entity 1: schedule_table" {  } { { "../../src/root/schedule_table.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462367438214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 routing_table-list " "Found design unit 1: routing_table-list" {  } { { "../../src/root/routing_table.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438217 ""} { "Info" "ISGN_ENTITY_NAME" "1 routing_table " "Found entity 1: routing_table" {  } { { "../../src/root/routing_table.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462367438217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/root_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/root_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 root_package " "Found design unit 1: root_package" {  } { { "../../src/root/root_package.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root_package.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462367438218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/root.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/root.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 root-rtl " "Found design unit 1: root-rtl" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438219 ""} { "Info" "ISGN_ENTITY_NAME" "1 root " "Found entity 1: root" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462367438219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/refresh_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/refresh_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refresh_timer-rtl " "Found design unit 1: refresh_timer-rtl" {  } { { "../../src/root/refresh_timer.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/refresh_timer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438220 ""} { "Info" "ISGN_ENTITY_NAME" "1 refresh_timer " "Found entity 1: refresh_timer" {  } { { "../../src/root/refresh_timer.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/refresh_timer.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462367438220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/ocp/ocp_config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mathias/t-crest/MemoryTree/src/ocp/ocp_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocp_config " "Found design unit 1: ocp_config" {  } { { "../../src/ocp/ocp_config.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/ocp/ocp_config.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462367438221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/ocp/ocp.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mathias/t-crest/MemoryTree/src/ocp/ocp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocp " "Found design unit 1: ocp" {  } { { "../../src/ocp/ocp.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/ocp/ocp.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462367438222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 network_adapter-rtl " "Found design unit 1: network_adapter-rtl" {  } { { "../../src/network_adapter/na.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438229 ""} { "Info" "ISGN_ENTITY_NAME" "1 network_adapter " "Found entity 1: network_adapter" {  } { { "../../src/network_adapter/na.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462367438229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/noc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/leaf2root_noc/noc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 l2r_noc-structural " "Found design unit 1: l2r_noc-structural" {  } { { "../../src/leaf2root_noc/noc.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/noc.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438231 ""} { "Info" "ISGN_ENTITY_NAME" "1 l2r_noc " "Found entity 1: l2r_noc" {  } { { "../../src/leaf2root_noc/noc.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/noc.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462367438231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/routerpart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/routerpart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 l2r_routerport-rtl " "Found design unit 1: l2r_routerport-rtl" {  } { { "../../src/leaf2root_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/routerpart.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438236 ""} { "Info" "ISGN_ENTITY_NAME" "1 l2r_routerport " "Found entity 1: l2r_routerport" {  } { { "../../src/leaf2root_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/routerpart.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462367438236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/router.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/router.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 l2r_router-structural " "Found design unit 1: l2r_router-structural" {  } { { "../../src/leaf2root_noc/router/router.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/router.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438238 ""} { "Info" "ISGN_ENTITY_NAME" "1 l2r_router " "Found entity 1: l2r_router" {  } { { "../../src/leaf2root_noc/router/router.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/router.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462367438238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/common/memorytree_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mathias/t-crest/MemoryTree/src/common/memorytree_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryTreePackage " "Found design unit 1: MemoryTreePackage" {  } { { "../../src/common/memorytree_package.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/common/memorytree_package.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462367438243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462367438243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "root_2_root " "Elaborating entity \"root_2_root\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462367438511 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "l2r_root_port top.vhd(45) " "Verilog HDL or VHDL warning at top.vhd(45): object \"l2r_root_port\" assigned a value but never read" {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462367438534 "|root_2_root"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ocp_m\[1..3\] top.vhd(48) " "Using initial value X (don't care) for net \"ocp_m\[1..3\]\" at top.vhd(48)" {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 48 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462367438578 "|root_2_root"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2l_noc r2l_noc:r2lnoc " "Elaborating entity \"r2l_noc\" for hierarchy \"r2l_noc:r2lnoc\"" {  } { { "top.vhd" "r2lnoc" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router r2l_noc:r2lnoc\|router:\\routers:0:levels:0:router_inst " "Elaborating entity \"router\" for hierarchy \"r2l_noc:r2lnoc\|router:\\routers:0:levels:0:router_inst\"" {  } { { "../../src/root2leaf_noc/noc.vhd" "\\routers:0:levels:0:router_inst" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routerport r2l_noc:r2lnoc\|router:\\routers:0:levels:0:router_inst\|routerport:\\ports:0:outport " "Elaborating entity \"routerport\" for hierarchy \"r2l_noc:r2lnoc\|router:\\routers:0:levels:0:router_inst\|routerport:\\ports:0:outport\"" {  } { { "../../src/root2leaf_noc/router/router.vhd" "\\ports:0:outport" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438672 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data routerpart.vhd(64) " "VHDL Process Statement warning at routerpart.vhd(64): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462367438681 "|root_2_root|r2l_noc:noc|router:outers:0:levels:0:router_inst|routerport:ports:0:outport"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routerport r2l_noc:r2lnoc\|router:\\routers:0:levels:0:router_inst\|routerport:\\ports:1:outport " "Elaborating entity \"routerport\" for hierarchy \"r2l_noc:r2lnoc\|router:\\routers:0:levels:0:router_inst\|routerport:\\ports:1:outport\"" {  } { { "../../src/root2leaf_noc/router/router.vhd" "\\ports:1:outport" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438683 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data routerpart.vhd(64) " "VHDL Process Statement warning at routerpart.vhd(64): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462367438689 "|root_2_root|r2l_noc:noc|router:outers:0:levels:0:router_inst|routerport:ports:1:outport"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router r2l_noc:r2lnoc\|router:\\routers:1:levels:0:router_inst " "Elaborating entity \"router\" for hierarchy \"r2l_noc:r2lnoc\|router:\\routers:1:levels:0:router_inst\"" {  } { { "../../src/root2leaf_noc/noc.vhd" "\\routers:1:levels:0:router_inst" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routerport r2l_noc:r2lnoc\|router:\\routers:1:levels:0:router_inst\|routerport:\\ports:0:outport " "Elaborating entity \"routerport\" for hierarchy \"r2l_noc:r2lnoc\|router:\\routers:1:levels:0:router_inst\|routerport:\\ports:0:outport\"" {  } { { "../../src/root2leaf_noc/router/router.vhd" "\\ports:0:outport" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438693 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data routerpart.vhd(64) " "VHDL Process Statement warning at routerpart.vhd(64): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462367438698 "|root_2_root|r2l_noc:noc|router:outers:1:levels:0:router_inst|routerport:ports:0:outport"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routerport r2l_noc:r2lnoc\|router:\\routers:1:levels:0:router_inst\|routerport:\\ports:1:outport " "Elaborating entity \"routerport\" for hierarchy \"r2l_noc:r2lnoc\|router:\\routers:1:levels:0:router_inst\|routerport:\\ports:1:outport\"" {  } { { "../../src/root2leaf_noc/router/router.vhd" "\\ports:1:outport" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438699 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data routerpart.vhd(64) " "VHDL Process Statement warning at routerpart.vhd(64): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462367438704 "|root_2_root|r2l_noc:noc|router:outers:1:levels:0:router_inst|routerport:ports:1:outport"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_noc l2r_noc:l2rnoc " "Elaborating entity \"l2r_noc\" for hierarchy \"l2r_noc:l2rnoc\"" {  } { { "top.vhd" "l2rnoc" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_router l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst " "Elaborating entity \"l2r_router\" for hierarchy \"l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst\"" {  } { { "../../src/leaf2root_noc/noc.vhd" "\\routers:0:levels:0:router_inst" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/noc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_routerport l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst\|l2r_routerport:\\ports:0:outport " "Elaborating entity \"l2r_routerport\" for hierarchy \"l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst\|l2r_routerport:\\ports:0:outport\"" {  } { { "../../src/leaf2root_noc/router/router.vhd" "\\ports:0:outport" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/router.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_routerport l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst\|l2r_routerport:\\ports:1:outport " "Elaborating entity \"l2r_routerport\" for hierarchy \"l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst\|l2r_routerport:\\ports:1:outport\"" {  } { { "../../src/leaf2root_noc/router/router.vhd" "\\ports:1:outport" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/router.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_router l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst " "Elaborating entity \"l2r_router\" for hierarchy \"l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst\"" {  } { { "../../src/leaf2root_noc/noc.vhd" "\\routers:1:levels:0:router_inst" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/noc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_routerport l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst\|l2r_routerport:\\ports:0:outport " "Elaborating entity \"l2r_routerport\" for hierarchy \"l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst\|l2r_routerport:\\ports:0:outport\"" {  } { { "../../src/leaf2root_noc/router/router.vhd" "\\ports:0:outport" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/router.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_routerport l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst\|l2r_routerport:\\ports:1:outport " "Elaborating entity \"l2r_routerport\" for hierarchy \"l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst\|l2r_routerport:\\ports:1:outport\"" {  } { { "../../src/leaf2root_noc/router/router.vhd" "\\ports:1:outport" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/router.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "root root:root_module " "Elaborating entity \"root\" for hierarchy \"root:root_module\"" {  } { { "top.vhd" "root_module" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ref root.vhd(48) " "Verilog HDL or VHDL warning at root.vhd(48): object \"ref\" assigned a value but never read" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462367438836 "|root_2_root|root:root_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send root.vhd(50) " "Verilog HDL or VHDL warning at root.vhd(50): object \"send\" assigned a value but never read" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462367438845 "|root_2_root|root:root_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "route root.vhd(80) " "VHDL Process Statement warning at root.vhd(80): signal \"route\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462367438851 "|root_2_root|root:root_module"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r2l root.vhd(67) " "VHDL Process Statement warning at root.vhd(67): inferring latch(es) for signal or variable \"r2l\", which holds its previous value in one or more paths through the process" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462367438852 "|root_2_root|root:root_module"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "r2l.payload\[31..4\] root.vhd(40) " "Using initial value X (don't care) for net \"r2l.payload\[31..4\]\" at root.vhd(40)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 40 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462367438852 "|root_2_root|root:root_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2l.payload\[0\] root.vhd(67) " "Inferred latch for \"r2l.payload\[0\]\" at root.vhd(67)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462367438852 "|root_2_root|root:root_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2l.payload\[1\] root.vhd(67) " "Inferred latch for \"r2l.payload\[1\]\" at root.vhd(67)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462367438852 "|root_2_root|root:root_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2l.payload\[2\] root.vhd(67) " "Inferred latch for \"r2l.payload\[2\]\" at root.vhd(67)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462367438852 "|root_2_root|root:root_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2l.payload\[3\] root.vhd(67) " "Inferred latch for \"r2l.payload\[3\]\" at root.vhd(67)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462367438852 "|root_2_root|root:root_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refresh_timer root:root_module\|refresh_timer:ref_timer " "Elaborating entity \"refresh_timer\" for hierarchy \"root:root_module\|refresh_timer:ref_timer\"" {  } { { "../../src/root/root.vhd" "ref_timer" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schedule_table root:root_module\|schedule_table:sched_tab " "Elaborating entity \"schedule_table\" for hierarchy \"root:root_module\|schedule_table:sched_tab\"" {  } { { "../../src/root/root.vhd" "sched_tab" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routing_table root:root_module\|routing_table:route_tab " "Elaborating entity \"routing_table\" for hierarchy \"root:root_module\|routing_table:route_tab\"" {  } { { "../../src/root/root.vhd" "route_tab" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "network_adapter network_adapter:\\leafs:0:leaf_node " "Elaborating entity \"network_adapter\" for hierarchy \"network_adapter:\\leafs:0:leaf_node\"" {  } { { "top.vhd" "\\leafs:0:leaf_node" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438874 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ocp_s.SData na.vhd(42) " "Using initial value X (don't care) for net \"ocp_s.SData\" at na.vhd(42)" {  } { { "../../src/network_adapter/na.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd" 42 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462367438884 "|root_2_root|network_adapter:leafs:0:leaf_node"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ocp_s.SDataAccept na.vhd(42) " "Using initial value X (don't care) for net \"ocp_s.SDataAccept\" at na.vhd(42)" {  } { { "../../src/network_adapter/na.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd" 42 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462367438884 "|root_2_root|network_adapter:leafs:0:leaf_node"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ocpburst_testbench ocpburst_testbench:ocpburst " "Elaborating entity \"ocpburst_testbench\" for hierarchy \"ocpburst_testbench:ocpburst\"" {  } { { "top.vhd" "ocpburst" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462367438889 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ocp_s ocpburst.vhd(64) " "VHDL Process Statement warning at ocpburst.vhd(64): signal \"ocp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462367438895 "|root_2_root|ocpburst_testbench:ocpburst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ocp_s ocpburst.vhd(76) " "VHDL Process Statement warning at ocpburst.vhd(76): signal \"ocp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462367438898 "|root_2_root|ocpburst_testbench:ocpburst"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "root:root_module\|routing_table:route_tab\|routingtable " "RAM logic \"root:root_module\|routing_table:route_tab\|routingtable\" is uninferred due to inappropriate RAM size" {  } { { "../../src/root/routing_table.vhd" "routingtable" { Text "/home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd" 44 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1462367440015 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "root:root_module\|schedule_table:sched_tab\|scheduletable " "RAM logic \"root:root_module\|schedule_table:sched_tab\|scheduletable\" is uninferred due to inappropriate RAM size" {  } { { "../../src/root/schedule_table.vhd" "scheduletable" { Text "/home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd" 41 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1462367440015 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1462367440015 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "272 " "272 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1462367440767 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462367441118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462367441118 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462367441383 "|root_2_root|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462367441383 "|root_2_root|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1462367441383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462367441387 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462367441387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462367441387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1071 " "Peak virtual memory: 1071 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462367441435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  4 15:10:41 2016 " "Processing ended: Wed May  4 15:10:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462367441435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462367441435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462367441435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462367441435 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462367447085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462367447090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  4 15:10:45 2016 " "Processing started: Wed May  4 15:10:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462367447090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1462367447090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off root_2_root -c root_2_root " "Command: quartus_fit --read_settings_files=off --write_settings_files=off root_2_root -c root_2_root" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1462367447091 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1462367447300 ""}
{ "Info" "0" "" "Project  = root_2_root" {  } {  } 0 0 "Project  = root_2_root" 0 0 "Fitter" 0 0 1462367447306 ""}
{ "Info" "0" "" "Revision = root_2_root" {  } {  } 0 0 "Revision = root_2_root" 0 0 "Fitter" 0 0 1462367447307 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1462367447760 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "root_2_root 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"root_2_root\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1462367447776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462367447946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462367447953 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1462367449240 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1462367449289 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1462367449688 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1462367450005 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1462367476368 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462367476544 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1462367476565 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462367476567 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462367476569 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1462367476574 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1462367476574 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1462367476575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1462367476576 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1462367476581 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1462367476581 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:27 " "Fitter preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462367476682 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "root_2_root.sdc " "Synopsys Design Constraints File file not found: 'root_2_root.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1462367510574 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1462367510575 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1462367510576 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1462367510577 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1462367510579 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1462367510579 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1462367510580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1462367510583 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1462367510738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462367511445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1462367512155 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1462367512893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462367512894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1462367515098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "/home/mathias/t-crest/MemoryTree/build/root_2_root/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1462367558788 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1462367558788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462367559388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1462367559388 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1462367559388 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1462367559388 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1462367561816 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462367562359 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462367563373 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462367563744 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462367564692 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462367567512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1967 " "Peak virtual memory: 1967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462367569268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  4 15:12:49 2016 " "Processing ended: Wed May  4 15:12:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462367569268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:04 " "Elapsed time: 00:02:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462367569268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462367569268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1462367569268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1462367575369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462367575370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  4 15:12:54 2016 " "Processing started: Wed May  4 15:12:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462367575370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1462367575370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off root_2_root -c root_2_root " "Command: quartus_asm --read_settings_files=off --write_settings_files=off root_2_root -c root_2_root" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1462367575370 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1462367592825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "970 " "Peak virtual memory: 970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462367598564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  4 15:13:18 2016 " "Processing ended: Wed May  4 15:13:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462367598564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462367598564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462367598564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1462367598564 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1462367599084 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1462367605173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462367605174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  4 15:13:23 2016 " "Processing started: Wed May  4 15:13:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462367605174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462367605174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta root_2_root -c root_2_root " "Command: quartus_sta root_2_root -c root_2_root" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462367605174 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1462367605422 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462367607264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1462367607333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1462367607334 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "root_2_root.sdc " "Synopsys Design Constraints File file not found: 'root_2_root.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1462367609608 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1462367609609 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1462367609609 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1462367609610 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1462367609610 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1462367609610 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1462367609612 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1462367609631 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1462367609634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367609643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367609653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367609654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367609658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367609658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367609659 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1462367609674 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1462367609836 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1462367611535 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1462367611832 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1462367611846 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1462367611853 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1462367611857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367611858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367611859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367611864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367611865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367611866 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367611870 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1462367611873 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1462367612485 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1462367613465 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1462367613537 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1462367613537 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1462367613538 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1462367613541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367613544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367613550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367613551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367613551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367613552 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1462367613556 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1462367614468 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1462367614468 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1462367614469 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1462367614469 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367614470 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367614471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367614471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367614472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462367614472 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1462367615641 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1462367615642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1205 " "Peak virtual memory: 1205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462367615692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  4 15:13:35 2016 " "Processing ended: Wed May  4 15:13:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462367615692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462367615692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462367615692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462367615692 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462367621586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462367621587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  4 15:13:40 2016 " "Processing started: Wed May  4 15:13:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462367621587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462367621587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off root_2_root -c root_2_root " "Command: quartus_eda --read_settings_files=off --write_settings_files=off root_2_root -c root_2_root" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462367621589 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1462367623755 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "root_2_root.vho /home/mathias/t-crest/MemoryTree/build/root_2_root/simulation/modelsim/ simulation " "Generated file root_2_root.vho in folder \"/home/mathias/t-crest/MemoryTree/build/root_2_root/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1462367624175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1164 " "Peak virtual memory: 1164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462367624444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  4 15:13:44 2016 " "Processing ended: Wed May  4 15:13:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462367624444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462367624444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462367624444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462367624444 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462367625418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462367630171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462367630172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  4 15:13:48 2016 " "Processing started: Wed May  4 15:13:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462367630172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1462367630172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp root_2_root -c root_2_root --netlist_type=sgate " "Command: quartus_npp root_2_root -c root_2_root --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1462367630172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "928 " "Peak virtual memory: 928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462367631063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  4 15:13:51 2016 " "Processing ended: Wed May  4 15:13:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462367631063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462367631063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462367631063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1462367631063 ""}
