// Seed: 1230621777
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  always @(posedge id_3 or posedge 1) disable id_4;
  wire id_5;
  timeunit 1ps;
  reg id_6, id_7, id_8, id_9 = 1, id_10, id_11, id_12, id_13;
  always @(id_12 or posedge 1'b0) id_9 <= id_6;
  wire id_14, id_15, id_16, id_17;
  wire id_18, id_19;
  id_20(
      .id_0(id_5 - 1 == 1),
      .id_1(id_5),
      .id_2(1),
      .id_3(id_6),
      .id_4(1),
      .module_0(id_11),
      .id_5(1),
      .id_6(id_12)
  );
  uwire id_21 = id_6 * 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = 'b0;
  wire id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_1
  );
  wire id_7, id_8, id_9, id_10;
endmodule
