SingleCycleSimpleCPU
====================
This is a Verilog project designed in Quartus and implements a single cycle CPU.
