

================================================================
== Vivado HLS Report for 'SubBytes'
================================================================
* Date:           Tue Aug 25 11:15:18 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru77
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.527|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   57|   57|   57|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   56|   56|        14|          -|          -|     4|    no    |
        | + Loop 1.1  |   12|   12|         3|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      57|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      66|
|Register         |        -|      -|      24|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|      24|     123|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------+---------------+---------+---+----+------+-----+------+-------------+
    | Memory |     Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------+---------+---+----+------+-----+------+-------------+
    |sbox_U  |SubBytes_sbox  |        1|  0|   0|   256|    8|     1|         2048|
    +--------+---------------+---------+---+----+------+-----+------+-------------+
    |Total   |               |        1|  0|   0|   256|    8|     1|         2048|
    +--------+---------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_24_fu_75_p2      |     +    |      0|  0|  12|           3|           1|
    |j_5_fu_91_p2       |     +    |      0|  0|  12|           3|           1|
    |tmp_173_fu_109_p2  |     +    |      0|  0|  15|           6|           6|
    |tmp_fu_69_p2       |   icmp   |      0|  0|   9|           3|           4|
    |tmp_s_fu_85_p2     |   icmp   |      0|  0|   9|           3|           4|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  57|          18|          16|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  33|          6|    1|          6|
    |i_reg_47        |   9|          2|    3|          6|
    |j_reg_58        |   9|          2|    3|          6|
    |state_address0  |  15|          3|    4|         12|
    +----------------+----+-----------+-----+-----------+
    |Total           |  66|         13|   11|         30|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  5|   0|    5|          0|
    |i_24_reg_127        |  3|   0|    3|          0|
    |i_reg_47            |  3|   0|    3|          0|
    |j_5_reg_140         |  3|   0|    3|          0|
    |j_reg_58            |  3|   0|    3|          0|
    |state_addr_reg_145  |  4|   0|    4|          0|
    |tmp_cast_reg_132    |  3|   0|    6|          3|
    +--------------------+---+----+-----+-----------+
    |Total               | 24|   0|   27|          3|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_done         | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|state_address0  | out |    4|  ap_memory |     state    |     array    |
|state_ce0       | out |    1|  ap_memory |     state    |     array    |
|state_we0       | out |    1|  ap_memory |     state    |     array    |
|state_d0        | out |    8|  ap_memory |     state    |     array    |
|state_q0        |  in |    8|  ap_memory |     state    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_s)
	2  / (tmp_s)
4 --> 
	5  / true
5 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "br label %.loopexit" [aes.c:260]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_24, %.loopexit.loopexit ]"   --->   Operation 7 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.00ns)   --->   "%tmp = icmp eq i3 %i, -4" [aes.c:260]   --->   Operation 8 'icmp' 'tmp' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.34ns)   --->   "%i_24 = add i3 %i, 1" [aes.c:260]   --->   Operation 10 'add' 'i_24' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %.preheader.preheader" [aes.c:260]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %i to i6" [aes.c:262]   --->   Operation 12 'zext' 'tmp_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.35ns)   --->   "br label %.preheader" [aes.c:262]   --->   Operation 13 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "ret void" [aes.c:267]   --->   Operation 14 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.30>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%j = phi i3 [ %j_5, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 15 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (1.00ns)   --->   "%tmp_s = icmp eq i3 %j, -4" [aes.c:262]   --->   Operation 16 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty_338 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 17 'speclooptripcount' 'empty_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.34ns)   --->   "%j_5 = add i3 %j, 1" [aes.c:262]   --->   Operation 18 'add' 'j_5' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.loopexit.loopexit, label %1" [aes.c:262]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_171 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j, i2 0)" [aes.c:262]   --->   Operation 20 'bitconcatenate' 'tmp_171' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_172_cast = zext i5 %tmp_171 to i6" [aes.c:264]   --->   Operation 21 'zext' 'tmp_172_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.54ns)   --->   "%tmp_173 = add i6 %tmp_cast, %tmp_172_cast" [aes.c:264]   --->   Operation 22 'add' 'tmp_173' <Predicate = (!tmp_s)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_173_cast = zext i6 %tmp_173 to i64" [aes.c:264]   --->   Operation 23 'zext' 'tmp_173_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_173_cast" [aes.c:264]   --->   Operation 24 'getelementptr' 'state_addr' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (1.75ns)   --->   "%state_load = load i8* %state_addr, align 1" [aes.c:264]   --->   Operation 25 'load' 'state_load' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3211> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 26 'br' <Predicate = (tmp_s)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.52>
ST_4 : Operation 27 [1/2] (1.75ns)   --->   "%state_load = load i8* %state_addr, align 1" [aes.c:264]   --->   Operation 27 'load' 'state_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3211> <RAM>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_235 = zext i8 %state_load to i64" [aes.c:264]   --->   Operation 28 'zext' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %tmp_235" [aes.c:264]   --->   Operation 29 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (2.77ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [aes.c:264]   --->   Operation 30 'load' 'sbox_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 4.52>
ST_5 : Operation 31 [1/2] (2.77ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [aes.c:264]   --->   Operation 31 'load' 'sbox_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 32 [1/1] (1.75ns)   --->   "store i8 %sbox_load, i8* %state_addr, align 1" [aes.c:264]   --->   Operation 32 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3211> <RAM>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "br label %.preheader" [aes.c:262]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6   (br               ) [ 011111]
i            (phi              ) [ 001000]
tmp          (icmp             ) [ 001111]
empty        (speclooptripcount) [ 000000]
i_24         (add              ) [ 011111]
StgValue_11  (br               ) [ 000000]
tmp_cast     (zext             ) [ 000111]
StgValue_13  (br               ) [ 001111]
StgValue_14  (ret              ) [ 000000]
j            (phi              ) [ 000100]
tmp_s        (icmp             ) [ 001111]
empty_338    (speclooptripcount) [ 000000]
j_5          (add              ) [ 001111]
StgValue_19  (br               ) [ 000000]
tmp_171      (bitconcatenate   ) [ 000000]
tmp_172_cast (zext             ) [ 000000]
tmp_173      (add              ) [ 000000]
tmp_173_cast (zext             ) [ 000000]
state_addr   (getelementptr    ) [ 000011]
StgValue_26  (br               ) [ 011111]
state_load   (load             ) [ 000000]
tmp_235      (zext             ) [ 000000]
sbox_addr    (getelementptr    ) [ 000001]
sbox_load    (load             ) [ 000000]
StgValue_32  (store            ) [ 000000]
StgValue_33  (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sbox">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="state_addr_gep_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="8" slack="0"/>
<pin id="22" dir="0" index="1" bw="1" slack="0"/>
<pin id="23" dir="0" index="2" bw="6" slack="0"/>
<pin id="24" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/3 "/>
</bind>
</comp>

<comp id="27" class="1004" name="grp_access_fu_27">
<pin_list>
<pin id="28" dir="0" index="0" bw="4" slack="0"/>
<pin id="29" dir="0" index="1" bw="8" slack="0"/>
<pin id="30" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="31" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/3 StgValue_32/5 "/>
</bind>
</comp>

<comp id="33" class="1004" name="sbox_addr_gep_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="8" slack="0"/>
<pin id="35" dir="0" index="1" bw="1" slack="0"/>
<pin id="36" dir="0" index="2" bw="8" slack="0"/>
<pin id="37" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sbox_addr/4 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_access_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="43" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="44" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sbox_load/4 "/>
</bind>
</comp>

<comp id="47" class="1005" name="i_reg_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="3" slack="1"/>
<pin id="49" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="51" class="1004" name="i_phi_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="1" slack="1"/>
<pin id="53" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="3" slack="0"/>
<pin id="55" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="58" class="1005" name="j_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="1"/>
<pin id="60" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="j_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="0"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="1" slack="1"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="tmp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="3" slack="0"/>
<pin id="71" dir="0" index="1" bw="3" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_24_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_24/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_cast_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="0"/>
<pin id="83" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmp_s_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="0"/>
<pin id="87" dir="0" index="1" bw="3" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="j_5_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_171_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="0" index="1" bw="3" slack="0"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_171/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_172_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_172_cast/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_173_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="1"/>
<pin id="111" dir="0" index="1" bw="5" slack="0"/>
<pin id="112" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_173/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_173_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_173_cast/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_235_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_235/4 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_24_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="132" class="1005" name="tmp_cast_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="1"/>
<pin id="134" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="140" class="1005" name="j_5_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="145" class="1005" name="state_addr_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="1"/>
<pin id="147" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="150" class="1005" name="sbox_addr_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="1"/>
<pin id="152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sbox_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="26"><net_src comp="18" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="32"><net_src comp="20" pin="3"/><net_sink comp="27" pin=0"/></net>

<net id="38"><net_src comp="2" pin="0"/><net_sink comp="33" pin=0"/></net>

<net id="39"><net_src comp="18" pin="0"/><net_sink comp="33" pin=1"/></net>

<net id="45"><net_src comp="33" pin="3"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="40" pin="3"/><net_sink comp="27" pin=1"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="57"><net_src comp="47" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="73"><net_src comp="51" pin="4"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="51" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="84"><net_src comp="51" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="62" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="62" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="62" pin="4"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="105" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="117"><net_src comp="109" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="20" pin=2"/></net>

<net id="122"><net_src comp="27" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="33" pin=2"/></net>

<net id="130"><net_src comp="75" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="135"><net_src comp="81" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="143"><net_src comp="91" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="148"><net_src comp="20" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="27" pin=0"/></net>

<net id="153"><net_src comp="33" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="40" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {5 }
	Port: sbox | {}
 - Input state : 
	Port: SubBytes : state | {3 4 }
	Port: SubBytes : sbox | {4 5 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_24 : 1
		StgValue_11 : 2
		tmp_cast : 1
	State 3
		tmp_s : 1
		j_5 : 1
		StgValue_19 : 2
		tmp_171 : 1
		tmp_172_cast : 2
		tmp_173 : 3
		tmp_173_cast : 4
		state_addr : 5
		state_load : 6
	State 4
		tmp_235 : 1
		sbox_addr : 2
		sbox_load : 3
	State 5
		StgValue_32 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |      i_24_fu_75     |    0    |    12   |
|    add   |      j_5_fu_91      |    0    |    12   |
|          |    tmp_173_fu_109   |    0    |    15   |
|----------|---------------------|---------|---------|
|   icmp   |      tmp_fu_69      |    0    |    9    |
|          |     tmp_s_fu_85     |    0    |    9    |
|----------|---------------------|---------|---------|
|          |    tmp_cast_fu_81   |    0    |    0    |
|   zext   | tmp_172_cast_fu_105 |    0    |    0    |
|          | tmp_173_cast_fu_114 |    0    |    0    |
|          |    tmp_235_fu_119   |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|    tmp_171_fu_97    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    57   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   i_24_reg_127   |    3   |
|     i_reg_47     |    3   |
|    j_5_reg_140   |    3   |
|     j_reg_58     |    3   |
| sbox_addr_reg_150|    8   |
|state_addr_reg_145|    4   |
| tmp_cast_reg_132 |    6   |
+------------------+--------+
|       Total      |   30   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_27 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_40 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||   2.7   ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   57   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   30   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   30   |   75   |
+-----------+--------+--------+--------+
