var namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental =
[
    [ "detail", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1detail.html", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1detail" ],
    [ "esimd", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd.html", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd" ],
    [ "matrix", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1matrix.html", [
      [ "joint_matrix_apply", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1matrix.html#aa93d7d25384494bf19d7802f62be3a6c", null ],
      [ "joint_matrix_fill_checked", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1matrix.html#a1f58137d88398281557aebdabfae8ebd", null ],
      [ "joint_matrix_load_checked", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1matrix.html#a6d69f0e9db99e834516bf693afffb3de", null ],
      [ "joint_matrix_load_checked", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1matrix.html#a66b5b2f37086b9d8610659d7776d4208", null ],
      [ "joint_matrix_load_checked", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1matrix.html#a71a112f1d18b1f6bbf70662010e07703", null ],
      [ "joint_matrix_load_checked", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1matrix.html#af0e867a2607581c9e6a075529ce32904", null ],
      [ "joint_matrix_store", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1matrix.html#a2d2579881d3c702858a66e7b9a82e82a", null ],
      [ "joint_matrix_store", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1matrix.html#aa8ed7551c35f1c8af493e9a52bf688a6", null ],
      [ "joint_matrix_store_checked", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1matrix.html#ace0dc10f6dc7e04c720dedc51ac7ff15", null ],
      [ "joint_matrix_store_checked", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1matrix.html#a0d4e64214ce4957c0bc6fa8ca5c68cf2", null ],
      [ "joint_matrix_store_checked", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1matrix.html#abfd6b30cc6092369f5cd4af42909d89e", null ],
      [ "joint_matrix_store_checked", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1matrix.html#a5b9ec3350e71b3b88f5b5323d51f933e", null ]
    ] ],
    [ "property", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1property.html", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1property" ],
    [ "cache_control", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache__control.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache__control" ],
    [ "read_hint_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__hint__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__hint__key" ],
    [ "read_assertion_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__assertion__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__assertion__key" ],
    [ "write_hint_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1write__hint__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1write__hint__key" ],
    [ "kernel_attribute", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1kernel__attribute.html", null ],
    [ "fp_control_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fp__control__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fp__control__key" ],
    [ "register_map_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1register__map__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1register__map__key" ],
    [ "conduit_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1conduit__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1conduit__key" ],
    [ "stable_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1stable__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1stable__key" ],
    [ "buffer_location_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1buffer__location__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1buffer__location__key" ],
    [ "awidth_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1awidth__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1awidth__key" ],
    [ "dwidth_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1dwidth__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1dwidth__key" ],
    [ "latency_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1latency__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1latency__key" ],
    [ "read_write_mode_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__write__mode__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__write__mode__key" ],
    [ "maxburst_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1maxburst__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1maxburst__key" ],
    [ "wait_request_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1wait__request__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1wait__request__key" ],
    [ "fpga_kernel_attribute", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__kernel__attribute.html", null ],
    [ "task_sequence", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1task__sequence.html", null ],
    [ "streaming_interface_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1streaming__interface__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1streaming__interface__key" ],
    [ "register_map_interface_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1register__map__interface__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1register__map__interface__key" ],
    [ "pipelined_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1pipelined__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1pipelined__key" ],
    [ "fpga_cluster_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__cluster__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__cluster__key" ],
    [ "burst_coalesce_impl", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1burst__coalesce__impl.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1burst__coalesce__impl" ],
    [ "cache", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache" ],
    [ "prefetch_impl", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1prefetch__impl.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1prefetch__impl" ],
    [ "statically_coalesce_impl", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1statically__coalesce__impl.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1statically__coalesce__impl" ],
    [ "lsu", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1lsu.html", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1lsu" ],
    [ "fpga_datapath", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__datapath.html", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__datapath" ],
    [ "fpga_mem", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__mem.html", null ],
    [ "fpga_mem< T, ext::oneapi::experimental::detail::properties_t< Props... > >", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__mem_3_01T_00_01ext_1_1oneapi_1_1exper4de2a0e9a69d04995936c26498deae1b.html", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__mem_3_01T_00_01ext_1_1oneapi_1_1exper4de2a0e9a69d04995936c26498deae1b" ],
    [ "resource_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1resource__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1resource__key" ],
    [ "num_banks_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1num__banks__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1num__banks__key" ],
    [ "stride_size_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1stride__size__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1stride__size__key" ],
    [ "word_size_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1word__size__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1word__size__key" ],
    [ "bi_directional_ports_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1bi__directional__ports__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1bi__directional__ports__key" ],
    [ "clock_2x_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1clock__2x__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1clock__2x__key" ],
    [ "ram_stitching_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1ram__stitching__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1ram__stitching__key" ],
    [ "max_private_copies_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1max__private__copies__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1max__private__copies__key" ],
    [ "num_replicates_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1num__replicates__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1num__replicates__key" ],
    [ "grf_size_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1grf__size__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1grf__size__key" ],
    [ "grf_size_automatic_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1grf__size__automatic__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1grf__size__automatic__key" ],
    [ "gpu_kernel_attribute", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1gpu__kernel__attribute.html", null ],
    [ "cache_config", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache__config.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache__config" ],
    [ "device_arch", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1device__arch.html", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1device__arch" ],
    [ "online_compile_error", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1online__compile__error.html", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1online__compile__error" ],
    [ "ready_latency_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1ready__latency__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1ready__latency__key" ],
    [ "bits_per_symbol_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1bits__per__symbol__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1bits__per__symbol__key" ],
    [ "uses_valid_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1uses__valid__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1uses__valid__key" ],
    [ "first_symbol_in_high_order_bits_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1first__symbol__in__high__order__bits__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1first__symbol__in__high__order__bits__key" ],
    [ "protocol_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1protocol__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1protocol__key" ],
    [ "pipe_base", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1pipe__base.html", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1pipe__base" ],
    [ "pipe", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1pipe.html", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1pipe" ],
    [ "task_sequence_checker", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1task__sequence__checker.html", null ],
    [ "task_sequence_checker< f >", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1task__sequence__checker_3_01f_01_4.html", null ],
    [ "task_sequence< f, oneapi::experimental::detail::properties_t< Props... > >", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1task__sequence_3_01f_00_01oneapi_1_1experim07f8245856eb540c5ac091a41e425509.html", "classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1task__sequence_3_01f_00_01oneapi_1_1experim07f8245856eb540c5ac091a41e425509" ],
    [ "balanced_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1balanced__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1balanced__key" ],
    [ "invocation_capacity_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1invocation__capacity__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1invocation__capacity__key" ],
    [ "response_capacity_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1response__capacity__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1response__capacity__key" ],
    [ "latency_anchor_id_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1latency__anchor__id__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1latency__anchor__id__key" ],
    [ "latency_constraint_key", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1latency__constraint__key.html", "structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1latency__constraint__key" ],
    [ "burst_coalesce", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a39ee407b3f0e1132e7aa5d78ddf7f29a", null ],
    [ "byte", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#abcf58f7386ca04b5092242a081611072", null ],
    [ "cache_config_key", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a79e7f0faf05368885ec1cf9dc5bebe44", null ],
    [ "cache_level", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a12bb52355e9e50b2bfc53aba260ffb73", null ],
    [ "prefetch", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a4c15fd5eeb0d0a5c7ca9dd68c6936b12", null ],
    [ "property_value", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a95a9dc833f9b86359ab31dc14623194a", null ],
    [ "statically_coalesce", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a909ba4ee3a4cb7e609b2ce0b240e26f2", null ],
    [ "cache_config_enum", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aa1a1f5a644112531aa00563871fe7db4", [
      [ "large_slm", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aa1a1f5a644112531aa00563871fe7db4a732445a85c87f7dbe6d377862773eaea", null ],
      [ "large_data", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aa1a1f5a644112531aa00563871fe7db4af46a1708ac57ef6adff2c28181ffce7b", null ]
    ] ],
    [ "cache_mode", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a194bf01acd06b0487dacf17c536bd09e", [
      [ "uncached", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a194bf01acd06b0487dacf17c536bd09eaaf9f686f9eb416162d298446a94cfafb", null ],
      [ "cached", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a194bf01acd06b0487dacf17c536bd09ea1fb1a060534164a18a99494122825190", null ],
      [ "streaming", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a194bf01acd06b0487dacf17c536bd09eaabb0256a318439745ab0b343d64b9ba0", null ],
      [ "invalidate", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a194bf01acd06b0487dacf17c536bd09eac9ef7a446d9608ed2229ef347d13af7e", null ],
      [ "constant", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a194bf01acd06b0487dacf17c536bd09ea617ac08757d38a5a7ed91c224f0e90a0", null ],
      [ "write_through", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a194bf01acd06b0487dacf17c536bd09ea99f2e1bde3d240b180ae0b0b9ccfc135", null ],
      [ "write_back", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a194bf01acd06b0487dacf17c536bd09eaa9c64c25d98516dabbeaa44fa4b798fe", null ]
    ] ],
    [ "compiled_code_format", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aee4d6fa2f68c739e80a16d4fca9b8d8c", [
      [ "spir_v", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aee4d6fa2f68c739e80a16d4fca9b8d8ca4e01b95158a0dd8ab3941df67f4c6774", null ]
    ] ],
    [ "fp_mode", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0", [
      [ "round_to_nearest", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0a280b2492e1afdb76d63ad6a4cd4f38d7", null ],
      [ "round_upward", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0a79dcfa0e805fe3950be0c307f5258f1c", null ],
      [ "round_downward", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0a1c66959c47ad6ee4f8eb5e7c0f3c5592", null ],
      [ "round_toward_zero", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0a85e71d1c7477469da0e44a8cf7a644fa", null ],
      [ "denorm_ftz", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0a44982b658c41f3ab88e2fe91c0cd6639", null ],
      [ "denorm_d_allow", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0a2af0fe66f35eb54093e28bc78e83f9e2", null ],
      [ "denorm_f_allow", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0af9c76d522985c635c65d8d36ccf619a2", null ],
      [ "denorm_hf_allow", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0a524dae6baae363e8ab780ac6abea6ccb", null ],
      [ "denorm_allow", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0a43e60a57822d64cf21a29810e4f68e6d", null ]
    ] ],
    [ "fpga_cluster_options_enum", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a94b8c8837047e749f4ded62ca27b4cb0", [
      [ "stall_free", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a94b8c8837047e749f4ded62ca27b4cb0a5f9d64f2c7eff6d927b8474233315688", null ],
      [ "stall_enable", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a94b8c8837047e749f4ded62ca27b4cb0af6ed9a2ceda86233fc405f9ba33433fe", null ]
    ] ],
    [ "latency_control_type", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a552f717b13814f03eaa4c49eb12e21e9", [
      [ "none", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a552f717b13814f03eaa4c49eb12e21e9a334c4a4c42fdb79d7ebc3e73b517e6f8", null ],
      [ "exact", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a552f717b13814f03eaa4c49eb12e21e9a3b7efa09444a31c5d58596e5bbf87d47", null ],
      [ "max", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a552f717b13814f03eaa4c49eb12e21e9a2ffe4e77325d9a7152f7086ea7aa5114", null ],
      [ "min", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a552f717b13814f03eaa4c49eb12e21e9ad8bd79cc131920d5de426f914d17405a", null ]
    ] ],
    [ "protocol_name", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687", [
      [ "avalon_streaming", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687a63f5a6b00a8bcbcb22f37b5dd9dacbaa", null ],
      [ "avalon_streaming_uses_ready", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687a2a8eaf346afa10870eae28b135c0e563", null ],
      [ "avalon_mm", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687af85e7b2179d5e083693b858e724c5b04", null ],
      [ "avalon_mm_uses_ready", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687ae7eface2002ce431c08e8d2c17a475f7", null ]
    ] ],
    [ "ram_stitching_enum", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aef2d4da2674dbb3230013da4d3f899f3", [
      [ "min_ram", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aef2d4da2674dbb3230013da4d3f899f3ae2f531ada69fed8b4e76e156203ec195", null ],
      [ "max_fmax", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aef2d4da2674dbb3230013da4d3f899f3a869c247e700f0b47edd8b1ef0fe1a781", null ]
    ] ],
    [ "read_write_mode_enum", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527b", [
      [ "read", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527baecae13117d6f0584c25a9da6c8f8415e", null ],
      [ "write", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527baefb2a684e4afb7d55e6147fbe5a332ee", null ],
      [ "read_write", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527ba06ad287ea83b37a6f9db3d8d10d72c8f", null ]
    ] ],
    [ "register_map_interface_options_enum", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ab9a91b9acd873a9fdbac90ec4eedf81a", [
      [ "do_not_wait_for_done_write", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ab9a91b9acd873a9fdbac90ec4eedf81aa874bbf6cfdfd9d3469c3f1a2e572fcad", null ],
      [ "wait_for_done_write", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ab9a91b9acd873a9fdbac90ec4eedf81aa4053b965512c61339350cf0252d74d11", null ]
    ] ],
    [ "resource_enum", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a677a218132ea9eab8d3de3838874fad5", [
      [ "mlab", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a677a218132ea9eab8d3de3838874fad5aa20c858794705e52a3d2033da9240dd6", null ],
      [ "block_ram", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a677a218132ea9eab8d3de3838874fad5acaf2dea31bf1171346db45a9aa93547e", null ]
    ] ],
    [ "source_language", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#af9f8bef448e330cef6863a36b9619c2c", [
      [ "opencl_c", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#af9f8bef448e330cef6863a36b9619c2ca4a196ed426a0217f8a9ab38abe926150", null ],
      [ "cm", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#af9f8bef448e330cef6863a36b9619c2ca820eb5b696ea2a657c0db1e258dc7d81", null ]
    ] ],
    [ "streaming_interface_options_enum", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a010d4c7f3aabb6876a371a34ed1767c7", [
      [ "accept_downstream_stall", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a010d4c7f3aabb6876a371a34ed1767c7ac7013c12b1deeb30e975ddb38d824ddc", null ],
      [ "remove_downstream_stall", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a010d4c7f3aabb6876a371a34ed1767c7a5dc74dafd034f66ff3cbb39bc2e458e4", null ]
    ] ],
    [ "__SYCL2020_DEPRECATED", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a24c37d32bec5da6776020f0428d48f0a", null ],
    [ "operator!=", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a9fd0e4e10787c4c23d959f2b6eb76bb6", null ],
    [ "operator==", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a8024bde3e84f251b7bf76318809f4c12", null ],
    [ "operator|", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a4e692f5e844036ece63f02b0c1275589", null ],
    [ "awidth", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a0f45a64d50c66652ab3c156ef5da2eed", null ],
    [ "balanced", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aae38654a6c45ed2f4857172d8aa3bbb4", null ],
    [ "bi_directional_ports", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aaa700d2587b6773fd57cd900a6d3c83d", null ],
    [ "bi_directional_ports_false", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#afda029bd9bc5969bddd7b676481f073d", null ],
    [ "bi_directional_ports_true", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a230bee0e083af7f8ee0b7d05b537bfee", null ],
    [ "bits_per_symbol", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a39db729acdf5ebd0b43d1b33fd4f9b24", null ],
    [ "buffer_location", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a15296d377cc2fdaa33ebe66fcc9889aa", null ],
    [ "BURST_COALESCE", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a56b528fbd300272e9e39dbeb654dfbda", null ],
    [ "CACHE", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a226dc6756422689dd771ebe97a4912f4", null ],
    [ "clock_2x", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a709740cae7cd9b824a80475d581133f1", null ],
    [ "clock_2x_false", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#abf1bd4830f0942c4ef973cae90b8620b", null ],
    [ "clock_2x_true", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a3b083cf13db9e12ba3565c8032134033", null ],
    [ "conduit", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a9698dc6f32574efc3d9507ccfefe8c1d", null ],
    [ "dwidth", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#af41cf144e8a6fd5d44528b3fdfbed692", null ],
    [ "first_symbol_in_high_order_bits", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a8e3fc447437a8d31ba31d68a07c15e2f", null ],
    [ "first_symbol_in_high_order_bits_off", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aa0a3ec381d3dbba94d8fc178d160bff6", null ],
    [ "first_symbol_in_high_order_bits_on", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a123cd31e3632e63dfbc2d99f536fc761", null ],
    [ "fp_control", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a352adf26075ccac148ba96cf41822164", null ],
    [ "fpga_cluster", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aad39c99e31474504ef1d93535b0c1f66", null ],
    [ "grf_size", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a1363a55be94348a2c116a360717bd597", null ],
    [ "grf_size_automatic", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aae302edfd1c88d0e2ed290d534ab9cd1", null ],
    [ "invocation_capacity", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2489b80b473cf9c38095c642334c20e8", null ],
    [ "large_data", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a970adfb82684ca23d0fe9174855e1b09", null ],
    [ "large_slm", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a0c7161333f19faf2a4b0fe060fe3bab3", null ],
    [ "latency", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a830080dd1084e1f31cf9aff06bb027b5", null ],
    [ "latency_anchor_id", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a96d4fed47448eabf76a968f6423a64e2", null ],
    [ "latency_constraint", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#acddeb9e3441b92f3789e41b2b9418a46", null ],
    [ "max_private_copies", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a3dbfd868a0b1a25de5edb02e78dc6ad3", null ],
    [ "maxburst", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#adcfac7703317bbe684f3ce8b561e1665", null ],
    [ "num_banks", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a738a0c7751ac9fc23ad6fd05abe4625b", null ],
    [ "num_replicates", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#afda972ebcadf5fbea5946e6666e8ab52", null ],
    [ "pipelined", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ab08b548be7dfcec0745e3e13bc9ed26f", null ],
    [ "PREFETCH", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a67285998cd9e475b9c6050babb2e96fa", null ],
    [ "protocol", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aed6e406c0a43dfe679c45b5d9130bf72", null ],
    [ "protocol_avalon_mm", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a01729e5a4e0120113af4f85577b48d15", null ],
    [ "protocol_avalon_mm_uses_ready", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#abb38f0adf56acb3bd8c8485c2ae791c5", null ],
    [ "protocol_avalon_streaming", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a016252984ec1f530c062df1b5f293f93", null ],
    [ "protocol_avalon_streaming_uses_ready", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a8f8fdff606817b8ba0ebf4e1ce6c042e", null ],
    [ "ram_stitching", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a91e1a732d58df6bcdac5709fbabc3f18", null ],
    [ "ram_stitching_max_fmax", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aa4d3a73703e9902dc4ae2266f52435a3", null ],
    [ "ram_stitching_min_ram", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ae65e20b36c81da8a9d81f61dcf043efe", null ],
    [ "read_assertion", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad306726fa51d5d8b7fc60745993f9aaa", null ],
    [ "read_hint", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a6c2cc16abd3f9896b543b01ee4d6e6ab", null ],
    [ "read_write_mode", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#af15c490bbeeaf34c62d2ae2a7f2857af", null ],
    [ "read_write_mode_read", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a9a0a1f4ab7ee2b14a3831a6505d567d3", null ],
    [ "read_write_mode_readwrite", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad89ab33d5adf0cdca519c7716fb4ccdf", null ],
    [ "read_write_mode_write", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a4ccd182c032a8d9e88c409c400006352", null ],
    [ "ready_latency", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a9dc168976b0e3a076e774a514324d0a0", null ],
    [ "register_map", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#afde76398c7080e35f3c82a322cb5fa61", null ],
    [ "register_map_interface", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad7e7185204bee0ddfb454aecc7e21284", null ],
    [ "register_map_interface_do_not_wait_for_done_write", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2e830765c006c429818b856650df7769", null ],
    [ "register_map_interface_wait_for_done_write", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a29329bff0319986e287f754ad262acec", null ],
    [ "resource", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a72ec9d7a1f9637a10fc0fe41a28fa27a", null ],
    [ "resource_block_ram", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aa3e7f02937fca74be6f34f27ff7827d6", null ],
    [ "resource_mlab", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#adb0fbc2c64e207bb53c1ec3a65c2a897", null ],
    [ "response_capacity", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#adc12b2fd6d6c96b2e933dc92ca8d375c", null ],
    [ "stable", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a81f78aaca885f6860b52e2d49b4b91a2", null ],
    [ "stall_enable_clusters", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a6754a3b6c04c2ea57e9bdb3ad284549f", null ],
    [ "stall_free_clusters", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a3666b2643cd9754b3e8fb928aa9dd074", null ],
    [ "STATICALLY_COALESCE", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a14378004bb8911f8f10110b96023bcad", null ],
    [ "streaming_interface", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a550b73df1b67da35f30343656025230b", null ],
    [ "streaming_interface_accept_downstream_stall", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a5e0b5a7fef1edad2b3834f13df08e68e", null ],
    [ "streaming_interface_remove_downstream_stall", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad212127c7823de21d976d11ea6cc662b", null ],
    [ "stride_size", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#afe2bf8414285564e2d2fda76e9db7126", null ],
    [ "uses_valid", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a61b22e81c9b4df67ed9547f37078398d", null ],
    [ "uses_valid_off", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a1eecc4fa40595e04e8550fdd4ef1b332", null ],
    [ "uses_valid_on", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aae07b827c7bc50a89b544e05e2b3a40b", null ],
    [ "wait_request", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ac2254cba68df69d046af48a83a4a77f5", null ],
    [ "wait_request_not_requested", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad0608b3eeaef8dd416a7a15a8a85330e", null ],
    [ "wait_request_requested", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad154e2f3e51c7b3608db6f6e36024b3d", null ],
    [ "word_size", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aae34b3986f24b555b9e268a0f0d22449", null ],
    [ "write_hint", "namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aaef38859c87049544b2e38ec026b4bc8", null ]
];