

================================================================
== Vivado HLS Report for 'feistel'
================================================================
* Date:           Tue Nov 19 20:25:54 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Blowfish_feistel.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.806 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2| 20.000 ns | 20.000 ns |    2|    2|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [blowfish.cpp:99]   --->   Operation 4 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_read, i32 24, i32 31)" [blowfish.cpp:100]   --->   Operation 5 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_read, i32 16, i32 23)" [blowfish.cpp:101]   --->   Operation 6 'partselect' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_read, i32 8, i32 15)" [blowfish.cpp:102]   --->   Operation 7 'partselect' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%d = trunc i32 %x_read to i8" [blowfish.cpp:103]   --->   Operation 8 'trunc' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i8 %a to i64" [blowfish.cpp:108]   --->   Operation 9 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%S_addr = getelementptr [1024 x i32]* %S, i64 0, i64 %zext_ln108" [blowfish.cpp:108]   --->   Operation 10 'getelementptr' 'S_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (3.25ns)   --->   "%S_load = load i32* %S_addr, align 4" [blowfish.cpp:108]   --->   Operation 11 'load' 'S_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 1, i8 %b)" [blowfish.cpp:108]   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%S_addr_1 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp" [blowfish.cpp:108]   --->   Operation 13 'getelementptr' 'S_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (3.25ns)   --->   "%S_load_1 = load i32* %S_addr_1, align 4" [blowfish.cpp:108]   --->   Operation 14 'load' 'S_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 15 [1/2] (3.25ns)   --->   "%S_load = load i32* %S_addr, align 4" [blowfish.cpp:108]   --->   Operation 15 'load' 'S_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 16 [1/2] (3.25ns)   --->   "%S_load_1 = load i32* %S_addr_1, align 4" [blowfish.cpp:108]   --->   Operation 16 'load' 'S_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 17 [1/1] (2.55ns)   --->   "%add_ln108 = add i32 %S_load_1, %S_load" [blowfish.cpp:108]   --->   Operation 17 'add' 'add_ln108' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 2, i8 %c)" [blowfish.cpp:108]   --->   Operation 18 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%S_addr_2 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp_1" [blowfish.cpp:108]   --->   Operation 19 'getelementptr' 'S_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%S_load_2 = load i32* %S_addr_2, align 4" [blowfish.cpp:108]   --->   Operation 20 'load' 'S_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 3, i8 %d)" [blowfish.cpp:108]   --->   Operation 21 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%S_addr_3 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp_2" [blowfish.cpp:108]   --->   Operation 22 'getelementptr' 'S_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%S_load_3 = load i32* %S_addr_3, align 4" [blowfish.cpp:108]   --->   Operation 23 'load' 'S_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !52"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %S) nounwind, !map !58"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !65"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @feistel_str) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (3.25ns)   --->   "%S_load_2 = load i32* %S_addr_2, align 4" [blowfish.cpp:108]   --->   Operation 28 'load' 'S_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_1)   --->   "%xor_ln108 = xor i32 %S_load_2, %add_ln108" [blowfish.cpp:108]   --->   Operation 29 'xor' 'xor_ln108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%S_load_3 = load i32* %S_addr_3, align 4" [blowfish.cpp:108]   --->   Operation 30 'load' 'S_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 31 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln108_1 = add i32 %S_load_3, %xor_ln108" [blowfish.cpp:108]   --->   Operation 31 'add' 'add_ln108_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "ret i32 %add_ln108_1" [blowfish.cpp:108]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	wire read on port 'x' (blowfish.cpp:99) [7]  (0 ns)
	'getelementptr' operation ('S_addr', blowfish.cpp:108) [13]  (0 ns)
	'load' operation ('S_load', blowfish.cpp:108) on array 'S' [14]  (3.25 ns)

 <State 2>: 5.81ns
The critical path consists of the following:
	'load' operation ('S_load', blowfish.cpp:108) on array 'S' [14]  (3.25 ns)
	'add' operation ('add_ln108', blowfish.cpp:108) [18]  (2.55 ns)

 <State 3>: 5.81ns
The critical path consists of the following:
	'load' operation ('S_load_2', blowfish.cpp:108) on array 'S' [21]  (3.25 ns)
	'xor' operation ('xor_ln108', blowfish.cpp:108) [22]  (0 ns)
	'add' operation ('add_ln108_1', blowfish.cpp:108) [26]  (2.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
