/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [26:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  reg [14:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [40:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [17:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [17:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire [11:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [6:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire [14:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_50z;
  wire [3:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire [18:0] celloutsig_0_61z;
  wire [6:0] celloutsig_0_66z;
  wire [4:0] celloutsig_0_6z;
  reg [15:0] celloutsig_0_74z;
  wire [13:0] celloutsig_0_78z;
  wire [3:0] celloutsig_0_7z;
  wire [20:0] celloutsig_0_81z;
  wire [5:0] celloutsig_0_82z;
  wire [10:0] celloutsig_0_84z;
  wire [4:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_92z;
  wire [12:0] celloutsig_0_93z;
  reg [8:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [21:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [8:0] celloutsig_1_4z;
  reg [3:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~celloutsig_0_21z[1];
  assign celloutsig_0_45z = ~celloutsig_0_14z[15];
  assign celloutsig_0_5z = ~celloutsig_0_2z[2];
  assign celloutsig_1_3z = ~in_data[180];
  assign celloutsig_1_16z = ~celloutsig_1_6z[4];
  assign celloutsig_0_15z = ~in_data[24];
  assign celloutsig_0_24z = ~celloutsig_0_23z[1];
  assign celloutsig_1_1z = in_data[104:101] < celloutsig_1_0z[4:1];
  assign celloutsig_1_2z = in_data[174:162] < { celloutsig_1_0z[3:2], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_0z[4:1] < celloutsig_1_8z[5:2];
  assign celloutsig_1_18z = { celloutsig_1_8z[14:5], celloutsig_1_9z, celloutsig_1_3z } < { celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_18z = { in_data[80:74], celloutsig_0_2z } < celloutsig_0_4z[11:0];
  assign celloutsig_0_29z = { celloutsig_0_21z[14:6], celloutsig_0_5z, celloutsig_0_27z } < celloutsig_0_4z;
  assign celloutsig_0_3z = { in_data[79:78], celloutsig_0_2z } % { 1'h1, celloutsig_0_2z[0], celloutsig_0_2z[4:1], in_data[0] };
  assign celloutsig_0_52z = celloutsig_0_50z[3:0] % { 1'h1, celloutsig_0_8z[2:0] };
  assign celloutsig_0_81z = { celloutsig_0_74z[13:5], celloutsig_0_45z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_27z } % { 1'h1, in_data[56:37] };
  assign celloutsig_0_82z = celloutsig_0_35z[11:6] % { 1'h1, celloutsig_0_81z[19:15] };
  assign celloutsig_0_84z = { celloutsig_0_78z[13:9], celloutsig_0_82z } % { 1'h1, celloutsig_0_30z[12:3] };
  assign celloutsig_0_93z = { celloutsig_0_9z[8:3], celloutsig_0_66z } % { 1'h1, celloutsig_0_41z[2], celloutsig_0_84z };
  assign celloutsig_0_1z = celloutsig_0_0z[12:4] % { 1'h1, in_data[54:47] };
  assign celloutsig_0_13z = in_data[92:86] % { 1'h1, celloutsig_0_9z[5:0] };
  assign celloutsig_0_17z = celloutsig_0_14z[26:22] % { 1'h1, celloutsig_0_4z[5:2] };
  assign celloutsig_0_20z = celloutsig_0_16z[18:12] % { 1'h1, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_6z = celloutsig_0_1z[7] ? celloutsig_0_0z[12:8] : in_data[28:24];
  assign celloutsig_1_9z = in_data[128] ? celloutsig_1_4z[4:0] : celloutsig_1_0z[5:1];
  assign celloutsig_1_12z = celloutsig_1_9z[0] ? { celloutsig_1_5z[2:0], celloutsig_1_10z } : { celloutsig_1_9z[3:2], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_26z = celloutsig_0_14z[19] ? { celloutsig_0_20z[6:4], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z } : { in_data[62:23], celloutsig_0_15z };
  assign celloutsig_0_31z = celloutsig_0_16z[9] ? celloutsig_0_28z[14:11] : celloutsig_0_17z[4:1];
  assign celloutsig_0_50z = celloutsig_0_21z[13:4] >> celloutsig_0_14z[21:12];
  assign celloutsig_0_61z = { celloutsig_0_35z[9:0], celloutsig_0_29z, celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_24z } >> { in_data[81:74], celloutsig_0_23z };
  assign celloutsig_0_11z = celloutsig_0_1z[5:0] >> { celloutsig_0_9z[8], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[64:50] << in_data[16:2];
  assign celloutsig_0_35z = { celloutsig_0_32z[1:0], celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_6z } << celloutsig_0_16z[13:2];
  assign celloutsig_0_4z = celloutsig_0_0z << { celloutsig_0_0z[6:2], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_66z = celloutsig_0_21z[6:0] << { celloutsig_0_9z[3], celloutsig_0_18z, celloutsig_0_52z, celloutsig_0_37z };
  assign celloutsig_0_8z = { celloutsig_0_3z[5], celloutsig_0_7z } << celloutsig_0_1z[8:4];
  assign celloutsig_1_7z = in_data[137:134] << { celloutsig_1_6z[3:2], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_7z[2:0], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_3z } << celloutsig_1_17z[20:6];
  assign celloutsig_0_14z = { celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_4z } << { celloutsig_0_0z[8:1], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_23z = { celloutsig_0_17z[2:0], celloutsig_0_18z, celloutsig_0_22z } << celloutsig_0_4z[10:0];
  assign celloutsig_0_27z = celloutsig_0_23z[4:0] << celloutsig_0_8z;
  assign celloutsig_0_30z = celloutsig_0_14z[18:1] << { celloutsig_0_12z[4:3], celloutsig_0_23z, celloutsig_0_12z };
  assign celloutsig_0_32z = celloutsig_0_14z[15:9] <<< celloutsig_0_22z;
  assign celloutsig_0_41z = { celloutsig_0_35z[2:0], celloutsig_0_24z, celloutsig_0_5z } <<< celloutsig_0_2z;
  assign celloutsig_0_7z = celloutsig_0_3z[3:0] <<< celloutsig_0_6z[4:1];
  assign celloutsig_0_78z = celloutsig_0_26z[16:3] <<< { celloutsig_0_4z[14:2], celloutsig_0_24z };
  assign celloutsig_0_16z = { celloutsig_0_8z[4], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_15z } <<< { celloutsig_0_1z[8:4], celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_2z = celloutsig_0_1z[7:3] <<< in_data[65:61];
  assign celloutsig_0_92z = { celloutsig_0_24z, celloutsig_0_7z } - celloutsig_0_61z[14:10];
  assign celloutsig_1_0z = in_data[133:126] - in_data[170:163];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z } - { celloutsig_1_0z[4:0], celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z } - { in_data[179:173], celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_4z[14:2] - { celloutsig_0_0z[11:0], celloutsig_0_5z };
  assign celloutsig_1_11z = { celloutsig_1_9z[4:1], celloutsig_1_7z } - { celloutsig_1_8z[3], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_1_17z = { celloutsig_1_5z[0], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_11z } - in_data[123:102];
  assign celloutsig_0_12z = celloutsig_0_4z[7:3] - celloutsig_0_9z[8:4];
  assign celloutsig_0_22z = { celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_17z } - { celloutsig_0_17z[4], celloutsig_0_11z };
  assign celloutsig_0_28z = in_data[28:11] - { celloutsig_0_26z[29:27], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_12z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_74z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_74z = celloutsig_0_61z[18:3];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_9z = 9'h000;
    else if (!clkin_data[32]) celloutsig_0_9z = { celloutsig_0_4z[5:1], celloutsig_0_7z };
  always_latch
    if (clkin_data[96]) celloutsig_1_4z = 9'h000;
    else if (clkin_data[64]) celloutsig_1_4z = { in_data[154:147], celloutsig_1_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_5z = 4'h0;
    else if (clkin_data[64]) celloutsig_1_5z = celloutsig_1_0z[5:2];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_21z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_21z = { celloutsig_0_4z[14:7], celloutsig_0_20z };
  assign { out_data[128], out_data[110:96], out_data[36:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
