{"additions": 7, "auther_ref": "dqmLayer1minBias-master", "auther_sha": "32a7ea994f48a02a444879cdedd363f260d21df7", "author": "nsmith-", "body": "Fixes a corner case in which HCal zero-suppressed readout does not contain information about the minBias feature bit in TPs, whereas the bit is sent to CaloLayer1 even if ET=0, raising a mismatch error.", "branch": "master", "changed_files": 1, "closed_at": "1522162295", "comments": 12, "commits": 1, "created_at": "1521207838", "deletions": 10, "labels": ["code-checks-approved", "comparison-available", "dqm-approved", "fully-signed", "orp-approved", "tests-approved"], "merge_commit_sha": "e286936f89002999117fdc770e44d9233d5600c9", "merged_at": "1522162295", "merged_by": "cmsbuild", "milestone": "CMSSW_10_1_X", "number": 22645, "release-notes": [], "review_comments": 0, "state": "closed", "title": "L1T DQM Allow minBias bit comparison failure if ET=0", "updated_at": "1522162295", "user": "nsmith-"}