Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:41:43 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 3.423ns (48.044%)  route 3.702ns (51.956%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.513     7.799    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y68         LUT4 (Prop_lut4_I2_O)        0.299     8.098 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.098    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X28Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y68         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 3.423ns (48.744%)  route 3.599ns (51.256%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.411     7.696    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y71         LUT4 (Prop_lut4_I2_O)        0.299     7.995 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[19]_i_1/O
                         net (fo=1, routed)           0.000     7.995    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[19]_i_1_n_0
    SLICE_X28Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 3.423ns (48.753%)  route 3.598ns (51.247%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.410     7.695    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y71         LUT4 (Prop_lut4_I2_O)        0.299     7.994 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     7.994    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[18]_i_1_n_0
    SLICE_X28Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 3.423ns (48.955%)  route 3.569ns (51.045%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.381     7.666    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.965 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.965    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 3.423ns (48.986%)  route 3.565ns (51.014%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.376     7.662    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.961 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.961    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y66         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 3.423ns (49.134%)  route 3.544ns (50.866%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.355     7.641    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y69         LUT4 (Prop_lut4_I2_O)        0.299     7.940 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     7.940    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[8]_i_1_n_0
    SLICE_X28Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y69         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 3.423ns (49.165%)  route 3.539ns (50.835%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.351     7.636    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y69         LUT4 (Prop_lut4_I2_O)        0.299     7.935 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     7.935    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[9]_i_1_n_0
    SLICE_X28Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y69         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 3.423ns (49.824%)  route 3.447ns (50.176%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.259     7.544    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y73         LUT4 (Prop_lut4_I2_O)        0.299     7.843 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[26]_i_1/O
                         net (fo=1, routed)           0.000     7.843    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[26]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.843    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 3.423ns (49.856%)  route 3.443ns (50.144%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.254     7.540    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y73         LUT4 (Prop_lut4_I2_O)        0.299     7.839 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[27]_i_1/O
                         net (fo=1, routed)           0.000     7.839    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[27]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[27]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  3.082    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 3.423ns (49.910%)  route 3.435ns (50.090%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.247     7.532    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y68         LUT4 (Prop_lut4_I2_O)        0.299     7.831 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     7.831    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X28Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y68         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  3.090    




