# LAB Question
Lets say a processor is supposed to support the following instructions addi, add, sub, and, or, lw, sw, beq, and j. Write a system Verilog module for the datapath of MIPS SCP. Run the testbench provided in file named “tbDataPath.sv”.

# Notes
Testbench + Design : SystemVerilog/Verilog

Simulator : Cadence Xcelium 20.09
