TOOL:	xrun	19.09-s003: Started on Nov 01, 2020 at 18:35:28 CET
xrun
	-elaborate
	-l xrun_elaborate.log
	-f dut.f
		mtm_Alu.vp
	-f tb.f
		mtm_Alu_tb.sv
	-v93
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	-xmlibdirname INCA_libs_gui
	+access+r
	+gui
	+overwrite
	-nocopyright
	-coverage all
	-covoverwrite
	-covfile xrun_covfile.txt
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xmelab: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		mtm_Alu_tb

	Extracting FSMs for coverage:
		worklib.mtm_Alu
		worklib.mtm_Alu_tb
	Total FSMs extracted = 0
	Building instance overlay tables: ....
			assign op_set = op_set_bit;
			                         |
xmelab: *W,ENUMERR (./mtm_Alu_tb.sv,142|28): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
................ Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
	Generating native compiled code:
INCLUDE $PDK_DIR/cds/cds.lib
|
xmvlog_cg: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
			streams:   7, words:  4287
			streams:   9, words: 28418
			streams:   7, words:  3741
		worklib.mtm_Alu_tb:sv <0x0c4f0bf3>
			streams:  27, words: 52771
	bit [31:0] B_queue[$];
	                 |
xmelab: *W,COVUTA (./mtm_Alu_tb.sv,28|18): Toggle coverage is not supported for SystemVerilog integer, real, string, dynamic array, sparse memory and reference ports. It is also not supported for VHDL multi-dimensional array and array of record. There may also be other such objects in the design.
	Building instance specific data structures.
	Performing constant object marking (COM) analysis.
			bins A2_rst_opn[] = (rst_n => [AND : SUB]);
			                         |
xmelab: *W,CUVBVE (./mtm_Alu_tb.sv,67|28): Bin value type mismatch with coverpoint type.
			bins A3_opn_rst[] = ([AND : SUB] => rst_n);
			                                        |
xmelab: *W,CUVBVE (./mtm_Alu_tb.sv,70|43): Bin value type mismatch with coverpoint type.
			ignore_bins null_ops = {rst_n};
			                            |
xmelab: *W,CUVBVE (./mtm_Alu_tb.sv,82|31): Bin value type mismatch with coverpoint type.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 5       5
		Registers:             141     141
		Scalar wires:            7       -
		Vectored wires:          2       -
		Always blocks:          12      12
		Initial blocks:          6       6
		Pseudo assignments:      2       2
		Covergroup Instances:    0       2
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.mtm_Alu_tb:sv
TOOL:	xrun	19.09-s003: Exiting on Nov 01, 2020 at 18:35:28 CET  (total: 00:00:00)
