\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object}{\section{intel\-:\-:hexl\-:\-:fpga\-:\-:Object Struct Reference}
\label{structintel_1_1hexl_1_1fpga_1_1Object}\index{intel\-::hexl\-::fpga\-::\-Object@{intel\-::hexl\-::fpga\-::\-Object}}
}


Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object}.  




{\ttfamily \#include $<$fpga.\-h$>$}

Inheritance diagram for intel\-:\-:hexl\-:\-:fpga\-:\-:Object\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=1.575246cm]{structintel_1_1hexl_1_1fpga_1_1Object}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{structintel_1_1hexl_1_1fpga_1_1Object_afa220dffb807566bebbfa2e0349cedf9}{Object} ()
\item 
virtual \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object_a53dd49a3d2fe50a55d91eda3f139e04f}{$\sim$\-Object} ()=default
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
bool \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object_a8d6495f3b68194f0c38927d76e9c652c}{ready\-\_\-}
\item 
int \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object_ade9313d87b44bc1bfeccca2f5829ceae}{id\-\_\-}
\end{DoxyCompactItemize}
\subsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
static unsigned int \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object_a0da02feafb293ff8cea005f6312bd638}{g\-\_\-wid\-\_\-}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object}. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em modulus} & stores the polynomial modulus \\
\hline
\mbox{\tt in}  & {\em ready\-\_\-} & flag indicating that the \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object} is ready for processing \\
\hline
\mbox{\tt in}  & {\em id\-\_\-} & \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object} local identifier \\
\hline
\mbox{\tt in}  & {\em g\-\_\-wid\-\_\-} & \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object} global identifier \\
\hline
\end{DoxyParams}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object_afa220dffb807566bebbfa2e0349cedf9}{\index{intel\-::hexl\-::fpga\-::\-Object@{intel\-::hexl\-::fpga\-::\-Object}!Object@{Object}}
\index{Object@{Object}!intel::hexl::fpga::Object@{intel\-::hexl\-::fpga\-::\-Object}}
\subsubsection[{Object}]{\setlength{\rightskip}{0pt plus 5cm}intel\-::hexl\-::fpga\-::\-Object\-::\-Object (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{structintel_1_1hexl_1_1fpga_1_1Object_afa220dffb807566bebbfa2e0349cedf9}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object_a53dd49a3d2fe50a55d91eda3f139e04f}{\index{intel\-::hexl\-::fpga\-::\-Object@{intel\-::hexl\-::fpga\-::\-Object}!$\sim$\-Object@{$\sim$\-Object}}
\index{$\sim$\-Object@{$\sim$\-Object}!intel::hexl::fpga::Object@{intel\-::hexl\-::fpga\-::\-Object}}
\subsubsection[{$\sim$\-Object}]{\setlength{\rightskip}{0pt plus 5cm}virtual intel\-::hexl\-::fpga\-::\-Object\-::$\sim$\-Object (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}, {\ttfamily [default]}}}\label{structintel_1_1hexl_1_1fpga_1_1Object_a53dd49a3d2fe50a55d91eda3f139e04f}


\subsection{Member Data Documentation}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object_a0da02feafb293ff8cea005f6312bd638}{\index{intel\-::hexl\-::fpga\-::\-Object@{intel\-::hexl\-::fpga\-::\-Object}!g\-\_\-wid\-\_\-@{g\-\_\-wid\-\_\-}}
\index{g\-\_\-wid\-\_\-@{g\-\_\-wid\-\_\-}!intel::hexl::fpga::Object@{intel\-::hexl\-::fpga\-::\-Object}}
\subsubsection[{g\-\_\-wid\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int intel\-::hexl\-::fpga\-::\-Object\-::g\-\_\-wid\-\_\-\hspace{0.3cm}{\ttfamily [static]}}}\label{structintel_1_1hexl_1_1fpga_1_1Object_a0da02feafb293ff8cea005f6312bd638}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object_ade9313d87b44bc1bfeccca2f5829ceae}{\index{intel\-::hexl\-::fpga\-::\-Object@{intel\-::hexl\-::fpga\-::\-Object}!id\-\_\-@{id\-\_\-}}
\index{id\-\_\-@{id\-\_\-}!intel::hexl::fpga::Object@{intel\-::hexl\-::fpga\-::\-Object}}
\subsubsection[{id\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}int intel\-::hexl\-::fpga\-::\-Object\-::id\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object_ade9313d87b44bc1bfeccca2f5829ceae}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object_a8d6495f3b68194f0c38927d76e9c652c}{\index{intel\-::hexl\-::fpga\-::\-Object@{intel\-::hexl\-::fpga\-::\-Object}!ready\-\_\-@{ready\-\_\-}}
\index{ready\-\_\-@{ready\-\_\-}!intel::hexl::fpga::Object@{intel\-::hexl\-::fpga\-::\-Object}}
\subsubsection[{ready\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}bool intel\-::hexl\-::fpga\-::\-Object\-::ready\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object_a8d6495f3b68194f0c38927d76e9c652c}


The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{fpga_8h}{fpga.\-h}\end{DoxyCompactItemize}
