--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf P8_PIN_V3.ucf

Design file:              mips.ncd
Physical constraint file: mips.pcf
Device,package,speed:     xc6slx100,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: CLOCK/dcm_sp_inst/CLKFX
  Logical resource: CLOCK/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: CLOCK/clkfx
--------------------------------------------------------------------------------
Slack: 17.010ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: CLOCK/dcm_sp_inst/CLK2X
  Logical resource: CLOCK/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLOCK/clk2x
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: CLOCK/dcm_sp_inst/CLKIN
  Logical resource: CLOCK/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLOCK/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_clkfx = PERIOD TIMEGRP "CLOCK_clkfx" TS_clk_in / 4 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10104 paths analyzed, 136 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.715ns.
--------------------------------------------------------------------------------

Paths for end point CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y80.DIA4), 325 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/MEM_WB/IR_MW_20 (FF)
  Destination:          CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.552ns (Levels of Logic = 4)
  Clock Path Skew:      -0.608ns (2.868 - 3.476)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 10.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/MEM_WB/IR_MW_20 to CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y153.AQ     Tcko                  0.525   CPU/MEM_WB/IR_MW<7>
                                                       CPU/MEM_WB/IR_MW_20
    SLICE_X38Y153.A2     net (fanout=2)        1.671   CPU/MEM_WB/IR_MW<20>
    SLICE_X38Y153.A      Tilo                  0.235   CPU/MEM_WB/IR_MW<26>
                                                       CPU/Controller_W/JALR
    SLICE_X36Y155.C3     net (fanout=8)        1.332   CPU/Controller_W/JALR
    SLICE_X36Y155.C      Tilo                  0.255   CPU/WriteReg_Data_W<0>
                                                       CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1
    SLICE_X42Y156.B4     net (fanout=31)       0.899   CPU/Jump_W[2]_Jump_W[2]_OR_321_o1
    SLICE_X42Y156.B      Tilo                  0.235   CPU/CP0/PRId<20>
                                                       CPU/mux10122
    SLICE_X40Y158.B1     net (fanout=25)       1.753   CPU/WriteReg_Data_W<20>
    SLICE_X40Y158.B      Tilo                  0.254   CPU/DM/WD_Verified<17>
                                                       CPU/DM/Mmux_WD_Verified<20>11
    RAMB16_X3Y80.DIA4    net (fanout=1)        1.093   CPU/DM/WD_Verified<20>
    RAMB16_X3Y80.CLKA    Trdck_DIA             0.300   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.552ns (1.804ns logic, 6.748ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/MEM_WB/IR_MW_29 (FF)
  Destination:          CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.548ns (Levels of Logic = 5)
  Clock Path Skew:      -0.612ns (2.868 - 3.480)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 10.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/MEM_WB/IR_MW_29 to CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y154.BQ     Tcko                  0.476   CPU/MEM_WB/IR_MW<14>
                                                       CPU/MEM_WB/IR_MW_29
    SLICE_X38Y153.B2     net (fanout=18)       1.285   CPU/MEM_WB/IR_MW<29>
    SLICE_X38Y153.B      Tilo                  0.235   CPU/MEM_WB/IR_MW<26>
                                                       CPU/Controller_W/NOP<31>1_SW1
    SLICE_X38Y153.A5     net (fanout=1)        0.196   N641
    SLICE_X38Y153.A      Tilo                  0.235   CPU/MEM_WB/IR_MW<26>
                                                       CPU/Controller_W/JALR
    SLICE_X36Y155.C3     net (fanout=8)        1.332   CPU/Controller_W/JALR
    SLICE_X36Y155.C      Tilo                  0.255   CPU/WriteReg_Data_W<0>
                                                       CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1
    SLICE_X42Y156.B4     net (fanout=31)       0.899   CPU/Jump_W[2]_Jump_W[2]_OR_321_o1
    SLICE_X42Y156.B      Tilo                  0.235   CPU/CP0/PRId<20>
                                                       CPU/mux10122
    SLICE_X40Y158.B1     net (fanout=25)       1.753   CPU/WriteReg_Data_W<20>
    SLICE_X40Y158.B      Tilo                  0.254   CPU/DM/WD_Verified<17>
                                                       CPU/DM/Mmux_WD_Verified<20>11
    RAMB16_X3Y80.DIA4    net (fanout=1)        1.093   CPU/DM/WD_Verified<20>
    RAMB16_X3Y80.CLKA    Trdck_DIA             0.300   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.548ns (1.990ns logic, 6.558ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/MEM_WB/IR_MW_8 (FF)
  Destination:          CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.494ns (Levels of Logic = 5)
  Clock Path Skew:      -0.608ns (2.868 - 3.476)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 10.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/MEM_WB/IR_MW_8 to CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y153.AMUX   Tshcko                0.576   CPU/MEM_WB/IR_MW<7>
                                                       CPU/MEM_WB/IR_MW_8
    SLICE_X38Y153.D5     net (fanout=1)        0.964   CPU/MEM_WB/IR_MW<8>
    SLICE_X38Y153.D      Tilo                  0.235   CPU/MEM_WB/IR_MW<26>
                                                       CPU/Controller_W/NOP<31>2111
    SLICE_X38Y153.A3     net (fanout=4)        0.363   CPU/Controller_W/NOP<31>211
    SLICE_X38Y153.A      Tilo                  0.235   CPU/MEM_WB/IR_MW<26>
                                                       CPU/Controller_W/JALR
    SLICE_X36Y155.C3     net (fanout=8)        1.332   CPU/Controller_W/JALR
    SLICE_X36Y155.C      Tilo                  0.255   CPU/WriteReg_Data_W<0>
                                                       CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1
    SLICE_X42Y156.B4     net (fanout=31)       0.899   CPU/Jump_W[2]_Jump_W[2]_OR_321_o1
    SLICE_X42Y156.B      Tilo                  0.235   CPU/CP0/PRId<20>
                                                       CPU/mux10122
    SLICE_X40Y158.B1     net (fanout=25)       1.753   CPU/WriteReg_Data_W<20>
    SLICE_X40Y158.B      Tilo                  0.254   CPU/DM/WD_Verified<17>
                                                       CPU/DM/Mmux_WD_Verified<20>11
    RAMB16_X3Y80.DIA4    net (fanout=1)        1.093   CPU/DM/WD_Verified<20>
    RAMB16_X3Y80.CLKA    Trdck_DIA             0.300   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.494ns (2.090ns logic, 6.404ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y80.DIA2), 325 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/MEM_WB/IR_MW_20 (FF)
  Destination:          CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.477ns (Levels of Logic = 4)
  Clock Path Skew:      -0.608ns (2.868 - 3.476)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 10.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/MEM_WB/IR_MW_20 to CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y153.AQ     Tcko                  0.525   CPU/MEM_WB/IR_MW<7>
                                                       CPU/MEM_WB/IR_MW_20
    SLICE_X38Y153.A2     net (fanout=2)        1.671   CPU/MEM_WB/IR_MW<20>
    SLICE_X38Y153.A      Tilo                  0.235   CPU/MEM_WB/IR_MW<26>
                                                       CPU/Controller_W/JALR
    SLICE_X36Y155.C3     net (fanout=8)        1.332   CPU/Controller_W/JALR
    SLICE_X36Y155.C      Tilo                  0.255   CPU/WriteReg_Data_W<0>
                                                       CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1
    SLICE_X37Y157.B1     net (fanout=31)       1.021   CPU/Jump_W[2]_Jump_W[2]_OR_321_o1
    SLICE_X37Y157.B      Tilo                  0.259   CPU/CP0/PRId<18>
                                                       CPU/mux1081
    SLICE_X43Y156.D2     net (fanout=25)       1.076   CPU/WriteReg_Data_W<18>
    SLICE_X43Y156.D      Tilo                  0.259   CPU/DM/WD_Verified<18>
                                                       CPU/DM/Mmux_WD_Verified<18>11
    RAMB16_X3Y80.DIA2    net (fanout=1)        1.544   CPU/DM/WD_Verified<18>
    RAMB16_X3Y80.CLKA    Trdck_DIA             0.300   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.477ns (1.833ns logic, 6.644ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/MEM_WB/IR_MW_29 (FF)
  Destination:          CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.473ns (Levels of Logic = 5)
  Clock Path Skew:      -0.612ns (2.868 - 3.480)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 10.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/MEM_WB/IR_MW_29 to CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y154.BQ     Tcko                  0.476   CPU/MEM_WB/IR_MW<14>
                                                       CPU/MEM_WB/IR_MW_29
    SLICE_X38Y153.B2     net (fanout=18)       1.285   CPU/MEM_WB/IR_MW<29>
    SLICE_X38Y153.B      Tilo                  0.235   CPU/MEM_WB/IR_MW<26>
                                                       CPU/Controller_W/NOP<31>1_SW1
    SLICE_X38Y153.A5     net (fanout=1)        0.196   N641
    SLICE_X38Y153.A      Tilo                  0.235   CPU/MEM_WB/IR_MW<26>
                                                       CPU/Controller_W/JALR
    SLICE_X36Y155.C3     net (fanout=8)        1.332   CPU/Controller_W/JALR
    SLICE_X36Y155.C      Tilo                  0.255   CPU/WriteReg_Data_W<0>
                                                       CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1
    SLICE_X37Y157.B1     net (fanout=31)       1.021   CPU/Jump_W[2]_Jump_W[2]_OR_321_o1
    SLICE_X37Y157.B      Tilo                  0.259   CPU/CP0/PRId<18>
                                                       CPU/mux1081
    SLICE_X43Y156.D2     net (fanout=25)       1.076   CPU/WriteReg_Data_W<18>
    SLICE_X43Y156.D      Tilo                  0.259   CPU/DM/WD_Verified<18>
                                                       CPU/DM/Mmux_WD_Verified<18>11
    RAMB16_X3Y80.DIA2    net (fanout=1)        1.544   CPU/DM/WD_Verified<18>
    RAMB16_X3Y80.CLKA    Trdck_DIA             0.300   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.473ns (2.019ns logic, 6.454ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/MEM_WB/IR_MW_8 (FF)
  Destination:          CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.419ns (Levels of Logic = 5)
  Clock Path Skew:      -0.608ns (2.868 - 3.476)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 10.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/MEM_WB/IR_MW_8 to CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y153.AMUX   Tshcko                0.576   CPU/MEM_WB/IR_MW<7>
                                                       CPU/MEM_WB/IR_MW_8
    SLICE_X38Y153.D5     net (fanout=1)        0.964   CPU/MEM_WB/IR_MW<8>
    SLICE_X38Y153.D      Tilo                  0.235   CPU/MEM_WB/IR_MW<26>
                                                       CPU/Controller_W/NOP<31>2111
    SLICE_X38Y153.A3     net (fanout=4)        0.363   CPU/Controller_W/NOP<31>211
    SLICE_X38Y153.A      Tilo                  0.235   CPU/MEM_WB/IR_MW<26>
                                                       CPU/Controller_W/JALR
    SLICE_X36Y155.C3     net (fanout=8)        1.332   CPU/Controller_W/JALR
    SLICE_X36Y155.C      Tilo                  0.255   CPU/WriteReg_Data_W<0>
                                                       CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1
    SLICE_X37Y157.B1     net (fanout=31)       1.021   CPU/Jump_W[2]_Jump_W[2]_OR_321_o1
    SLICE_X37Y157.B      Tilo                  0.259   CPU/CP0/PRId<18>
                                                       CPU/mux1081
    SLICE_X43Y156.D2     net (fanout=25)       1.076   CPU/WriteReg_Data_W<18>
    SLICE_X43Y156.D      Tilo                  0.259   CPU/DM/WD_Verified<18>
                                                       CPU/DM/Mmux_WD_Verified<18>11
    RAMB16_X3Y80.DIA2    net (fanout=1)        1.544   CPU/DM/WD_Verified<18>
    RAMB16_X3Y80.CLKA    Trdck_DIA             0.300   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.419ns (2.119ns logic, 6.300ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y78.DIA3), 324 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/MEM_WB/IR_MW_20 (FF)
  Destination:          CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.458ns (Levels of Logic = 4)
  Clock Path Skew:      -0.609ns (2.867 - 3.476)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 10.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/MEM_WB/IR_MW_20 to CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y153.AQ     Tcko                  0.525   CPU/MEM_WB/IR_MW<7>
                                                       CPU/MEM_WB/IR_MW_20
    SLICE_X38Y153.A2     net (fanout=2)        1.671   CPU/MEM_WB/IR_MW<20>
    SLICE_X38Y153.A      Tilo                  0.235   CPU/MEM_WB/IR_MW<26>
                                                       CPU/Controller_W/JALR
    SLICE_X36Y155.C3     net (fanout=8)        1.332   CPU/Controller_W/JALR
    SLICE_X36Y155.C      Tilo                  0.255   CPU/WriteReg_Data_W<0>
                                                       CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1
    SLICE_X37Y150.C1     net (fanout=31)       1.035   CPU/Jump_W[2]_Jump_W[2]_OR_321_o1
    SLICE_X37Y150.C      Tilo                  0.259   PrWD<3>
                                                       CPU/mux101151_1
    SLICE_X40Y155.D4     net (fanout=4)        1.006   CPU/mux101151
    SLICE_X40Y155.D      Tilo                  0.254   CPU/DM/WD_Verified<11>
                                                       CPU/DM/Mmux_WD_Verified<11>11
    RAMB16_X3Y78.DIA3    net (fanout=1)        1.586   CPU/DM/WD_Verified<11>
    RAMB16_X3Y78.CLKA    Trdck_DIA             0.300   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.458ns (1.828ns logic, 6.630ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/MEM_WB/IR_MW_29 (FF)
  Destination:          CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.454ns (Levels of Logic = 5)
  Clock Path Skew:      -0.613ns (2.867 - 3.480)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 10.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/MEM_WB/IR_MW_29 to CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y154.BQ     Tcko                  0.476   CPU/MEM_WB/IR_MW<14>
                                                       CPU/MEM_WB/IR_MW_29
    SLICE_X38Y153.B2     net (fanout=18)       1.285   CPU/MEM_WB/IR_MW<29>
    SLICE_X38Y153.B      Tilo                  0.235   CPU/MEM_WB/IR_MW<26>
                                                       CPU/Controller_W/NOP<31>1_SW1
    SLICE_X38Y153.A5     net (fanout=1)        0.196   N641
    SLICE_X38Y153.A      Tilo                  0.235   CPU/MEM_WB/IR_MW<26>
                                                       CPU/Controller_W/JALR
    SLICE_X36Y155.C3     net (fanout=8)        1.332   CPU/Controller_W/JALR
    SLICE_X36Y155.C      Tilo                  0.255   CPU/WriteReg_Data_W<0>
                                                       CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1
    SLICE_X37Y150.C1     net (fanout=31)       1.035   CPU/Jump_W[2]_Jump_W[2]_OR_321_o1
    SLICE_X37Y150.C      Tilo                  0.259   PrWD<3>
                                                       CPU/mux101151_1
    SLICE_X40Y155.D4     net (fanout=4)        1.006   CPU/mux101151
    SLICE_X40Y155.D      Tilo                  0.254   CPU/DM/WD_Verified<11>
                                                       CPU/DM/Mmux_WD_Verified<11>11
    RAMB16_X3Y78.DIA3    net (fanout=1)        1.586   CPU/DM/WD_Verified<11>
    RAMB16_X3Y78.CLKA    Trdck_DIA             0.300   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.454ns (2.014ns logic, 6.440ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/MEM_WB/IR_MW_8 (FF)
  Destination:          CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.400ns (Levels of Logic = 5)
  Clock Path Skew:      -0.609ns (2.867 - 3.476)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 10.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/MEM_WB/IR_MW_8 to CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y153.AMUX   Tshcko                0.576   CPU/MEM_WB/IR_MW<7>
                                                       CPU/MEM_WB/IR_MW_8
    SLICE_X38Y153.D5     net (fanout=1)        0.964   CPU/MEM_WB/IR_MW<8>
    SLICE_X38Y153.D      Tilo                  0.235   CPU/MEM_WB/IR_MW<26>
                                                       CPU/Controller_W/NOP<31>2111
    SLICE_X38Y153.A3     net (fanout=4)        0.363   CPU/Controller_W/NOP<31>211
    SLICE_X38Y153.A      Tilo                  0.235   CPU/MEM_WB/IR_MW<26>
                                                       CPU/Controller_W/JALR
    SLICE_X36Y155.C3     net (fanout=8)        1.332   CPU/Controller_W/JALR
    SLICE_X36Y155.C      Tilo                  0.255   CPU/WriteReg_Data_W<0>
                                                       CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1
    SLICE_X37Y150.C1     net (fanout=31)       1.035   CPU/Jump_W[2]_Jump_W[2]_OR_321_o1
    SLICE_X37Y150.C      Tilo                  0.259   PrWD<3>
                                                       CPU/mux101151_1
    SLICE_X40Y155.D4     net (fanout=4)        1.006   CPU/mux101151
    SLICE_X40Y155.D      Tilo                  0.254   CPU/DM/WD_Verified<11>
                                                       CPU/DM/Mmux_WD_Verified<11>11
    RAMB16_X3Y78.DIA3    net (fanout=1)        1.586   CPU/DM/WD_Verified<11>
    RAMB16_X3Y78.CLKA    Trdck_DIA             0.300   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.400ns (2.114ns logic, 6.286ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK_clkfx = PERIOD TIMEGRP "CLOCK_clkfx" TS_clk_in / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y80.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/EX_MEM/ALUResult_EM_7 (FF)
  Destination:          CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.841ns (Levels of Logic = 0)
  Clock Path Skew:      0.236ns (1.362 - 1.126)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: CPU/EX_MEM/ALUResult_EM_7 to CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y160.CQ     Tcko                  0.200   CPU/EX_MEM/ALUResult_EM<7>
                                                       CPU/EX_MEM/ALUResult_EM_7
    RAMB16_X3Y80.ADDRA8  net (fanout=29)       0.707   CPU/EX_MEM/ALUResult_EM<7>
    RAMB16_X3Y80.CLKA    Trckc_ADDRA (-Th)     0.066   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.134ns logic, 0.707ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y78.ADDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/EX_MEM/ALUResult_EM_3 (FF)
  Destination:          CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.240ns (1.361 - 1.121)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: CPU/EX_MEM/ALUResult_EM_3 to CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y161.CQ     Tcko                  0.234   CPU/EX_MEM/ALUResult_EM<3>
                                                       CPU/EX_MEM/ALUResult_EM_3
    RAMB16_X3Y78.ADDRA4  net (fanout=73)       0.698   CPU/EX_MEM/ALUResult_EM<3>
    RAMB16_X3Y78.CLKA    Trckc_ADDRA (-Th)     0.066   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.168ns logic, 0.698ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y80.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/EX_MEM/ALUResult_EM_4 (FF)
  Destination:          CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.864ns (Levels of Logic = 0)
  Clock Path Skew:      0.232ns (1.362 - 1.130)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: CPU/EX_MEM/ALUResult_EM_4 to CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y158.AQ     Tcko                  0.198   CPU/EX_MEM/ALUResult_EM<5>
                                                       CPU/EX_MEM/ALUResult_EM_4
    RAMB16_X3Y80.ADDRA5  net (fanout=30)       0.732   CPU/EX_MEM/ALUResult_EM<4>
    RAMB16_X3Y80.CLKA    Trckc_ADDRA (-Th)     0.066   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.864ns (0.132ns logic, 0.732ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_clkfx = PERIOD TIMEGRP "CLOCK_clkfx" TS_clk_in / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y78.CLKA
  Clock network: clk2
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y78.CLKA
  Clock network: clk2
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y80.CLKA
  Clock network: clk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_clk2x = PERIOD TIMEGRP "CLOCK_clk2x" TS_clk_in / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 114164737 paths analyzed, 8829 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.399ns.
--------------------------------------------------------------------------------

Paths for end point CPU/MEM_WB/RD_MW_25 (SLICE_X36Y160.D3), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/MEM_WB/RD_MW_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.828ns (Levels of Logic = 3)
  Clock Path Skew:      -0.491ns (2.925 - 3.416)
  Source Clock:         clk2 rising at 10.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/MEM_WB/RD_MW_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y78.DOA7    Trcko_DOA             2.100   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X36Y165.A2     net (fanout=5)        3.056   CPU/DM/RD_Unverified<15>
    SLICE_X36Y165.A      Tilo                  0.254   CPU/DM/Load[2]_GND_18_o_equal_29_o
                                                       CPU/DM/Mmux_RD2311
    SLICE_X39Y163.A3     net (fanout=16)       0.975   CPU/DM/Mmux_RD231
    SLICE_X39Y163.A      Tilo                  0.259   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT161
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT182
    SLICE_X36Y160.D3     net (fanout=1)        0.845   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT181
    SLICE_X36Y160.CLK    Tas                   0.339   CPU/MEM_WB/RD_MW<25>
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT188
                                                       CPU/MEM_WB/RD_MW_25
    -------------------------------------------------  ---------------------------
    Total                                      7.828ns (2.952ns logic, 4.876ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/MEM_WB/RD_MW_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.062ns (Levels of Logic = 3)
  Clock Path Skew:      -0.492ns (2.925 - 3.417)
  Source Clock:         clk2 rising at 10.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/MEM_WB/RD_MW_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y80.DOA7    Trcko_DOA             2.100   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X36Y165.A5     net (fanout=5)        2.290   CPU/DM/RD_Unverified<23>
    SLICE_X36Y165.A      Tilo                  0.254   CPU/DM/Load[2]_GND_18_o_equal_29_o
                                                       CPU/DM/Mmux_RD2311
    SLICE_X39Y163.A3     net (fanout=16)       0.975   CPU/DM/Mmux_RD231
    SLICE_X39Y163.A      Tilo                  0.259   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT161
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT182
    SLICE_X36Y160.D3     net (fanout=1)        0.845   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT181
    SLICE_X36Y160.CLK    Tas                   0.339   CPU/MEM_WB/RD_MW<25>
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT188
                                                       CPU/MEM_WB/RD_MW_25
    -------------------------------------------------  ---------------------------
    Total                                      7.062ns (2.952ns logic, 4.110ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/MEM_WB/RD_MW_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.680ns (Levels of Logic = 3)
  Clock Path Skew:      -0.491ns (2.925 - 3.416)
  Source Clock:         clk2 rising at 10.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/MEM_WB/RD_MW_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y78.DOA7    Trcko_DOA             2.100   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X38Y165.A6     net (fanout=5)        2.483   CPU/DM/RD_Unverified<15>
    SLICE_X38Y165.A      Tilo                  0.235   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT131
                                                       CPU/DM/Mmux_RD2221
    SLICE_X39Y163.A6     net (fanout=15)       0.419   CPU/DM/Mmux_RD222
    SLICE_X39Y163.A      Tilo                  0.259   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT161
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT182
    SLICE_X36Y160.D3     net (fanout=1)        0.845   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT181
    SLICE_X36Y160.CLK    Tas                   0.339   CPU/MEM_WB/RD_MW<25>
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT188
                                                       CPU/MEM_WB/RD_MW_25
    -------------------------------------------------  ---------------------------
    Total                                      6.680ns (2.933ns logic, 3.747ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/MEM_WB/RD_MW_10 (SLICE_X27Y159.A3), 119 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/MEM_WB/RD_MW_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.770ns (Levels of Logic = 3)
  Clock Path Skew:      -0.504ns (2.913 - 3.417)
  Source Clock:         clk2 rising at 10.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/MEM_WB/RD_MW_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y80.DOA2    Trcko_DOA             2.100   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X37Y164.C3     net (fanout=3)        2.319   CPU/DM/RD_Unverified<18>
    SLICE_X37Y164.C      Tilo                  0.259   CPU/DM/Mmux_RD123
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT28
    SLICE_X37Y164.B4     net (fanout=1)        0.352   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT228
    SLICE_X37Y164.B      Tilo                  0.259   CPU/DM/Mmux_RD123
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT29
    SLICE_X27Y159.A3     net (fanout=1)        2.108   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT229
    SLICE_X27Y159.CLK    Tas                   0.373   CPU/MEM_WB/RD_MW<11>
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT210
                                                       CPU/MEM_WB/RD_MW_10
    -------------------------------------------------  ---------------------------
    Total                                      7.770ns (2.991ns logic, 4.779ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/MEM_WB/RD_MW_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.248ns (Levels of Logic = 3)
  Clock Path Skew:      -0.547ns (2.913 - 3.460)
  Source Clock:         clk2 rising at 10.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/MEM_WB/RD_MW_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y76.DOA2    Trcko_DOA             2.100   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X37Y164.C6     net (fanout=3)        1.797   CPU/DM/RD_Unverified<26>
    SLICE_X37Y164.C      Tilo                  0.259   CPU/DM/Mmux_RD123
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT28
    SLICE_X37Y164.B4     net (fanout=1)        0.352   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT228
    SLICE_X37Y164.B      Tilo                  0.259   CPU/DM/Mmux_RD123
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT29
    SLICE_X27Y159.A3     net (fanout=1)        2.108   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT229
    SLICE_X27Y159.CLK    Tas                   0.373   CPU/MEM_WB/RD_MW<11>
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT210
                                                       CPU/MEM_WB/RD_MW_10
    -------------------------------------------------  ---------------------------
    Total                                      7.248ns (2.991ns logic, 4.257ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/MEM_WB/RD_MW_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.815ns (Levels of Logic = 2)
  Clock Path Skew:      -0.503ns (2.913 - 3.416)
  Source Clock:         clk2 rising at 10.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/MEM_WB/RD_MW_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y78.DOA2    Trcko_DOA             2.100   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X37Y164.B6     net (fanout=2)        1.975   CPU/DM/RD_Unverified<10>
    SLICE_X37Y164.B      Tilo                  0.259   CPU/DM/Mmux_RD123
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT29
    SLICE_X27Y159.A3     net (fanout=1)        2.108   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT229
    SLICE_X27Y159.CLK    Tas                   0.373   CPU/MEM_WB/RD_MW<11>
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT210
                                                       CPU/MEM_WB/RD_MW_10
    -------------------------------------------------  ---------------------------
    Total                                      6.815ns (2.732ns logic, 4.083ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point CPU/MEM_WB/RD_MW_22 (SLICE_X39Y162.B3), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/MEM_WB/RD_MW_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.732ns (Levels of Logic = 3)
  Clock Path Skew:      -0.493ns (2.923 - 3.416)
  Source Clock:         clk2 rising at 10.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/MEM_WB/RD_MW_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y78.DOA7    Trcko_DOA             2.100   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X36Y165.A2     net (fanout=5)        3.056   CPU/DM/RD_Unverified<15>
    SLICE_X36Y165.A      Tilo                  0.254   CPU/DM/Load[2]_GND_18_o_equal_29_o
                                                       CPU/DM/Mmux_RD2311
    SLICE_X39Y163.C1     net (fanout=16)       1.136   CPU/DM/Mmux_RD231
    SLICE_X39Y163.C      Tilo                  0.259   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT161
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT152
    SLICE_X39Y162.B3     net (fanout=1)        0.554   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT151
    SLICE_X39Y162.CLK    Tas                   0.373   CPU/MEM_WB/RD_MW<23>
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT158
                                                       CPU/MEM_WB/RD_MW_22
    -------------------------------------------------  ---------------------------
    Total                                      7.732ns (2.986ns logic, 4.746ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/MEM_WB/RD_MW_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.966ns (Levels of Logic = 3)
  Clock Path Skew:      -0.494ns (2.923 - 3.417)
  Source Clock:         clk2 rising at 10.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/MEM_WB/RD_MW_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y80.DOA7    Trcko_DOA             2.100   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X36Y165.A5     net (fanout=5)        2.290   CPU/DM/RD_Unverified<23>
    SLICE_X36Y165.A      Tilo                  0.254   CPU/DM/Load[2]_GND_18_o_equal_29_o
                                                       CPU/DM/Mmux_RD2311
    SLICE_X39Y163.C1     net (fanout=16)       1.136   CPU/DM/Mmux_RD231
    SLICE_X39Y163.C      Tilo                  0.259   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT161
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT152
    SLICE_X39Y162.B3     net (fanout=1)        0.554   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT151
    SLICE_X39Y162.CLK    Tas                   0.373   CPU/MEM_WB/RD_MW<23>
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT158
                                                       CPU/MEM_WB/RD_MW_22
    -------------------------------------------------  ---------------------------
    Total                                      6.966ns (2.986ns logic, 3.980ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/MEM_WB/RD_MW_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.600ns (Levels of Logic = 3)
  Clock Path Skew:      -0.493ns (2.923 - 3.416)
  Source Clock:         clk2 rising at 10.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.555ns

  Clock Uncertainty:          0.555ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/MEM_WB/RD_MW_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y78.DOA7    Trcko_DOA             2.100   CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X38Y165.A6     net (fanout=5)        2.483   CPU/DM/RD_Unverified<15>
    SLICE_X38Y165.A      Tilo                  0.235   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT131
                                                       CPU/DM/Mmux_RD2221
    SLICE_X39Y163.C4     net (fanout=15)       0.596   CPU/DM/Mmux_RD222
    SLICE_X39Y163.C      Tilo                  0.259   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT161
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT152
    SLICE_X39Y162.B3     net (fanout=1)        0.554   CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT151
    SLICE_X39Y162.CLK    Tas                   0.373   CPU/MEM_WB/RD_MW<23>
                                                       CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT158
                                                       CPU/MEM_WB/RD_MW_22
    -------------------------------------------------  ---------------------------
    Total                                      6.600ns (2.967ns logic, 3.633ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK_clk2x = PERIOD TIMEGRP "CLOCK_clk2x" TS_clk_in / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU/EX_MEM/PC4_EM_16 (SLICE_X33Y147.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/ID_EX/PC4_DE_16 (FF)
  Destination:          CPU/EX_MEM/PC4_EM_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1 rising at 20.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/ID_EX/PC4_DE_16 to CPU/EX_MEM/PC4_EM_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y147.CQ     Tcko                  0.198   CPU/ID_EX/PC4_DE<17>
                                                       CPU/ID_EX/PC4_DE_16
    SLICE_X33Y147.C5     net (fanout=1)        0.052   CPU/ID_EX/PC4_DE<16>
    SLICE_X33Y147.CLK    Tah         (-Th)    -0.155   CPU/ID_EX/PC4_DE<17>
                                                       CPU/ID_EX/PC4_DE<16>_rt
                                                       CPU/EX_MEM/PC4_EM_16
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point CPU/EX_MEM/PC4_EM_20 (SLICE_X33Y148.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/ID_EX/PC4_DE_20 (FF)
  Destination:          CPU/EX_MEM/PC4_EM_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1 rising at 20.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/ID_EX/PC4_DE_20 to CPU/EX_MEM/PC4_EM_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y148.CQ     Tcko                  0.198   CPU/ID_EX/PC4_DE<21>
                                                       CPU/ID_EX/PC4_DE_20
    SLICE_X33Y148.C5     net (fanout=1)        0.052   CPU/ID_EX/PC4_DE<20>
    SLICE_X33Y148.CLK    Tah         (-Th)    -0.155   CPU/ID_EX/PC4_DE<21>
                                                       CPU/ID_EX/PC4_DE<20>_rt
                                                       CPU/EX_MEM/PC4_EM_20
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point CPU/EX_MEM/PC4_EM_24 (SLICE_X33Y149.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/ID_EX/PC4_DE_24 (FF)
  Destination:          CPU/EX_MEM/PC4_EM_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1 rising at 20.000ns
  Destination Clock:    clk1 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/ID_EX/PC4_DE_24 to CPU/EX_MEM/PC4_EM_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y149.CQ     Tcko                  0.198   CPU/ID_EX/PC4_DE<25>
                                                       CPU/ID_EX/PC4_DE_24
    SLICE_X33Y149.C5     net (fanout=1)        0.052   CPU/ID_EX/PC4_DE<24>
    SLICE_X33Y149.CLK    Tah         (-Th)    -0.155   CPU/ID_EX/PC4_DE<25>
                                                       CPU/ID_EX/PC4_DE<24>_rt
                                                       CPU/EX_MEM/PC4_EM_24
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_clk2x = PERIOD TIMEGRP "CLOCK_clk2x" TS_clk_in / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLOCK/clkout1_buf/I0
  Logical resource: CLOCK/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLOCK/clk2x
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLOCK/clkf_buf/I0
  Logical resource: CLOCK/clkf_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: CLOCK/clk2x
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CPU/IF_ID/PC8_FD<6>/CLK
  Logical resource: CPU/IF_ID/PC8_FD_3/CK
  Location pin: SLICE_X36Y144.CLK
  Clock network: clk1
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_in                      |     40.000ns|     16.000ns|     38.860ns|            0|            0|            0|    114174841|
| TS_CLOCK_clkfx                |     10.000ns|      9.715ns|          N/A|            0|            0|        10104|            0|
| TS_CLOCK_clk2x                |     20.000ns|     18.399ns|          N/A|            0|            0|    114164737|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   18.399|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 114174841 paths, 0 nets, and 20278 connections

Design statistics:
   Minimum period:  18.399ns{1}   (Maximum frequency:  54.351MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 26 15:16:32 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4772 MB



