# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:19 on Jun 01,2024
# vcom -reportprogress 300 -93 -work work ../../adderSingleBitStructural/adder_single_bit_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_single_bit_structural
# -- Compiling architecture Structural of adder_single_bit_structural
# End time: 13:02:19 on Jun 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:19 on Jun 01,2024
# vcom -reportprogress 300 -93 -work work ../src/adder_single_bit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_single_bit_tb
# -- Compiling architecture Behavioral of adder_single_bit_tb
# End time: 13:02:20 on Jun 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" adder_single_bit_tb 
# Start time: 13:02:20 on Jun 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adder_single_bit_tb(behavioral)
# Loading work.full_adder(behavioral)
# End time: 13:04:06 on Jun 01,2024, Elapsed time: 0:01:46
# Errors: 0, Warnings: 0
