-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
--
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity find_max_bin_64 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    slcvec_angle_polar_offset_mrad_V : IN STD_LOGIC_VECTOR (13 downto 0);
    roi_seed_r_V : IN STD_LOGIC_VECTOR (21 downto 0);
    max_bin_count_0_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_1_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_2_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_3_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_4_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_5_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_6_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_7_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_8_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_9_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_10_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_11_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_12_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_13_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_14_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_15_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_16_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_17_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_18_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_19_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_20_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_21_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_22_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_23_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_24_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_25_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_26_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_27_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_28_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_29_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_30_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_31_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_32_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_33_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_34_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_35_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_36_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_37_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_38_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_39_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_40_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_41_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_42_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_43_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_44_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_45_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_46_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_47_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_48_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_49_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_50_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_51_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_52_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_53_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_54_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_55_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_56_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_57_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_58_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_59_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_60_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_61_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_62_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_63_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_r_0_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_1_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_2_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_3_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_4_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_5_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_6_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_7_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_8_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_9_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_10_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_11_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_12_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_13_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_14_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_15_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_16_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_17_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_18_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_19_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_20_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_21_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_22_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_23_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_24_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_25_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_26_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_27_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_28_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_29_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_30_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_31_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_32_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_33_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_34_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_35_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_36_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_37_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_38_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_39_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_40_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_41_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_42_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_43_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_44_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_45_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_46_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_47_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_48_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_49_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_50_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_51_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_52_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_53_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_54_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_55_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_56_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_57_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_58_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_59_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_60_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_61_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_62_V : IN STD_LOGIC_VECTOR (5 downto 0);
    max_bin_r_63_V : IN STD_LOGIC_VECTOR (5 downto 0);
    hls_LT_theta_global_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    hls_LT_theta_global_V_ap_vld : OUT STD_LOGIC;
    hls_LT_r_global_V : OUT STD_LOGIC_VECTOR (21 downto 0);
    hls_LT_r_global_V_ap_vld : OUT STD_LOGIC;
    hls_LT_theta_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    hls_LT_theta_V_ap_vld : OUT STD_LOGIC;
    hls_LT_r_V : OUT STD_LOGIC_VECTOR (21 downto 0);
    hls_LT_r_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_count_V : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_max_bin_count_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_theta_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    res_max_bin_theta_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_r_V : OUT STD_LOGIC_VECTOR (5 downto 0);
    res_max_bin_r_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of find_max_bin_64 is
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "find_max_bin_64,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu13p-flga2577-1-e,HLS_INPUT_CLOCK=3.125000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.733000,HLS_SYN_LAT=3,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=408,HLS_SYN_LUT=2631,HLS_VERSION=2019_2_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_26 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_29 : STD_LOGIC_VECTOR (5 downto 0) := "101001";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_2A : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_2B : STD_LOGIC_VECTOR (5 downto 0) := "101011";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_2C : STD_LOGIC_VECTOR (5 downto 0) := "101100";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_2D : STD_LOGIC_VECTOR (5 downto 0) := "101101";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_2E : STD_LOGIC_VECTOR (5 downto 0) := "101110";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_31 : STD_LOGIC_VECTOR (5 downto 0) := "110001";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv6_33 : STD_LOGIC_VECTOR (5 downto 0) := "110011";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv6_36 : STD_LOGIC_VECTOR (5 downto 0) := "110110";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv6_37 : STD_LOGIC_VECTOR (5 downto 0) := "110111";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_3A : STD_LOGIC_VECTOR (5 downto 0) := "111010";
    constant ap_const_lv6_1B : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_const_lv6_3B : STD_LOGIC_VECTOR (5 downto 0) := "111011";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_3D : STD_LOGIC_VECTOR (5 downto 0) := "111101";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv12_88D : STD_LOGIC_VECTOR (11 downto 0) := "100010001101";
    constant ap_const_lv12_20 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal hls_LT_theta_global_V_1_ack_in : STD_LOGIC;
    signal hls_LT_r_global_V_1_ack_in : STD_LOGIC;
    signal hls_LT_theta_V_1_ack_in : STD_LOGIC;
    signal hls_LT_r_V_1_ack_in : STD_LOGIC;
    signal res_max_bin_count_V_1_ack_in : STD_LOGIC;
    signal res_max_bin_theta_V_1_ack_in : STD_LOGIC;
    signal res_max_bin_r_V_1_ack_in : STD_LOGIC;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal hls_LT_theta_global_V_1_data_reg : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    signal hls_LT_theta_global_V_1_vld_reg : STD_LOGIC := '0';
    signal hls_LT_theta_global_V_1_vld_in : STD_LOGIC;
    signal hls_LT_r_global_V_1_data_reg : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    signal hls_LT_r_global_V_1_vld_reg : STD_LOGIC := '0';
    signal hls_LT_r_global_V_1_vld_in : STD_LOGIC;
    signal hls_LT_theta_V_1_data_reg : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    signal hls_LT_theta_V_1_vld_reg : STD_LOGIC := '0';
    signal hls_LT_theta_V_1_vld_in : STD_LOGIC;
    signal hls_LT_r_V_1_data_reg : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    signal hls_LT_r_V_1_vld_reg : STD_LOGIC := '0';
    signal hls_LT_r_V_1_vld_in : STD_LOGIC;
    signal res_max_bin_count_V_1_data_reg : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal res_max_bin_count_V_1_vld_reg : STD_LOGIC := '0';
    signal res_max_bin_count_V_1_vld_in : STD_LOGIC;
    signal res_max_bin_theta_V_1_data_reg : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal res_max_bin_theta_V_1_vld_reg : STD_LOGIC := '0';
    signal res_max_bin_theta_V_1_vld_in : STD_LOGIC;
    signal res_max_bin_r_V_1_data_reg : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal res_max_bin_r_V_1_vld_reg : STD_LOGIC := '0';
    signal res_max_bin_r_V_1_vld_in : STD_LOGIC;
    signal roi_seed_r_V_read_reg_4166 : STD_LOGIC_VECTOR (21 downto 0);
    signal roi_seed_r_V_read_reg_4166_pp0_iter1_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal slcvec_angle_polar_o_reg_4171 : STD_LOGIC_VECTOR (13 downto 0);
    signal slcvec_angle_polar_o_reg_4171_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln895_65_fu_1806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_65_reg_4176 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln425_1_fu_2634_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_1_reg_4181 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_66_fu_1812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_66_reg_4186 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln425_4_fu_2651_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_4_reg_4191 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_67_fu_1818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_67_reg_4196 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln425_7_fu_2668_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_7_reg_4201 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_68_fu_1824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_68_reg_4206 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln425_10_fu_2685_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_10_reg_4211 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_69_fu_1830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_69_reg_4216 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln425_13_fu_2702_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_13_reg_4221 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_70_fu_1836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_70_reg_4226 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln425_16_fu_2719_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_16_reg_4231 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_71_fu_1842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_71_reg_4236 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln425_19_fu_2736_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_19_reg_4241 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_72_fu_1848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_72_reg_4246 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln425_22_fu_2753_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_22_reg_4251 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_73_fu_1854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_73_reg_4256 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_74_fu_1860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_74_reg_4261 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_75_fu_1866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_75_reg_4266 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_76_fu_1872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_76_reg_4271 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_77_fu_1878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_77_reg_4276 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_78_fu_1884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_78_reg_4281 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_79_fu_1890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_79_reg_4286 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_80_fu_1896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_80_reg_4291 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_81_fu_1902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_81_reg_4296 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln425_49_fu_2906_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_49_reg_4301 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_82_fu_1908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_82_reg_4306 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln425_52_fu_2923_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_52_reg_4311 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_83_fu_1914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_83_reg_4316 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln425_55_fu_2940_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_55_reg_4321 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_84_fu_1920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_84_reg_4326 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln425_58_fu_2957_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_58_reg_4331 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_85_fu_1926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_85_reg_4336 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln425_61_fu_2974_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_61_reg_4341 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_86_fu_1932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_86_reg_4346 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln425_64_fu_2991_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_64_reg_4351 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_87_fu_1938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_87_reg_4356 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln425_67_fu_3008_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_67_reg_4361 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_88_fu_1944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_88_reg_4366 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln425_70_fu_3025_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_70_reg_4371 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_89_fu_1950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_89_reg_4376 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_90_fu_1956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_90_reg_4381 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_91_fu_1962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_91_reg_4386 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_92_fu_1968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_92_reg_4391 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_93_fu_1974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_93_reg_4396 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_94_fu_1980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_94_reg_4401 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_95_fu_1986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_95_reg_4406 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_96_fu_1992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_96_reg_4411 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_97_fu_1998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_97_reg_4416 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_98_fu_2002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_98_reg_4422 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_99_fu_2006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_99_reg_4428 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_100_fu_2010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_100_reg_4434 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_101_fu_2014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_101_reg_4440 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_102_fu_2018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_102_reg_4446 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_103_fu_2022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_103_reg_4452 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_104_fu_2026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_104_reg_4458 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_105_fu_2030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_105_reg_4464 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln443_25_fu_3250_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_25_reg_4469 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_106_fu_2034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_106_reg_4474 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln443_28_fu_3267_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_28_reg_4479 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_107_fu_2038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_107_reg_4484 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln443_31_fu_3284_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_31_reg_4489 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_108_fu_2042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_108_reg_4494 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln443_34_fu_3301_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_34_reg_4499 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_109_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_109_reg_4504 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln443_37_fu_3318_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_37_reg_4509 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_110_fu_2050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_110_reg_4514 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln443_40_fu_3335_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_40_reg_4519 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_111_fu_2054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_111_reg_4524 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln443_43_fu_3352_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_43_reg_4529 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_112_fu_2058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_112_reg_4534 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln443_46_fu_3369_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_46_reg_4539 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_113_fu_2062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_113_reg_4544 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln461_2_fu_3386_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln461_2_reg_4550 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_114_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_114_reg_4556 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln461_5_fu_3394_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln461_5_reg_4562 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_115_fu_2070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_115_reg_4568 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln461_8_fu_3402_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln461_8_reg_4574 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_116_fu_2074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_116_reg_4580 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln461_11_fu_3410_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln461_11_reg_4586 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_117_fu_2078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_117_reg_4592 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln461_14_fu_3418_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln461_14_reg_4598 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_118_fu_2082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_118_reg_4604 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln461_17_fu_3426_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln461_17_reg_4610 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_119_fu_2086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_119_reg_4616 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln461_20_fu_3434_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln461_20_reg_4622 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_120_fu_2090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_120_reg_4628 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln461_23_fu_3442_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln461_23_reg_4634 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_theta_t_s_fu_4022_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal res_max_bin_theta_t_s_reg_4640 : STD_LOGIC_VECTOR (5 downto 0);
    signal res_max_bin_r_t_V_fu_4030_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal res_max_bin_r_t_V_reg_4645 : STD_LOGIC_VECTOR (5 downto 0);
    signal res_max_bin_theta_t_1_fu_4047_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal res_max_bin_theta_t_1_reg_4650 : STD_LOGIC_VECTOR (5 downto 0);
    signal res_max_bin_r_t_V_1_fu_4055_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal res_max_bin_r_t_V_1_reg_4655 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_5_fu_2118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_5_reg_4660 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_max_bin_count_t_2_fu_4072_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_2_reg_4666 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_theta_t_2_fu_4080_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_V_fu_4091_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln703_1_fu_4116_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln703_1_fu_4135_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln708_fu_4155_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_2_fu_4160_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal select_ln425_2_fu_2642_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_50_fu_2914_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_5_fu_2659_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_53_fu_2931_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_8_fu_2676_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_56_fu_2948_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_11_fu_2693_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_59_fu_2965_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_14_fu_2710_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_62_fu_2982_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_17_fu_2727_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_65_fu_2999_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_20_fu_2744_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_68_fu_3016_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_23_fu_2761_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_71_fu_3033_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_26_fu_2778_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_74_fu_3050_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_29_fu_2795_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_77_fu_3067_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_32_fu_2812_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_80_fu_3084_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_35_fu_2829_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_83_fu_3101_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_38_fu_2846_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_86_fu_3118_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_41_fu_2863_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_89_fu_3135_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_44_fu_2880_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_92_fu_3152_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_47_fu_2897_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln425_95_fu_3169_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln443_2_fu_3178_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln443_26_fu_3258_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln443_5_fu_3187_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln443_29_fu_3275_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln443_8_fu_3196_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln443_32_fu_3292_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln443_11_fu_3205_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln443_35_fu_3309_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln443_14_fu_3214_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln443_38_fu_3326_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln443_17_fu_3223_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln443_41_fu_3343_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln443_20_fu_3232_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln443_44_fu_3360_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln443_23_fu_3241_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln443_47_fu_3377_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln479_2_fu_3946_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln479_8_fu_3992_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln479_5_fu_3969_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln479_11_fu_4015_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_s_fu_4038_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_1_fu_4063_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_fu_1422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_fu_1428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_fu_1434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_fu_1440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_fu_1446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_6_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_64_fu_1458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_7_fu_1464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_fu_1470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_9_fu_1476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_10_fu_1482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_11_fu_1488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_12_fu_1494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_13_fu_1500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_14_fu_1506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_15_fu_1512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_16_fu_1518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_17_fu_1524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_18_fu_1530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_19_fu_1536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_20_fu_1542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_21_fu_1548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_22_fu_1554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_23_fu_1560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_24_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_25_fu_1572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_26_fu_1578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_27_fu_1584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_28_fu_1590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_29_fu_1596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_30_fu_1602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_31_fu_1608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_32_fu_1614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_33_fu_1620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_34_fu_1626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_35_fu_1632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_36_fu_1638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_37_fu_1644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_38_fu_1650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_39_fu_1656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_40_fu_1662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_41_fu_1668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_42_fu_1674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_43_fu_1680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_44_fu_1686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_45_fu_1692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_46_fu_1698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_47_fu_1704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_48_fu_1710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_49_fu_1716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_50_fu_1722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_51_fu_1728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_52_fu_1734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_53_fu_1740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_54_fu_1746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_55_fu_1752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_56_fu_1758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_57_fu_1764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_58_fu_1770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_59_fu_1776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_60_fu_1782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_61_fu_1788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_62_fu_1794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_63_fu_1800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln407_fu_2122_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_32_fu_2378_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_1_fu_2130_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_33_fu_2386_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_2_fu_2138_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_34_fu_2394_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_3_fu_2146_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_35_fu_2402_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_4_fu_2154_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_36_fu_2410_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_5_fu_2162_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_37_fu_2418_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_6_fu_2170_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_38_fu_2426_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_7_fu_2178_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_39_fu_2434_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_8_fu_2186_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_40_fu_2442_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_9_fu_2194_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_41_fu_2450_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_10_fu_2202_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_42_fu_2458_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_11_fu_2210_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_43_fu_2466_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_12_fu_2218_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_44_fu_2474_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_13_fu_2226_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_45_fu_2482_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_14_fu_2234_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_46_fu_2490_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_15_fu_2242_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_47_fu_2498_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_16_fu_2250_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_48_fu_2506_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_17_fu_2258_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_49_fu_2514_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_18_fu_2266_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_50_fu_2522_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_19_fu_2274_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_51_fu_2530_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_20_fu_2282_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_52_fu_2538_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_21_fu_2290_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_53_fu_2546_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_22_fu_2298_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_54_fu_2554_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_23_fu_2306_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_55_fu_2562_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_24_fu_2314_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_56_fu_2570_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_25_fu_2322_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_57_fu_2578_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_26_fu_2330_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_58_fu_2586_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_27_fu_2338_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_59_fu_2594_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_28_fu_2346_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_60_fu_2602_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_29_fu_2354_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_61_fu_2610_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_30_fu_2362_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_62_fu_2618_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_31_fu_2370_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln407_63_fu_2626_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_25_fu_2770_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_73_fu_3042_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_28_fu_2787_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_76_fu_3059_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_31_fu_2804_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_79_fu_3076_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_34_fu_2821_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_82_fu_3093_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_37_fu_2838_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_85_fu_3110_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_40_fu_2855_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_88_fu_3127_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_43_fu_2872_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_91_fu_3144_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_46_fu_2889_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_94_fu_3161_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_fu_3450_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_48_fu_3562_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_3_fu_3457_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_51_fu_3569_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_6_fu_3464_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_54_fu_3576_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_9_fu_3471_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_57_fu_3583_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_12_fu_3478_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_60_fu_3590_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_15_fu_3485_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_63_fu_3597_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_18_fu_3492_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_66_fu_3604_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_21_fu_3499_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_69_fu_3611_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_24_fu_3506_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_72_fu_3618_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_27_fu_3513_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_75_fu_3625_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_30_fu_3520_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_78_fu_3632_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_33_fu_3527_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_81_fu_3639_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_36_fu_3534_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_84_fu_3646_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_39_fu_3541_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_87_fu_3653_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_42_fu_3548_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_90_fu_3660_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_45_fu_3555_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln425_93_fu_3667_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_fu_3674_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_24_fu_3770_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_1_fu_3681_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_3_fu_3686_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_27_fu_3777_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_4_fu_3693_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_6_fu_3698_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_30_fu_3784_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_7_fu_3705_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_9_fu_3710_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_33_fu_3791_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_10_fu_3717_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_12_fu_3722_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_36_fu_3798_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_13_fu_3729_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_15_fu_3734_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_39_fu_3805_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_16_fu_3741_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_18_fu_3746_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_42_fu_3812_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_19_fu_3753_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_21_fu_3758_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_45_fu_3819_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln443_22_fu_3765_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_121_fu_2094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln461_fu_3826_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln461_12_fu_3878_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln461_1_fu_3833_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln461_13_fu_3885_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_122_fu_2098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln461_3_fu_3839_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln461_15_fu_3891_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln461_4_fu_3846_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln461_16_fu_3898_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_123_fu_2102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln461_6_fu_3852_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln461_18_fu_3904_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln461_7_fu_3859_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln461_19_fu_3911_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_124_fu_2106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln461_9_fu_3865_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln461_21_fu_3917_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln461_10_fu_3872_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln461_22_fu_3924_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_125_fu_2110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln479_fu_3930_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln479_6_fu_3976_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln479_1_fu_3938_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln479_7_fu_3984_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_126_fu_2114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln479_3_fu_3953_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln479_9_fu_3999_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln479_4_fu_3961_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln479_10_fu_4007_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal res_max_bin_r_t_V_2_fu_4086_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal t0_V_fu_4098_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_fu_4106_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_fu_4112_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_fu_4121_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_fu_4127_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln703_2_fu_4131_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_fu_4141_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_fu_4149_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if;
            end if;
        end if;
    end process;


    hls_LT_r_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_r_V_1_vld_reg = ap_const_logic_0) and (hls_LT_r_V_1_vld_in = ap_const_logic_1))) then
                hls_LT_r_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hls_LT_r_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_V_1_vld_reg = ap_const_logic_1))) then
                hls_LT_r_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    hls_LT_r_global_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_0) and (hls_LT_r_global_V_1_vld_in = ap_const_logic_1))) then
                hls_LT_r_global_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hls_LT_r_global_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_1))) then
                hls_LT_r_global_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    hls_LT_theta_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_0) and (hls_LT_theta_V_1_vld_in = ap_const_logic_1))) then
                hls_LT_theta_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hls_LT_theta_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_1))) then
                hls_LT_theta_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    hls_LT_theta_global_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_0) and (hls_LT_theta_global_V_1_vld_in = ap_const_logic_1))) then
                hls_LT_theta_global_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hls_LT_theta_global_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_1))) then
                hls_LT_theta_global_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    res_max_bin_count_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_count_V_1_vld_in = ap_const_logic_1))) then
                res_max_bin_count_V_1_vld_reg <= ap_const_logic_1;
            elsif (((res_max_bin_count_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_1))) then
                res_max_bin_count_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    res_max_bin_r_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_r_V_1_vld_in = ap_const_logic_1))) then
                res_max_bin_r_V_1_vld_reg <= ap_const_logic_1;
            elsif (((res_max_bin_r_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_1))) then
                res_max_bin_r_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    res_max_bin_theta_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_theta_V_1_vld_in = ap_const_logic_1))) then
                res_max_bin_theta_V_1_vld_reg <= ap_const_logic_1;
            elsif (((res_max_bin_theta_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_1))) then
                res_max_bin_theta_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_r_V_1_vld_reg = ap_const_logic_0) and (hls_LT_r_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_V_1_vld_in = ap_const_logic_1) and (hls_LT_r_V_1_vld_reg = ap_const_logic_1)))) then
                    hls_LT_r_V_1_data_reg(11 downto 5) <= zext_ln708_fu_4155_p1(11 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_0) and (hls_LT_r_global_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_global_V_1_vld_in = ap_const_logic_1) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_1)))) then
                hls_LT_r_global_V_1_data_reg <= add_ln703_2_fu_4160_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_0) and (hls_LT_theta_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_V_1_vld_in = ap_const_logic_1) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_1)))) then
                    hls_LT_theta_V_1_data_reg(7 downto 1) <= zext_ln703_1_fu_4116_p1(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_0) and (hls_LT_theta_global_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_global_V_1_vld_in = ap_const_logic_1) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_1)))) then
                hls_LT_theta_global_V_1_data_reg <= add_ln703_1_fu_4135_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln895_100_reg_4434 <= icmp_ln895_100_fu_2010_p2;
                icmp_ln895_101_reg_4440 <= icmp_ln895_101_fu_2014_p2;
                icmp_ln895_102_reg_4446 <= icmp_ln895_102_fu_2018_p2;
                icmp_ln895_103_reg_4452 <= icmp_ln895_103_fu_2022_p2;
                icmp_ln895_104_reg_4458 <= icmp_ln895_104_fu_2026_p2;
                icmp_ln895_105_reg_4464 <= icmp_ln895_105_fu_2030_p2;
                icmp_ln895_106_reg_4474 <= icmp_ln895_106_fu_2034_p2;
                icmp_ln895_107_reg_4484 <= icmp_ln895_107_fu_2038_p2;
                icmp_ln895_108_reg_4494 <= icmp_ln895_108_fu_2042_p2;
                icmp_ln895_109_reg_4504 <= icmp_ln895_109_fu_2046_p2;
                icmp_ln895_110_reg_4514 <= icmp_ln895_110_fu_2050_p2;
                icmp_ln895_111_reg_4524 <= icmp_ln895_111_fu_2054_p2;
                icmp_ln895_112_reg_4534 <= icmp_ln895_112_fu_2058_p2;
                icmp_ln895_113_reg_4544 <= icmp_ln895_113_fu_2062_p2;
                icmp_ln895_114_reg_4556 <= icmp_ln895_114_fu_2066_p2;
                icmp_ln895_115_reg_4568 <= icmp_ln895_115_fu_2070_p2;
                icmp_ln895_116_reg_4580 <= icmp_ln895_116_fu_2074_p2;
                icmp_ln895_117_reg_4592 <= icmp_ln895_117_fu_2078_p2;
                icmp_ln895_118_reg_4604 <= icmp_ln895_118_fu_2082_p2;
                icmp_ln895_119_reg_4616 <= icmp_ln895_119_fu_2086_p2;
                icmp_ln895_120_reg_4628 <= icmp_ln895_120_fu_2090_p2;
                icmp_ln895_5_reg_4660 <= icmp_ln895_5_fu_2118_p2;
                icmp_ln895_65_reg_4176 <= icmp_ln895_65_fu_1806_p2;
                icmp_ln895_66_reg_4186 <= icmp_ln895_66_fu_1812_p2;
                icmp_ln895_67_reg_4196 <= icmp_ln895_67_fu_1818_p2;
                icmp_ln895_68_reg_4206 <= icmp_ln895_68_fu_1824_p2;
                icmp_ln895_69_reg_4216 <= icmp_ln895_69_fu_1830_p2;
                icmp_ln895_70_reg_4226 <= icmp_ln895_70_fu_1836_p2;
                icmp_ln895_71_reg_4236 <= icmp_ln895_71_fu_1842_p2;
                icmp_ln895_72_reg_4246 <= icmp_ln895_72_fu_1848_p2;
                icmp_ln895_73_reg_4256 <= icmp_ln895_73_fu_1854_p2;
                icmp_ln895_74_reg_4261 <= icmp_ln895_74_fu_1860_p2;
                icmp_ln895_75_reg_4266 <= icmp_ln895_75_fu_1866_p2;
                icmp_ln895_76_reg_4271 <= icmp_ln895_76_fu_1872_p2;
                icmp_ln895_77_reg_4276 <= icmp_ln895_77_fu_1878_p2;
                icmp_ln895_78_reg_4281 <= icmp_ln895_78_fu_1884_p2;
                icmp_ln895_79_reg_4286 <= icmp_ln895_79_fu_1890_p2;
                icmp_ln895_80_reg_4291 <= icmp_ln895_80_fu_1896_p2;
                icmp_ln895_81_reg_4296 <= icmp_ln895_81_fu_1902_p2;
                icmp_ln895_82_reg_4306 <= icmp_ln895_82_fu_1908_p2;
                icmp_ln895_83_reg_4316 <= icmp_ln895_83_fu_1914_p2;
                icmp_ln895_84_reg_4326 <= icmp_ln895_84_fu_1920_p2;
                icmp_ln895_85_reg_4336 <= icmp_ln895_85_fu_1926_p2;
                icmp_ln895_86_reg_4346 <= icmp_ln895_86_fu_1932_p2;
                icmp_ln895_87_reg_4356 <= icmp_ln895_87_fu_1938_p2;
                icmp_ln895_88_reg_4366 <= icmp_ln895_88_fu_1944_p2;
                icmp_ln895_89_reg_4376 <= icmp_ln895_89_fu_1950_p2;
                icmp_ln895_90_reg_4381 <= icmp_ln895_90_fu_1956_p2;
                icmp_ln895_91_reg_4386 <= icmp_ln895_91_fu_1962_p2;
                icmp_ln895_92_reg_4391 <= icmp_ln895_92_fu_1968_p2;
                icmp_ln895_93_reg_4396 <= icmp_ln895_93_fu_1974_p2;
                icmp_ln895_94_reg_4401 <= icmp_ln895_94_fu_1980_p2;
                icmp_ln895_95_reg_4406 <= icmp_ln895_95_fu_1986_p2;
                icmp_ln895_96_reg_4411 <= icmp_ln895_96_fu_1992_p2;
                icmp_ln895_97_reg_4416 <= icmp_ln895_97_fu_1998_p2;
                icmp_ln895_98_reg_4422 <= icmp_ln895_98_fu_2002_p2;
                icmp_ln895_99_reg_4428 <= icmp_ln895_99_fu_2006_p2;
                res_max_bin_count_t_2_reg_4666 <= res_max_bin_count_t_2_fu_4072_p3;
                res_max_bin_r_t_V_1_reg_4655 <= res_max_bin_r_t_V_1_fu_4055_p3;
                res_max_bin_r_t_V_reg_4645 <= res_max_bin_r_t_V_fu_4030_p3;
                    res_max_bin_theta_t_1_reg_4650(5 downto 1) <= res_max_bin_theta_t_1_fu_4047_p3(5 downto 1);
                    res_max_bin_theta_t_s_reg_4640(5 downto 1) <= res_max_bin_theta_t_s_fu_4022_p3(5 downto 1);
                roi_seed_r_V_read_reg_4166 <= roi_seed_r_V;
                roi_seed_r_V_read_reg_4166_pp0_iter1_reg <= roi_seed_r_V_read_reg_4166;
                select_ln425_10_reg_4211 <= select_ln425_10_fu_2685_p3;
                select_ln425_13_reg_4221 <= select_ln425_13_fu_2702_p3;
                select_ln425_16_reg_4231 <= select_ln425_16_fu_2719_p3;
                select_ln425_19_reg_4241 <= select_ln425_19_fu_2736_p3;
                select_ln425_1_reg_4181 <= select_ln425_1_fu_2634_p3;
                select_ln425_22_reg_4251 <= select_ln425_22_fu_2753_p3;
                select_ln425_49_reg_4301 <= select_ln425_49_fu_2906_p3;
                select_ln425_4_reg_4191 <= select_ln425_4_fu_2651_p3;
                select_ln425_52_reg_4311 <= select_ln425_52_fu_2923_p3;
                select_ln425_55_reg_4321 <= select_ln425_55_fu_2940_p3;
                select_ln425_58_reg_4331 <= select_ln425_58_fu_2957_p3;
                select_ln425_61_reg_4341 <= select_ln425_61_fu_2974_p3;
                select_ln425_64_reg_4351 <= select_ln425_64_fu_2991_p3;
                select_ln425_67_reg_4361 <= select_ln425_67_fu_3008_p3;
                select_ln425_70_reg_4371 <= select_ln425_70_fu_3025_p3;
                select_ln425_7_reg_4201 <= select_ln425_7_fu_2668_p3;
                select_ln443_25_reg_4469 <= select_ln443_25_fu_3250_p3;
                select_ln443_28_reg_4479 <= select_ln443_28_fu_3267_p3;
                select_ln443_31_reg_4489 <= select_ln443_31_fu_3284_p3;
                select_ln443_34_reg_4499 <= select_ln443_34_fu_3301_p3;
                select_ln443_37_reg_4509 <= select_ln443_37_fu_3318_p3;
                select_ln443_40_reg_4519 <= select_ln443_40_fu_3335_p3;
                select_ln443_43_reg_4529 <= select_ln443_43_fu_3352_p3;
                select_ln443_46_reg_4539 <= select_ln443_46_fu_3369_p3;
                select_ln461_11_reg_4586 <= select_ln461_11_fu_3410_p3;
                select_ln461_14_reg_4598 <= select_ln461_14_fu_3418_p3;
                select_ln461_17_reg_4610 <= select_ln461_17_fu_3426_p3;
                select_ln461_20_reg_4622 <= select_ln461_20_fu_3434_p3;
                select_ln461_23_reg_4634 <= select_ln461_23_fu_3442_p3;
                select_ln461_2_reg_4550 <= select_ln461_2_fu_3386_p3;
                select_ln461_5_reg_4562 <= select_ln461_5_fu_3394_p3;
                select_ln461_8_reg_4574 <= select_ln461_8_fu_3402_p3;
                slcvec_angle_polar_o_reg_4171 <= slcvec_angle_polar_offset_mrad_V;
                slcvec_angle_polar_o_reg_4171_pp0_iter1_reg <= slcvec_angle_polar_o_reg_4171;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_count_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_count_V_1_vld_in = ap_const_logic_1) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_1)))) then
                res_max_bin_count_V_1_data_reg <= res_max_bin_count_t_2_reg_4666;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_r_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_r_V_1_vld_in = ap_const_logic_1) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_1)))) then
                res_max_bin_r_V_1_data_reg <= tmp_V_fu_4091_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_theta_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_theta_V_1_vld_in = ap_const_logic_1) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_1)))) then
                res_max_bin_theta_V_1_data_reg <= res_max_bin_theta_t_2_fu_4080_p3;
            end if;
        end if;
    end process;
    hls_LT_theta_V_1_data_reg(0) <= '0';
    hls_LT_theta_V_1_data_reg(13 downto 8) <= "000000";
    hls_LT_r_V_1_data_reg(4 downto 0) <= "00000";
    hls_LT_r_V_1_data_reg(21 downto 12) <= "0000000000";
    res_max_bin_theta_t_s_reg_4640(0) <= '0';
    res_max_bin_theta_t_1_reg_4650(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 =>
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln703_1_fu_4135_p2 <= std_logic_vector(unsigned(zext_ln703_2_fu_4131_p1) + unsigned(slcvec_angle_polar_o_reg_4171_pp0_iter1_reg));
    add_ln703_2_fu_4160_p2 <= std_logic_vector(unsigned(zext_ln708_fu_4155_p1) + unsigned(roi_seed_r_V_read_reg_4166_pp0_iter1_reg));
    add_ln703_fu_4121_p2 <= std_logic_vector(unsigned(zext_ln703_fu_4112_p1) + unsigned(ap_const_lv12_88D));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter3, hls_LT_theta_global_V_1_ack_in, hls_LT_r_global_V_1_ack_in, hls_LT_theta_V_1_ack_in, hls_LT_r_V_1_ack_in, res_max_bin_count_V_1_ack_in, res_max_bin_theta_V_1_ack_in, res_max_bin_r_V_1_ack_in)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((res_max_bin_r_V_1_ack_in = ap_const_logic_0) or (res_max_bin_theta_V_1_ack_in = ap_const_logic_0) or (res_max_bin_count_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_global_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_global_V_1_ack_in = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter3, hls_LT_theta_global_V_1_ack_in, hls_LT_r_global_V_1_ack_in, hls_LT_theta_V_1_ack_in, hls_LT_r_V_1_ack_in, res_max_bin_count_V_1_ack_in, res_max_bin_theta_V_1_ack_in, res_max_bin_r_V_1_ack_in)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((res_max_bin_r_V_1_ack_in = ap_const_logic_0) or (res_max_bin_theta_V_1_ack_in = ap_const_logic_0) or (res_max_bin_count_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_global_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_global_V_1_ack_in = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter3, hls_LT_theta_global_V_1_ack_in, hls_LT_r_global_V_1_ack_in, hls_LT_theta_V_1_ack_in, hls_LT_r_V_1_ack_in, res_max_bin_count_V_1_ack_in, res_max_bin_theta_V_1_ack_in, res_max_bin_r_V_1_ack_in)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((res_max_bin_r_V_1_ack_in = ap_const_logic_0) or (res_max_bin_theta_V_1_ack_in = ap_const_logic_0) or (res_max_bin_count_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_global_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_global_V_1_ack_in = ap_const_logic_0))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter3_assign_proc : process(hls_LT_theta_global_V_1_ack_in, hls_LT_r_global_V_1_ack_in, hls_LT_theta_V_1_ack_in, hls_LT_r_V_1_ack_in, res_max_bin_count_V_1_ack_in, res_max_bin_theta_V_1_ack_in, res_max_bin_r_V_1_ack_in)
    begin
                ap_block_state4_pp0_stage0_iter3 <= ((res_max_bin_r_V_1_ack_in = ap_const_logic_0) or (res_max_bin_theta_V_1_ack_in = ap_const_logic_0) or (res_max_bin_count_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_global_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_global_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            ap_done <= ap_const_logic_1;
        else
            ap_done <= ap_const_logic_0;
        end if;
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            ap_idle <= ap_const_logic_1;
        else
            ap_idle <= ap_const_logic_0;
        end if;
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
            ap_idle_pp0 <= ap_const_logic_1;
        else
            ap_idle_pp0 <= ap_const_logic_0;
        end if;
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if;
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            ap_ready <= ap_const_logic_1;
        else
            ap_ready <= ap_const_logic_0;
        end if;
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if;
    end process;

    hls_LT_r_V <= hls_LT_r_V_1_data_reg;

    hls_LT_r_V_1_ack_in_assign_proc : process(hls_LT_r_V_1_vld_reg)
    begin
        if (((hls_LT_r_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_V_1_vld_reg = ap_const_logic_1)))) then
            hls_LT_r_V_1_ack_in <= ap_const_logic_1;
        else
            hls_LT_r_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    hls_LT_r_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            hls_LT_r_V_1_vld_in <= ap_const_logic_1;
        else
            hls_LT_r_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    hls_LT_r_V_ap_vld <= hls_LT_r_V_1_vld_reg;
    hls_LT_r_global_V <= hls_LT_r_global_V_1_data_reg;

    hls_LT_r_global_V_1_ack_in_assign_proc : process(hls_LT_r_global_V_1_vld_reg)
    begin
        if (((hls_LT_r_global_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_1)))) then
            hls_LT_r_global_V_1_ack_in <= ap_const_logic_1;
        else
            hls_LT_r_global_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    hls_LT_r_global_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            hls_LT_r_global_V_1_vld_in <= ap_const_logic_1;
        else
            hls_LT_r_global_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    hls_LT_r_global_V_ap_vld <= hls_LT_r_global_V_1_vld_reg;
    hls_LT_theta_V <= hls_LT_theta_V_1_data_reg;

    hls_LT_theta_V_1_ack_in_assign_proc : process(hls_LT_theta_V_1_vld_reg)
    begin
        if (((hls_LT_theta_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_1)))) then
            hls_LT_theta_V_1_ack_in <= ap_const_logic_1;
        else
            hls_LT_theta_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    hls_LT_theta_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            hls_LT_theta_V_1_vld_in <= ap_const_logic_1;
        else
            hls_LT_theta_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    hls_LT_theta_V_ap_vld <= hls_LT_theta_V_1_vld_reg;
    hls_LT_theta_global_V <= hls_LT_theta_global_V_1_data_reg;

    hls_LT_theta_global_V_1_ack_in_assign_proc : process(hls_LT_theta_global_V_1_vld_reg)
    begin
        if (((hls_LT_theta_global_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_1)))) then
            hls_LT_theta_global_V_1_ack_in <= ap_const_logic_1;
        else
            hls_LT_theta_global_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    hls_LT_theta_global_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            hls_LT_theta_global_V_1_vld_in <= ap_const_logic_1;
        else
            hls_LT_theta_global_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    hls_LT_theta_global_V_ap_vld <= hls_LT_theta_global_V_1_vld_reg;
    icmp_ln895_100_fu_2010_p2 <= "1" when (unsigned(select_ln425_11_fu_2693_p3) > unsigned(select_ln425_59_fu_2965_p3)) else "0";
    icmp_ln895_101_fu_2014_p2 <= "1" when (unsigned(select_ln425_14_fu_2710_p3) > unsigned(select_ln425_62_fu_2982_p3)) else "0";
    icmp_ln895_102_fu_2018_p2 <= "1" when (unsigned(select_ln425_17_fu_2727_p3) > unsigned(select_ln425_65_fu_2999_p3)) else "0";
    icmp_ln895_103_fu_2022_p2 <= "1" when (unsigned(select_ln425_20_fu_2744_p3) > unsigned(select_ln425_68_fu_3016_p3)) else "0";
    icmp_ln895_104_fu_2026_p2 <= "1" when (unsigned(select_ln425_23_fu_2761_p3) > unsigned(select_ln425_71_fu_3033_p3)) else "0";
    icmp_ln895_105_fu_2030_p2 <= "1" when (unsigned(select_ln425_26_fu_2778_p3) > unsigned(select_ln425_74_fu_3050_p3)) else "0";
    icmp_ln895_106_fu_2034_p2 <= "1" when (unsigned(select_ln425_29_fu_2795_p3) > unsigned(select_ln425_77_fu_3067_p3)) else "0";
    icmp_ln895_107_fu_2038_p2 <= "1" when (unsigned(select_ln425_32_fu_2812_p3) > unsigned(select_ln425_80_fu_3084_p3)) else "0";
    icmp_ln895_108_fu_2042_p2 <= "1" when (unsigned(select_ln425_35_fu_2829_p3) > unsigned(select_ln425_83_fu_3101_p3)) else "0";
    icmp_ln895_109_fu_2046_p2 <= "1" when (unsigned(select_ln425_38_fu_2846_p3) > unsigned(select_ln425_86_fu_3118_p3)) else "0";
    icmp_ln895_10_fu_1482_p2 <= "1" when (max_bin_count_10_V = ap_const_lv4_0) else "0";
    icmp_ln895_110_fu_2050_p2 <= "1" when (unsigned(select_ln425_41_fu_2863_p3) > unsigned(select_ln425_89_fu_3135_p3)) else "0";
    icmp_ln895_111_fu_2054_p2 <= "1" when (unsigned(select_ln425_44_fu_2880_p3) > unsigned(select_ln425_92_fu_3152_p3)) else "0";
    icmp_ln895_112_fu_2058_p2 <= "1" when (unsigned(select_ln425_47_fu_2897_p3) > unsigned(select_ln425_95_fu_3169_p3)) else "0";
    icmp_ln895_113_fu_2062_p2 <= "1" when (unsigned(select_ln443_2_fu_3178_p3) > unsigned(select_ln443_26_fu_3258_p3)) else "0";
    icmp_ln895_114_fu_2066_p2 <= "1" when (unsigned(select_ln443_5_fu_3187_p3) > unsigned(select_ln443_29_fu_3275_p3)) else "0";
    icmp_ln895_115_fu_2070_p2 <= "1" when (unsigned(select_ln443_8_fu_3196_p3) > unsigned(select_ln443_32_fu_3292_p3)) else "0";
    icmp_ln895_116_fu_2074_p2 <= "1" when (unsigned(select_ln443_11_fu_3205_p3) > unsigned(select_ln443_35_fu_3309_p3)) else "0";
    icmp_ln895_117_fu_2078_p2 <= "1" when (unsigned(select_ln443_14_fu_3214_p3) > unsigned(select_ln443_38_fu_3326_p3)) else "0";
    icmp_ln895_118_fu_2082_p2 <= "1" when (unsigned(select_ln443_17_fu_3223_p3) > unsigned(select_ln443_41_fu_3343_p3)) else "0";
    icmp_ln895_119_fu_2086_p2 <= "1" when (unsigned(select_ln443_20_fu_3232_p3) > unsigned(select_ln443_44_fu_3360_p3)) else "0";
    icmp_ln895_11_fu_1488_p2 <= "1" when (max_bin_count_11_V = ap_const_lv4_0) else "0";
    icmp_ln895_120_fu_2090_p2 <= "1" when (unsigned(select_ln443_23_fu_3241_p3) > unsigned(select_ln443_47_fu_3377_p3)) else "0";
    icmp_ln895_121_fu_2094_p2 <= "1" when (unsigned(select_ln461_2_reg_4550) > unsigned(select_ln461_14_reg_4598)) else "0";
    icmp_ln895_122_fu_2098_p2 <= "1" when (unsigned(select_ln461_5_reg_4562) > unsigned(select_ln461_17_reg_4610)) else "0";
    icmp_ln895_123_fu_2102_p2 <= "1" when (unsigned(select_ln461_8_reg_4574) > unsigned(select_ln461_20_reg_4622)) else "0";
    icmp_ln895_124_fu_2106_p2 <= "1" when (unsigned(select_ln461_11_reg_4586) > unsigned(select_ln461_23_reg_4634)) else "0";
    icmp_ln895_125_fu_2110_p2 <= "1" when (unsigned(select_ln479_2_fu_3946_p3) > unsigned(select_ln479_8_fu_3992_p3)) else "0";
    icmp_ln895_126_fu_2114_p2 <= "1" when (unsigned(select_ln479_5_fu_3969_p3) > unsigned(select_ln479_11_fu_4015_p3)) else "0";
    icmp_ln895_12_fu_1494_p2 <= "1" when (max_bin_count_12_V = ap_const_lv4_0) else "0";
    icmp_ln895_13_fu_1500_p2 <= "1" when (max_bin_count_13_V = ap_const_lv4_0) else "0";
    icmp_ln895_14_fu_1506_p2 <= "1" when (max_bin_count_14_V = ap_const_lv4_0) else "0";
    icmp_ln895_15_fu_1512_p2 <= "1" when (max_bin_count_15_V = ap_const_lv4_0) else "0";
    icmp_ln895_16_fu_1518_p2 <= "1" when (max_bin_count_16_V = ap_const_lv4_0) else "0";
    icmp_ln895_17_fu_1524_p2 <= "1" when (max_bin_count_17_V = ap_const_lv4_0) else "0";
    icmp_ln895_18_fu_1530_p2 <= "1" when (max_bin_count_18_V = ap_const_lv4_0) else "0";
    icmp_ln895_19_fu_1536_p2 <= "1" when (max_bin_count_19_V = ap_const_lv4_0) else "0";
    icmp_ln895_1_fu_1428_p2 <= "1" when (max_bin_count_1_V = ap_const_lv4_0) else "0";
    icmp_ln895_20_fu_1542_p2 <= "1" when (max_bin_count_20_V = ap_const_lv4_0) else "0";
    icmp_ln895_21_fu_1548_p2 <= "1" when (max_bin_count_21_V = ap_const_lv4_0) else "0";
    icmp_ln895_22_fu_1554_p2 <= "1" when (max_bin_count_22_V = ap_const_lv4_0) else "0";
    icmp_ln895_23_fu_1560_p2 <= "1" when (max_bin_count_23_V = ap_const_lv4_0) else "0";
    icmp_ln895_24_fu_1566_p2 <= "1" when (max_bin_count_24_V = ap_const_lv4_0) else "0";
    icmp_ln895_25_fu_1572_p2 <= "1" when (max_bin_count_25_V = ap_const_lv4_0) else "0";
    icmp_ln895_26_fu_1578_p2 <= "1" when (max_bin_count_26_V = ap_const_lv4_0) else "0";
    icmp_ln895_27_fu_1584_p2 <= "1" when (max_bin_count_27_V = ap_const_lv4_0) else "0";
    icmp_ln895_28_fu_1590_p2 <= "1" when (max_bin_count_28_V = ap_const_lv4_0) else "0";
    icmp_ln895_29_fu_1596_p2 <= "1" when (max_bin_count_29_V = ap_const_lv4_0) else "0";
    icmp_ln895_2_fu_1434_p2 <= "1" when (max_bin_count_2_V = ap_const_lv4_0) else "0";
    icmp_ln895_30_fu_1602_p2 <= "1" when (max_bin_count_30_V = ap_const_lv4_0) else "0";
    icmp_ln895_31_fu_1608_p2 <= "1" when (max_bin_count_31_V = ap_const_lv4_0) else "0";
    icmp_ln895_32_fu_1614_p2 <= "1" when (max_bin_count_32_V = ap_const_lv4_0) else "0";
    icmp_ln895_33_fu_1620_p2 <= "1" when (max_bin_count_33_V = ap_const_lv4_0) else "0";
    icmp_ln895_34_fu_1626_p2 <= "1" when (max_bin_count_34_V = ap_const_lv4_0) else "0";
    icmp_ln895_35_fu_1632_p2 <= "1" when (max_bin_count_35_V = ap_const_lv4_0) else "0";
    icmp_ln895_36_fu_1638_p2 <= "1" when (max_bin_count_36_V = ap_const_lv4_0) else "0";
    icmp_ln895_37_fu_1644_p2 <= "1" when (max_bin_count_37_V = ap_const_lv4_0) else "0";
    icmp_ln895_38_fu_1650_p2 <= "1" when (max_bin_count_38_V = ap_const_lv4_0) else "0";
    icmp_ln895_39_fu_1656_p2 <= "1" when (max_bin_count_39_V = ap_const_lv4_0) else "0";
    icmp_ln895_3_fu_1440_p2 <= "1" when (max_bin_count_3_V = ap_const_lv4_0) else "0";
    icmp_ln895_40_fu_1662_p2 <= "1" when (max_bin_count_40_V = ap_const_lv4_0) else "0";
    icmp_ln895_41_fu_1668_p2 <= "1" when (max_bin_count_41_V = ap_const_lv4_0) else "0";
    icmp_ln895_42_fu_1674_p2 <= "1" when (max_bin_count_42_V = ap_const_lv4_0) else "0";
    icmp_ln895_43_fu_1680_p2 <= "1" when (max_bin_count_43_V = ap_const_lv4_0) else "0";
    icmp_ln895_44_fu_1686_p2 <= "1" when (max_bin_count_44_V = ap_const_lv4_0) else "0";
    icmp_ln895_45_fu_1692_p2 <= "1" when (max_bin_count_45_V = ap_const_lv4_0) else "0";
    icmp_ln895_46_fu_1698_p2 <= "1" when (max_bin_count_46_V = ap_const_lv4_0) else "0";
    icmp_ln895_47_fu_1704_p2 <= "1" when (max_bin_count_47_V = ap_const_lv4_0) else "0";
    icmp_ln895_48_fu_1710_p2 <= "1" when (max_bin_count_48_V = ap_const_lv4_0) else "0";
    icmp_ln895_49_fu_1716_p2 <= "1" when (max_bin_count_49_V = ap_const_lv4_0) else "0";
    icmp_ln895_4_fu_1446_p2 <= "1" when (max_bin_count_4_V = ap_const_lv4_0) else "0";
    icmp_ln895_50_fu_1722_p2 <= "1" when (max_bin_count_50_V = ap_const_lv4_0) else "0";
    icmp_ln895_51_fu_1728_p2 <= "1" when (max_bin_count_51_V = ap_const_lv4_0) else "0";
    icmp_ln895_52_fu_1734_p2 <= "1" when (max_bin_count_52_V = ap_const_lv4_0) else "0";
    icmp_ln895_53_fu_1740_p2 <= "1" when (max_bin_count_53_V = ap_const_lv4_0) else "0";
    icmp_ln895_54_fu_1746_p2 <= "1" when (max_bin_count_54_V = ap_const_lv4_0) else "0";
    icmp_ln895_55_fu_1752_p2 <= "1" when (max_bin_count_55_V = ap_const_lv4_0) else "0";
    icmp_ln895_56_fu_1758_p2 <= "1" when (max_bin_count_56_V = ap_const_lv4_0) else "0";
    icmp_ln895_57_fu_1764_p2 <= "1" when (max_bin_count_57_V = ap_const_lv4_0) else "0";
    icmp_ln895_58_fu_1770_p2 <= "1" when (max_bin_count_58_V = ap_const_lv4_0) else "0";
    icmp_ln895_59_fu_1776_p2 <= "1" when (max_bin_count_59_V = ap_const_lv4_0) else "0";
    icmp_ln895_5_fu_2118_p2 <= "1" when (unsigned(res_max_bin_count_t_s_fu_4038_p3) > unsigned(res_max_bin_count_t_1_fu_4063_p3)) else "0";
    icmp_ln895_60_fu_1782_p2 <= "1" when (max_bin_count_60_V = ap_const_lv4_0) else "0";
    icmp_ln895_61_fu_1788_p2 <= "1" when (max_bin_count_61_V = ap_const_lv4_0) else "0";
    icmp_ln895_62_fu_1794_p2 <= "1" when (max_bin_count_62_V = ap_const_lv4_0) else "0";
    icmp_ln895_63_fu_1800_p2 <= "1" when (max_bin_count_63_V = ap_const_lv4_0) else "0";
    icmp_ln895_64_fu_1458_p2 <= "1" when (max_bin_count_6_V = ap_const_lv4_0) else "0";
    icmp_ln895_65_fu_1806_p2 <= "1" when (unsigned(max_bin_count_0_V) > unsigned(max_bin_count_32_V)) else "0";
    icmp_ln895_66_fu_1812_p2 <= "1" when (unsigned(max_bin_count_1_V) > unsigned(max_bin_count_33_V)) else "0";
    icmp_ln895_67_fu_1818_p2 <= "1" when (unsigned(max_bin_count_2_V) > unsigned(max_bin_count_34_V)) else "0";
    icmp_ln895_68_fu_1824_p2 <= "1" when (unsigned(max_bin_count_3_V) > unsigned(max_bin_count_35_V)) else "0";
    icmp_ln895_69_fu_1830_p2 <= "1" when (unsigned(max_bin_count_4_V) > unsigned(max_bin_count_36_V)) else "0";
    icmp_ln895_6_fu_1452_p2 <= "1" when (max_bin_count_5_V = ap_const_lv4_0) else "0";
    icmp_ln895_70_fu_1836_p2 <= "1" when (unsigned(max_bin_count_5_V) > unsigned(max_bin_count_37_V)) else "0";
    icmp_ln895_71_fu_1842_p2 <= "1" when (unsigned(max_bin_count_6_V) > unsigned(max_bin_count_38_V)) else "0";
    icmp_ln895_72_fu_1848_p2 <= "1" when (unsigned(max_bin_count_7_V) > unsigned(max_bin_count_39_V)) else "0";
    icmp_ln895_73_fu_1854_p2 <= "1" when (unsigned(max_bin_count_8_V) > unsigned(max_bin_count_40_V)) else "0";
    icmp_ln895_74_fu_1860_p2 <= "1" when (unsigned(max_bin_count_9_V) > unsigned(max_bin_count_41_V)) else "0";
    icmp_ln895_75_fu_1866_p2 <= "1" when (unsigned(max_bin_count_10_V) > unsigned(max_bin_count_42_V)) else "0";
    icmp_ln895_76_fu_1872_p2 <= "1" when (unsigned(max_bin_count_11_V) > unsigned(max_bin_count_43_V)) else "0";
    icmp_ln895_77_fu_1878_p2 <= "1" when (unsigned(max_bin_count_12_V) > unsigned(max_bin_count_44_V)) else "0";
    icmp_ln895_78_fu_1884_p2 <= "1" when (unsigned(max_bin_count_13_V) > unsigned(max_bin_count_45_V)) else "0";
    icmp_ln895_79_fu_1890_p2 <= "1" when (unsigned(max_bin_count_14_V) > unsigned(max_bin_count_46_V)) else "0";
    icmp_ln895_7_fu_1464_p2 <= "1" when (max_bin_count_7_V = ap_const_lv4_0) else "0";
    icmp_ln895_80_fu_1896_p2 <= "1" when (unsigned(max_bin_count_15_V) > unsigned(max_bin_count_47_V)) else "0";
    icmp_ln895_81_fu_1902_p2 <= "1" when (unsigned(max_bin_count_16_V) > unsigned(max_bin_count_48_V)) else "0";
    icmp_ln895_82_fu_1908_p2 <= "1" when (unsigned(max_bin_count_17_V) > unsigned(max_bin_count_49_V)) else "0";
    icmp_ln895_83_fu_1914_p2 <= "1" when (unsigned(max_bin_count_18_V) > unsigned(max_bin_count_50_V)) else "0";
    icmp_ln895_84_fu_1920_p2 <= "1" when (unsigned(max_bin_count_19_V) > unsigned(max_bin_count_51_V)) else "0";
    icmp_ln895_85_fu_1926_p2 <= "1" when (unsigned(max_bin_count_20_V) > unsigned(max_bin_count_52_V)) else "0";
    icmp_ln895_86_fu_1932_p2 <= "1" when (unsigned(max_bin_count_21_V) > unsigned(max_bin_count_53_V)) else "0";
    icmp_ln895_87_fu_1938_p2 <= "1" when (unsigned(max_bin_count_22_V) > unsigned(max_bin_count_54_V)) else "0";
    icmp_ln895_88_fu_1944_p2 <= "1" when (unsigned(max_bin_count_23_V) > unsigned(max_bin_count_55_V)) else "0";
    icmp_ln895_89_fu_1950_p2 <= "1" when (unsigned(max_bin_count_24_V) > unsigned(max_bin_count_56_V)) else "0";
    icmp_ln895_8_fu_1470_p2 <= "1" when (max_bin_count_8_V = ap_const_lv4_0) else "0";
    icmp_ln895_90_fu_1956_p2 <= "1" when (unsigned(max_bin_count_25_V) > unsigned(max_bin_count_57_V)) else "0";
    icmp_ln895_91_fu_1962_p2 <= "1" when (unsigned(max_bin_count_26_V) > unsigned(max_bin_count_58_V)) else "0";
    icmp_ln895_92_fu_1968_p2 <= "1" when (unsigned(max_bin_count_27_V) > unsigned(max_bin_count_59_V)) else "0";
    icmp_ln895_93_fu_1974_p2 <= "1" when (unsigned(max_bin_count_28_V) > unsigned(max_bin_count_60_V)) else "0";
    icmp_ln895_94_fu_1980_p2 <= "1" when (unsigned(max_bin_count_29_V) > unsigned(max_bin_count_61_V)) else "0";
    icmp_ln895_95_fu_1986_p2 <= "1" when (unsigned(max_bin_count_30_V) > unsigned(max_bin_count_62_V)) else "0";
    icmp_ln895_96_fu_1992_p2 <= "1" when (unsigned(max_bin_count_31_V) > unsigned(max_bin_count_63_V)) else "0";
    icmp_ln895_97_fu_1998_p2 <= "1" when (unsigned(select_ln425_2_fu_2642_p3) > unsigned(select_ln425_50_fu_2914_p3)) else "0";
    icmp_ln895_98_fu_2002_p2 <= "1" when (unsigned(select_ln425_5_fu_2659_p3) > unsigned(select_ln425_53_fu_2931_p3)) else "0";
    icmp_ln895_99_fu_2006_p2 <= "1" when (unsigned(select_ln425_8_fu_2676_p3) > unsigned(select_ln425_56_fu_2948_p3)) else "0";
    icmp_ln895_9_fu_1476_p2 <= "1" when (max_bin_count_9_V = ap_const_lv4_0) else "0";
    icmp_ln895_fu_1422_p2 <= "1" when (max_bin_count_0_V = ap_const_lv4_0) else "0";
    p_Val2_2_fu_4106_p2 <= (t0_V_fu_4098_p3 or ap_const_lv8_2);
    p_Val2_4_fu_4149_p2 <= (shl_ln_fu_4141_p3 or ap_const_lv12_20);
    res_max_bin_count_V <= res_max_bin_count_V_1_data_reg;

    res_max_bin_count_V_1_ack_in_assign_proc : process(res_max_bin_count_V_1_vld_reg)
    begin
        if (((res_max_bin_count_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_1)))) then
            res_max_bin_count_V_1_ack_in <= ap_const_logic_1;
        else
            res_max_bin_count_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    res_max_bin_count_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            res_max_bin_count_V_1_vld_in <= ap_const_logic_1;
        else
            res_max_bin_count_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    res_max_bin_count_V_ap_vld <= res_max_bin_count_V_1_vld_reg;
    res_max_bin_count_t_1_fu_4063_p3 <=
        select_ln479_5_fu_3969_p3 when (icmp_ln895_126_fu_2114_p2(0) = '1') else
        select_ln479_11_fu_4015_p3;
    res_max_bin_count_t_2_fu_4072_p3 <=
        res_max_bin_count_t_s_fu_4038_p3 when (icmp_ln895_5_fu_2118_p2(0) = '1') else
        res_max_bin_count_t_1_fu_4063_p3;
    res_max_bin_count_t_s_fu_4038_p3 <=
        select_ln479_2_fu_3946_p3 when (icmp_ln895_125_fu_2110_p2(0) = '1') else
        select_ln479_8_fu_3992_p3;
    res_max_bin_r_V <= res_max_bin_r_V_1_data_reg;

    res_max_bin_r_V_1_ack_in_assign_proc : process(res_max_bin_r_V_1_vld_reg)
    begin
        if (((res_max_bin_r_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_1)))) then
            res_max_bin_r_V_1_ack_in <= ap_const_logic_1;
        else
            res_max_bin_r_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    res_max_bin_r_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            res_max_bin_r_V_1_vld_in <= ap_const_logic_1;
        else
            res_max_bin_r_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    res_max_bin_r_V_ap_vld <= res_max_bin_r_V_1_vld_reg;
    res_max_bin_r_t_V_1_fu_4055_p3 <=
        select_ln479_4_fu_3961_p3 when (icmp_ln895_126_fu_2114_p2(0) = '1') else
        select_ln479_10_fu_4007_p3;
    res_max_bin_r_t_V_2_fu_4086_p3 <=
        res_max_bin_r_t_V_reg_4645 when (icmp_ln895_5_reg_4660(0) = '1') else
        res_max_bin_r_t_V_1_reg_4655;
    res_max_bin_r_t_V_fu_4030_p3 <=
        select_ln479_1_fu_3938_p3 when (icmp_ln895_125_fu_2110_p2(0) = '1') else
        select_ln479_7_fu_3984_p3;
    res_max_bin_theta_V <= res_max_bin_theta_V_1_data_reg;

    res_max_bin_theta_V_1_ack_in_assign_proc : process(res_max_bin_theta_V_1_vld_reg)
    begin
        if (((res_max_bin_theta_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_1)))) then
            res_max_bin_theta_V_1_ack_in <= ap_const_logic_1;
        else
            res_max_bin_theta_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    res_max_bin_theta_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            res_max_bin_theta_V_1_vld_in <= ap_const_logic_1;
        else
            res_max_bin_theta_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    res_max_bin_theta_V_ap_vld <= res_max_bin_theta_V_1_vld_reg;
    res_max_bin_theta_t_1_fu_4047_p3 <=
        select_ln479_3_fu_3953_p3 when (icmp_ln895_126_fu_2114_p2(0) = '1') else
        select_ln479_9_fu_3999_p3;
    res_max_bin_theta_t_2_fu_4080_p3 <=
        res_max_bin_theta_t_s_reg_4640 when (icmp_ln895_5_reg_4660(0) = '1') else
        res_max_bin_theta_t_1_reg_4650;
    res_max_bin_theta_t_s_fu_4022_p3 <=
        select_ln479_fu_3930_p3 when (icmp_ln895_125_fu_2110_p2(0) = '1') else
        select_ln479_6_fu_3976_p3;
    select_ln407_10_fu_2202_p3 <=
        ap_const_lv6_0 when (icmp_ln895_10_fu_1482_p2(0) = '1') else
        max_bin_r_10_V;
    select_ln407_11_fu_2210_p3 <=
        ap_const_lv6_0 when (icmp_ln895_11_fu_1488_p2(0) = '1') else
        max_bin_r_11_V;
    select_ln407_12_fu_2218_p3 <=
        ap_const_lv6_0 when (icmp_ln895_12_fu_1494_p2(0) = '1') else
        max_bin_r_12_V;
    select_ln407_13_fu_2226_p3 <=
        ap_const_lv6_0 when (icmp_ln895_13_fu_1500_p2(0) = '1') else
        max_bin_r_13_V;
    select_ln407_14_fu_2234_p3 <=
        ap_const_lv6_0 when (icmp_ln895_14_fu_1506_p2(0) = '1') else
        max_bin_r_14_V;
    select_ln407_15_fu_2242_p3 <=
        ap_const_lv6_0 when (icmp_ln895_15_fu_1512_p2(0) = '1') else
        max_bin_r_15_V;
    select_ln407_16_fu_2250_p3 <=
        ap_const_lv6_0 when (icmp_ln895_16_fu_1518_p2(0) = '1') else
        max_bin_r_16_V;
    select_ln407_17_fu_2258_p3 <=
        ap_const_lv6_0 when (icmp_ln895_17_fu_1524_p2(0) = '1') else
        max_bin_r_17_V;
    select_ln407_18_fu_2266_p3 <=
        ap_const_lv6_0 when (icmp_ln895_18_fu_1530_p2(0) = '1') else
        max_bin_r_18_V;
    select_ln407_19_fu_2274_p3 <=
        ap_const_lv6_0 when (icmp_ln895_19_fu_1536_p2(0) = '1') else
        max_bin_r_19_V;
    select_ln407_1_fu_2130_p3 <=
        ap_const_lv6_0 when (icmp_ln895_1_fu_1428_p2(0) = '1') else
        max_bin_r_1_V;
    select_ln407_20_fu_2282_p3 <=
        ap_const_lv6_0 when (icmp_ln895_20_fu_1542_p2(0) = '1') else
        max_bin_r_20_V;
    select_ln407_21_fu_2290_p3 <=
        ap_const_lv6_0 when (icmp_ln895_21_fu_1548_p2(0) = '1') else
        max_bin_r_21_V;
    select_ln407_22_fu_2298_p3 <=
        ap_const_lv6_0 when (icmp_ln895_22_fu_1554_p2(0) = '1') else
        max_bin_r_22_V;
    select_ln407_23_fu_2306_p3 <=
        ap_const_lv6_0 when (icmp_ln895_23_fu_1560_p2(0) = '1') else
        max_bin_r_23_V;
    select_ln407_24_fu_2314_p3 <=
        ap_const_lv6_0 when (icmp_ln895_24_fu_1566_p2(0) = '1') else
        max_bin_r_24_V;
    select_ln407_25_fu_2322_p3 <=
        ap_const_lv6_0 when (icmp_ln895_25_fu_1572_p2(0) = '1') else
        max_bin_r_25_V;
    select_ln407_26_fu_2330_p3 <=
        ap_const_lv6_0 when (icmp_ln895_26_fu_1578_p2(0) = '1') else
        max_bin_r_26_V;
    select_ln407_27_fu_2338_p3 <=
        ap_const_lv6_0 when (icmp_ln895_27_fu_1584_p2(0) = '1') else
        max_bin_r_27_V;
    select_ln407_28_fu_2346_p3 <=
        ap_const_lv6_0 when (icmp_ln895_28_fu_1590_p2(0) = '1') else
        max_bin_r_28_V;
    select_ln407_29_fu_2354_p3 <=
        ap_const_lv6_0 when (icmp_ln895_29_fu_1596_p2(0) = '1') else
        max_bin_r_29_V;
    select_ln407_2_fu_2138_p3 <=
        ap_const_lv6_0 when (icmp_ln895_2_fu_1434_p2(0) = '1') else
        max_bin_r_2_V;
    select_ln407_30_fu_2362_p3 <=
        ap_const_lv6_0 when (icmp_ln895_30_fu_1602_p2(0) = '1') else
        max_bin_r_30_V;
    select_ln407_31_fu_2370_p3 <=
        ap_const_lv6_0 when (icmp_ln895_31_fu_1608_p2(0) = '1') else
        max_bin_r_31_V;
    select_ln407_32_fu_2378_p3 <=
        ap_const_lv6_0 when (icmp_ln895_32_fu_1614_p2(0) = '1') else
        max_bin_r_32_V;
    select_ln407_33_fu_2386_p3 <=
        ap_const_lv6_0 when (icmp_ln895_33_fu_1620_p2(0) = '1') else
        max_bin_r_33_V;
    select_ln407_34_fu_2394_p3 <=
        ap_const_lv6_0 when (icmp_ln895_34_fu_1626_p2(0) = '1') else
        max_bin_r_34_V;
    select_ln407_35_fu_2402_p3 <=
        ap_const_lv6_0 when (icmp_ln895_35_fu_1632_p2(0) = '1') else
        max_bin_r_35_V;
    select_ln407_36_fu_2410_p3 <=
        ap_const_lv6_0 when (icmp_ln895_36_fu_1638_p2(0) = '1') else
        max_bin_r_36_V;
    select_ln407_37_fu_2418_p3 <=
        ap_const_lv6_0 when (icmp_ln895_37_fu_1644_p2(0) = '1') else
        max_bin_r_37_V;
    select_ln407_38_fu_2426_p3 <=
        ap_const_lv6_0 when (icmp_ln895_38_fu_1650_p2(0) = '1') else
        max_bin_r_38_V;
    select_ln407_39_fu_2434_p3 <=
        ap_const_lv6_0 when (icmp_ln895_39_fu_1656_p2(0) = '1') else
        max_bin_r_39_V;
    select_ln407_3_fu_2146_p3 <=
        ap_const_lv6_0 when (icmp_ln895_3_fu_1440_p2(0) = '1') else
        max_bin_r_3_V;
    select_ln407_40_fu_2442_p3 <=
        ap_const_lv6_0 when (icmp_ln895_40_fu_1662_p2(0) = '1') else
        max_bin_r_40_V;
    select_ln407_41_fu_2450_p3 <=
        ap_const_lv6_0 when (icmp_ln895_41_fu_1668_p2(0) = '1') else
        max_bin_r_41_V;
    select_ln407_42_fu_2458_p3 <=
        ap_const_lv6_0 when (icmp_ln895_42_fu_1674_p2(0) = '1') else
        max_bin_r_42_V;
    select_ln407_43_fu_2466_p3 <=
        ap_const_lv6_0 when (icmp_ln895_43_fu_1680_p2(0) = '1') else
        max_bin_r_43_V;
    select_ln407_44_fu_2474_p3 <=
        ap_const_lv6_0 when (icmp_ln895_44_fu_1686_p2(0) = '1') else
        max_bin_r_44_V;
    select_ln407_45_fu_2482_p3 <=
        ap_const_lv6_0 when (icmp_ln895_45_fu_1692_p2(0) = '1') else
        max_bin_r_45_V;
    select_ln407_46_fu_2490_p3 <=
        ap_const_lv6_0 when (icmp_ln895_46_fu_1698_p2(0) = '1') else
        max_bin_r_46_V;
    select_ln407_47_fu_2498_p3 <=
        ap_const_lv6_0 when (icmp_ln895_47_fu_1704_p2(0) = '1') else
        max_bin_r_47_V;
    select_ln407_48_fu_2506_p3 <=
        ap_const_lv6_0 when (icmp_ln895_48_fu_1710_p2(0) = '1') else
        max_bin_r_48_V;
    select_ln407_49_fu_2514_p3 <=
        ap_const_lv6_0 when (icmp_ln895_49_fu_1716_p2(0) = '1') else
        max_bin_r_49_V;
    select_ln407_4_fu_2154_p3 <=
        ap_const_lv6_0 when (icmp_ln895_4_fu_1446_p2(0) = '1') else
        max_bin_r_4_V;
    select_ln407_50_fu_2522_p3 <=
        ap_const_lv6_0 when (icmp_ln895_50_fu_1722_p2(0) = '1') else
        max_bin_r_50_V;
    select_ln407_51_fu_2530_p3 <=
        ap_const_lv6_0 when (icmp_ln895_51_fu_1728_p2(0) = '1') else
        max_bin_r_51_V;
    select_ln407_52_fu_2538_p3 <=
        ap_const_lv6_0 when (icmp_ln895_52_fu_1734_p2(0) = '1') else
        max_bin_r_52_V;
    select_ln407_53_fu_2546_p3 <=
        ap_const_lv6_0 when (icmp_ln895_53_fu_1740_p2(0) = '1') else
        max_bin_r_53_V;
    select_ln407_54_fu_2554_p3 <=
        ap_const_lv6_0 when (icmp_ln895_54_fu_1746_p2(0) = '1') else
        max_bin_r_54_V;
    select_ln407_55_fu_2562_p3 <=
        ap_const_lv6_0 when (icmp_ln895_55_fu_1752_p2(0) = '1') else
        max_bin_r_55_V;
    select_ln407_56_fu_2570_p3 <=
        ap_const_lv6_0 when (icmp_ln895_56_fu_1758_p2(0) = '1') else
        max_bin_r_56_V;
    select_ln407_57_fu_2578_p3 <=
        ap_const_lv6_0 when (icmp_ln895_57_fu_1764_p2(0) = '1') else
        max_bin_r_57_V;
    select_ln407_58_fu_2586_p3 <=
        ap_const_lv6_0 when (icmp_ln895_58_fu_1770_p2(0) = '1') else
        max_bin_r_58_V;
    select_ln407_59_fu_2594_p3 <=
        ap_const_lv6_0 when (icmp_ln895_59_fu_1776_p2(0) = '1') else
        max_bin_r_59_V;
    select_ln407_5_fu_2162_p3 <=
        ap_const_lv6_0 when (icmp_ln895_6_fu_1452_p2(0) = '1') else
        max_bin_r_5_V;
    select_ln407_60_fu_2602_p3 <=
        ap_const_lv6_0 when (icmp_ln895_60_fu_1782_p2(0) = '1') else
        max_bin_r_60_V;
    select_ln407_61_fu_2610_p3 <=
        ap_const_lv6_0 when (icmp_ln895_61_fu_1788_p2(0) = '1') else
        max_bin_r_61_V;
    select_ln407_62_fu_2618_p3 <=
        ap_const_lv6_0 when (icmp_ln895_62_fu_1794_p2(0) = '1') else
        max_bin_r_62_V;
    select_ln407_63_fu_2626_p3 <=
        ap_const_lv6_0 when (icmp_ln895_63_fu_1800_p2(0) = '1') else
        max_bin_r_63_V;
    select_ln407_6_fu_2170_p3 <=
        ap_const_lv6_0 when (icmp_ln895_64_fu_1458_p2(0) = '1') else
        max_bin_r_6_V;
    select_ln407_7_fu_2178_p3 <=
        ap_const_lv6_0 when (icmp_ln895_7_fu_1464_p2(0) = '1') else
        max_bin_r_7_V;
    select_ln407_8_fu_2186_p3 <=
        ap_const_lv6_0 when (icmp_ln895_8_fu_1470_p2(0) = '1') else
        max_bin_r_8_V;
    select_ln407_9_fu_2194_p3 <=
        ap_const_lv6_0 when (icmp_ln895_9_fu_1476_p2(0) = '1') else
        max_bin_r_9_V;
    select_ln407_fu_2122_p3 <=
        ap_const_lv6_0 when (icmp_ln895_fu_1422_p2(0) = '1') else
        max_bin_r_0_V;
    select_ln425_10_fu_2685_p3 <=
        select_ln407_3_fu_2146_p3 when (icmp_ln895_68_fu_1824_p2(0) = '1') else
        select_ln407_35_fu_2402_p3;
    select_ln425_11_fu_2693_p3 <=
        max_bin_count_3_V when (icmp_ln895_68_fu_1824_p2(0) = '1') else
        max_bin_count_35_V;
    select_ln425_12_fu_3478_p3 <=
        ap_const_lv6_4 when (icmp_ln895_69_reg_4216(0) = '1') else
        ap_const_lv6_24;
    select_ln425_13_fu_2702_p3 <=
        select_ln407_4_fu_2154_p3 when (icmp_ln895_69_fu_1830_p2(0) = '1') else
        select_ln407_36_fu_2410_p3;
    select_ln425_14_fu_2710_p3 <=
        max_bin_count_4_V when (icmp_ln895_69_fu_1830_p2(0) = '1') else
        max_bin_count_36_V;
    select_ln425_15_fu_3485_p3 <=
        ap_const_lv6_5 when (icmp_ln895_70_reg_4226(0) = '1') else
        ap_const_lv6_25;
    select_ln425_16_fu_2719_p3 <=
        select_ln407_5_fu_2162_p3 when (icmp_ln895_70_fu_1836_p2(0) = '1') else
        select_ln407_37_fu_2418_p3;
    select_ln425_17_fu_2727_p3 <=
        max_bin_count_5_V when (icmp_ln895_70_fu_1836_p2(0) = '1') else
        max_bin_count_37_V;
    select_ln425_18_fu_3492_p3 <=
        ap_const_lv6_6 when (icmp_ln895_71_reg_4236(0) = '1') else
        ap_const_lv6_26;
    select_ln425_19_fu_2736_p3 <=
        select_ln407_6_fu_2170_p3 when (icmp_ln895_71_fu_1842_p2(0) = '1') else
        select_ln407_38_fu_2426_p3;
    select_ln425_1_fu_2634_p3 <=
        select_ln407_fu_2122_p3 when (icmp_ln895_65_fu_1806_p2(0) = '1') else
        select_ln407_32_fu_2378_p3;
    select_ln425_20_fu_2744_p3 <=
        max_bin_count_6_V when (icmp_ln895_71_fu_1842_p2(0) = '1') else
        max_bin_count_38_V;
    select_ln425_21_fu_3499_p3 <=
        ap_const_lv6_7 when (icmp_ln895_72_reg_4246(0) = '1') else
        ap_const_lv6_27;
    select_ln425_22_fu_2753_p3 <=
        select_ln407_7_fu_2178_p3 when (icmp_ln895_72_fu_1848_p2(0) = '1') else
        select_ln407_39_fu_2434_p3;
    select_ln425_23_fu_2761_p3 <=
        max_bin_count_7_V when (icmp_ln895_72_fu_1848_p2(0) = '1') else
        max_bin_count_39_V;
    select_ln425_24_fu_3506_p3 <=
        ap_const_lv6_8 when (icmp_ln895_73_reg_4256(0) = '1') else
        ap_const_lv6_28;
    select_ln425_25_fu_2770_p3 <=
        select_ln407_8_fu_2186_p3 when (icmp_ln895_73_fu_1854_p2(0) = '1') else
        select_ln407_40_fu_2442_p3;
    select_ln425_26_fu_2778_p3 <=
        max_bin_count_8_V when (icmp_ln895_73_fu_1854_p2(0) = '1') else
        max_bin_count_40_V;
    select_ln425_27_fu_3513_p3 <=
        ap_const_lv6_9 when (icmp_ln895_74_reg_4261(0) = '1') else
        ap_const_lv6_29;
    select_ln425_28_fu_2787_p3 <=
        select_ln407_9_fu_2194_p3 when (icmp_ln895_74_fu_1860_p2(0) = '1') else
        select_ln407_41_fu_2450_p3;
    select_ln425_29_fu_2795_p3 <=
        max_bin_count_9_V when (icmp_ln895_74_fu_1860_p2(0) = '1') else
        max_bin_count_41_V;
    select_ln425_2_fu_2642_p3 <=
        max_bin_count_0_V when (icmp_ln895_65_fu_1806_p2(0) = '1') else
        max_bin_count_32_V;
    select_ln425_30_fu_3520_p3 <=
        ap_const_lv6_A when (icmp_ln895_75_reg_4266(0) = '1') else
        ap_const_lv6_2A;
    select_ln425_31_fu_2804_p3 <=
        select_ln407_10_fu_2202_p3 when (icmp_ln895_75_fu_1866_p2(0) = '1') else
        select_ln407_42_fu_2458_p3;
    select_ln425_32_fu_2812_p3 <=
        max_bin_count_10_V when (icmp_ln895_75_fu_1866_p2(0) = '1') else
        max_bin_count_42_V;
    select_ln425_33_fu_3527_p3 <=
        ap_const_lv6_B when (icmp_ln895_76_reg_4271(0) = '1') else
        ap_const_lv6_2B;
    select_ln425_34_fu_2821_p3 <=
        select_ln407_11_fu_2210_p3 when (icmp_ln895_76_fu_1872_p2(0) = '1') else
        select_ln407_43_fu_2466_p3;
    select_ln425_35_fu_2829_p3 <=
        max_bin_count_11_V when (icmp_ln895_76_fu_1872_p2(0) = '1') else
        max_bin_count_43_V;
    select_ln425_36_fu_3534_p3 <=
        ap_const_lv6_C when (icmp_ln895_77_reg_4276(0) = '1') else
        ap_const_lv6_2C;
    select_ln425_37_fu_2838_p3 <=
        select_ln407_12_fu_2218_p3 when (icmp_ln895_77_fu_1878_p2(0) = '1') else
        select_ln407_44_fu_2474_p3;
    select_ln425_38_fu_2846_p3 <=
        max_bin_count_12_V when (icmp_ln895_77_fu_1878_p2(0) = '1') else
        max_bin_count_44_V;
    select_ln425_39_fu_3541_p3 <=
        ap_const_lv6_D when (icmp_ln895_78_reg_4281(0) = '1') else
        ap_const_lv6_2D;
    select_ln425_3_fu_3457_p3 <=
        ap_const_lv6_1 when (icmp_ln895_66_reg_4186(0) = '1') else
        ap_const_lv6_21;
    select_ln425_40_fu_2855_p3 <=
        select_ln407_13_fu_2226_p3 when (icmp_ln895_78_fu_1884_p2(0) = '1') else
        select_ln407_45_fu_2482_p3;
    select_ln425_41_fu_2863_p3 <=
        max_bin_count_13_V when (icmp_ln895_78_fu_1884_p2(0) = '1') else
        max_bin_count_45_V;
    select_ln425_42_fu_3548_p3 <=
        ap_const_lv6_E when (icmp_ln895_79_reg_4286(0) = '1') else
        ap_const_lv6_2E;
    select_ln425_43_fu_2872_p3 <=
        select_ln407_14_fu_2234_p3 when (icmp_ln895_79_fu_1890_p2(0) = '1') else
        select_ln407_46_fu_2490_p3;
    select_ln425_44_fu_2880_p3 <=
        max_bin_count_14_V when (icmp_ln895_79_fu_1890_p2(0) = '1') else
        max_bin_count_46_V;
    select_ln425_45_fu_3555_p3 <=
        ap_const_lv6_F when (icmp_ln895_80_reg_4291(0) = '1') else
        ap_const_lv6_2F;
    select_ln425_46_fu_2889_p3 <=
        select_ln407_15_fu_2242_p3 when (icmp_ln895_80_fu_1896_p2(0) = '1') else
        select_ln407_47_fu_2498_p3;
    select_ln425_47_fu_2897_p3 <=
        max_bin_count_15_V when (icmp_ln895_80_fu_1896_p2(0) = '1') else
        max_bin_count_47_V;
    select_ln425_48_fu_3562_p3 <=
        ap_const_lv6_10 when (icmp_ln895_81_reg_4296(0) = '1') else
        ap_const_lv6_30;
    select_ln425_49_fu_2906_p3 <=
        select_ln407_16_fu_2250_p3 when (icmp_ln895_81_fu_1902_p2(0) = '1') else
        select_ln407_48_fu_2506_p3;
    select_ln425_4_fu_2651_p3 <=
        select_ln407_1_fu_2130_p3 when (icmp_ln895_66_fu_1812_p2(0) = '1') else
        select_ln407_33_fu_2386_p3;
    select_ln425_50_fu_2914_p3 <=
        max_bin_count_16_V when (icmp_ln895_81_fu_1902_p2(0) = '1') else
        max_bin_count_48_V;
    select_ln425_51_fu_3569_p3 <=
        ap_const_lv6_11 when (icmp_ln895_82_reg_4306(0) = '1') else
        ap_const_lv6_31;
    select_ln425_52_fu_2923_p3 <=
        select_ln407_17_fu_2258_p3 when (icmp_ln895_82_fu_1908_p2(0) = '1') else
        select_ln407_49_fu_2514_p3;
    select_ln425_53_fu_2931_p3 <=
        max_bin_count_17_V when (icmp_ln895_82_fu_1908_p2(0) = '1') else
        max_bin_count_49_V;
    select_ln425_54_fu_3576_p3 <=
        ap_const_lv6_12 when (icmp_ln895_83_reg_4316(0) = '1') else
        ap_const_lv6_32;
    select_ln425_55_fu_2940_p3 <=
        select_ln407_18_fu_2266_p3 when (icmp_ln895_83_fu_1914_p2(0) = '1') else
        select_ln407_50_fu_2522_p3;
    select_ln425_56_fu_2948_p3 <=
        max_bin_count_18_V when (icmp_ln895_83_fu_1914_p2(0) = '1') else
        max_bin_count_50_V;
    select_ln425_57_fu_3583_p3 <=
        ap_const_lv6_13 when (icmp_ln895_84_reg_4326(0) = '1') else
        ap_const_lv6_33;
    select_ln425_58_fu_2957_p3 <=
        select_ln407_19_fu_2274_p3 when (icmp_ln895_84_fu_1920_p2(0) = '1') else
        select_ln407_51_fu_2530_p3;
    select_ln425_59_fu_2965_p3 <=
        max_bin_count_19_V when (icmp_ln895_84_fu_1920_p2(0) = '1') else
        max_bin_count_51_V;
    select_ln425_5_fu_2659_p3 <=
        max_bin_count_1_V when (icmp_ln895_66_fu_1812_p2(0) = '1') else
        max_bin_count_33_V;
    select_ln425_60_fu_3590_p3 <=
        ap_const_lv6_14 when (icmp_ln895_85_reg_4336(0) = '1') else
        ap_const_lv6_34;
    select_ln425_61_fu_2974_p3 <=
        select_ln407_20_fu_2282_p3 when (icmp_ln895_85_fu_1926_p2(0) = '1') else
        select_ln407_52_fu_2538_p3;
    select_ln425_62_fu_2982_p3 <=
        max_bin_count_20_V when (icmp_ln895_85_fu_1926_p2(0) = '1') else
        max_bin_count_52_V;
    select_ln425_63_fu_3597_p3 <=
        ap_const_lv6_15 when (icmp_ln895_86_reg_4346(0) = '1') else
        ap_const_lv6_35;
    select_ln425_64_fu_2991_p3 <=
        select_ln407_21_fu_2290_p3 when (icmp_ln895_86_fu_1932_p2(0) = '1') else
        select_ln407_53_fu_2546_p3;
    select_ln425_65_fu_2999_p3 <=
        max_bin_count_21_V when (icmp_ln895_86_fu_1932_p2(0) = '1') else
        max_bin_count_53_V;
    select_ln425_66_fu_3604_p3 <=
        ap_const_lv6_16 when (icmp_ln895_87_reg_4356(0) = '1') else
        ap_const_lv6_36;
    select_ln425_67_fu_3008_p3 <=
        select_ln407_22_fu_2298_p3 when (icmp_ln895_87_fu_1938_p2(0) = '1') else
        select_ln407_54_fu_2554_p3;
    select_ln425_68_fu_3016_p3 <=
        max_bin_count_22_V when (icmp_ln895_87_fu_1938_p2(0) = '1') else
        max_bin_count_54_V;
    select_ln425_69_fu_3611_p3 <=
        ap_const_lv6_17 when (icmp_ln895_88_reg_4366(0) = '1') else
        ap_const_lv6_37;
    select_ln425_6_fu_3464_p3 <=
        ap_const_lv6_2 when (icmp_ln895_67_reg_4196(0) = '1') else
        ap_const_lv6_22;
    select_ln425_70_fu_3025_p3 <=
        select_ln407_23_fu_2306_p3 when (icmp_ln895_88_fu_1944_p2(0) = '1') else
        select_ln407_55_fu_2562_p3;
    select_ln425_71_fu_3033_p3 <=
        max_bin_count_23_V when (icmp_ln895_88_fu_1944_p2(0) = '1') else
        max_bin_count_55_V;
    select_ln425_72_fu_3618_p3 <=
        ap_const_lv6_18 when (icmp_ln895_89_reg_4376(0) = '1') else
        ap_const_lv6_38;
    select_ln425_73_fu_3042_p3 <=
        select_ln407_24_fu_2314_p3 when (icmp_ln895_89_fu_1950_p2(0) = '1') else
        select_ln407_56_fu_2570_p3;
    select_ln425_74_fu_3050_p3 <=
        max_bin_count_24_V when (icmp_ln895_89_fu_1950_p2(0) = '1') else
        max_bin_count_56_V;
    select_ln425_75_fu_3625_p3 <=
        ap_const_lv6_19 when (icmp_ln895_90_reg_4381(0) = '1') else
        ap_const_lv6_39;
    select_ln425_76_fu_3059_p3 <=
        select_ln407_25_fu_2322_p3 when (icmp_ln895_90_fu_1956_p2(0) = '1') else
        select_ln407_57_fu_2578_p3;
    select_ln425_77_fu_3067_p3 <=
        max_bin_count_25_V when (icmp_ln895_90_fu_1956_p2(0) = '1') else
        max_bin_count_57_V;
    select_ln425_78_fu_3632_p3 <=
        ap_const_lv6_1A when (icmp_ln895_91_reg_4386(0) = '1') else
        ap_const_lv6_3A;
    select_ln425_79_fu_3076_p3 <=
        select_ln407_26_fu_2330_p3 when (icmp_ln895_91_fu_1962_p2(0) = '1') else
        select_ln407_58_fu_2586_p3;
    select_ln425_7_fu_2668_p3 <=
        select_ln407_2_fu_2138_p3 when (icmp_ln895_67_fu_1818_p2(0) = '1') else
        select_ln407_34_fu_2394_p3;
    select_ln425_80_fu_3084_p3 <=
        max_bin_count_26_V when (icmp_ln895_91_fu_1962_p2(0) = '1') else
        max_bin_count_58_V;
    select_ln425_81_fu_3639_p3 <=
        ap_const_lv6_1B when (icmp_ln895_92_reg_4391(0) = '1') else
        ap_const_lv6_3B;
    select_ln425_82_fu_3093_p3 <=
        select_ln407_27_fu_2338_p3 when (icmp_ln895_92_fu_1968_p2(0) = '1') else
        select_ln407_59_fu_2594_p3;
    select_ln425_83_fu_3101_p3 <=
        max_bin_count_27_V when (icmp_ln895_92_fu_1968_p2(0) = '1') else
        max_bin_count_59_V;
    select_ln425_84_fu_3646_p3 <=
        ap_const_lv6_1C when (icmp_ln895_93_reg_4396(0) = '1') else
        ap_const_lv6_3C;
    select_ln425_85_fu_3110_p3 <=
        select_ln407_28_fu_2346_p3 when (icmp_ln895_93_fu_1974_p2(0) = '1') else
        select_ln407_60_fu_2602_p3;
    select_ln425_86_fu_3118_p3 <=
        max_bin_count_28_V when (icmp_ln895_93_fu_1974_p2(0) = '1') else
        max_bin_count_60_V;
    select_ln425_87_fu_3653_p3 <=
        ap_const_lv6_1D when (icmp_ln895_94_reg_4401(0) = '1') else
        ap_const_lv6_3D;
    select_ln425_88_fu_3127_p3 <=
        select_ln407_29_fu_2354_p3 when (icmp_ln895_94_fu_1980_p2(0) = '1') else
        select_ln407_61_fu_2610_p3;
    select_ln425_89_fu_3135_p3 <=
        max_bin_count_29_V when (icmp_ln895_94_fu_1980_p2(0) = '1') else
        max_bin_count_61_V;
    select_ln425_8_fu_2676_p3 <=
        max_bin_count_2_V when (icmp_ln895_67_fu_1818_p2(0) = '1') else
        max_bin_count_34_V;
    select_ln425_90_fu_3660_p3 <=
        ap_const_lv6_1E when (icmp_ln895_95_reg_4406(0) = '1') else
        ap_const_lv6_3E;
    select_ln425_91_fu_3144_p3 <=
        select_ln407_30_fu_2362_p3 when (icmp_ln895_95_fu_1986_p2(0) = '1') else
        select_ln407_62_fu_2618_p3;
    select_ln425_92_fu_3152_p3 <=
        max_bin_count_30_V when (icmp_ln895_95_fu_1986_p2(0) = '1') else
        max_bin_count_62_V;
    select_ln425_93_fu_3667_p3 <=
        ap_const_lv6_1F when (icmp_ln895_96_reg_4411(0) = '1') else
        ap_const_lv6_3F;
    select_ln425_94_fu_3161_p3 <=
        select_ln407_31_fu_2370_p3 when (icmp_ln895_96_fu_1992_p2(0) = '1') else
        select_ln407_63_fu_2626_p3;
    select_ln425_95_fu_3169_p3 <=
        max_bin_count_31_V when (icmp_ln895_96_fu_1992_p2(0) = '1') else
        max_bin_count_63_V;
    select_ln425_9_fu_3471_p3 <=
        ap_const_lv6_3 when (icmp_ln895_68_reg_4206(0) = '1') else
        ap_const_lv6_23;
    select_ln425_fu_3450_p3 <=
        ap_const_lv6_0 when (icmp_ln895_65_reg_4176(0) = '1') else
        ap_const_lv6_20;
    select_ln443_10_fu_3717_p3 <=
        select_ln425_10_reg_4211 when (icmp_ln895_100_reg_4434(0) = '1') else
        select_ln425_58_reg_4331;
    select_ln443_11_fu_3205_p3 <=
        select_ln425_11_fu_2693_p3 when (icmp_ln895_100_fu_2010_p2(0) = '1') else
        select_ln425_59_fu_2965_p3;
    select_ln443_12_fu_3722_p3 <=
        select_ln425_12_fu_3478_p3 when (icmp_ln895_101_reg_4440(0) = '1') else
        select_ln425_60_fu_3590_p3;
    select_ln443_13_fu_3729_p3 <=
        select_ln425_13_reg_4221 when (icmp_ln895_101_reg_4440(0) = '1') else
        select_ln425_61_reg_4341;
    select_ln443_14_fu_3214_p3 <=
        select_ln425_14_fu_2710_p3 when (icmp_ln895_101_fu_2014_p2(0) = '1') else
        select_ln425_62_fu_2982_p3;
    select_ln443_15_fu_3734_p3 <=
        select_ln425_15_fu_3485_p3 when (icmp_ln895_102_reg_4446(0) = '1') else
        select_ln425_63_fu_3597_p3;
    select_ln443_16_fu_3741_p3 <=
        select_ln425_16_reg_4231 when (icmp_ln895_102_reg_4446(0) = '1') else
        select_ln425_64_reg_4351;
    select_ln443_17_fu_3223_p3 <=
        select_ln425_17_fu_2727_p3 when (icmp_ln895_102_fu_2018_p2(0) = '1') else
        select_ln425_65_fu_2999_p3;
    select_ln443_18_fu_3746_p3 <=
        select_ln425_18_fu_3492_p3 when (icmp_ln895_103_reg_4452(0) = '1') else
        select_ln425_66_fu_3604_p3;
    select_ln443_19_fu_3753_p3 <=
        select_ln425_19_reg_4241 when (icmp_ln895_103_reg_4452(0) = '1') else
        select_ln425_67_reg_4361;
    select_ln443_1_fu_3681_p3 <=
        select_ln425_1_reg_4181 when (icmp_ln895_97_reg_4416(0) = '1') else
        select_ln425_49_reg_4301;
    select_ln443_20_fu_3232_p3 <=
        select_ln425_20_fu_2744_p3 when (icmp_ln895_103_fu_2022_p2(0) = '1') else
        select_ln425_68_fu_3016_p3;
    select_ln443_21_fu_3758_p3 <=
        select_ln425_21_fu_3499_p3 when (icmp_ln895_104_reg_4458(0) = '1') else
        select_ln425_69_fu_3611_p3;
    select_ln443_22_fu_3765_p3 <=
        select_ln425_22_reg_4251 when (icmp_ln895_104_reg_4458(0) = '1') else
        select_ln425_70_reg_4371;
    select_ln443_23_fu_3241_p3 <=
        select_ln425_23_fu_2761_p3 when (icmp_ln895_104_fu_2026_p2(0) = '1') else
        select_ln425_71_fu_3033_p3;
    select_ln443_24_fu_3770_p3 <=
        select_ln425_24_fu_3506_p3 when (icmp_ln895_105_reg_4464(0) = '1') else
        select_ln425_72_fu_3618_p3;
    select_ln443_25_fu_3250_p3 <=
        select_ln425_25_fu_2770_p3 when (icmp_ln895_105_fu_2030_p2(0) = '1') else
        select_ln425_73_fu_3042_p3;
    select_ln443_26_fu_3258_p3 <=
        select_ln425_26_fu_2778_p3 when (icmp_ln895_105_fu_2030_p2(0) = '1') else
        select_ln425_74_fu_3050_p3;
    select_ln443_27_fu_3777_p3 <=
        select_ln425_27_fu_3513_p3 when (icmp_ln895_106_reg_4474(0) = '1') else
        select_ln425_75_fu_3625_p3;
    select_ln443_28_fu_3267_p3 <=
        select_ln425_28_fu_2787_p3 when (icmp_ln895_106_fu_2034_p2(0) = '1') else
        select_ln425_76_fu_3059_p3;
    select_ln443_29_fu_3275_p3 <=
        select_ln425_29_fu_2795_p3 when (icmp_ln895_106_fu_2034_p2(0) = '1') else
        select_ln425_77_fu_3067_p3;
    select_ln443_2_fu_3178_p3 <=
        select_ln425_2_fu_2642_p3 when (icmp_ln895_97_fu_1998_p2(0) = '1') else
        select_ln425_50_fu_2914_p3;
    select_ln443_30_fu_3784_p3 <=
        select_ln425_30_fu_3520_p3 when (icmp_ln895_107_reg_4484(0) = '1') else
        select_ln425_78_fu_3632_p3;
    select_ln443_31_fu_3284_p3 <=
        select_ln425_31_fu_2804_p3 when (icmp_ln895_107_fu_2038_p2(0) = '1') else
        select_ln425_79_fu_3076_p3;
    select_ln443_32_fu_3292_p3 <=
        select_ln425_32_fu_2812_p3 when (icmp_ln895_107_fu_2038_p2(0) = '1') else
        select_ln425_80_fu_3084_p3;
    select_ln443_33_fu_3791_p3 <=
        select_ln425_33_fu_3527_p3 when (icmp_ln895_108_reg_4494(0) = '1') else
        select_ln425_81_fu_3639_p3;
    select_ln443_34_fu_3301_p3 <=
        select_ln425_34_fu_2821_p3 when (icmp_ln895_108_fu_2042_p2(0) = '1') else
        select_ln425_82_fu_3093_p3;
    select_ln443_35_fu_3309_p3 <=
        select_ln425_35_fu_2829_p3 when (icmp_ln895_108_fu_2042_p2(0) = '1') else
        select_ln425_83_fu_3101_p3;
    select_ln443_36_fu_3798_p3 <=
        select_ln425_36_fu_3534_p3 when (icmp_ln895_109_reg_4504(0) = '1') else
        select_ln425_84_fu_3646_p3;
    select_ln443_37_fu_3318_p3 <=
        select_ln425_37_fu_2838_p3 when (icmp_ln895_109_fu_2046_p2(0) = '1') else
        select_ln425_85_fu_3110_p3;
    select_ln443_38_fu_3326_p3 <=
        select_ln425_38_fu_2846_p3 when (icmp_ln895_109_fu_2046_p2(0) = '1') else
        select_ln425_86_fu_3118_p3;
    select_ln443_39_fu_3805_p3 <=
        select_ln425_39_fu_3541_p3 when (icmp_ln895_110_reg_4514(0) = '1') else
        select_ln425_87_fu_3653_p3;
    select_ln443_3_fu_3686_p3 <=
        select_ln425_3_fu_3457_p3 when (icmp_ln895_98_reg_4422(0) = '1') else
        select_ln425_51_fu_3569_p3;
    select_ln443_40_fu_3335_p3 <=
        select_ln425_40_fu_2855_p3 when (icmp_ln895_110_fu_2050_p2(0) = '1') else
        select_ln425_88_fu_3127_p3;
    select_ln443_41_fu_3343_p3 <=
        select_ln425_41_fu_2863_p3 when (icmp_ln895_110_fu_2050_p2(0) = '1') else
        select_ln425_89_fu_3135_p3;
    select_ln443_42_fu_3812_p3 <=
        select_ln425_42_fu_3548_p3 when (icmp_ln895_111_reg_4524(0) = '1') else
        select_ln425_90_fu_3660_p3;
    select_ln443_43_fu_3352_p3 <=
        select_ln425_43_fu_2872_p3 when (icmp_ln895_111_fu_2054_p2(0) = '1') else
        select_ln425_91_fu_3144_p3;
    select_ln443_44_fu_3360_p3 <=
        select_ln425_44_fu_2880_p3 when (icmp_ln895_111_fu_2054_p2(0) = '1') else
        select_ln425_92_fu_3152_p3;
    select_ln443_45_fu_3819_p3 <=
        select_ln425_45_fu_3555_p3 when (icmp_ln895_112_reg_4534(0) = '1') else
        select_ln425_93_fu_3667_p3;
    select_ln443_46_fu_3369_p3 <=
        select_ln425_46_fu_2889_p3 when (icmp_ln895_112_fu_2058_p2(0) = '1') else
        select_ln425_94_fu_3161_p3;
    select_ln443_47_fu_3377_p3 <=
        select_ln425_47_fu_2897_p3 when (icmp_ln895_112_fu_2058_p2(0) = '1') else
        select_ln425_95_fu_3169_p3;
    select_ln443_4_fu_3693_p3 <=
        select_ln425_4_reg_4191 when (icmp_ln895_98_reg_4422(0) = '1') else
        select_ln425_52_reg_4311;
    select_ln443_5_fu_3187_p3 <=
        select_ln425_5_fu_2659_p3 when (icmp_ln895_98_fu_2002_p2(0) = '1') else
        select_ln425_53_fu_2931_p3;
    select_ln443_6_fu_3698_p3 <=
        select_ln425_6_fu_3464_p3 when (icmp_ln895_99_reg_4428(0) = '1') else
        select_ln425_54_fu_3576_p3;
    select_ln443_7_fu_3705_p3 <=
        select_ln425_7_reg_4201 when (icmp_ln895_99_reg_4428(0) = '1') else
        select_ln425_55_reg_4321;
    select_ln443_8_fu_3196_p3 <=
        select_ln425_8_fu_2676_p3 when (icmp_ln895_99_fu_2006_p2(0) = '1') else
        select_ln425_56_fu_2948_p3;
    select_ln443_9_fu_3710_p3 <=
        select_ln425_9_fu_3471_p3 when (icmp_ln895_100_reg_4434(0) = '1') else
        select_ln425_57_fu_3583_p3;
    select_ln443_fu_3674_p3 <=
        select_ln425_fu_3450_p3 when (icmp_ln895_97_reg_4416(0) = '1') else
        select_ln425_48_fu_3562_p3;
    select_ln461_10_fu_3872_p3 <=
        select_ln443_10_fu_3717_p3 when (icmp_ln895_116_reg_4580(0) = '1') else
        select_ln443_34_reg_4499;
    select_ln461_11_fu_3410_p3 <=
        select_ln443_11_fu_3205_p3 when (icmp_ln895_116_fu_2074_p2(0) = '1') else
        select_ln443_35_fu_3309_p3;
    select_ln461_12_fu_3878_p3 <=
        select_ln443_12_fu_3722_p3 when (icmp_ln895_117_reg_4592(0) = '1') else
        select_ln443_36_fu_3798_p3;
    select_ln461_13_fu_3885_p3 <=
        select_ln443_13_fu_3729_p3 when (icmp_ln895_117_reg_4592(0) = '1') else
        select_ln443_37_reg_4509;
    select_ln461_14_fu_3418_p3 <=
        select_ln443_14_fu_3214_p3 when (icmp_ln895_117_fu_2078_p2(0) = '1') else
        select_ln443_38_fu_3326_p3;
    select_ln461_15_fu_3891_p3 <=
        select_ln443_15_fu_3734_p3 when (icmp_ln895_118_reg_4604(0) = '1') else
        select_ln443_39_fu_3805_p3;
    select_ln461_16_fu_3898_p3 <=
        select_ln443_16_fu_3741_p3 when (icmp_ln895_118_reg_4604(0) = '1') else
        select_ln443_40_reg_4519;
    select_ln461_17_fu_3426_p3 <=
        select_ln443_17_fu_3223_p3 when (icmp_ln895_118_fu_2082_p2(0) = '1') else
        select_ln443_41_fu_3343_p3;
    select_ln461_18_fu_3904_p3 <=
        select_ln443_18_fu_3746_p3 when (icmp_ln895_119_reg_4616(0) = '1') else
        select_ln443_42_fu_3812_p3;
    select_ln461_19_fu_3911_p3 <=
        select_ln443_19_fu_3753_p3 when (icmp_ln895_119_reg_4616(0) = '1') else
        select_ln443_43_reg_4529;
    select_ln461_1_fu_3833_p3 <=
        select_ln443_1_fu_3681_p3 when (icmp_ln895_113_reg_4544(0) = '1') else
        select_ln443_25_reg_4469;
    select_ln461_20_fu_3434_p3 <=
        select_ln443_20_fu_3232_p3 when (icmp_ln895_119_fu_2086_p2(0) = '1') else
        select_ln443_44_fu_3360_p3;
    select_ln461_21_fu_3917_p3 <=
        select_ln443_21_fu_3758_p3 when (icmp_ln895_120_reg_4628(0) = '1') else
        select_ln443_45_fu_3819_p3;
    select_ln461_22_fu_3924_p3 <=
        select_ln443_22_fu_3765_p3 when (icmp_ln895_120_reg_4628(0) = '1') else
        select_ln443_46_reg_4539;
    select_ln461_23_fu_3442_p3 <=
        select_ln443_23_fu_3241_p3 when (icmp_ln895_120_fu_2090_p2(0) = '1') else
        select_ln443_47_fu_3377_p3;
    select_ln461_2_fu_3386_p3 <=
        select_ln443_2_fu_3178_p3 when (icmp_ln895_113_fu_2062_p2(0) = '1') else
        select_ln443_26_fu_3258_p3;
    select_ln461_3_fu_3839_p3 <=
        select_ln443_3_fu_3686_p3 when (icmp_ln895_114_reg_4556(0) = '1') else
        select_ln443_27_fu_3777_p3;
    select_ln461_4_fu_3846_p3 <=
        select_ln443_4_fu_3693_p3 when (icmp_ln895_114_reg_4556(0) = '1') else
        select_ln443_28_reg_4479;
    select_ln461_5_fu_3394_p3 <=
        select_ln443_5_fu_3187_p3 when (icmp_ln895_114_fu_2066_p2(0) = '1') else
        select_ln443_29_fu_3275_p3;
    select_ln461_6_fu_3852_p3 <=
        select_ln443_6_fu_3698_p3 when (icmp_ln895_115_reg_4568(0) = '1') else
        select_ln443_30_fu_3784_p3;
    select_ln461_7_fu_3859_p3 <=
        select_ln443_7_fu_3705_p3 when (icmp_ln895_115_reg_4568(0) = '1') else
        select_ln443_31_reg_4489;
    select_ln461_8_fu_3402_p3 <=
        select_ln443_8_fu_3196_p3 when (icmp_ln895_115_fu_2070_p2(0) = '1') else
        select_ln443_32_fu_3292_p3;
    select_ln461_9_fu_3865_p3 <=
        select_ln443_9_fu_3710_p3 when (icmp_ln895_116_reg_4580(0) = '1') else
        select_ln443_33_fu_3791_p3;
    select_ln461_fu_3826_p3 <=
        select_ln443_fu_3674_p3 when (icmp_ln895_113_reg_4544(0) = '1') else
        select_ln443_24_fu_3770_p3;
    select_ln479_10_fu_4007_p3 <=
        select_ln461_10_fu_3872_p3 when (icmp_ln895_124_fu_2106_p2(0) = '1') else
        select_ln461_22_fu_3924_p3;
    select_ln479_11_fu_4015_p3 <=
        select_ln461_11_reg_4586 when (icmp_ln895_124_fu_2106_p2(0) = '1') else
        select_ln461_23_reg_4634;
    select_ln479_1_fu_3938_p3 <=
        select_ln461_1_fu_3833_p3 when (icmp_ln895_121_fu_2094_p2(0) = '1') else
        select_ln461_13_fu_3885_p3;
    select_ln479_2_fu_3946_p3 <=
        select_ln461_2_reg_4550 when (icmp_ln895_121_fu_2094_p2(0) = '1') else
        select_ln461_14_reg_4598;
    select_ln479_3_fu_3953_p3 <=
        select_ln461_3_fu_3839_p3 when (icmp_ln895_122_fu_2098_p2(0) = '1') else
        select_ln461_15_fu_3891_p3;
    select_ln479_4_fu_3961_p3 <=
        select_ln461_4_fu_3846_p3 when (icmp_ln895_122_fu_2098_p2(0) = '1') else
        select_ln461_16_fu_3898_p3;
    select_ln479_5_fu_3969_p3 <=
        select_ln461_5_reg_4562 when (icmp_ln895_122_fu_2098_p2(0) = '1') else
        select_ln461_17_reg_4610;
    select_ln479_6_fu_3976_p3 <=
        select_ln461_6_fu_3852_p3 when (icmp_ln895_123_fu_2102_p2(0) = '1') else
        select_ln461_18_fu_3904_p3;
    select_ln479_7_fu_3984_p3 <=
        select_ln461_7_fu_3859_p3 when (icmp_ln895_123_fu_2102_p2(0) = '1') else
        select_ln461_19_fu_3911_p3;
    select_ln479_8_fu_3992_p3 <=
        select_ln461_8_reg_4574 when (icmp_ln895_123_fu_2102_p2(0) = '1') else
        select_ln461_20_reg_4622;
    select_ln479_9_fu_3999_p3 <=
        select_ln461_9_fu_3865_p3 when (icmp_ln895_124_fu_2106_p2(0) = '1') else
        select_ln461_21_fu_3917_p3;
    select_ln479_fu_3930_p3 <=
        select_ln461_fu_3826_p3 when (icmp_ln895_121_fu_2094_p2(0) = '1') else
        select_ln461_12_fu_3878_p3;
        sext_ln703_fu_4127_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_fu_4121_p2),13));

    shl_ln_fu_4141_p3 <= (tmp_V_fu_4091_p2 & ap_const_lv6_0);
    t0_V_fu_4098_p3 <= (res_max_bin_theta_t_2_fu_4080_p3 & ap_const_lv2_0);
    tmp_V_fu_4091_p2 <= std_logic_vector(unsigned(res_max_bin_r_t_V_2_fu_4086_p3) + unsigned(ap_const_lv6_1));
    zext_ln703_1_fu_4116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_2_fu_4106_p2),14));
    zext_ln703_2_fu_4131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln703_fu_4127_p1),14));
    zext_ln703_fu_4112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_2_fu_4106_p2),12));
    zext_ln708_fu_4155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_4_fu_4149_p2),22));
end behav;
