Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Fri May 30 02:01:05 2025
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
DPIR-2     Warning   Asynchronous driver check                 291         
TIMING-9   Warning   Unknown CDC Logic                         1           
TIMING-10  Warning   Missing property on synchronizer          1           
TIMING-18  Warning   Missing input or output delay             24          
TIMING-24  Warning   Overridden Max delay datapath only        4           
XDCH-2     Warning   Same min and max delay values on IO port  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.016        0.000                      0                22210        0.012        0.000                      0                22210        0.458        0.000                       0                 11555  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
ftdi_clk                 {0.000 5.000}        10.000          100.000         
sysclk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_sys_clk_mmcm  {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ftdi_clk                       0.286        0.000                      0                  579        0.018        0.000                      0                  579        4.458        0.000                       0                   273  
sysclk_p                                                                                                                                                                   0.750        0.000                       0                     1  
  clk_out1_sys_clk_mmcm        0.016        0.000                      0                21631        0.012        0.000                      0                21631        0.458        0.000                       0                 11281  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                        clk_out1_sys_clk_mmcm  
(none)                 ftdi_clk               clk_out1_sys_clk_mmcm  
(none)                                        ftdi_clk               
(none)                 clk_out1_sys_clk_mmcm  ftdi_clk               


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 ftdi_clk                                      
(none)                                        clk_out1_sys_clk_mmcm  
(none)                                        ftdi_clk               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[0]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.776ns  (logic 5.534ns (71.165%)  route 2.242ns (28.835%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.736     6.653                         ft600_send_recv/CLK
    SLICE_X0Y149         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     6.734 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          2.242     8.976                         ftdi_data_io_IOBUF[0]_inst/T
    E15                  OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      5.453    14.428 r                       ftdi_data_io_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.428                         ftdi_data_io[0]
    E15                                                               r                       ftdi_data_io[0] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.428                           
  -------------------------------------------------------------------
                         slack                                  0.286                           

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[8]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.747ns  (logic 5.535ns (71.447%)  route 2.212ns (28.553%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.736     6.653                         ft600_send_recv/CLK
    SLICE_X0Y149         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     6.734 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          2.212     8.946                         ftdi_data_io_IOBUF[8]_inst/T
    F13                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.454    14.400 r                       ftdi_data_io_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.400                         ftdi_data_io[8]
    F13                                                               r                       ftdi_data_io[8] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.400                           
  -------------------------------------------------------------------
                         slack                                  0.315                           

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[15]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.738ns  (logic 5.559ns (71.832%)  route 2.180ns (28.168%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.736     6.653                         ft600_send_recv/CLK
    SLICE_X0Y149         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     6.734 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          2.180     8.913                         ftdi_data_io_IOBUF[15]_inst/T
    D9                   OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      5.478    14.391 r                       ftdi_data_io_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.391                         ftdi_data_io[15]
    D9                                                                r                       ftdi_data_io[15] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.391                           
  -------------------------------------------------------------------
                         slack                                  0.324                           

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[14]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.705ns  (logic 5.572ns (72.322%)  route 2.133ns (27.678%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.736     6.653                         ft600_send_recv/CLK
    SLICE_X0Y149         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     6.734 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          2.133     8.866                         ftdi_data_io_IOBUF[14]_inst/T
    C8                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.491    14.358 r                       ftdi_data_io_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.358                         ftdi_data_io[14]
    C8                                                                r                       ftdi_data_io[14] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.358                           
  -------------------------------------------------------------------
                         slack                                  0.357                           

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[4]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.887ns  (logic 5.588ns (81.141%)  route 1.299ns (18.859%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.736     6.653                         ft600_send_recv/CLK
    SLICE_X0Y149         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     6.734 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.299     8.033                         ftdi_data_io_IOBUF[4]_inst/T
    B14                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.507    13.540 r                       ftdi_data_io_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.540                         ftdi_data_io[4]
    B14                                                               r                       ftdi_data_io[4] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.540                           
  -------------------------------------------------------------------
                         slack                                  1.175                           

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[9]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.817ns  (logic 5.574ns (81.762%)  route 1.243ns (18.238%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.736     6.653                         ft600_send_recv/CLK
    SLICE_X0Y149         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     6.734 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.243     7.977                         ftdi_data_io_IOBUF[9]_inst/T
    C12                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.493    13.470 r                       ftdi_data_io_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.470                         ftdi_data_io[9]
    C12                                                               r                       ftdi_data_io[9] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.470                           
  -------------------------------------------------------------------
                         slack                                  1.245                           

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[10]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.807ns  (logic 5.596ns (82.198%)  route 1.212ns (17.802%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.736     6.653                         ft600_send_recv/CLK
    SLICE_X0Y149         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     6.734 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.212     7.946                         ftdi_data_io_IOBUF[10]_inst/T
    A12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.515    13.460 r                       ftdi_data_io_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.460                         ftdi_data_io[10]
    A12                                                               r                       ftdi_data_io[10] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.460                           
  -------------------------------------------------------------------
                         slack                                  1.255                           

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[2]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.722ns  (logic 5.596ns (83.242%)  route 1.126ns (16.758%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.736     6.653                         ft600_send_recv/CLK
    SLICE_X0Y149         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     6.734 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.126     7.860                         ftdi_data_io_IOBUF[2]_inst/T
    A15                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.515    13.375 r                       ftdi_data_io_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.375                         ftdi_data_io[2]
    A15                                                               r                       ftdi_data_io[2] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.375                           
  -------------------------------------------------------------------
                         slack                                  1.340                           

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[6]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.650ns  (logic 5.571ns (83.770%)  route 1.079ns (16.230%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.736     6.653                         ft600_send_recv/CLK
    SLICE_X0Y149         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     6.734 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.079     7.813                         ftdi_data_io_IOBUF[6]_inst/T
    D13                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.490    13.303 r                       ftdi_data_io_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.303                         ftdi_data_io[6]
    D13                                                               r                       ftdi_data_io[6] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.303                           
  -------------------------------------------------------------------
                         slack                                  1.412                           

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[1]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.616ns  (logic 5.568ns (84.158%)  route 1.048ns (15.842%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.736     6.653                         ft600_send_recv/CLK
    SLICE_X0Y149         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     6.734 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.048     7.782                         ftdi_data_io_IOBUF[1]_inst/T
    D15                  OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      5.487    13.269 r                       ftdi_data_io_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.269                         ftdi_data_io[1]
    D15                                                               r                       ftdi_data_io[1] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.269                           
  -------------------------------------------------------------------
                         slack                                  1.446                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 ft600_send_recv/reg_ftdi_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_from_ft600_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.059ns (30.256%)  route 0.136ns (69.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      0.655ns (routing 0.001ns, distribution 0.654ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.001ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.655     1.279                         ft600_send_recv/CLK
    SLICE_X0Y129         FDRE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_i_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y129         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.338 r  pblock_1             ft600_send_recv/reg_ftdi_data_i_reg[4]/Q
                         net (fo=1, routed)           0.136     1.474                         reg_ftdi_data_i[4]
    SLICE_X1Y129         FDRE                                         r                       data_from_ft600_r_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.788     1.704                         ftdi_clk_i_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r                       data_from_ft600_r_reg[4]/C
                         clock pessimism             -0.311     1.394                           
    SLICE_X1Y129         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.456                           data_from_ft600_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.456                           
                         arrival time                           1.474                           
  -------------------------------------------------------------------
                         slack                                  0.018                           

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ft600_send_recv/reg_ftdi_data_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_from_ft600_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.058ns (28.431%)  route 0.146ns (71.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      0.655ns (routing 0.001ns, distribution 0.654ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.001ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.655     1.279                         ft600_send_recv/CLK
    SLICE_X0Y129         FDRE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_i_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y129         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.337 r  pblock_1             ft600_send_recv/reg_ftdi_data_i_reg[2]/Q
                         net (fo=1, routed)           0.146     1.483                         reg_ftdi_data_i[2]
    SLICE_X1Y129         FDRE                                         r                       data_from_ft600_r_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.788     1.704                         ftdi_clk_i_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r                       data_from_ft600_r_reg[2]/C
                         clock pessimism             -0.311     1.394                           
    SLICE_X1Y129         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     1.456                           data_from_ft600_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.456                           
                         arrival time                           1.483                           
  -------------------------------------------------------------------
                         slack                                  0.027                           

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.319%)  route 0.063ns (61.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.068ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.431     0.786                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y129         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y129         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.825 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/Q
                         net (fo=7, routed)           0.063     0.887                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]
    SLICE_X2Y128         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.487     1.068                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y128         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.266     0.802                           
    SLICE_X2Y128         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.849    pblock_1               input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.849                           
                         arrival time                           0.887                           
  -------------------------------------------------------------------
                         slack                                  0.039                           

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.581%)  route 0.065ns (62.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.064ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.425     0.780                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y126         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y126         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.819 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.065     0.883                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus2[0]
    SLICE_X2Y128         FDSE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.483     1.064                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y128         FDSE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.266     0.797                           
    SLICE_X2Y128         FDSE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.844    pblock_1               input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.844                           
                         arrival time                           0.883                           
  -------------------------------------------------------------------
                         slack                                  0.039                           

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.707%)  route 0.067ns (63.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.064ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.425     0.780                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y126         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y126         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.819 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.067     0.886                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X2Y128         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.483     1.064                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y128         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.266     0.797                           
    SLICE_X2Y128         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.844    pblock_1               input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.844                           
                         arrival time                           0.886                           
  -------------------------------------------------------------------
                         slack                                  0.041                           

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ft600_send_recv/led_update_counter_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/led_update_counter_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.242%)  route 0.043ns (44.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 6.060 - 5.000 ) 
    Source Clock Delay      (SCD):    0.776ns = ( 5.776 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.001ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.421     5.776                         ft600_send_recv/CLK
    SLICE_X2Y149         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y149         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     5.815 r  pblock_1             ft600_send_recv/led_update_counter_reg[4]/Q
                         net (fo=4, routed)           0.027     5.842                         ft600_send_recv/led_update_counter[4]
    SLICE_X2Y149         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     5.856 r  pblock_1             ft600_send_recv/led_update_counter[4]_i_1/O
                         net (fo=1, routed)           0.016     5.872                         ft600_send_recv/led_update_counter_1[4]
    SLICE_X2Y149         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.480     6.060                         ft600_send_recv/CLK
    SLICE_X2Y149         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.278     5.782                           
    SLICE_X2Y149         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     5.828    pblock_1               ft600_send_recv/led_update_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.828                           
                         arrival time                           5.872                           
  -------------------------------------------------------------------
                         slack                                  0.044                           

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.041ns (37.835%)  route 0.067ns (62.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.068ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.431     0.786                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y129         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y129         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.827 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/Q
                         net (fo=6, routed)           0.067     0.894                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X2Y128         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.487     1.068                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y128         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.266     0.802                           
    SLICE_X2Y128         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.849    pblock_1               input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.849                           
                         arrival time                           0.894                           
  -------------------------------------------------------------------
                         slack                                  0.045                           

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 input_memory_fifo/hold_mem_rd_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/hold_mem_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.367%)  route 0.044ns (44.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.435ns (routing 0.000ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.435     0.790                         input_memory_fifo/CLK
    SLICE_X3Y136         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y136         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.829 r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[4]/Q
                         net (fo=5, routed)           0.029     0.857                         input_memory_fifo/hold_mem_rd_addr_reg_n_0_[4]
    SLICE_X3Y136         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.872 r  pblock_1             input_memory_fifo/hold_mem_rd_addr[4]_i_1/O
                         net (fo=1, routed)           0.015     0.887                         input_memory_fifo/hold_mem_rd_addr[4]_i_1_n_0
    SLICE_X3Y136         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.496     1.076                         input_memory_fifo/CLK
    SLICE_X3Y136         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[4]/C
                         clock pessimism             -0.280     0.796                           
    SLICE_X3Y136         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.842    pblock_1               input_memory_fifo/hold_mem_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.842                           
                         arrival time                           0.887                           
  -------------------------------------------------------------------
                         slack                                  0.046                           

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ft600_send_recv/led_update_counter_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/led_update_counter_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.342%)  route 0.045ns (45.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns = ( 6.057 - 5.000 ) 
    Source Clock Delay      (SCD):    0.772ns = ( 5.772 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.417     5.772                         ft600_send_recv/CLK
    SLICE_X2Y148         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y148         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     5.811 r  pblock_1             ft600_send_recv/led_update_counter_reg[13]/Q
                         net (fo=3, routed)           0.029     5.839                         ft600_send_recv/led_update_counter[13]
    SLICE_X2Y148         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     5.853 r  pblock_1             ft600_send_recv/led_update_counter[14]_i_1/O
                         net (fo=1, routed)           0.016     5.869                         ft600_send_recv/led_update_counter_1[14]
    SLICE_X2Y148         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.476     6.057                         ft600_send_recv/CLK
    SLICE_X2Y148         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.279     5.778                           
    SLICE_X2Y148         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     5.824    pblock_1               ft600_send_recv/led_update_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.824                           
                         arrival time                           5.869                           
  -------------------------------------------------------------------
                         slack                                  0.046                           

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ft600_send_recv/reg_ftdi_data_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_from_ft600_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.058ns (26.009%)  route 0.165ns (73.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      0.655ns (routing 0.001ns, distribution 0.654ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.001ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.655     1.279                         ft600_send_recv/CLK
    SLICE_X0Y129         FDRE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_i_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y129         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.337 r  pblock_1             ft600_send_recv/reg_ftdi_data_i_reg[6]/Q
                         net (fo=1, routed)           0.165     1.502                         reg_ftdi_data_i[6]
    SLICE_X1Y129         FDRE                                         r                       data_from_ft600_r_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.788     1.704                         ftdi_clk_i_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r                       data_from_ft600_r_reg[6]/C
                         clock pessimism             -0.311     1.394                           
    SLICE_X1Y129         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.456                           data_from_ft600_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.456                           
                         arrival time                           1.502                           
  -------------------------------------------------------------------
                         slack                                  0.046                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ftdi_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y25  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y26  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y26  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y29  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y30  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y32  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y62  ftdi_clk_i_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y25  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y25  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y26  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y26  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y26  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y26  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y25  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y25  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y26  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y26  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y26  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y26  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  clk_out1_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 1.530ns (82.246%)  route 0.330ns (17.754%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 5.407 - 2.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.715ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.649ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.763     3.081                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/clk_out1
    SLICE_X16Y126        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X16Y126        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.161 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/Q
                         net (fo=18, routed)          0.330     3.491                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/B[16]
    DSP48E2_X2Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     3.642 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     3.642                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X2Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     3.715 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     3.715                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X2Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[16])
                                                      0.609     4.324 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER_INST/V[16]
                         net (fo=1, routed)           0.000     4.324                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER.V<16>
    DSP48E2_X2Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[16]_V_DATA[16])
                                                      0.046     4.370 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA_INST/V_DATA[16]
                         net (fo=1, routed)           0.000     4.370                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA.V_DATA<16>
    DSP48E2_X2Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[16]_ALU_OUT[16])
                                                      0.571     4.941 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     4.941                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU.ALU_OUT<16>
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.558     5.407                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/CLK
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.416     4.991                           
                         clock uncertainty           -0.049     4.942                           
    DSP48E2_X2Y50        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.015     4.957    pblock_1               gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.957                           
                         arrival time                          -4.941                           
  -------------------------------------------------------------------
                         slack                                  0.016                           

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 1.530ns (82.246%)  route 0.330ns (17.754%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 5.407 - 2.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.715ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.649ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.763     3.081                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/clk_out1
    SLICE_X16Y126        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X16Y126        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.161 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/Q
                         net (fo=18, routed)          0.330     3.491                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/B[16]
    DSP48E2_X2Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     3.642 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     3.642                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X2Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     3.715 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     3.715                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X2Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[17])
                                                      0.609     4.324 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER_INST/V[17]
                         net (fo=1, routed)           0.000     4.324                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER.V<17>
    DSP48E2_X2Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[17]_V_DATA[17])
                                                      0.046     4.370 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA_INST/V_DATA[17]
                         net (fo=1, routed)           0.000     4.370                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA.V_DATA<17>
    DSP48E2_X2Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[17]_ALU_OUT[17])
                                                      0.571     4.941 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     4.941                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.558     5.407                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/CLK
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.416     4.991                           
                         clock uncertainty           -0.049     4.942                           
    DSP48E2_X2Y50        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.015     4.957    pblock_1               gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.957                           
                         arrival time                          -4.941                           
  -------------------------------------------------------------------
                         slack                                  0.016                           

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 1.530ns (82.246%)  route 0.330ns (17.754%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 5.407 - 2.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.715ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.649ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.763     3.081                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/clk_out1
    SLICE_X16Y126        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X16Y126        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.161 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/Q
                         net (fo=18, routed)          0.330     3.491                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/B[16]
    DSP48E2_X2Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     3.642 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     3.642                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X2Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     3.715 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     3.715                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X2Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[18])
                                                      0.609     4.324 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER_INST/V[18]
                         net (fo=1, routed)           0.000     4.324                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER.V<18>
    DSP48E2_X2Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[18]_V_DATA[18])
                                                      0.046     4.370 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA_INST/V_DATA[18]
                         net (fo=1, routed)           0.000     4.370                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA.V_DATA<18>
    DSP48E2_X2Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[18]_ALU_OUT[18])
                                                      0.571     4.941 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     4.941                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.558     5.407                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/CLK
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.416     4.991                           
                         clock uncertainty           -0.049     4.942                           
    DSP48E2_X2Y50        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.015     4.957    pblock_1               gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.957                           
                         arrival time                          -4.941                           
  -------------------------------------------------------------------
                         slack                                  0.016                           

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 1.530ns (82.246%)  route 0.330ns (17.754%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 5.407 - 2.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.715ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.649ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.763     3.081                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/clk_out1
    SLICE_X16Y126        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X16Y126        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.161 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/Q
                         net (fo=18, routed)          0.330     3.491                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/B[16]
    DSP48E2_X2Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     3.642 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     3.642                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X2Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     3.715 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     3.715                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X2Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[19])
                                                      0.609     4.324 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     4.324                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER.V<19>
    DSP48E2_X2Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     4.370 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     4.370                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA.V_DATA<19>
    DSP48E2_X2Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     4.941 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.941                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.558     5.407                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/CLK
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.416     4.991                           
                         clock uncertainty           -0.049     4.942                           
    DSP48E2_X2Y50        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[19])
                                                      0.015     4.957    pblock_1               gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.957                           
                         arrival time                          -4.941                           
  -------------------------------------------------------------------
                         slack                                  0.016                           

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[20]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 1.530ns (82.246%)  route 0.330ns (17.754%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 5.407 - 2.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.715ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.649ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.763     3.081                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/clk_out1
    SLICE_X16Y126        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X16Y126        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.161 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/Q
                         net (fo=18, routed)          0.330     3.491                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/B[16]
    DSP48E2_X2Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     3.642 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     3.642                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X2Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     3.715 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     3.715                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X2Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[20])
                                                      0.609     4.324 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER_INST/V[20]
                         net (fo=1, routed)           0.000     4.324                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER.V<20>
    DSP48E2_X2Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[20]_V_DATA[20])
                                                      0.046     4.370 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA_INST/V_DATA[20]
                         net (fo=1, routed)           0.000     4.370                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA.V_DATA<20>
    DSP48E2_X2Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[20]_ALU_OUT[20])
                                                      0.571     4.941 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     4.941                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU.ALU_OUT<20>
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[20]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.558     5.407                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/CLK
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.416     4.991                           
                         clock uncertainty           -0.049     4.942                           
    DSP48E2_X2Y50        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[20])
                                                      0.015     4.957    pblock_1               gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.957                           
                         arrival time                          -4.941                           
  -------------------------------------------------------------------
                         slack                                  0.016                           

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[21]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 1.530ns (82.246%)  route 0.330ns (17.754%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 5.407 - 2.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.715ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.649ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.763     3.081                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/clk_out1
    SLICE_X16Y126        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X16Y126        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.161 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/Q
                         net (fo=18, routed)          0.330     3.491                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/B[16]
    DSP48E2_X2Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     3.642 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     3.642                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X2Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     3.715 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     3.715                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X2Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[21])
                                                      0.609     4.324 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER_INST/V[21]
                         net (fo=1, routed)           0.000     4.324                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER.V<21>
    DSP48E2_X2Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[21]_V_DATA[21])
                                                      0.046     4.370 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA_INST/V_DATA[21]
                         net (fo=1, routed)           0.000     4.370                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA.V_DATA<21>
    DSP48E2_X2Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[21]_ALU_OUT[21])
                                                      0.571     4.941 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     4.941                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU.ALU_OUT<21>
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[21]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.558     5.407                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/CLK
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.416     4.991                           
                         clock uncertainty           -0.049     4.942                           
    DSP48E2_X2Y50        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[21])
                                                      0.015     4.957    pblock_1               gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.957                           
                         arrival time                          -4.941                           
  -------------------------------------------------------------------
                         slack                                  0.016                           

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[22]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 1.530ns (82.246%)  route 0.330ns (17.754%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 5.407 - 2.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.715ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.649ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.763     3.081                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/clk_out1
    SLICE_X16Y126        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X16Y126        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.161 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/Q
                         net (fo=18, routed)          0.330     3.491                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/B[16]
    DSP48E2_X2Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     3.642 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     3.642                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X2Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     3.715 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     3.715                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X2Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[22])
                                                      0.609     4.324 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     4.324                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER.V<22>
    DSP48E2_X2Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     4.370 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     4.370                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA.V_DATA<22>
    DSP48E2_X2Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     4.941 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     4.941                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU.ALU_OUT<22>
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[22]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.558     5.407                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/CLK
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.416     4.991                           
                         clock uncertainty           -0.049     4.942                           
    DSP48E2_X2Y50        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[22])
                                                      0.015     4.957    pblock_1               gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.957                           
                         arrival time                          -4.941                           
  -------------------------------------------------------------------
                         slack                                  0.016                           

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[23]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 1.530ns (82.246%)  route 0.330ns (17.754%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 5.407 - 2.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.715ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.649ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.763     3.081                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/clk_out1
    SLICE_X16Y126        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X16Y126        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.161 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/Q
                         net (fo=18, routed)          0.330     3.491                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/B[16]
    DSP48E2_X2Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     3.642 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     3.642                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X2Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     3.715 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     3.715                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X2Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[23])
                                                      0.609     4.324 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     4.324                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER.V<23>
    DSP48E2_X2Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     4.370 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     4.370                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA.V_DATA<23>
    DSP48E2_X2Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     4.941 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     4.941                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU.ALU_OUT<23>
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[23]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.558     5.407                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/CLK
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.416     4.991                           
                         clock uncertainty           -0.049     4.942                           
    DSP48E2_X2Y50        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[23])
                                                      0.015     4.957    pblock_1               gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.957                           
                         arrival time                          -4.941                           
  -------------------------------------------------------------------
                         slack                                  0.016                           

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[24]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 1.530ns (82.246%)  route 0.330ns (17.754%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 5.407 - 2.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.715ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.649ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.763     3.081                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/clk_out1
    SLICE_X16Y126        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X16Y126        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.161 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/Q
                         net (fo=18, routed)          0.330     3.491                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/B[16]
    DSP48E2_X2Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     3.642 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     3.642                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X2Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     3.715 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     3.715                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X2Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[24])
                                                      0.609     4.324 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER_INST/V[24]
                         net (fo=1, routed)           0.000     4.324                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER.V<24>
    DSP48E2_X2Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[24]_V_DATA[24])
                                                      0.046     4.370 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA_INST/V_DATA[24]
                         net (fo=1, routed)           0.000     4.370                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA.V_DATA<24>
    DSP48E2_X2Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[24]_ALU_OUT[24])
                                                      0.571     4.941 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     4.941                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU.ALU_OUT<24>
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[24]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.558     5.407                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/CLK
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.416     4.991                           
                         clock uncertainty           -0.049     4.942                           
    DSP48E2_X2Y50        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[24])
                                                      0.015     4.957    pblock_1               gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.957                           
                         arrival time                          -4.941                           
  -------------------------------------------------------------------
                         slack                                  0.016                           

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[25]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_sys_clk_mmcm rise@2.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 1.530ns (82.246%)  route 0.330ns (17.754%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 5.407 - 2.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.715ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.649ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.763     3.081                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/clk_out1
    SLICE_X16Y126        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X16Y126        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.161 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/a_reg[15]/Q
                         net (fo=18, routed)          0.330     3.491                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/B[16]
    DSP48E2_X2Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     3.642 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     3.642                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X2Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     3.715 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     3.715                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X2Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[25])
                                                      0.609     4.324 f  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER_INST/V[25]
                         net (fo=1, routed)           0.000     4.324                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_MULTIPLIER.V<25>
    DSP48E2_X2Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[25]_V_DATA[25])
                                                      0.046     4.370 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA_INST/V_DATA[25]
                         net (fo=1, routed)           0.000     4.370                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_M_DATA.V_DATA<25>
    DSP48E2_X2Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[25]_ALU_OUT[25])
                                                      0.571     4.941 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     4.941                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_ALU.ALU_OUT<25>
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/ALU_OUT[25]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.000     2.000 r                       
    D19                                               0.000     2.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     2.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.558     5.407                         gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/CLK
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.416     4.991                           
                         clock uncertainty           -0.049     4.942                           
    DSP48E2_X2Y50        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[25])
                                                      0.015     4.957    pblock_1               gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub/mult0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.957                           
                         arrival time                          -4.941                           
  -------------------------------------------------------------------
                         slack                                  0.016                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 gen_image_statistics.image_statistics_core/laplacian_core/pixel_7_shift_reg/shift_reg_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/pixel_7_shift_reg/shift_reg_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.058ns (38.411%)  route 0.093ns (61.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    3.400ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Net Delay (Source):      1.552ns (routing 0.649ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.715ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.552     3.400                         gen_image_statistics.image_statistics_core/laplacian_core/pixel_7_shift_reg/clk_out1
    SLICE_X26Y125        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/pixel_7_shift_reg/shift_reg_reg[3][2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X26Y125        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.458 r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/pixel_7_shift_reg/shift_reg_reg[3][2]/Q
                         net (fo=1, routed)           0.093     3.551                         gen_image_statistics.image_statistics_core/laplacian_core/pixel_7_shift_reg/p_3_out[3]
    SLICE_X27Y125        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/pixel_7_shift_reg/shift_reg_reg[3][3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.744     3.062                         gen_image_statistics.image_statistics_core/laplacian_core/pixel_7_shift_reg/clk_out1
    SLICE_X27Y125        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/pixel_7_shift_reg/shift_reg_reg[3][3]/C
                         clock pessimism              0.416     3.477                           
    SLICE_X27Y125        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.539    pblock_1               gen_image_statistics.image_statistics_core/laplacian_core/pixel_7_shift_reg/shift_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -3.539                           
                         arrival time                           3.551                           
  -------------------------------------------------------------------
                         slack                                  0.012                           

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.059ns (37.347%)  route 0.099ns (62.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.085ns
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Net Delay (Source):      1.548ns (routing 0.649ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.715ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.548     3.396                         lossy_comp_core/core_2/quantizer/quantization_table/clk_out1
    SLICE_X2Y172         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y172         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.455 r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/Q
                         net (fo=28, routed)          0.099     3.554                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/ADDRD3
    SLICE_X1Y171         RAMS32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD/ADR3
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.767     3.085                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/WCLK
    SLICE_X1Y171         RAMS32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD/CLK
                         clock pessimism              0.367     3.451                           
    SLICE_X1Y171         RAMS32 (Hold_D5LUT_SLICEM_CLK_ADR3)
                                                      0.091     3.542    pblock_1               lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD
  -------------------------------------------------------------------
                         required time                         -3.542                           
                         arrival time                           3.554                           
  -------------------------------------------------------------------
                         slack                                  0.012                           

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.059ns (37.347%)  route 0.099ns (62.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.085ns
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Net Delay (Source):      1.548ns (routing 0.649ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.715ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.548     3.396                         lossy_comp_core/core_2/quantizer/quantization_table/clk_out1
    SLICE_X2Y172         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y172         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.455 r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/Q
                         net (fo=28, routed)          0.099     3.554                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/ADDRD3
    SLICE_X1Y171         RAMS32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD_D1/ADR3
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.767     3.085                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/WCLK
    SLICE_X1Y171         RAMS32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD_D1/CLK
                         clock pessimism              0.367     3.451                           
    SLICE_X1Y171         RAMS32 (Hold_D6LUT_SLICEM_CLK_ADR3)
                                                      0.091     3.542    pblock_1               lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.542                           
                         arrival time                           3.554                           
  -------------------------------------------------------------------
                         slack                                  0.012                           

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_0/col_dct/layer_3_delay/shift_reg_reg[41][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            lossy_comp_core/core_0/col_dct/data_o_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      1.532ns (routing 0.649ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.715ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.532     3.380                         lossy_comp_core/core_0/col_dct/layer_3_delay/clk_out1
    SLICE_X26Y152        FDCE                                         r  pblock_1             lossy_comp_core/core_0/col_dct/layer_3_delay/shift_reg_reg[41][1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X26Y152        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.438 r  pblock_1             lossy_comp_core/core_0/col_dct/layer_3_delay/shift_reg_reg[41][1]/Q
                         net (fo=1, routed)           0.067     3.505                         lossy_comp_core/core_0/col_dct/layer_3_delay_n_16
    SLICE_X26Y153        FDCE                                         r  pblock_1             lossy_comp_core/core_0/col_dct/data_o_reg[65]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.746     3.064                         lossy_comp_core/core_0/col_dct/clk_out1
    SLICE_X26Y153        FDCE                                         r  pblock_1             lossy_comp_core/core_0/col_dct/data_o_reg[65]/C
                         clock pessimism              0.366     3.430                           
    SLICE_X26Y153        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.492    pblock_1               lossy_comp_core/core_0/col_dct/data_o_reg[65]
  -------------------------------------------------------------------
                         required time                         -3.492                           
                         arrival time                           3.505                           
  -------------------------------------------------------------------
                         slack                                  0.013                           

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_0/quantizer/data_reg/shift_reg_reg[82][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            lossy_comp_core/core_0/quantizer/data_reg/shift_reg_reg[82][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.088%)  route 0.111ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Net Delay (Source):      1.531ns (routing 0.649ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.715ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.531     3.379                         lossy_comp_core/core_0/quantizer/data_reg/clk_out1
    SLICE_X6Y161         FDCE                                         r  pblock_1             lossy_comp_core/core_0/quantizer/data_reg/shift_reg_reg[82][2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y161         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     3.439 r  pblock_1             lossy_comp_core/core_0/quantizer/data_reg/shift_reg_reg[82][2]/Q
                         net (fo=1, routed)           0.111     3.550                         lossy_comp_core/core_0/quantizer/data_reg/p_82_out[3]
    SLICE_X8Y161         FDCE                                         r  pblock_1             lossy_comp_core/core_0/quantizer/data_reg/shift_reg_reg[82][3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.741     3.059                         lossy_comp_core/core_0/quantizer/data_reg/clk_out1
    SLICE_X8Y161         FDCE                                         r  pblock_1             lossy_comp_core/core_0/quantizer/data_reg/shift_reg_reg[82][3]/C
                         clock pessimism              0.416     3.474                           
    SLICE_X8Y161         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.536    pblock_1               lossy_comp_core/core_0/quantizer/data_reg/shift_reg_reg[82][3]
  -------------------------------------------------------------------
                         required time                         -3.536                           
                         arrival time                           3.550                           
  -------------------------------------------------------------------
                         slack                                  0.014                           

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_0/col_dct/layer_3_delay/shift_reg_reg[46][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            lossy_comp_core/core_0/col_dct/data_o_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      1.532ns (routing 0.649ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.715ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.532     3.380                         lossy_comp_core/core_0/col_dct/layer_3_delay/clk_out1
    SLICE_X26Y152        FDCE                                         r  pblock_1             lossy_comp_core/core_0/col_dct/layer_3_delay/shift_reg_reg[46][1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X26Y152        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.438 r  pblock_1             lossy_comp_core/core_0/col_dct/layer_3_delay/shift_reg_reg[46][1]/Q
                         net (fo=1, routed)           0.068     3.506                         lossy_comp_core/core_0/col_dct/layer_3_delay_n_11
    SLICE_X26Y153        FDCE                                         r  pblock_1             lossy_comp_core/core_0/col_dct/data_o_reg[70]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.746     3.064                         lossy_comp_core/core_0/col_dct/clk_out1
    SLICE_X26Y153        FDCE                                         r  pblock_1             lossy_comp_core/core_0/col_dct/data_o_reg[70]/C
                         clock pessimism              0.366     3.430                           
    SLICE_X26Y153        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.492    pblock_1               lossy_comp_core/core_0/col_dct/data_o_reg[70]
  -------------------------------------------------------------------
                         required time                         -3.492                           
                         arrival time                           3.506                           
  -------------------------------------------------------------------
                         slack                                  0.014                           

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/data_o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.059ns (31.892%)  route 0.126ns (68.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Net Delay (Source):      1.541ns (routing 0.649ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.715ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.541     3.389                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X3Y123         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y123         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.448 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.126     3.574                         input_memory_fifo/fifo_data_o[30]
    SLICE_X2Y124         FDCE                                         r  pblock_1             input_memory_fifo/data_o_reg[30]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.764     3.082                         input_memory_fifo/clk_out1
    SLICE_X2Y124         FDCE                                         r  pblock_1             input_memory_fifo/data_o_reg[30]/C
                         clock pessimism              0.416     3.497                           
    SLICE_X2Y124         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     3.559    pblock_1               input_memory_fifo/data_o_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.559                           
                         arrival time                           3.574                           
  -------------------------------------------------------------------
                         slack                                  0.015                           

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/gen_subsample.input_sipo_reg/gen_shift_reg.data_x_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            lossy_comp_core/core_2/gen_subsample.input_sipo_reg/data_o_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.058ns (37.196%)  route 0.098ns (62.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Net Delay (Source):      1.538ns (routing 0.649ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.715ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.538     3.386                         lossy_comp_core/core_2/gen_subsample.input_sipo_reg/clk_out1
    SLICE_X26Y157        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_subsample.input_sipo_reg/gen_shift_reg.data_x_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X26Y157        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.444 r  pblock_1             lossy_comp_core/core_2/gen_subsample.input_sipo_reg/gen_shift_reg.data_x_reg[21]/Q
                         net (fo=2, routed)           0.098     3.542                         lossy_comp_core/core_2/gen_subsample.input_sipo_reg/data_x[21]
    SLICE_X27Y157        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_subsample.input_sipo_reg/data_o_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.732     3.050                         lossy_comp_core/core_2/gen_subsample.input_sipo_reg/clk_out1
    SLICE_X27Y157        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_subsample.input_sipo_reg/data_o_reg[21]/C
                         clock pessimism              0.416     3.465                           
    SLICE_X27Y157        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.527    pblock_1               lossy_comp_core/core_2/gen_subsample.input_sipo_reg/data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.527                           
                         arrival time                           3.542                           
  -------------------------------------------------------------------
                         slack                                  0.015                           

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[29][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[29][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.312%)  route 0.070ns (54.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.067ns
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Net Delay (Source):      1.536ns (routing 0.649ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.715ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.536     3.384                         lossy_comp_core/core_2/row_dct/layer_2_delay/clk_out1
    SLICE_X8Y173         FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[29][0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X8Y173         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.442 r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[29][0]/Q
                         net (fo=1, routed)           0.070     3.512                         lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg_n_0_[29][0]
    SLICE_X8Y175         FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[29][1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.749     3.067                         lossy_comp_core/core_2/row_dct/layer_2_delay/clk_out1
    SLICE_X8Y175         FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[29][1]/C
                         clock pessimism              0.368     3.435                           
    SLICE_X8Y175         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.497    pblock_1               lossy_comp_core/core_2/row_dct/layer_2_delay/shift_reg_reg[29][1]
  -------------------------------------------------------------------
                         required time                         -3.497                           
                         arrival time                           3.512                           
  -------------------------------------------------------------------
                         slack                                  0.016                           

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/pixel_transpose/pixel_bank_0_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            lossy_comp_core/core_2/pixel_transpose/pixel_bank_0_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.080ns (47.910%)  route 0.087ns (52.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Net Delay (Source):      1.553ns (routing 0.649ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.715ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.553     3.401                         lossy_comp_core/core_2/pixel_transpose/clk_out1
    SLICE_X25Y178        FDCE                                         r  pblock_1             lossy_comp_core/core_2/pixel_transpose/pixel_bank_0_reg[111]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X25Y178        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.459 r  pblock_1             lossy_comp_core/core_2/pixel_transpose/pixel_bank_0_reg[111]/Q
                         net (fo=2, routed)           0.065     3.524                         lossy_comp_core/core_2/pixel_transpose/in4[39]
    SLICE_X24Y178        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     3.546 r  pblock_1             lossy_comp_core/core_2/pixel_transpose/pixel_bank_0[39]_i_1__1/O
                         net (fo=1, routed)           0.022     3.568                         lossy_comp_core/core_2/pixel_transpose/pixel_bank_0[39]_i_1__1_n_0
    SLICE_X24Y178        FDCE                                         r  pblock_1             lossy_comp_core/core_2/pixel_transpose/pixel_bank_0_reg[39]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.759     3.077                         lossy_comp_core/core_2/pixel_transpose/clk_out1
    SLICE_X24Y178        FDCE                                         r  pblock_1             lossy_comp_core/core_2/pixel_transpose/pixel_bank_0_reg[39]/C
                         clock pessimism              0.416     3.492                           
    SLICE_X24Y178        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.552    pblock_1               lossy_comp_core/core_2/pixel_transpose/pixel_bank_0_reg[39]
  -------------------------------------------------------------------
                         required time                         -3.552                           
                         arrival time                           3.568                           
  -------------------------------------------------------------------
                         slack                                  0.016                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_mmcm
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.000       0.645      RAMB36_X0Y25   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.000       0.645      RAMB36_X0Y29   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.000       0.645      RAMB36_X0Y30   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.000       0.645      RAMB36_X0Y31   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.000       0.645      RAMB36_X0Y32   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         2.000       0.710      BUFGCE_X0Y81   clocking_gen.sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         2.000       0.929      MMCM_X0Y3      clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         2.000       0.936      SLICE_X10Y122  gen_image_statistics.image_statistics_core/gradient_core/SRLC32E_inst/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         2.000       0.936      SLICE_X21Y121  gen_image_statistics.image_statistics_core/laplacian_core/SRLC32E_inst/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         2.000       0.936      SLICE_X15Y121  gen_image_statistics.image_statistics_core/statistics_core_gradient/var_valid_delay/shift_reg_reg[0][3]_srl4_gen_image_statistics.image_statistics_core_statistics_core_laplacian_var_valid_delay_shift_reg_reg_c_13/CLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y25   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y25   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y29   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y29   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y30   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y30   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y31   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y31   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y32   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y32   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y25   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y25   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y29   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y29   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y30   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y30   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y31   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y31   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y32   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y32   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.354ns  (logic 0.637ns (11.889%)  route 4.718ns (88.111%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.543ns (routing 0.649ns, distribution 0.894ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        4.556     5.070                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X4Y121         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.192 r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/output_memory_i_1/O
                         net (fo=2, routed)           0.162     5.354                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X4Y121         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.543     3.392                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X4Y121         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.432ns  (logic 0.200ns (8.205%)  route 2.233ns (91.795%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.087ns (routing 0.442ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        2.174     2.324                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X4Y121         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     2.374 r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/output_memory_i_1/O
                         net (fo=2, routed)           0.059     2.432                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X4Y121         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.087     1.758                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X4Y121         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay          5505 Endpoints
Min Delay          5505 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.245ns  (logic 0.081ns (33.003%)  route 0.164ns (66.997%))
  Logic Levels:           0  
  Clock Path Skew:        1.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.757ns (routing 0.001ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.649ns, distribution 0.897ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.757     1.674                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y121         FDSE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y121         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.755 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=37, routed)          0.164     1.919                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X2Y122         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.546     3.394                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X2Y122         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_recieve_o_reg/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_memory/reciever_ready_wr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.919ns  (logic 0.081ns (8.817%)  route 0.838ns (91.183%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    1.653ns = ( 6.653 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.736ns (routing 0.001ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.649ns, distribution 0.878ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.736     6.653                         ft600_send_recv/CLK
    SLICE_X0Y149         FDCE                                         r  pblock_1             ft600_send_recv/ready_to_recieve_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.734 r  pblock_1             ft600_send_recv/ready_to_recieve_o_reg/Q
                         net (fo=71, routed)          0.838     7.571                         output_memory/enb
    SLICE_X2Y159         FDRE                                         r  pblock_1             output_memory/reciever_ready_wr_clk_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.527     3.376                         output_memory/clk_out1
    SLICE_X2Y159         FDRE                                         r  pblock_1             output_memory/reciever_ready_wr_clk_reg/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_out0_carry_i_17/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.305ns  (logic 0.145ns (4.388%)  route 3.160ns (95.612%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.649ns, distribution 0.901ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     1.647                         ft600_send_recv/CLK
    SLICE_X2Y151         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y151         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.728 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.702     2.431                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.467 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     3.690                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.718 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.234     4.952                         ft600_send_recv_n_11
    SLICE_X20Y119        FDCE                                         f                       adder_out0_carry_i_17/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.550     3.399                         clk_x
    SLICE_X20Y119        FDCE                                         r                       adder_out0_carry_i_17/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_out0_carry_i_17__0/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.283ns  (logic 0.145ns (4.417%)  route 3.138ns (95.583%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.649ns, distribution 0.894ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     1.647                         ft600_send_recv/CLK
    SLICE_X2Y151         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y151         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.728 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.702     2.431                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.467 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     3.690                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.718 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.212     4.930                         ft600_send_recv_n_11
    SLICE_X14Y119        FDCE                                         f                       adder_out0_carry_i_17__0/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.543     3.392                         clk_x
    SLICE_X14Y119        FDCE                                         r                       adder_out0_carry_i_17__0/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/RSTCTRL
                            (rising edge-triggered cell DSP_ALU clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.277ns  (logic 0.145ns (4.425%)  route 3.132ns (95.575%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.649ns, distribution 0.920ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     1.647                         ft600_send_recv/CLK
    SLICE_X2Y151         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y151         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.728 r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.702     2.431                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.467 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     3.690                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.718 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.206     4.924                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/RSTCTRL
    DSP48E2_X4Y50        DSP_ALU                                      r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/RSTCTRL
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.569     3.418                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y50        DSP_ALU                                      r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/CLK

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/RSTCTRL
                            (rising edge-triggered cell DSP_ALU clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.275ns  (logic 0.145ns (4.428%)  route 3.130ns (95.572%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.649ns, distribution 0.921ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     1.647                         ft600_send_recv/CLK
    SLICE_X2Y151         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y151         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.728 r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.702     2.431                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.467 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     3.690                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.718 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.204     4.922                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/RSTCTRL
    DSP48E2_X4Y49        DSP_ALU                                      r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/RSTCTRL
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.570     3.419                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y49        DSP_ALU                                      r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/CLK

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/RSTINMODE
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.235ns  (logic 0.145ns (4.482%)  route 3.090ns (95.518%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.649ns, distribution 0.921ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     1.647                         ft600_send_recv/CLK
    SLICE_X2Y151         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y151         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.728 r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.702     2.431                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.467 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     3.690                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.718 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.164     4.882                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/RSTINMODE
    DSP48E2_X4Y49        DSP_PREADD_DATA                              r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/RSTINMODE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.570     3.419                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y49        DSP_PREADD_DATA                              r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/RSTB
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.235ns  (logic 0.145ns (4.482%)  route 3.090ns (95.518%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.649ns, distribution 0.921ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     1.647                         ft600_send_recv/CLK
    SLICE_X2Y151         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y151         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.728 r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.702     2.431                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.467 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     3.690                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.718 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.164     4.882                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/RSTB
    DSP48E2_X4Y49        DSP_A_B_DATA                                 r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/RSTB
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.570     3.419                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y49        DSP_A_B_DATA                                 r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/RSTD
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.235ns  (logic 0.145ns (4.482%)  route 3.090ns (95.518%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.649ns, distribution 0.921ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     1.647                         ft600_send_recv/CLK
    SLICE_X2Y151         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y151         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.728 r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.702     2.431                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.467 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     3.690                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.718 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.164     4.882                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/RSTD
    DSP48E2_X4Y49        DSP_PREADD_DATA                              r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/RSTD
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.570     3.419                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y49        DSP_PREADD_DATA                              r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/RSTINMODE
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.234ns  (logic 0.145ns (4.483%)  route 3.089ns (95.517%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.649ns, distribution 0.920ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     1.647                         ft600_send_recv/CLK
    SLICE_X2Y151         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y151         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.728 r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.702     2.431                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.467 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     3.690                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.718 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.163     4.881                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/RSTINMODE
    DSP48E2_X4Y50        DSP_PREADD_DATA                              r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/RSTINMODE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.569     3.418                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y50        DSP_PREADD_DATA                              r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.041ns (38.472%)  route 0.066ns (61.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.442ns, distribution 0.648ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.425     0.780                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y121         FDSE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y121         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.821 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=37, routed)          0.066     0.886                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X2Y122         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.090     1.761                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X2Y122         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.430ns (routing 0.000ns, distribution 0.430ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.442ns, distribution 0.643ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.430     0.785                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y128         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y128         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.824 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.081     0.905                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X3Y128         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.085     1.756                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y128         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.967%)  route 0.083ns (68.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.430ns (routing 0.000ns, distribution 0.430ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.442ns, distribution 0.638ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.430     0.785                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y128         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y128         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.824 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.083     0.907                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X3Y130         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.080     1.751                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y130         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.442ns, distribution 0.643ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.431     0.786                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y126         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y126         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.825 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.092     0.917                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X3Y126         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.085     1.756                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y126         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.442ns, distribution 0.639ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.431     0.786                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y126         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y126         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.826 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.104     0.930                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X3Y125         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.081     1.752                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y125         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.040ns (27.027%)  route 0.108ns (72.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.430ns (routing 0.000ns, distribution 0.430ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.442ns, distribution 0.638ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.430     0.785                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y128         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y128         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.825 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.108     0.933                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X3Y130         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.080     1.751                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y130         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.441ns (routing 0.000ns, distribution 0.441ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.442ns, distribution 0.639ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.441     0.796                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X4Y129         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y129         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.835 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.104     0.939                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X4Y130         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.081     1.752                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y130         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.441ns (routing 0.000ns, distribution 0.441ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.442ns, distribution 0.641ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.441     0.796                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X4Y129         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y129         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.835 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.110     0.945                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X4Y130         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.083     1.754                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y130         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.039ns (16.883%)  route 0.192ns (83.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.442ns, distribution 0.639ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.426     0.781                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y129         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y129         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.820 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.192     1.012                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X3Y129         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.081     1.752                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y129         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.041ns (17.904%)  route 0.188ns (82.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.430ns (routing 0.000ns, distribution 0.430ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.442ns, distribution 0.643ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.430     0.785                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y128         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y128         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.826 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.188     1.014                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X3Y128         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.085     1.756                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y128         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.397ns  (logic 0.637ns (11.795%)  route 4.760ns (88.205%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.671ns (routing 0.001ns, distribution 0.670ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        4.556     5.070                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X4Y121         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.192 r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/output_memory_i_1/O
                         net (fo=2, routed)           0.204     5.397                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y121         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.671     1.295                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y121         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.454ns  (logic 0.200ns (8.134%)  route 2.254ns (91.866%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        2.174     2.324                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X4Y121         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     2.374 r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/output_memory_i_1/O
                         net (fo=2, routed)           0.080     2.454                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y121         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.495     1.076                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y121         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  ftdi_clk

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.081ns (16.296%)  route 0.416ns (83.704%))
  Logic Levels:           0  
  Clock Path Skew:        -1.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.741ns (routing 0.715ns, distribution 1.026ns)
  Clock Net Delay (Destination): 0.660ns (routing 0.001ns, distribution 0.659ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.741     3.059                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y122         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y122         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.140 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=67, routed)          0.416     3.556                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X2Y120         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.660     1.284                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X2Y120         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.141ns  (logic 0.117ns (10.256%)  route 1.024ns (89.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 6.269 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.750ns (routing 0.715ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.001ns, distribution 0.644ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.750     3.068                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y125         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y125         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.149 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.630     3.778                         output_memory/pixel_select
    SLICE_X3Y142         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     3.814 r  pblock_1             output_memory/temp_LED_data[3]_i_1/O
                         net (fo=2, routed)           0.394     4.208                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[3]
    SLICE_X2Y140         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.645     6.269                         ft600_send_recv/CLK
    SLICE_X2Y140         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.117ns (10.347%)  route 1.014ns (89.653%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.750ns (routing 0.715ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.642ns (routing 0.001ns, distribution 0.641ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.750     3.068                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y125         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y125         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.149 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.630     3.778                         output_memory/pixel_select
    SLICE_X3Y142         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     3.814 r  pblock_1             output_memory/temp_LED_data[3]_i_1/O
                         net (fo=2, routed)           0.384     4.198                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[3]
    SLICE_X2Y143         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.642     6.266                         ft600_send_recv/CLK
    SLICE_X2Y143         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.008ns  (logic 0.170ns (16.868%)  route 0.838ns (83.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 6.269 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.750ns (routing 0.715ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.001ns, distribution 0.644ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.750     3.068                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y125         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y125         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.149 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.580     3.728                         output_memory/pixel_select
    SLICE_X3Y140         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.817 r  pblock_1             output_memory/temp_LED_data[2]_i_1/O
                         net (fo=2, routed)           0.258     4.075                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[2]
    SLICE_X2Y140         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.645     6.269                         ft600_send_recv/CLK
    SLICE_X2Y140         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.949ns  (logic 0.170ns (17.917%)  route 0.779ns (82.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 6.269 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.750ns (routing 0.715ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.001ns, distribution 0.644ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.750     3.068                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y125         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y125         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.149 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.580     3.728                         output_memory/pixel_select
    SLICE_X3Y140         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.817 r  pblock_1             output_memory/temp_LED_data[2]_i_1/O
                         net (fo=2, routed)           0.199     4.016                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[2]
    SLICE_X2Y140         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.645     6.269                         ft600_send_recv/CLK
    SLICE_X2Y140         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.948ns  (logic 0.231ns (24.357%)  route 0.717ns (75.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 6.269 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.750ns (routing 0.715ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.001ns, distribution 0.644ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.750     3.068                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y125         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y125         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.149 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.462     3.611                         output_memory/pixel_select
    SLICE_X2Y140         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.761 r  pblock_1             output_memory/temp_LED_data[1]_i_1/O
                         net (fo=2, routed)           0.255     4.016                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[1]
    SLICE_X2Y140         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.645     6.269                         ft600_send_recv/CLK
    SLICE_X2Y140         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.930ns  (logic 0.204ns (21.941%)  route 0.726ns (78.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 6.298 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.750ns (routing 0.715ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.001ns, distribution 0.673ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.750     3.068                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y125         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y125         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.149 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.676     3.824                         output_memory/pixel_select
    SLICE_X3Y133         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     3.947 r  pblock_1             output_memory/reg_ftdi_data_output[9]_i_1/O
                         net (fo=1, routed)           0.050     3.997                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[9]
    SLICE_X3Y133         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.674     6.298                         ft600_send_recv/CLK
    SLICE_X3Y133         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.920ns  (logic 0.231ns (25.098%)  route 0.689ns (74.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 6.269 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.750ns (routing 0.715ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.001ns, distribution 0.644ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.750     3.068                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y125         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y125         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.149 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.462     3.611                         output_memory/pixel_select
    SLICE_X2Y140         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.761 r  pblock_1             output_memory/temp_LED_data[1]_i_1/O
                         net (fo=2, routed)           0.227     3.988                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[1]
    SLICE_X2Y140         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.645     6.269                         ft600_send_recv/CLK
    SLICE_X2Y140         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.893ns  (logic 0.117ns (13.100%)  route 0.776ns (86.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 6.272 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.750ns (routing 0.715ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.648ns (routing 0.001ns, distribution 0.647ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.750     3.068                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y125         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y125         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.149 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.485     3.634                         output_memory/pixel_select
    SLICE_X2Y141         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     3.670 r  pblock_1             output_memory/temp_LED_data[0]_i_1/O
                         net (fo=2, routed)           0.291     3.961                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[0]
    SLICE_X1Y141         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.648     6.272                         ft600_send_recv/CLK
    SLICE_X1Y141         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.879ns  (logic 0.203ns (23.097%)  route 0.676ns (76.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 6.298 - 5.000 ) 
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      1.750ns (routing 0.715ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.001ns, distribution 0.673ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.750     3.068                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y125         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y125         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.149 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.627     3.775                         output_memory/pixel_select
    SLICE_X3Y133         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     3.897 r  pblock_1             output_memory/reg_ftdi_data_output[11]_i_1/O
                         net (fo=1, routed)           0.049     3.946                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[11]
    SLICE_X3Y133         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.674     6.298                         ft600_send_recv/CLK
    SLICE_X3Y133         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[11]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.065ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.955ns (routing 0.395ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       0.955     1.967                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y129         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y129         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.007 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.056     2.063                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X3Y130         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.485     1.065                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y130         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.169%)  route 0.102ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.956ns (routing 0.395ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.001ns, distribution 0.489ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       0.956     1.968                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y127         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y127         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.008 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.102     2.110                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y126         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.490     1.071                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y126         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.955ns (routing 0.395ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       0.955     1.967                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y129         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y129         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.006 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.108     2.114                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X3Y129         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.486     1.066                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y129         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.658%)  route 0.113ns (74.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.956ns (routing 0.395ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.001ns, distribution 0.489ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       0.956     1.968                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y127         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y127         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.007 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.113     2.120                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X3Y128         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.490     1.071                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y128         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.941%)  route 0.131ns (77.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.956ns (routing 0.395ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       0.956     1.968                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y127         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y127         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.007 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.131     2.138                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y127         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.486     1.066                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y127         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.040ns (21.277%)  route 0.148ns (78.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.956ns (routing 0.395ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       0.956     1.968                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y127         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y127         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.008 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.148     2.156                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X3Y127         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.486     1.066                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y127         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.039ns (19.697%)  route 0.159ns (80.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.085ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.955ns (routing 0.395ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.001ns, distribution 0.503ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       0.955     1.967                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y129         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y129         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.006 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.159     2.165                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X4Y129         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.504     1.085                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y129         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.039ns (19.403%)  route 0.162ns (80.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.956ns (routing 0.395ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       0.956     1.968                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y127         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y127         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.007 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.162     2.169                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X3Y125         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.486     1.066                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y125         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.039ns (18.224%)  route 0.175ns (81.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.956ns (routing 0.395ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       0.956     1.968                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y127         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y127         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.007 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.175     2.182                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X3Y125         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.486     1.066                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y125         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.039ns (17.727%)  route 0.181ns (82.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Source):      0.955ns (routing 0.395ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       0.955     1.967                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y129         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y129         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.006 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.181     2.187                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X3Y129         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.486     1.066                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y129         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ftdi_rstn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.354ns  (logic 1.452ns (33.351%)  route 2.902ns (66.649%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        2.902     3.416    ftdi_rstn_o_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.937     4.354 r  ftdi_rstn_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.354    ftdi_rstn_o
    E10                                                               r  ftdi_rstn_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ftdi_rstn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 0.579ns (31.489%)  route 1.259ns (68.511%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        1.259     1.408    ftdi_rstn_o_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.429     1.837 r  ftdi_rstn_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.837    ftdi_rstn_o
    E10                                                               r  ftdi_rstn_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.101ns  (logic 0.793ns (37.755%)  route 1.308ns (62.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     6.648                         ft600_send_recv/CLK
    SLICE_X0Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.728 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/Q
                         net (fo=1, routed)           1.308     8.036                         led_o_OBUF[1]
    J11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.713     8.749 r                       led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.749                         led_o[1]
    J11                                                               r                       led_o[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.076ns  (logic 0.796ns (38.346%)  route 1.280ns (61.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     6.648                         ft600_send_recv/CLK
    SLICE_X0Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     6.729 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/Q
                         net (fo=1, routed)           1.280     8.009                         led_o_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.715     8.724 r                       led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.724                         led_o[0]
    H11                                                               r                       led_o[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.041ns  (logic 0.806ns (39.480%)  route 1.235ns (60.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     6.648                         ft600_send_recv/CLK
    SLICE_X0Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     6.729 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/Q
                         net (fo=1, routed)           1.235     7.964                         led_o_OBUF[3]
    G11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.725     8.688 r                       led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.688                         led_o[3]
    G11                                                               r                       led_o[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.029ns  (logic 0.801ns (39.475%)  route 1.228ns (60.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.731ns (routing 0.001ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.731     6.648                         ft600_send_recv/CLK
    SLICE_X0Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     6.728 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/Q
                         net (fo=1, routed)           1.228     7.956                         led_o_OBUF[2]
    J10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.721     8.677 r                       led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.677                         led_o[2]
    J10                                                               r                       led_o[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.974ns  (logic 0.425ns (43.661%)  route 0.549ns (56.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.412ns (routing 0.000ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.412     5.767                         ft600_send_recv/CLK
    SLICE_X0Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     5.807 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/Q
                         net (fo=1, routed)           0.549     6.356                         led_o_OBUF[2]
    J10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.385     6.741 r                       led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.741                         led_o[2]
    J10                                                               r                       led_o[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.429ns (44.009%)  route 0.546ns (55.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.412ns (routing 0.000ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.412     5.767                         ft600_send_recv/CLK
    SLICE_X0Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     5.807 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/Q
                         net (fo=1, routed)           0.546     6.353                         led_o_OBUF[3]
    G11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.389     6.742 r                       led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.742                         led_o[3]
    G11                                                               r                       led_o[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.983ns  (logic 0.418ns (42.522%)  route 0.565ns (57.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.412ns (routing 0.000ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.412     5.767                         ft600_send_recv/CLK
    SLICE_X0Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     5.807 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/Q
                         net (fo=1, routed)           0.565     6.372                         led_o_OBUF[1]
    J11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.378     6.749 r                       led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.749                         led_o[1]
    J11                                                               r                       led_o[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.421ns (42.336%)  route 0.573ns (57.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.412ns (routing 0.000ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.412     5.767                         ft600_send_recv/CLK
    SLICE_X0Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y149         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     5.808 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/Q
                         net (fo=1, routed)           0.573     6.381                         led_o_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.380     6.760 r                       led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.760                         led_o[0]
    H11                                                               r                       led_o[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay          6218 Endpoints
Min Delay          6218 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            adder_out0_carry_i_17/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.417ns  (logic 0.594ns (9.250%)  route 5.823ns (90.750%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.550ns (routing 0.649ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        3.365     3.880                         ft600_send_recv/E[0]
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.931 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     5.155                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.183 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.234     6.417                         ft600_send_recv_n_11
    SLICE_X20Y119        FDCE                                         f                       adder_out0_carry_i_17/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.550     3.399                         clk_x
    SLICE_X20Y119        FDCE                                         r                       adder_out0_carry_i_17/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            adder_out0_carry_i_17__0/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.395ns  (logic 0.594ns (9.282%)  route 5.801ns (90.718%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.543ns (routing 0.649ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        3.365     3.880                         ft600_send_recv/E[0]
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.931 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     5.155                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.183 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.212     6.395                         ft600_send_recv_n_11
    SLICE_X14Y119        FDCE                                         f                       adder_out0_carry_i_17__0/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.543     3.392                         clk_x
    SLICE_X14Y119        FDCE                                         r                       adder_out0_carry_i_17__0/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/pixel_1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.334ns  (logic 0.594ns (9.371%)  route 5.740ns (90.629%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.555ns (routing 0.649ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        3.365     3.880                         ft600_send_recv/E[0]
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.931 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     5.155                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.183 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.151     6.334                         gen_image_statistics.image_statistics_core/laplacian_core/shift_reg_reg[7][0]
    SLICE_X28Y123        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/pixel_1_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.555     3.404                         gen_image_statistics.image_statistics_core/laplacian_core/clk_out1
    SLICE_X28Y123        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/pixel_1_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/pixel_1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.334ns  (logic 0.594ns (9.371%)  route 5.740ns (90.629%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.555ns (routing 0.649ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        3.365     3.880                         ft600_send_recv/E[0]
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.931 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     5.155                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.183 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.151     6.334                         gen_image_statistics.image_statistics_core/laplacian_core/shift_reg_reg[7][0]
    SLICE_X28Y123        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/pixel_1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.555     3.404                         gen_image_statistics.image_statistics_core/laplacian_core/clk_out1
    SLICE_X28Y123        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/pixel_1_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/pixel_4_mult_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.334ns  (logic 0.594ns (9.371%)  route 5.740ns (90.629%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.555ns (routing 0.649ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        3.365     3.880                         ft600_send_recv/E[0]
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.931 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     5.155                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.183 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.151     6.334                         gen_image_statistics.image_statistics_core/laplacian_core/shift_reg_reg[7][0]
    SLICE_X28Y123        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/pixel_4_mult_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.555     3.404                         gen_image_statistics.image_statistics_core/laplacian_core/clk_out1
    SLICE_X28Y123        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/pixel_4_mult_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/pixel_4_mult_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.334ns  (logic 0.594ns (9.371%)  route 5.740ns (90.629%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.555ns (routing 0.649ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        3.365     3.880                         ft600_send_recv/E[0]
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.931 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     5.155                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.183 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.151     6.334                         gen_image_statistics.image_statistics_core/laplacian_core/shift_reg_reg[7][0]
    SLICE_X28Y123        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/pixel_4_mult_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.555     3.404                         gen_image_statistics.image_statistics_core/laplacian_core/clk_out1
    SLICE_X28Y123        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/pixel_4_mult_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.332ns  (logic 0.594ns (9.374%)  route 5.738ns (90.626%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.557ns (routing 0.649ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        3.365     3.880                         ft600_send_recv/E[0]
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.931 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     5.155                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.183 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.149     6.332                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X25Y122        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[27]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.557     3.405                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X25Y122        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[27]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[32]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.332ns  (logic 0.594ns (9.374%)  route 5.738ns (90.626%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.557ns (routing 0.649ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        3.365     3.880                         ft600_send_recv/E[0]
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.931 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     5.155                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.183 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.149     6.332                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X25Y122        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[32]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.557     3.405                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X25Y122        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[32]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[35]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.332ns  (logic 0.594ns (9.374%)  route 5.738ns (90.626%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.557ns (routing 0.649ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        3.365     3.880                         ft600_send_recv/E[0]
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.931 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     5.155                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.183 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.149     6.332                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X25Y122        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[35]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.557     3.405                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X25Y122        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[35]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[61]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.332ns  (logic 0.594ns (9.374%)  route 5.738ns (90.626%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.075ns
  Clock Net Delay (Destination): 1.557ns (routing 0.649ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        3.365     3.880                         ft600_send_recv/E[0]
    SLICE_X26Y126        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.931 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           1.224     5.155                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.183 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        1.149     6.332                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X25Y122        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[61]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.557     3.405                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X25Y122        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[61]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/quantizer/data_o_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.150ns (25.364%)  route 0.440ns (74.636%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.103ns (routing 0.442ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        0.440     0.590                         lossy_comp_core/core_2/quantizer/shift_reg_reg[95][0][0]
    SLICE_X3Y184         FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_o_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.103     1.774                         lossy_comp_core/core_2/quantizer/clk_out1
    SLICE_X3Y184         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_o_reg[20]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/quantizer/data_o_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.150ns (25.364%)  route 0.440ns (74.636%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.103ns (routing 0.442ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        0.440     0.590                         lossy_comp_core/core_2/quantizer/shift_reg_reg[95][0][0]
    SLICE_X3Y184         FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_o_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.103     1.774                         lossy_comp_core/core_2/quantizer/clk_out1
    SLICE_X3Y184         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_o_reg[21]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[11][0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.150ns (25.058%)  route 0.447ns (74.942%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.087ns (routing 0.442ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        0.447     0.597                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X2Y174         FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[11][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.087     1.758                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X2Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[11][0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[11][1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.150ns (25.058%)  route 0.447ns (74.942%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.087ns (routing 0.442ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        0.447     0.597                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X2Y174         FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[11][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.087     1.758                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X2Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[11][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[11][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.150ns (25.058%)  route 0.447ns (74.942%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.087ns (routing 0.442ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        0.447     0.597                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X2Y174         FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[11][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.087     1.758                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X2Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[11][2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.150ns (25.058%)  route 0.447ns (74.942%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.083ns (routing 0.442ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        0.447     0.597                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X2Y174         FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[1][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.083     1.754                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X2Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[1][0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.150ns (25.058%)  route 0.447ns (74.942%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.083ns (routing 0.442ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        0.447     0.597                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X2Y174         FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[1][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.083     1.754                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X2Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[1][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[2][0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.150ns (25.058%)  route 0.447ns (74.942%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.083ns (routing 0.442ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        0.447     0.597                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X2Y174         FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[2][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.083     1.754                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X2Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[2][0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[6][0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.150ns (25.058%)  route 0.447ns (74.942%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.087ns (routing 0.442ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        0.447     0.597                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X2Y174         FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[6][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.087     1.758                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X2Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[6][0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/data_o_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.150ns (25.058%)  route 0.447ns (74.942%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.087ns (routing 0.442ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        0.447     0.597                         lossy_comp_core/core_2/row_dct/lopt
    SLICE_X2Y174         FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=11491, routed)       1.087     1.758                         lossy_comp_core/core_2/row_dct/clk_out1
    SLICE_X2Y174         FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.791ns  (logic 0.638ns (16.816%)  route 3.154ns (83.184%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.697ns (routing 0.001ns, distribution 0.696ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        2.578     3.092                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt
    SLICE_X3Y131         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.215 r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=3, routed)           0.576     3.791                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y27         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.697     1.321                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y27         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/hold_mem_rd_addr_reg[2]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.622ns  (logic 0.515ns (14.205%)  route 3.108ns (85.795%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.672ns (routing 0.001ns, distribution 0.671ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        3.108     3.622                         input_memory_fifo/lopt
    SLICE_X3Y136         FDCE                                         f  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.672     1.296                         input_memory_fifo/CLK
    SLICE_X3Y136         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/hold_mem_rd_addr_reg[3]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.622ns  (logic 0.515ns (14.205%)  route 3.108ns (85.795%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.672ns (routing 0.001ns, distribution 0.671ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        3.108     3.622                         input_memory_fifo/lopt
    SLICE_X3Y136         FDCE                                         f  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.672     1.296                         input_memory_fifo/CLK
    SLICE_X3Y136         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/hold_mem_rd_addr_reg[4]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.622ns  (logic 0.515ns (14.205%)  route 3.108ns (85.795%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.672ns (routing 0.001ns, distribution 0.671ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        3.108     3.622                         input_memory_fifo/lopt
    SLICE_X3Y136         FDCE                                         f  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.672     1.296                         input_memory_fifo/CLK
    SLICE_X3Y136         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[4]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/hold_mem_rd_addr_reg[5]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.622ns  (logic 0.515ns (14.205%)  route 3.108ns (85.795%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.672ns (routing 0.001ns, distribution 0.671ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        3.108     3.622                         input_memory_fifo/lopt
    SLICE_X3Y136         FDCE                                         f  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.672     1.296                         input_memory_fifo/CLK
    SLICE_X3Y136         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/hold_mem_rd_addr_reg[0]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.621ns  (logic 0.515ns (14.209%)  route 3.107ns (85.791%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.674ns (routing 0.001ns, distribution 0.673ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        3.107     3.621                         input_memory_fifo/lopt
    SLICE_X3Y136         FDCE                                         f  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.674     1.298                         input_memory_fifo/CLK
    SLICE_X3Y136         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/hold_mem_rd_addr_reg[1]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.621ns  (logic 0.515ns (14.209%)  route 3.107ns (85.791%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.674ns (routing 0.001ns, distribution 0.673ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        3.107     3.621                         input_memory_fifo/lopt
    SLICE_X3Y136         FDCE                                         f  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.674     1.298                         input_memory_fifo/CLK
    SLICE_X3Y136         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/hold_mem_rd_addr_reg[6]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.491ns  (logic 0.515ns (14.739%)  route 2.976ns (85.261%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        2.976     3.491                         input_memory_fifo/lopt
    SLICE_X3Y135         FDCE                                         f  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.664     1.288                         input_memory_fifo/CLK
    SLICE_X3Y135         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[6]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/hold_mem_rd_addr_reg[7]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.491ns  (logic 0.515ns (14.739%)  route 2.976ns (85.261%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        2.976     3.491                         input_memory_fifo/lopt
    SLICE_X3Y135         FDCE                                         f  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.664     1.288                         input_memory_fifo/CLK
    SLICE_X3Y135         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[7]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/hold_mem_rd_addr_reg[8]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.491ns  (logic 0.515ns (14.739%)  route 2.976ns (85.261%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        2.976     3.491                         input_memory_fifo/lopt
    SLICE_X3Y135         FDCE                                         f  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.664     1.288                         input_memory_fifo/CLK
    SLICE_X3Y135         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/end_write_delay_flag_reg/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.150ns (14.110%)  route 0.910ns (85.890%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns = ( 6.048 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.468ns (routing 0.001ns, distribution 0.467ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        0.910     1.060                         ft600_send_recv/E[0]
    SLICE_X2Y154         FDCE                                         f  pblock_1             ft600_send_recv/end_write_delay_flag_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.468     6.048                         ft600_send_recv/CLK
    SLICE_X2Y154         FDCE                                         r  pblock_1             ft600_send_recv/end_write_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_oe_n_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.150ns (14.110%)  route 0.910ns (85.890%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns = ( 6.048 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.468ns (routing 0.001ns, distribution 0.467ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        0.910     1.060                         ft600_send_recv/E[0]
    SLICE_X2Y154         FDPE                                         f  pblock_1             ft600_send_recv/reg_ftdi_oe_n_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.468     6.048                         ft600_send_recv/CLK
    SLICE_X2Y154         FDPE                                         r  pblock_1             ft600_send_recv/reg_ftdi_oe_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_rd_n_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.150ns (14.110%)  route 0.910ns (85.890%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns = ( 6.048 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.468ns (routing 0.001ns, distribution 0.467ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        0.910     1.060                         ft600_send_recv/E[0]
    SLICE_X2Y154         FDPE                                         f  pblock_1             ft600_send_recv/reg_ftdi_rd_n_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.468     6.048                         ft600_send_recv/CLK
    SLICE_X2Y154         FDPE                                         r  pblock_1             ft600_send_recv/reg_ftdi_rd_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/write_rd_delay_flag_reg/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.150ns (14.110%)  route 0.910ns (85.890%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns = ( 6.048 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.468ns (routing 0.001ns, distribution 0.467ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        0.910     1.060                         ft600_send_recv/E[0]
    SLICE_X2Y154         FDCE                                         f  pblock_1             ft600_send_recv/write_rd_delay_flag_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.468     6.048                         ft600_send_recv/CLK
    SLICE_X2Y154         FDCE                                         r  pblock_1             ft600_send_recv/write_rd_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.200ns (18.434%)  route 0.883ns (81.566%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.061ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.480ns (routing 0.001ns, distribution 0.479ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        0.836     0.985                         output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/lopt
    SLICE_X1Y160         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.050     1.035 r  pblock_1             output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_3/O
                         net (fo=5, routed)           0.047     1.083                         output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/ram_rstram_b
    SLICE_X1Y160         FDRE                                         r  pblock_1             output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.480     1.061                         output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/clkb
    SLICE_X1Y160         FDRE                                         r  pblock_1             output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[13]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.150ns (13.722%)  route 0.941ns (86.278%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 6.047 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.467ns (routing 0.001ns, distribution 0.466ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        0.941     1.090                         ft600_send_recv/E[0]
    SLICE_X2Y152         FDCE                                         f  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.467     6.047                         ft600_send_recv/CLK
    SLICE_X2Y152         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[14]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.150ns (13.722%)  route 0.941ns (86.278%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 6.047 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.467ns (routing 0.001ns, distribution 0.466ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        0.941     1.090                         ft600_send_recv/E[0]
    SLICE_X2Y152         FDCE                                         f  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.467     6.047                         ft600_send_recv/CLK
    SLICE_X2Y152         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/read_counter_reg[0]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.150ns (12.931%)  route 1.007ns (87.069%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns = ( 6.056 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        1.007     1.157                         output_memory/lopt
    SLICE_X3Y150         FDCE                                         f  pblock_1             output_memory/read_counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.476     6.056                         output_memory/CLK
    SLICE_X3Y150         FDCE                                         r  pblock_1             output_memory/read_counter_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/read_counter_reg[5]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.150ns (12.931%)  route 1.007ns (87.069%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns = ( 6.056 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        1.007     1.157                         output_memory/lopt
    SLICE_X3Y150         FDCE                                         f  pblock_1             output_memory/read_counter_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.476     6.056                         output_memory/CLK
    SLICE_X3Y150         FDCE                                         r  pblock_1             output_memory/read_counter_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/read_counter_reg[6]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.150ns (12.931%)  route 1.007ns (87.069%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns = ( 6.056 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5027, routed)        1.007     1.157                         output_memory/lopt
    SLICE_X3Y150         FDCE                                         f  pblock_1             output_memory/read_counter_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.476     6.056                         output_memory/CLK
    SLICE_X3Y150         FDCE                                         r  pblock_1             output_memory/read_counter_reg[6]/C  (IS_INVERTED)





