

================================================================
== Vitis HLS Report for 'writeOutcome'
================================================================
* Date:           Tue Sep 27 15:14:00 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  5.576 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       14|  0.200 us|  0.280 us|   10|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        0|    -|      64|      4|    0|
|Multiplexer      |        -|    -|       -|    206|    -|
|Register         |        -|    -|     464|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     528|    280|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_84_32_1_1_U638  |mux_84_32_1_1  |        0|   0|  0|  42|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  42|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                 Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outcome_AOV_U  |writeOutcome_outcome_AOV_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                        |        0|  64|   4|    0|     8|   32|     1|          256|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |empty_39_fu_339_p2              |         +|   0|  0|  13|           4|           1|
    |ap_block_state2                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op58_write_state2  |       and|   0|  0|   2|           1|           1|
    |exitcond4_i_fu_333_p2           |      icmp|   0|  0|   9|           4|           5|
    |ap_block_state1                 |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  28|          11|           9|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  42|          8|    1|          8|
    |ap_done                  |   9|          2|    1|          2|
    |data_1_blk_n             |   9|          2|    1|          2|
    |data_2_blk_n             |   9|          2|    1|          2|
    |data_3_blk_n             |   9|          2|    1|          2|
    |data_4_blk_n             |   9|          2|    1|          2|
    |data_5_blk_n             |   9|          2|    1|          2|
    |data_6_blk_n             |   9|          2|    1|          2|
    |data_7_blk_n             |   9|          2|    1|          2|
    |data_blk_n               |   9|          2|    1|          2|
    |loop_index3_i_fu_116     |   9|          2|    4|          8|
    |outcomeInRam_we0         |   9|          2|   35|         70|
    |outcome_AOV_address0     |  31|          6|    3|         18|
    |outcome_AOV_address1     |  25|          5|    3|         15|
    |toScheduler_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 206|         43|   56|        139|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   7|   0|    7|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |data_1_read_reg_472          |  32|   0|   32|          0|
    |data_2_read_reg_467          |  32|   0|   32|          0|
    |data_3_read_reg_462          |  32|   0|   32|          0|
    |data_4_read_reg_457          |  32|   0|   32|          0|
    |data_5_read_reg_452          |  32|   0|   32|          0|
    |data_6_read_reg_447          |  32|   0|   32|          0|
    |data_7_read_reg_442          |  32|   0|   32|          0|
    |data_read_reg_477            |  32|   0|   32|          0|
    |errorInTask1_cast_i_reg_482  |   4|   0|   64|         60|
    |loop_index3_i_fu_116         |   4|   0|    4|          0|
    |outcome_AOV_load_1_reg_510   |  32|   0|   32|          0|
    |outcome_AOV_load_2_reg_525   |  32|   0|   32|          0|
    |outcome_AOV_load_3_reg_530   |  32|   0|   32|          0|
    |outcome_AOV_load_4_reg_545   |  32|   0|   32|          0|
    |outcome_AOV_load_5_reg_550   |  32|   0|   32|          0|
    |outcome_AOV_load_reg_505     |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 464|   0|  524|         60|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|errorInTask_address0   |  out|    4|   ap_memory|   errorInTask|         array|
|errorInTask_ce0        |  out|    1|   ap_memory|   errorInTask|         array|
|errorInTask_we0        |  out|    1|   ap_memory|   errorInTask|         array|
|errorInTask_d0         |  out|    1|   ap_memory|   errorInTask|         array|
|p_read                 |   in|    4|     ap_none|        p_read|        scalar|
|p_read1                |   in|    8|     ap_none|       p_read1|        scalar|
|p_read2                |   in|    8|     ap_none|       p_read2|        scalar|
|p_read3                |   in|   16|     ap_none|       p_read3|        scalar|
|p_read4                |   in|    1|     ap_none|       p_read4|        scalar|
|toScheduler_TDATA      |  out|    8|        axis|   toScheduler|       pointer|
|toScheduler_TVALID     |  out|    1|        axis|   toScheduler|       pointer|
|toScheduler_TREADY     |   in|    1|        axis|   toScheduler|       pointer|
|outcomeInRam_address0  |  out|    4|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_ce0       |  out|    1|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_we0       |  out|   36|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_d0        |  out|  288|   ap_memory|  outcomeInRam|         array|
|data_dout              |   in|   32|     ap_fifo|          data|       pointer|
|data_num_data_valid    |   in|    2|     ap_fifo|          data|       pointer|
|data_fifo_cap          |   in|    2|     ap_fifo|          data|       pointer|
|data_empty_n           |   in|    1|     ap_fifo|          data|       pointer|
|data_read              |  out|    1|     ap_fifo|          data|       pointer|
|data_1_dout            |   in|   32|     ap_fifo|        data_1|       pointer|
|data_1_num_data_valid  |   in|    2|     ap_fifo|        data_1|       pointer|
|data_1_fifo_cap        |   in|    2|     ap_fifo|        data_1|       pointer|
|data_1_empty_n         |   in|    1|     ap_fifo|        data_1|       pointer|
|data_1_read            |  out|    1|     ap_fifo|        data_1|       pointer|
|data_2_dout            |   in|   32|     ap_fifo|        data_2|       pointer|
|data_2_num_data_valid  |   in|    2|     ap_fifo|        data_2|       pointer|
|data_2_fifo_cap        |   in|    2|     ap_fifo|        data_2|       pointer|
|data_2_empty_n         |   in|    1|     ap_fifo|        data_2|       pointer|
|data_2_read            |  out|    1|     ap_fifo|        data_2|       pointer|
|data_3_dout            |   in|   32|     ap_fifo|        data_3|       pointer|
|data_3_num_data_valid  |   in|    2|     ap_fifo|        data_3|       pointer|
|data_3_fifo_cap        |   in|    2|     ap_fifo|        data_3|       pointer|
|data_3_empty_n         |   in|    1|     ap_fifo|        data_3|       pointer|
|data_3_read            |  out|    1|     ap_fifo|        data_3|       pointer|
|data_4_dout            |   in|   32|     ap_fifo|        data_4|       pointer|
|data_4_num_data_valid  |   in|    2|     ap_fifo|        data_4|       pointer|
|data_4_fifo_cap        |   in|    2|     ap_fifo|        data_4|       pointer|
|data_4_empty_n         |   in|    1|     ap_fifo|        data_4|       pointer|
|data_4_read            |  out|    1|     ap_fifo|        data_4|       pointer|
|data_5_dout            |   in|   32|     ap_fifo|        data_5|       pointer|
|data_5_num_data_valid  |   in|    2|     ap_fifo|        data_5|       pointer|
|data_5_fifo_cap        |   in|    2|     ap_fifo|        data_5|       pointer|
|data_5_empty_n         |   in|    1|     ap_fifo|        data_5|       pointer|
|data_5_read            |  out|    1|     ap_fifo|        data_5|       pointer|
|data_6_dout            |   in|   32|     ap_fifo|        data_6|       pointer|
|data_6_num_data_valid  |   in|    2|     ap_fifo|        data_6|       pointer|
|data_6_fifo_cap        |   in|    2|     ap_fifo|        data_6|       pointer|
|data_6_empty_n         |   in|    1|     ap_fifo|        data_6|       pointer|
|data_6_read            |  out|    1|     ap_fifo|        data_6|       pointer|
|data_7_dout            |   in|   32|     ap_fifo|        data_7|       pointer|
|data_7_num_data_valid  |   in|    2|     ap_fifo|        data_7|       pointer|
|data_7_fifo_cap        |   in|    2|     ap_fifo|        data_7|       pointer|
|data_7_empty_n         |   in|    1|     ap_fifo|        data_7|       pointer|
|data_7_read            |  out|    1|     ap_fifo|        data_7|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

