<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpc.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tld_cpc.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="tld_cpc.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="tld_cpc.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tld_cpc.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="tld_cpc.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tld_cpc.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tld_cpc.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="tld_cpc.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="tld_cpc.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="tld_cpc.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="tld_cpc.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="tld_cpc.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="tld_cpc.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tld_cpc.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="tld_cpc.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="tld_cpc.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tld_cpc.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="tld_cpc.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="tld_cpc.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="tld_cpc.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tld_cpc.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="tld_cpc.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tld_cpc.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tld_cpc_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="tld_cpc_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tld_cpc_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tld_cpc_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tld_cpc_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="tld_cpc_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tld_cpc_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tld_cpc_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="tld_cpc_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="tld_cpc_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tld_cpc_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tld_cpc_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="tld_cpc_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="tld_cpc_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tld_cpc_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1676747250" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1676747250">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676747250" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6520303606885201778" xil_pn:start_ts="1676747250">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676747417" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6356776159329340892" xil_pn:start_ts="1676747417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676747250" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1676747250">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676747250" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1748606798411304368" xil_pn:start_ts="1676747250">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676747417" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426877399996" xil_pn:start_ts="1676747417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676747417" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2645985152623072750" xil_pn:start_ts="1676747417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676747460" xil_pn:in_ck="7576083809783113141" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7831927029629929512" xil_pn:start_ts="1676747417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="tld_cpc.lso"/>
      <outfile xil_pn:name="tld_cpc.ngc"/>
      <outfile xil_pn:name="tld_cpc.ngr"/>
      <outfile xil_pn:name="tld_cpc.prj"/>
      <outfile xil_pn:name="tld_cpc.stx"/>
      <outfile xil_pn:name="tld_cpc.syr"/>
      <outfile xil_pn:name="tld_cpc.xst"/>
      <outfile xil_pn:name="tld_cpc_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1676746743" xil_pn:in_ck="5624863481944391159" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981284104157947" xil_pn:start_ts="1676746743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676747465" xil_pn:in_ck="8860396444394131158" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2412324954443782235" xil_pn:start_ts="1676747460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="tld_cpc.bld"/>
      <outfile xil_pn:name="tld_cpc.ngd"/>
      <outfile xil_pn:name="tld_cpc_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1676747508" xil_pn:in_ck="8860396444394131159" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="170182801565208134" xil_pn:start_ts="1676747465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="tld_cpc.pcf"/>
      <outfile xil_pn:name="tld_cpc_map.map"/>
      <outfile xil_pn:name="tld_cpc_map.mrp"/>
      <outfile xil_pn:name="tld_cpc_map.ncd"/>
      <outfile xil_pn:name="tld_cpc_map.ngm"/>
      <outfile xil_pn:name="tld_cpc_map.xrpt"/>
      <outfile xil_pn:name="tld_cpc_summary.xml"/>
      <outfile xil_pn:name="tld_cpc_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1676747547" xil_pn:in_ck="3618747615872381296" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1676747508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="tld_cpc.ncd"/>
      <outfile xil_pn:name="tld_cpc.pad"/>
      <outfile xil_pn:name="tld_cpc.par"/>
      <outfile xil_pn:name="tld_cpc.ptwx"/>
      <outfile xil_pn:name="tld_cpc.unroutes"/>
      <outfile xil_pn:name="tld_cpc.xpi"/>
      <outfile xil_pn:name="tld_cpc_pad.csv"/>
      <outfile xil_pn:name="tld_cpc_pad.txt"/>
      <outfile xil_pn:name="tld_cpc_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1676747560" xil_pn:in_ck="182820424577669308" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="-7301349862938240227" xil_pn:start_ts="1676747547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="tld_cpc.bgn"/>
      <outfile xil_pn:name="tld_cpc.bit"/>
      <outfile xil_pn:name="tld_cpc.drc"/>
      <outfile xil_pn:name="tld_cpc.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1676747547" xil_pn:in_ck="8860396444394131027" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1676747537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="tld_cpc.twr"/>
      <outfile xil_pn:name="tld_cpc.twx"/>
    </transform>
  </transforms>

</generated_project>
