# compile verilog/system verilog design source files
verilog xil_defaultlib  "genesys2_fbtest_func_synth.v" --include "../../../../framebuffer_test.srcs/sources_1/ip/dvi_pll" --include "../../../../framebuffer_test.srcs/sources_1/ip/camera_pll"

# Do not sort compile order
nosort
