$date
	Thu Dec 05 12:20:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fsm_tb $end
$var wire 1 ! bo $end
$var reg 1 " bi $end
$var reg 1 # clk $end
$scope module myfsm $end
$var wire 1 " bi $end
$var wire 1 # clk $end
$var reg 1 ! bo $end
$var reg 1 $ q0 $end
$var reg 1 % q1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#50000
0#
#100000
1#
#125000
1"
#150000
0#
#200000
1!
1$
1#
#250000
0"
0#
#300000
0!
0$
1#
#350000
0#
#400000
1#
#450000
0#
#500000
1!
1$
1"
1#
#550000
0#
#600000
0!
1%
1#
#650000
0#
#700000
1#
#750000
0#
#800000
1#
#850000
0#
#900000
