- ğŸ‘‹ Hi, Iâ€™m Luis Cardenas
- ğŸ‘€ Iâ€™m interested in FPGA's, Verilog, SysVerilog, Drones, Robots, Computer Chips, ASIC, and Hardware
- ğŸŒ± Iâ€™m currently learning C++, Python, Verilog, sysVerilog, assemlby, SQL, R, and matlab
- ğŸ’ï¸ Iâ€™m looking to collaborate on Hardware Projects
- ğŸ“« How to reach me cardel1@unlv.nevada.edu

<!---
cardel1/cardel1 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
