<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>mg-stm32l_acquisition_supervisor: RCC_TypeDef Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">mg-stm32l_acquisition_supervisor
   &#160;<span id="projectnumber">0.1.0-120906</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">RCC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="RCC_TypeDef" -->
<p>Reset and Clock Control.  
</p>

<p><code>#include &lt;<a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a056687364a883b087fc5664830563cad">ICSCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a907d8154c80b7e385478943f90b17a3b">CIR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a0067b334dc6480de6ebe57955248758f">AHBRSTR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">APB1RSTR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#acdf2b32fb3d8dad6bee74bf4cbe25020">AHBENR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">APB2ENR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">APB1ENR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a2d60bd9d230352343e126b6ef1b7e664">AHBLPENR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aba51c57f9506e14a6f5983526c78943b">APB2LPENR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ad85a9951a7be79fe08ffc90f796f071b">APB1LPENR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="acdf2b32fb3d8dad6bee74bf4cbe25020"></a><!-- doxytag: member="RCC_TypeDef::AHBENR" ref="acdf2b32fb3d8dad6bee74bf4cbe25020" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_r_c_c___type_def.html#acdf2b32fb3d8dad6bee74bf4cbe25020">AHBENR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RCC AHB peripheral clock enable register, Address offset: 0x1C </p>

</div>
</div>
<a class="anchor" id="a2d60bd9d230352343e126b6ef1b7e664"></a><!-- doxytag: member="RCC_TypeDef::AHBLPENR" ref="a2d60bd9d230352343e126b6ef1b7e664" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_r_c_c___type_def.html#a2d60bd9d230352343e126b6ef1b7e664">AHBLPENR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RCC AHB peripheral clock enable in low power mode register, Address offset: 0x28 </p>

</div>
</div>
<a class="anchor" id="a0067b334dc6480de6ebe57955248758f"></a><!-- doxytag: member="RCC_TypeDef::AHBRSTR" ref="a0067b334dc6480de6ebe57955248758f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_r_c_c___type_def.html#a0067b334dc6480de6ebe57955248758f">AHBRSTR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RCC AHB peripheral reset register, Address offset: 0x10 </p>

</div>
</div>
<a class="anchor" id="ac88901e2eb35079b7b58a185e6bf554c"></a><!-- doxytag: member="RCC_TypeDef::APB1ENR" ref="ac88901e2eb35079b7b58a185e6bf554c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">APB1ENR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RCC APB1 peripheral clock enable register, Address offset: 0x24 </p>

</div>
</div>
<a class="anchor" id="ad85a9951a7be79fe08ffc90f796f071b"></a><!-- doxytag: member="RCC_TypeDef::APB1LPENR" ref="ad85a9951a7be79fe08ffc90f796f071b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_r_c_c___type_def.html#ad85a9951a7be79fe08ffc90f796f071b">APB1LPENR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x30 </p>

</div>
</div>
<a class="anchor" id="a7da5d372374bc59e9b9af750b01d6a78"></a><!-- doxytag: member="RCC_TypeDef::APB1RSTR" ref="a7da5d372374bc59e9b9af750b01d6a78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">APB1RSTR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RCC APB1 peripheral reset register, Address offset: 0x18 </p>

</div>
</div>
<a class="anchor" id="acc7bb47dddd2d94de124f74886d919be"></a><!-- doxytag: member="RCC_TypeDef::APB2ENR" ref="acc7bb47dddd2d94de124f74886d919be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">APB2ENR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RCC APB2 peripheral clock enable register, Address offset: 0x20 </p>

</div>
</div>
<a class="anchor" id="aba51c57f9506e14a6f5983526c78943b"></a><!-- doxytag: member="RCC_TypeDef::APB2LPENR" ref="aba51c57f9506e14a6f5983526c78943b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_r_c_c___type_def.html#aba51c57f9506e14a6f5983526c78943b">APB2LPENR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x2C </p>

</div>
</div>
<a class="anchor" id="ab2c5389c9ff4ac188cd498b8f7170968"></a><!-- doxytag: member="RCC_TypeDef::APB2RSTR" ref="ab2c5389c9ff4ac188cd498b8f7170968" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RCC APB2 peripheral reset register, Address offset: 0x14 </p>

</div>
</div>
<a class="anchor" id="a26f1e746ccbf9c9f67e7c60e61085ec1"></a><!-- doxytag: member="RCC_TypeDef::CFGR" ref="a26f1e746ccbf9c9f67e7c60e61085ec1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RCC Clock configuration register, Address offset: 0x08 </p>

</div>
</div>
<a class="anchor" id="a907d8154c80b7e385478943f90b17a3b"></a><!-- doxytag: member="RCC_TypeDef::CIR" ref="a907d8154c80b7e385478943f90b17a3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_r_c_c___type_def.html#a907d8154c80b7e385478943f90b17a3b">CIR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RCC Clock interrupt register, Address offset: 0x0C </p>

</div>
</div>
<a class="anchor" id="ab40c89c59391aaa9d9a8ec011dd0907a"></a><!-- doxytag: member="RCC_TypeDef::CR" ref="ab40c89c59391aaa9d9a8ec011dd0907a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RCC clock control register, Address offset: 0x00 </p>

</div>
</div>
<a class="anchor" id="a876dd0a8546697065f406b7543e27af2"></a><!-- doxytag: member="RCC_TypeDef::CSR" ref="a876dd0a8546697065f406b7543e27af2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RCC Control/status register, Address offset: 0x34 </p>

</div>
</div>
<a class="anchor" id="a056687364a883b087fc5664830563cad"></a><!-- doxytag: member="RCC_TypeDef::ICSCR" ref="a056687364a883b087fc5664830563cad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_r_c_c___type_def.html#a056687364a883b087fc5664830563cad">ICSCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RCC Internal clock sources calibration register, Address offset: 0x04 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>D:/1/mg-stm32l_acquisition_supervisor-0.1.0-120906/inc/<a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 6 2012 21:45:11 for mg-stm32l_acquisition_supervisor by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
