`timescale 1ns / 1ps

module program_counter(

    input wire clk,
    input wire reset,
    input wire pc_enable,

    output reg [3:0] pc
);

always @(posedge clk or posedge reset) begin

    if(reset)
        pc <= 4'b0000;

    else if(pc_enable)
        pc <= pc + 1'b1;

end

endmodule