0.7
2020.2
Oct 14 2022
05:20:55
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/CONTROL_UNIT/ALU_DECODER.v,1696447532,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/CONTROL_UNIT/CONTROL_UNIT.v,,ALU_DECODER,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/CONTROL_UNIT/CONTROL_UNIT.v,1696453913,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/stages/DECODE_STAGE.v,,CONTROL_UNIT,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/CONTROL_UNIT/MAIN_DECODER.v,1696453830,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/stages/MEMORY_STAGE.v,,MAIN_DECODER,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/Hazard_unit.v,1696444320,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/CONTROL_UNIT/MAIN_DECODER.v,,Hazard_unit,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/TOP_MODULE.v,1696452050,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/stages/WRITE_BACK_STAGE.v,,TOP_MODULE,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/regs/decode_to_execute_reg.v,1696447585,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/regs/execute_to_memory_reg.v,,decode_to_execute_reg,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/regs/execute_to_memory_reg.v,1696447607,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/regs/fetch_to_decode_reg.v,,execute_to_memory_reg,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/regs/fetch_to_decode_reg.v,1696443440,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/regs/memory_to_write_back_reg.v,,fetch_to_decode_reg,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/regs/memory_to_write_back_reg.v,1696442665,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/mux_2_to_1.v,,memory_to_write_back_reg,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/stages/DECODE_STAGE.v,1696449813,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/stages/EXECUTE_STAGE.v,,DECODE_STAGE,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/stages/EXECUTE_STAGE.v,1696451746,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/stages/FETCH_STAGE.v,,EXECUTE_STAGE,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/stages/FETCH_STAGE.v,1696453619,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/Hazard_unit.v,,FETCH_STAGE,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/stages/MEMORY_STAGE.v,1696444879,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/PRG_CNTR.v,,MEMORY_STAGE,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/stages/WRITE_BACK_STAGE.v,1696447926,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/ZERO_EXT.v,,WRITE_BACK_STAGE,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/ALU.v,1696442665,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/CONTROL_UNIT/ALU_DECODER.v,,ALU,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/PRG_CNTR.v,1696442665,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/RAM.v,,PRG_CNTR,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/RAM.v,1696448092,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/REG_FILE.v,,RAM,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/REG_FILE.v,1696452352,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/ROM.v,,REG_FILE,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/ROM.v,1696449381,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/SIGN_EXT.v,,ROM,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/SIGN_EXT.v,1696451352,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/TOP_MODULE.v,,SIGN_EXT,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/ZERO_EXT.v,1696446999,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/addr.v,,ZERO_EXT,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/addr.v,1696442665,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/regs/decode_to_execute_reg.v,,ADDER,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/mux_2_to_1.v,1696442665,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/mux_4_to_1.v,,mux_2_to_1,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/mux_4_to_1.v,1696442665,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/mux_8_to_1.v,,mux_4_to_1,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/RTL/submodules/mux_8_to_1.v,1696442665,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/TBs/TOP_MODULE_TB.v,,mux_8_to_1,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/TBs/Design_Random_TB.sv,1696458363,systemVerilog,,,,$unit_Design_Random_TB_sv;testbench,,uvm,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/TBs/TOP_MODULE_TB.v,1696452905,verilog,,,,TOP_MODULE_TB,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/Vivado/Pipelined_MIPS_Processor.sim/sim_1/behav/xsim/glbl.v,1696442665,verilog,,,,glbl,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/Vivado/Pipelined_MIPS_Processor.srcs/sim_1/imports/TBs/top_tb.v,1696444141,verilog,,,,Top_TB,,,,,,,,
F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/Vivado/Pipelined_MIPS_Processor.srcs/sources_1/imports/RTL/submodules/zero_extend.v,1696446197,verilog,,F:/Digital_Track/04_STM_training/Pipelined_MIPS_Processor/Vivado/Pipelined_MIPS_Processor.srcs/sim_1/imports/TBs/top_tb.v,,zero_extend,,,,,,,,
