<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Day 13.2: logic — One Type to Rule Them All — Accelerated HDL for Digital System Design</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/reveal.min.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/theme/white.min.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/styles/vs2015.min.css">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;600;700&family=JetBrains+Mono:wght@400;700&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="../../theme/ucf-hdl.css">
    <style>
        .two-col { display: flex; gap: 2em; }
        .two-col .col { flex: 1; }
        .panel { padding: 1em; border-radius: 8px; }
        .panel-sw { background: #F3E5F5; border: 2px solid #9C27B0; }
        .panel-hw { background: #E3F2FD; border: 2px solid #1565C0; }
        .panel-good { background: #E8F5E9; border: 2px solid #2E7D32; }
        .panel-bad { background: #FFEBEE; border: 2px solid #C62828; }
        .panel-neutral { background: #FFF8E1; border: 2px solid #F9A825; }
        .check { color: #2E7D32; font-weight: 700; }
        .cross { color: #C62828; font-weight: 700; }
    </style>
</head>
<body>
<div class="reveal">
<div class="slides">

<!-- TITLE SLIDE -->
<section class="title-slide" data-background-color="#000000">
    <div style="margin-bottom:1em;">
        <span style="color:#FFC904;font-weight:700;font-size:0.6em;letter-spacing:0.15em;text-transform:uppercase;">
            Day 13 · SystemVerilog for Design
        </span>
    </div>
    <h1 style="color:#FFC904;border-bottom:none;font-size:2.2em;">logic Type</h1>
    <p class="subtitle" style="color:#E8E8E4;">Video 2 of 4 · ~10 minutes</p>
    <p class="course-info" style="color:#888;">UCF · Department of ECE</p>
</section>

<section>
    <h2>The Problem With <code>wire</code> and <code>reg</code></h2>
    <pre class="synth"><code class="language-verilog">// Verilog: Must know the assignment context to choose the type
wire [7:0] w_data;      // driven by assign or module output
reg  [7:0] r_result;    // driven inside always block

// But r_result might be combinational (always @(*))
//   or sequential (always @(posedge clk))
// The name 'reg' tells you NOTHING about the hardware</code></pre>
    <div class="fragment callout-danger" style="font-size:0.8em;">
        <code>reg</code> does NOT mean register. It means "assigned in a procedural block." This confuses <em>everyone</em>. SystemVerilog fixes this.
    </div>
    <aside class="notes">In Verilog, you choose wire or reg based on where the signal is assigned, not what hardware it represents. reg does NOT mean register — it means assigned in a procedural block. This confuses everyone, including experienced engineers. SystemVerilog fixes it.</aside>
</section>
<section>
    <h2>The <code>logic</code> Type</h2>
    <pre class="synth"><code class="language-verilog" data-noescape>// SystemVerilog: one type, any context
logic [7:0] data;       // assign, always_ff, always_comb — all work
logic [7:0] result;     // same type regardless of usage

<span class="fragment">// The HARDWARE is determined by the always block type:
always_ff @(posedge i_clk)  // → register
    result <= data;

always_comb                  // → combinational logic
    result = data + 1;</span></code></pre>
    <div class="fragment callout" style="font-size:0.75em;">
        <strong>One restriction:</strong> <code>logic</code> can only have <strong>one driver</strong>. For multi-driver buses (rare in FPGA), use <code>wire</code>. For 99% of designs, <code>logic</code> is all you need.
    </div>
    <aside class="notes">logic replaces both wire and reg. It can be driven by assign, always_ff, or always_comb. The hardware is determined by the always block type, not the variable type. One restriction: logic can only have one driver — which is actually a safety feature.</aside>
</section>
<section>
    <h2>Port Declarations</h2>
    <pre class="synth"><code class="language-verilog" data-noescape>// Verilog — must decide wire vs reg at the port
module my_mod (
    input  wire       i_clk,
    output reg  [7:0] o_result  // reg because assigned in always
);

<span class="fragment">// SystemVerilog — just use logic everywhere
module my_mod (
    input  logic       i_clk,
    output logic [7:0] o_result  // no wire/reg decision needed!
);</span></code></pre>
    <div class="fragment callout" style="font-size:0.75em;">
        No more refactoring port types when you change how a signal is driven. <code>logic</code> works for all cases.
    </div>
    <aside class="notes">In Verilog, you must decide wire or reg at the port declaration. Change how a signal is driven and you have to change the port type. With logic, the port type is always the same regardless of how it's assigned inside the module.</aside>
</section>
<section>
    <h2>Key Takeaways</h2>
    <div style="margin-top:0.5em;">
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">①</span>&ensp;<code>logic</code> replaces both <code>wire</code> and <code>reg</code> — use it everywhere.
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">②</span>&ensp;Hardware is determined by the <code>always</code> block type, not the variable type.
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">③</span>&ensp;Single-driver restriction is actually a <strong>safety feature</strong>.
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">④</span>&ensp;Ports: <code>input logic</code>, <code>output logic</code> — no more wire/reg decisions.
        </p>
    </div>
</section>
<section data-background-color="#000000">
    <div style="text-align:center;">
        <p style="color:#FFC904;font-size:0.7em;font-weight:600;letter-spacing:0.1em;text-transform:uppercase;">Up Next</p>
        <h2 style="color:#FFFFFF;font-size:1.8em;">Intent-Based Always Blocks</h2>
        <p style="color:#E8E8E4;font-size:0.8em;margin-top:0.5em;">Video 3 of 4 · ~12 minutes</p>
        <p style="color:#888;font-size:0.6em;margin-top:2em;">Telling the compiler what hardware you want — and getting errors when you're wrong.</p>
    </div>
</section>


</div></div>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/reveal.min.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/plugin/highlight/highlight.min.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/plugin/notes/notes.min.js"></script>
<script>
Reveal.initialize({
    hash: true, slideNumber: 'c/t', showSlideNumber: 'all',
    width: 1280, height: 720, margin: 0.04,
    transition: 'slide', transitionSpeed: 'default', backgroundTransition: 'fade',
    plugins: [ RevealHighlight, RevealNotes ],
});
</script>
</body>
</html>