INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/pipeline/pipeline.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/pipeline/pipeline.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/pipeline/pipeline.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/pipeline/pipeline.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/pipeline/pipeline.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/pipeline/pipeline.srcs/sources_1/imports/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/pipeline/pipeline.srcs/sources_1/imports/new/Mux_Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/pipeline/pipeline.srcs/sources_1/imports/new/Mux_op_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_op_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/pipeline/pipeline.srcs/sources_1/imports/new/Mux_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/pipeline/pipeline.srcs/sources_1/imports/new/Mux_wd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_wd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/pipeline/pipeline.srcs/sources_1/imports/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/pipeline/pipeline.srcs/sources_1/imports/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/pipeline/pipeline.srcs/sources_1/imports/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/pipeline/pipeline.srcs/sources_1/imports/new/miniRv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/pipeline/pipeline.srcs/sim_1/imports/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
