****************************************
Report : qor
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Sat Mar 14 16:00:13 2020
****************************************

Report timing status: Processing group FEEDTHROUGH (total endpoints 1)...100% done.
Report timing status: Processing group REGIN (total endpoints 1)...100% done.
Report timing status: Processing group REGOUT (total endpoints 1)...100% done.
Report timing status: Processing group core_clk (total endpoints 1)...100% done.
  Timing Path Group 'FEEDTHROUGH' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           20
  Critical Path Length:                   3.758
  Critical Path Slack:                    3.142
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REGIN' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           24
  Critical Path Length:                   4.318
  Critical Path Slack:                    2.869
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REGOUT' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           61
  Critical Path Length:                   6.254
  Critical Path Slack:                    0.646
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'core_clk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           56
  Critical Path Length:                   9.548
  Critical Path Slack:                   -2.319
  Total Negative Slack:               -1288.659
  No. of Violating Paths:                   775
  ---------------------------------------------

Report timing status: Processing group FEEDTHROUGH (total endpoints 1)...100% done.
Report timing status: Processing group REGIN (total endpoints 1)...100% done.
Report timing status: Processing group REGOUT (total endpoints 1)...100% done.
Report timing status: Processing group core_clk (total endpoints 1)...100% done.
  Timing Path Group 'FEEDTHROUGH' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.194
  Critical Path Slack:                    0.294
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REGIN' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.218
  Critical Path Slack:                   -0.159
  Total Negative Slack:                  -2.253
  No. of Violating Paths:                    67
  ---------------------------------------------

  Timing Path Group 'REGOUT' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   0.560
  Critical Path Slack:                    0.660
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'core_clk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.444
  Critical Path Slack:                    0.076
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                  539
  Hierarchical Port Count:                85334
  Leaf Cell Count:                        79127
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:             170009.719
  Total cell area:                  2553828.500
  Design Area:                      2723838.250
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           267150
  max_capacitance Count:                     18
  min_capacitance Count:                    689
  max_transition Count:                      48
  max_capacitance Cost:                 -95.806
  min_capacitance Cost:                 -68.896
  max_transition Cost:                   -0.651
  Total DRC Cost:                      -165.353
  ---------------------------------------------

1
