#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Aug 19 14:15:25 2019
# Process ID: 3148
# Current directory: C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5660 C:\Users\lsneler\Desktop\Repo\JPEG_conv\exemp_proj\AxiLite3\AxiLiteZynqBRAMDemo.xpr
# Log file: C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/vivado.log
# Journal file: C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/ip_repo/BRAMContrl_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/ip_repo/AXILiteToBRAMIntf_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/ip_repo/BRAMContrl_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 903.316 ; gain = 125.836
update_compile_order -fileset sources_1
open_bd_design {C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:system_ila:1.0 - system_ila_0
Adding cell -- xilinx.com:user:AXILiteToBRAMIntf:1.0 - AXILiteToBRAMIntf_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 947.508 ; gain = 8.711
file copy -force C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.runs/impl_1/design_1_wrapper.sysdef C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.sdk -hwspec C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.sdk -hwspec C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279A42FD7A
set_property PROGRAM.FILE {C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z010_1 and the probes file(s) C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.runs/impl_1/design_1_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
open_bd_design {C:/Users/lsneler/Desktop/Repo/JPEG_conv/exemp_proj/AxiLite3/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 19 14:46:20 2019...
