==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Setting target device to 'xq7z020cl400-1q'
@I [HLS-10] Analyzing design file 'sift_starter/src/dog.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<17, 8, false, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<17, 8, false, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<48, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-77] The top function 'dog' (sift_starter/src/dog.cpp:57) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [XFORM-1101] Packing variable 'out.V.data.V' (sift_starter/src/dog.cpp:57) into a 255-bit variable.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' (sift_starter/src/dog.cpp:75) in function 'dog' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (sift_starter/src/dog.cpp:85) in function 'dog' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' (sift_starter/src/dog.cpp:102) in function 'dog' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.3' (sift_starter/src/dog.cpp:108) in function 'dog' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.4' (sift_starter/src/dog.cpp:116) in function 'dog' completely.
@I [XFORM-102] Partitioning array 'line_o.data.V' (sift_starter/src/dog.cpp:67) automatically.
@I [XFORM-102] Partitioning array 'col_outs.data.V' (sift_starter/src/dog.cpp:69) automatically.
@I [XFORM-101] Partitioning array 'buffer.V' (sift_starter/src/dog.cpp:61) in dimension 1 completely.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (sift_starter/src/dog.cpp:73:10) in function 'dog'.
@W [ANALYSIS-52] Found false intra dependency for variable 'buffer[0].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false intra dependency for variable 'buffer[1].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false intra dependency for variable 'buffer[2].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false intra dependency for variable 'buffer[3].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false intra dependency for variable 'buffer[4].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false intra dependency for variable 'buffer[5].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false intra dependency for variable 'buffer[6].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false intra dependency for variable 'buffer[7].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false intra dependency for variable 'buffer[8].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false intra dependency for variable 'buffer[9].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false intra dependency for variable 'buffer[10].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false intra dependency for variable 'buffer[11].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false intra dependency for variable 'buffer[12].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false intra dependency for variable 'buffer[13].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false inter dependency for variable 'buffer[0].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false inter dependency for variable 'buffer[1].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false inter dependency for variable 'buffer[2].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false inter dependency for variable 'buffer[3].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false inter dependency for variable 'buffer[4].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false inter dependency for variable 'buffer[5].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false inter dependency for variable 'buffer[6].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false inter dependency for variable 'buffer[7].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false inter dependency for variable 'buffer[8].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false inter dependency for variable 'buffer[9].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false inter dependency for variable 'buffer[10].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false inter dependency for variable 'buffer[11].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false inter dependency for variable 'buffer[12].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Found false inter dependency for variable 'buffer[13].V' (sift_starter/src/dog.cpp:61).
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'buffer[0].V'(sift_starter/src/dog.cpp:61) and 'load' operation 'buffer[0].V.load'(sift_starter/src/dog.cpp:84:31) from variable 'buffer[0].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'buffer[0].V.load'(sift_starter/src/dog.cpp:84:31) from variable 'buffer[0].V'(sift_starter/src/dog.cpp:61) and 'store' operation to variable 'buffer[0].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'buffer[1].V'(sift_starter/src/dog.cpp:61) and 'load' operation 'buffer[1].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[1].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'buffer[1].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[1].V'(sift_starter/src/dog.cpp:61) and 'store' operation to variable 'buffer[1].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'buffer[2].V'(sift_starter/src/dog.cpp:61) and 'load' operation 'buffer[2].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[2].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'buffer[2].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[2].V'(sift_starter/src/dog.cpp:61) and 'store' operation to variable 'buffer[2].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'buffer[3].V'(sift_starter/src/dog.cpp:61) and 'load' operation 'buffer[3].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[3].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'buffer[3].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[3].V'(sift_starter/src/dog.cpp:61) and 'store' operation to variable 'buffer[3].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'buffer[4].V'(sift_starter/src/dog.cpp:61) and 'load' operation 'buffer[4].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[4].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'buffer[4].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[4].V'(sift_starter/src/dog.cpp:61) and 'store' operation to variable 'buffer[4].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'buffer[5].V'(sift_starter/src/dog.cpp:61) and 'load' operation 'buffer[5].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[5].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'buffer[5].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[5].V'(sift_starter/src/dog.cpp:61) and 'store' operation to variable 'buffer[5].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'buffer[6].V'(sift_starter/src/dog.cpp:61) and 'load' operation 'buffer[6].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[6].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'buffer[6].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[6].V'(sift_starter/src/dog.cpp:61) and 'store' operation to variable 'buffer[6].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'buffer[7].V'(sift_starter/src/dog.cpp:61) and 'load' operation '__Val2__'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[7].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation '__Val2__'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[7].V'(sift_starter/src/dog.cpp:61) and 'store' operation to variable 'buffer[7].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'buffer[8].V'(sift_starter/src/dog.cpp:61) and 'load' operation 'buffer[8].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[8].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'buffer[8].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[8].V'(sift_starter/src/dog.cpp:61) and 'store' operation to variable 'buffer[8].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'buffer[9].V'(sift_starter/src/dog.cpp:61) and 'load' operation 'buffer[9].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[9].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'buffer[9].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[9].V'(sift_starter/src/dog.cpp:61) and 'store' operation to variable 'buffer[9].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'buffer[10].V'(sift_starter/src/dog.cpp:61) and 'load' operation 'buffer[10].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[10].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'buffer[10].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[10].V'(sift_starter/src/dog.cpp:61) and 'store' operation to variable 'buffer[10].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'buffer[11].V'(sift_starter/src/dog.cpp:61) and 'load' operation 'buffer[11].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[11].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'buffer[11].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[11].V'(sift_starter/src/dog.cpp:61) and 'store' operation to variable 'buffer[11].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'buffer[12].V'(sift_starter/src/dog.cpp:61) and 'load' operation 'buffer[12].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[12].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'buffer[12].V.load'(sift_starter/src/dog.cpp:91:29) from variable 'buffer[12].V'(sift_starter/src/dog.cpp:61) and 'store' operation to variable 'buffer[12].V'(sift_starter/src/dog.cpp:61), this may lead to incorrect RTL generation.
@I [HLS-111] Elapsed time: 15.1468 seconds; current memory usage: 291 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dog' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dog' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 10, Final II: 4, Depth: 4.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.17318 seconds; current memory usage: 292 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dog' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.165148 seconds; current memory usage: 292 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dog' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dog/in_V_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'dog/out_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on function 'dog' to 'ap_ctrl_hs'.
@W [RTGEN-101] Port 'dog/out_V_data_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'dog/out_V_data_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'dog/out_V_data_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'dog/out_V_data_V_TREADY' to 0.
@I [RTGEN-100] Finished creating RTL model for 'dog'.
@I [HLS-111] Elapsed time: 0.307503 seconds; current memory usage: 293 MB.
@I [RTMG-278] Implementing memory 'dog_buffer_0_V_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dog_buffer_13_V_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for dog.
@I [VHDL-304] Generating VHDL RTL for dog.
@I [VLOG-307] Generating Verilog RTL for dog.
@I [HLS-112] Total elapsed time: 142.773 seconds; peak memory usage: 293 MB.
