
*** Running vivado
    with args -log GPIO_demo.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source GPIO_demo.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Jul 23 13:39:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source GPIO_demo.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1499.605 ; gain = 72.836 ; free physical = 4261 ; free virtual = 11735
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/zimengx/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/zimengx/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top GPIO_demo -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1694.613 ; gain = 0.000 ; free physical = 4042 ; free virtual = 11519
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zimengx/RaySketchers/VGADisplayName/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [/home/zimengx/RaySketchers/VGADisplayName/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1911.203 ; gain = 0.000 ; free physical = 3915 ; free virtual = 11388
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2029.383 ; gain = 112.242 ; free physical = 3862 ; free virtual = 11329

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 181c1aca4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2452.336 ; gain = 422.953 ; free physical = 3438 ; free virtual = 10908

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 181c1aca4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.227 ; gain = 0.000 ; free physical = 3108 ; free virtual = 10578

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 181c1aca4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2789.227 ; gain = 0.000 ; free physical = 3108 ; free virtual = 10578
Phase 1 Initialization | Checksum: 181c1aca4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2789.227 ; gain = 0.000 ; free physical = 3108 ; free virtual = 10578

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 181c1aca4

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2789.227 ; gain = 0.000 ; free physical = 3108 ; free virtual = 10578

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 181c1aca4

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2789.227 ; gain = 0.000 ; free physical = 3108 ; free virtual = 10578
Phase 2 Timer Update And Timing Data Collection | Checksum: 181c1aca4

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2789.227 ; gain = 0.000 ; free physical = 3108 ; free virtual = 10578

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 10d143079

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2789.227 ; gain = 0.000 ; free physical = 3108 ; free virtual = 10578
Retarget | Checksum: 10d143079
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 153a98f49

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2789.227 ; gain = 0.000 ; free physical = 3108 ; free virtual = 10578
Constant propagation | Checksum: 153a98f49
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.227 ; gain = 0.000 ; free physical = 3108 ; free virtual = 10578
Phase 5 Sweep | Checksum: 14f68c415

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2789.227 ; gain = 0.000 ; free physical = 3108 ; free virtual = 10578
Sweep | Checksum: 14f68c415
INFO: [Opt 31-389] Phase Sweep created 9 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 14f68c415

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2821.242 ; gain = 32.016 ; free physical = 3108 ; free virtual = 10578
BUFG optimization | Checksum: 14f68c415
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 14f68c415

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2821.242 ; gain = 32.016 ; free physical = 3108 ; free virtual = 10578
Shift Register Optimization | Checksum: 14f68c415
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 162839f9b

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2821.242 ; gain = 32.016 ; free physical = 3108 ; free virtual = 10578
Post Processing Netlist | Checksum: 162839f9b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 298194d87

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2821.242 ; gain = 32.016 ; free physical = 3108 ; free virtual = 10578

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2821.242 ; gain = 0.000 ; free physical = 3108 ; free virtual = 10578
Phase 9.2 Verifying Netlist Connectivity | Checksum: 298194d87

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2821.242 ; gain = 32.016 ; free physical = 3108 ; free virtual = 10578
Phase 9 Finalization | Checksum: 298194d87

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2821.242 ; gain = 32.016 ; free physical = 3108 ; free virtual = 10578
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               9  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 298194d87

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2821.242 ; gain = 32.016 ; free physical = 3108 ; free virtual = 10578

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 298194d87

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2821.242 ; gain = 0.000 ; free physical = 3108 ; free virtual = 10578

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 298194d87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.242 ; gain = 0.000 ; free physical = 3108 ; free virtual = 10578

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.242 ; gain = 0.000 ; free physical = 3108 ; free virtual = 10578
Ending Netlist Obfuscation Task | Checksum: 298194d87

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.242 ; gain = 0.000 ; free physical = 3108 ; free virtual = 10578
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2821.242 ; gain = 904.102 ; free physical = 3108 ; free virtual = 10578
INFO: [Vivado 12-24828] Executing command : report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
Command: report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zimengx/RaySketchers/VGADisplayName/hw.runs/impl_1/GPIO_demo_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2821.242 ; gain = 0.000 ; free physical = 3061 ; free virtual = 10530
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.242 ; gain = 0.000 ; free physical = 3061 ; free virtual = 10530
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2821.242 ; gain = 0.000 ; free physical = 3061 ; free virtual = 10530
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2821.242 ; gain = 0.000 ; free physical = 3060 ; free virtual = 10530
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.242 ; gain = 0.000 ; free physical = 3060 ; free virtual = 10530
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.242 ; gain = 0.000 ; free physical = 3059 ; free virtual = 10530
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2821.242 ; gain = 0.000 ; free physical = 3059 ; free virtual = 10530
INFO: [Common 17-1381] The checkpoint '/home/zimengx/RaySketchers/VGADisplayName/hw.runs/impl_1/GPIO_demo_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.062 ; gain = 0.000 ; free physical = 3016 ; free virtual = 10487
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e08ba632

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.062 ; gain = 0.000 ; free physical = 3016 ; free virtual = 10487
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.062 ; gain = 0.000 ; free physical = 3016 ; free virtual = 10487

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2033544af

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2846.062 ; gain = 0.000 ; free physical = 3011 ; free virtual = 10482

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23630dc98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3007 ; free virtual = 10478

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23630dc98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3007 ; free virtual = 10478
Phase 1 Placer Initialization | Checksum: 23630dc98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3006 ; free virtual = 10477

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2c63d8aeb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3027 ; free virtual = 10497

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21a02b2c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3027 ; free virtual = 10497

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21a02b2c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3027 ; free virtual = 10497

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 259d34472

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3048 ; free virtual = 10519

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 295a955ed

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3048 ; free virtual = 10519

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 10 LUTNM shape to break, 11 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 8, total 10, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 14 nets or LUTs. Breaked 10 LUTs, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 3048 ; free virtual = 10519

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           10  |              4  |                    14  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           10  |              4  |                    14  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2ea82785c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3048 ; free virtual = 10516
Phase 2.5 Global Place Phase2 | Checksum: 22f02b61d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3048 ; free virtual = 10515
Phase 2 Global Placement | Checksum: 22f02b61d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3048 ; free virtual = 10515

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22af03833

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3048 ; free virtual = 10515

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2d06b4ff1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3044 ; free virtual = 10512

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23ef7c9ea

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3041 ; free virtual = 10509

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2f50859e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3041 ; free virtual = 10509

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 30fb49ca3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3036 ; free virtual = 10511

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2938a4f09

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3038 ; free virtual = 10513

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2610cd630

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3038 ; free virtual = 10513

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2ab55863a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3038 ; free virtual = 10513

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1f0ce708a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3003 ; free virtual = 10486
Phase 3 Detail Placement | Checksum: 1f0ce708a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3003 ; free virtual = 10486

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e904d82e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.824 | TNS=-343.502 |
Phase 1 Physical Synthesis Initialization | Checksum: 15f8de6f4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 3002 ; free virtual = 10485
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2842262c4

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 3002 ; free virtual = 10485
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e904d82e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 3002 ; free virtual = 10485

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-23.048. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2acf48db4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 2983 ; free virtual = 10516

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 2983 ; free virtual = 10516
Phase 4.1 Post Commit Optimization | Checksum: 2acf48db4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 2983 ; free virtual = 10516

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2acf48db4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 2983 ; free virtual = 10516

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2acf48db4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 2983 ; free virtual = 10516
Phase 4.3 Placer Reporting | Checksum: 2acf48db4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 2983 ; free virtual = 10516

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2983 ; free virtual = 10516

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 2983 ; free virtual = 10516
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28c9ef00b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 2983 ; free virtual = 10516
Ending Placer Task | Checksum: 1f823b8b3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2885.105 ; gain = 39.043 ; free physical = 2983 ; free virtual = 10516
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2885.105 ; gain = 63.863 ; free physical = 2983 ; free virtual = 10516
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2947 ; free virtual = 10480
INFO: [Vivado 12-24828] Executing command : report_utilization -file GPIO_demo_utilization_placed.rpt -pb GPIO_demo_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file GPIO_demo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2943 ; free virtual = 10476
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2943 ; free virtual = 10476
Wrote PlaceDB: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2943 ; free virtual = 10471
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2943 ; free virtual = 10471
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2941 ; free virtual = 10476
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2947 ; free virtual = 10478
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2947 ; free virtual = 10479
Write Physdb Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2947 ; free virtual = 10479
INFO: [Common 17-1381] The checkpoint '/home/zimengx/RaySketchers/VGADisplayName/hw.runs/impl_1/GPIO_demo_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2945 ; free virtual = 10473
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.61s |  WALL: 0.17s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2945 ; free virtual = 10473

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.048 | TNS=-335.257 |
Phase 1 Physical Synthesis Initialization | Checksum: 145ae118f

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2949 ; free virtual = 10477
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.048 | TNS=-335.257 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 145ae118f

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2949 ; free virtual = 10477

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.048 | TNS=-335.257 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_59_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_217_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_222_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 32 pins.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[0]_i_139_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.968 | TNS=-334.617 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_138_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_525_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_564_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Inst_vga_ctrl/char_index_reg[3]_i_564_n_0. Critical path length was reduced through logic transformation on cell Inst_vga_ctrl/char_index_reg[3]_i_564_comp.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[1]_i_80_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.924 | TNS=-334.268 |
INFO: [Physopt 32-710] Processed net Inst_vga_ctrl/char_index_reg[3]_i_564_n_0. Critical path length was reduced through logic transformation on cell Inst_vga_ctrl/char_index_reg[3]_i_564_comp_1.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[1]_i_80_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.918 | TNS=-334.220 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_529_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Inst_vga_ctrl/char_index_reg[3]_i_529_n_0. Critical path length was reduced through logic transformation on cell Inst_vga_ctrl/char_index_reg[3]_i_529_comp.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[1]_i_46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.872 | TNS=-333.846 |
INFO: [Physopt 32-81] Processed net Inst_vga_ctrl/char_index_reg[1]_i_80_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[1]_i_80_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.838 | TNS=-333.580 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[1]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg3[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/p_0_out[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg30_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_291_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_412_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x3[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_406_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_513_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_279_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[3]_i_483_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.837 | TNS=-333.211 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_482_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[3]_i_512_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.765 | TNS=-332.398 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[3]_i_511_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.726 | TNS=-331.969 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_512_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_273_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_393_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[5]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.698 | TNS=-331.661 |
INFO: [Physopt 32-81] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[5]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.689 | TNS=-331.586 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[3]_i_483_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.685 | TNS=-331.617 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_483_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[3]_i_511_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.677 | TNS=-331.529 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_511_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.668 | TNS=-331.430 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_378_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_486_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.649 | TNS=-331.221 |
INFO: [Physopt 32-663] Processed net Inst_vga_ctrl/char_index_reg[3]_i_395_n_0.  Re-placed instance Inst_vga_ctrl/char_index_reg[3]_i_395
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[3]_i_395_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.639 | TNS=-331.141 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_271_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[3]_i_385_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.633 | TNS=-331.045 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[3]_i_395_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.633 | TNS=-331.045 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_394_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.629 | TNS=-331.013 |
INFO: [Physopt 32-663] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[5]_repN.  Re-placed instance Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[5]_replica
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.621 | TNS=-330.925 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_59_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_138_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[1]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg3[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/p_0_out[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg30_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_412_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x3[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_513_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_279_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_483_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[3]_i_511_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.615 | TNS=-330.877 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_511_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_273_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_393_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[1].  Re-placed instance Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[1]
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.615 | TNS=-330.877 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_385_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_378_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_486_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.615 | TNS=-330.877 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2960 ; free virtual = 10487
Phase 3 Critical Path Optimization | Checksum: 14e8514bd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2960 ; free virtual = 10487

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.615 | TNS=-330.877 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_59_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_217_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_222_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_138_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_525_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[1]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg3[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/p_0_out[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg30_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_291_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_412_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x3[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_406_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_513_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_279_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_483_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_271_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_385_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_378_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_486_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_59_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_138_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[1]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg3[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/p_0_out[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg30_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_412_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x3[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_513_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_279_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_483_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_385_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_378_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_486_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.615 | TNS=-330.877 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2211 ; free virtual = 9849
Phase 4 Critical Path Optimization | Checksum: 14e8514bd

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2211 ; free virtual = 9849
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2211 ; free virtual = 9849
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-22.615 | TNS=-330.877 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.433  |          4.380  |            8  |              0  |                    21  |           0  |           2  |  00:00:13  |
|  Total          |          0.433  |          4.380  |            8  |              0  |                    21  |           0  |           3  |  00:00:13  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2211 ; free virtual = 9849
Ending Physical Synthesis Task | Checksum: 231af0985

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2211 ; free virtual = 9851
INFO: [Common 17-83] Releasing license: Implementation
352 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2211 ; free virtual = 9851
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2209 ; free virtual = 9851
Wrote PlaceDB: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2188 ; free virtual = 9835
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2188 ; free virtual = 9835
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2188 ; free virtual = 9835
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2188 ; free virtual = 9836
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2188 ; free virtual = 9836
Write Physdb Complete: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2885.105 ; gain = 0.000 ; free physical = 2188 ; free virtual = 9836
INFO: [Common 17-1381] The checkpoint '/home/zimengx/RaySketchers/VGADisplayName/hw.runs/impl_1/GPIO_demo_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c7f7fb4a ConstDB: 0 ShapeSum: 8c778dbb RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 4004fcfa | NumContArr: 71620e88 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 236b900bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2984.941 ; gain = 9.000 ; free physical = 1901 ; free virtual = 9541

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 236b900bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2984.941 ; gain = 9.000 ; free physical = 1901 ; free virtual = 9541

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 236b900bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2984.941 ; gain = 9.000 ; free physical = 1901 ; free virtual = 9541
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 355c208ab

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3009.941 ; gain = 34.000 ; free physical = 1880 ; free virtual = 9519
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.968| TNS=-320.765| WHS=-0.134 | THS=-2.100 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1758
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1758
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 307f1f8a1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3009.941 ; gain = 34.000 ; free physical = 1876 ; free virtual = 9518

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 307f1f8a1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3009.941 ; gain = 34.000 ; free physical = 1876 ; free virtual = 9518

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1a9311c44

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3009.941 ; gain = 34.000 ; free physical = 1875 ; free virtual = 9517
Phase 4 Initial Routing | Checksum: 1a9311c44

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3009.941 ; gain = 34.000 ; free physical = 1875 ; free virtual = 9517

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 861
 Number of Nodes with overlaps = 313
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.092| TNS=-376.021| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 34de9ba1f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3034.004 ; gain = 58.062 ; free physical = 1819 ; free virtual = 9465

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 349
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.870| TNS=-371.650| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 172bd4f9a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3034.004 ; gain = 58.062 ; free physical = 1819 ; free virtual = 9476

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 392
 Number of Nodes with overlaps = 212
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.947| TNS=-369.144| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 20b610499

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3034.004 ; gain = 58.062 ; free physical = 1833 ; free virtual = 9491
Phase 5 Rip-up And Reroute | Checksum: 20b610499

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3034.004 ; gain = 58.062 ; free physical = 1833 ; free virtual = 9491

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 264282856

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3034.004 ; gain = 58.062 ; free physical = 1847 ; free virtual = 9505
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.870| TNS=-369.981| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2ba896c29

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3034.004 ; gain = 58.062 ; free physical = 1851 ; free virtual = 9509

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2ba896c29

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3034.004 ; gain = 58.062 ; free physical = 1851 ; free virtual = 9509
Phase 6 Delay and Skew Optimization | Checksum: 2ba896c29

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3034.004 ; gain = 58.062 ; free physical = 1851 ; free virtual = 9509

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.839| TNS=-364.746| WHS=0.105  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 34a8e0ae0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3034.004 ; gain = 58.062 ; free physical = 1851 ; free virtual = 9510
Phase 7 Post Hold Fix | Checksum: 34a8e0ae0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3034.004 ; gain = 58.062 ; free physical = 1851 ; free virtual = 9510

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.646735 %
  Global Horizontal Routing Utilization  = 0.736986 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 34a8e0ae0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3034.004 ; gain = 58.062 ; free physical = 1851 ; free virtual = 9510

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 34a8e0ae0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3034.004 ; gain = 58.062 ; free physical = 1851 ; free virtual = 9510

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 28e644ff7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3034.004 ; gain = 58.062 ; free physical = 1851 ; free virtual = 9510

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 28e644ff7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3034.004 ; gain = 58.062 ; free physical = 1851 ; free virtual = 9510

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-23.839| TNS=-364.746| WHS=0.105  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 28e644ff7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3034.004 ; gain = 58.062 ; free physical = 1851 ; free virtual = 9510
Total Elapsed time in route_design: 32.78 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: b3483c73

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3034.004 ; gain = 58.062 ; free physical = 1850 ; free virtual = 9509
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: b3483c73

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3034.004 ; gain = 58.062 ; free physical = 1850 ; free virtual = 9509

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
368 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 3034.004 ; gain = 148.898 ; free physical = 1849 ; free virtual = 9508
INFO: [Vivado 12-24828] Executing command : report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
Command: report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zimengx/RaySketchers/VGADisplayName/hw.runs/impl_1/GPIO_demo_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
Command: report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/zimengx/RaySketchers/VGADisplayName/hw.runs/impl_1/GPIO_demo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file GPIO_demo_route_status.rpt -pb GPIO_demo_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file GPIO_demo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file GPIO_demo_bus_skew_routed.rpt -pb GPIO_demo_bus_skew_routed.pb -rpx GPIO_demo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
Command: report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
388 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file GPIO_demo_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3181.191 ; gain = 147.188 ; free physical = 1708 ; free virtual = 9357
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3181.191 ; gain = 0.000 ; free physical = 1721 ; free virtual = 9370
Wrote PlaceDB: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3181.191 ; gain = 0.000 ; free physical = 1716 ; free virtual = 9367
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3181.191 ; gain = 0.000 ; free physical = 1716 ; free virtual = 9367
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3181.191 ; gain = 0.000 ; free physical = 1713 ; free virtual = 9365
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3181.191 ; gain = 0.000 ; free physical = 1713 ; free virtual = 9365
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3181.191 ; gain = 0.000 ; free physical = 1713 ; free virtual = 9365
Write Physdb Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3181.191 ; gain = 0.000 ; free physical = 1713 ; free virtual = 9365
INFO: [Common 17-1381] The checkpoint '/home/zimengx/RaySketchers/VGADisplayName/hw.runs/impl_1/GPIO_demo_routed.dcp' has been generated.
Command: write_bitstream -force GPIO_demo.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12963776 bits.
Writing bitstream ./GPIO_demo.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
400 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3408.840 ; gain = 227.648 ; free physical = 1427 ; free virtual = 9084
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 13:40:54 2025...
