version: 0.2.1
dependencies:
  ohwr:bin:wrc_phy16:0: []
  ohwr:etherbone:etherbone_pkg:0: []
  ohwr:general-cores:axi4_pkg:0: []
  ohwr:general-cores:gencores_pkg:0: []
  ohwr:general-cores:genram_pkg:0: []
  ohwr:general-cores:wb_clock_monitor:0: []
  ohwr:general-cores:wb_crossbar:0: []
  ohwr:general-cores:wb_onewire_master:0: []
  ohwr:general-cores:wb_simple_uart:0: []
  ohwr:general-cores:wbgen2:0: []
  ohwr:general-cores:wbgen2_pkg:0: []
  ohwr:general-cores:wishbone_pkg:0: []
  ohwr:timing:dmtd_phase_meas:0: []
  ohwr:urv:cpu_core:0: []
  ohwr:urv:urv_pkg:0: []
  ohwr:wrpc:disparity_gen_pkg:0: []
  ohwr:wrpc:fabric:0: []
  ohwr:wrpc:timing:0: []
  ohwr:wrpc:wr_fabric_pkg:0: []
  ohwr:wrpc:wr_pps_gen:0: []
  ohwr:wrpc:wr_si549_interface:0: []
  ohwr:wrpc:wr_softpll:0: []
  ohwr:wrpc:wr_streamers:0: []
  ohwr:general-cores:axi4lite_wb_bridge:0:
  - ohwr:general-cores:axi4_pkg:0
  - ohwr:general-cores:wishbone_pkg:0
  ohwr:general-cores:common:0:
  - ohwr:general-cores:gencores_pkg:0
  ohwr:general-cores:memory_loader_pkg:0:
  - ohwr:bin:wrc_phy16:0
  ohwr:general-cores:wb_axi4lite_bridge:0:
  - ohwr:general-cores:axi4_pkg:0
  - ohwr:general-cores:wishbone_pkg:0
  ohwr:general-cores:wb_slave_adapter:0:
  - ohwr:general-cores:wishbone_pkg:0
  ohwr:urv:xurv_core:0:
  - ohwr:general-cores:gencores_pkg:0
  - ohwr:general-cores:genram_pkg:0
  - ohwr:general-cores:wishbone_pkg:0
  - ohwr:urv:cpu_core:0
  - ohwr:urv:urv_pkg:0
  ohwr:wrpc:wr_mini_nic:0:
  - ohwr:general-cores:wbgen2_pkg:0
  ohwr:wrpc:xwr_si549_interface:0:
  - ohwr:wrpc:wr_si549_interface:0
  ohwr:wrpc:xwrc_platform_xilinx:0:
  - ohwr:wrpc:disparity_gen_pkg:0
  ohwr:general-cores:genram:0:
  - ohwr:general-cores:genram_pkg:0
  - ohwr:general-cores:memory_loader_pkg:0
  ohwr:wrpc:wr_endpoint:0:
  - ohwr:general-cores:common:0
  - ohwr:general-cores:gencores_pkg:0
  - ohwr:general-cores:genram:0
  - ohwr:general-cores:genram_pkg:0
  - ohwr:general-cores:wb_slave_adapter:0
  - ohwr:general-cores:wishbone_pkg:0
  - ohwr:timing:dmtd_phase_meas:0
  - ohwr:wrpc:wr_fabric_pkg:0
  ohwr:wrpc:wr_core:0:
  - ohwr:general-cores:wb_clock_monitor:0
  - ohwr:general-cores:wb_crossbar:0
  - ohwr:general-cores:wb_onewire_master:0
  - ohwr:general-cores:wb_simple_uart:0
  - ohwr:general-cores:wbgen2:0
  - ohwr:urv:xurv_core:0
  - ohwr:wrpc:fabric:0
  - ohwr:wrpc:timing:0
  - ohwr:wrpc:wr_endpoint:0
  - ohwr:wrpc:wr_mini_nic:0
  - ohwr:wrpc:wr_pps_gen:0
  - ohwr:wrpc:wr_softpll:0
  - ohwr:wrpc:wr_streamers:0
  ohwr:wrpc:xwrf_loopback:0:
  - ohwr:general-cores:wb_slave_adapter:0
  - ohwr:wrpc:wr_endpoint:0
  ohwr:wrpc:xwr_core:0:
  - ohwr:wrpc:wr_core:0
  ohwr:wrpc:xwrc_board_common:0:
  - ohwr:wrpc:wr_streamers:0
  - ohwr:wrpc:xwr_core:0
  - ohwr:wrpc:xwrf_loopback:0
  ohwr:wrpc:xwrc_board_kasli:0:
  - ohwr:etherbone:etherbone_pkg:0
  - ohwr:general-cores:axi4lite_wb_bridge:0
  - ohwr:general-cores:common:0
  - ohwr:general-cores:wb_axi4lite_bridge:0
  - ohwr:general-cores:wb_crossbar:0
  - ohwr:wrpc:xwr_si549_interface:0
  - ohwr:wrpc:xwrc_board_common:0
  - ohwr:wrpc:xwrc_platform_xilinx:0
  ohwr:wrpc:wrc_board_kasli:0:
  - ohwr:wrpc:xwrc_board_kasli:0
files:
- file_type: user
  name: src
  core: ohwr:bin:wrc_phy16:0
- file_type: vhdlSource
  name: src/ohwr_etherbone_etherbone_pkg_0/etherbone_pkg.vhd
  core: ohwr:etherbone:etherbone_pkg:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_axi4_pkg_0/axi/axi4_pkg.vhd
  core: ohwr:general-cores:axi4_pkg:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_gencores_pkg_0/common/gencores_pkg.vhd
  core: ohwr:general-cores:gencores_pkg:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_pkg_0/genrams/genram_pkg.vhd
  core: ohwr:general-cores:genram_pkg:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_clock_monitor_0/wishbone/wb_clock_monitor/clock_monitor_wbgen2_pkg.vhd
  core: ohwr:general-cores:wb_clock_monitor:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_clock_monitor_0/wishbone/wb_clock_monitor/clock_monitor_wb.vhd
  core: ohwr:general-cores:wb_clock_monitor:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_clock_monitor_0/wishbone/wb_clock_monitor/xwb_clock_monitor.vhd
  core: ohwr:general-cores:wb_clock_monitor:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_crossbar_0/wishbone/wb_crossbar/sdb_rom.vhd
  core: ohwr:general-cores:wb_crossbar:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_crossbar_0/wishbone/wb_crossbar/xwb_crossbar.vhd
  core: ohwr:general-cores:wb_crossbar:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_crossbar_0/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd
  core: ohwr:general-cores:wb_crossbar:0
- file_type: verilogSource
  name: src/ohwr_general-cores_wb_onewire_master_0/wishbone/wb_onewire_master/sockit_owm.v
  core: ohwr:general-cores:wb_onewire_master:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_onewire_master_0/wishbone/wb_onewire_master/wb_onewire_master.vhd
  core: ohwr:general-cores:wb_onewire_master:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_onewire_master_0/wishbone/wb_onewire_master/xwb_onewire_master.vhd
  core: ohwr:general-cores:wb_onewire_master:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_simple_uart_0/wishbone/wb_uart/uart_async_rx.vhd
  core: ohwr:general-cores:wb_simple_uart:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_simple_uart_0/wishbone/wb_uart/uart_async_tx.vhd
  core: ohwr:general-cores:wb_simple_uart:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_simple_uart_0/wishbone/wb_uart/uart_baud_gen.vhd
  core: ohwr:general-cores:wb_simple_uart:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_simple_uart_0/wishbone/wb_uart/simple_uart_wb.vhd
  core: ohwr:general-cores:wb_simple_uart:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_simple_uart_0/wishbone/wb_uart/simple_uart_pkg.vhd
  core: ohwr:general-cores:wb_simple_uart:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_simple_uart_0/wishbone/wb_uart/wb_simple_uart.vhd
  core: ohwr:general-cores:wb_simple_uart:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_simple_uart_0/wishbone/wb_uart/xwb_simple_uart.vhd
  core: ohwr:general-cores:wb_simple_uart:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wbgen2_0/wishbone/wbgen2/wbgen2_dpssram.vhd
  core: ohwr:general-cores:wbgen2:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wbgen2_0/wishbone/wbgen2/wbgen2_eic.vhd
  core: ohwr:general-cores:wbgen2:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wbgen2_0/wishbone/wbgen2/wbgen2_fifo_async.vhd
  core: ohwr:general-cores:wbgen2:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wbgen2_0/wishbone/wbgen2/wbgen2_fifo_sync.vhd
  core: ohwr:general-cores:wbgen2:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wbgen2_0/wishbone/wbgen2/wbgen2_pkg.vhd
  core: ohwr:general-cores:wbgen2:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wbgen2_pkg_0/wishbone/wbgen2/wbgen2_pkg.vhd
  core: ohwr:general-cores:wbgen2_pkg:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wishbone_pkg_0/wishbone/wishbone_pkg.vhd
  core: ohwr:general-cores:wishbone_pkg:0
- file_type: vhdlSource
  name: src/ohwr_timing_dmtd_phase_meas_0/timing/dmtd_phase_meas.vhd
  core: ohwr:timing:dmtd_phase_meas:0
- file_type: vhdlSource
  name: src/ohwr_timing_dmtd_phase_meas_0/timing/dmtd_with_deglitcher.vhd
  core: ohwr:timing:dmtd_phase_meas:0
- file_type: verilogSource
  is_include_file: true
  name: src/ohwr_urv_cpu_core_0/rtl/urv_defs.v
  core: ohwr:urv:cpu_core:0
- file_type: verilogSource
  is_include_file: true
  name: src/ohwr_urv_cpu_core_0/rtl/urv_config.v
  core: ohwr:urv:cpu_core:0
- file_type: verilogSource
  name: src/ohwr_urv_cpu_core_0/rtl/urv_exec.v
  core: ohwr:urv:cpu_core:0
- file_type: verilogSource
  name: src/ohwr_urv_cpu_core_0/rtl/urv_fetch.v
  core: ohwr:urv:cpu_core:0
- file_type: verilogSource
  name: src/ohwr_urv_cpu_core_0/rtl/urv_decode.v
  core: ohwr:urv:cpu_core:0
- file_type: verilogSource
  name: src/ohwr_urv_cpu_core_0/rtl/urv_regfile.v
  core: ohwr:urv:cpu_core:0
- file_type: verilogSource
  name: src/ohwr_urv_cpu_core_0/rtl/urv_writeback.v
  core: ohwr:urv:cpu_core:0
- file_type: verilogSource
  name: src/ohwr_urv_cpu_core_0/rtl/urv_shifter.v
  core: ohwr:urv:cpu_core:0
- file_type: verilogSource
  name: src/ohwr_urv_cpu_core_0/rtl/urv_multiply.v
  core: ohwr:urv:cpu_core:0
- file_type: verilogSource
  name: src/ohwr_urv_cpu_core_0/rtl/urv_divide.v
  core: ohwr:urv:cpu_core:0
- file_type: verilogSource
  name: src/ohwr_urv_cpu_core_0/rtl/urv_csr.v
  core: ohwr:urv:cpu_core:0
- file_type: verilogSource
  name: src/ohwr_urv_cpu_core_0/rtl/urv_timer.v
  core: ohwr:urv:cpu_core:0
- file_type: verilogSource
  name: src/ohwr_urv_cpu_core_0/rtl/urv_exceptions.v
  core: ohwr:urv:cpu_core:0
- file_type: verilogSource
  name: src/ohwr_urv_cpu_core_0/rtl/urv_ecc.v
  core: ohwr:urv:cpu_core:0
- file_type: verilogSource
  name: src/ohwr_urv_cpu_core_0/rtl/urv_cpu.v
  core: ohwr:urv:cpu_core:0
- file_type: vhdlSource
  name: src/ohwr_urv_urv_pkg_0/rtl/urv_pkg.vhd
  core: ohwr:urv:urv_pkg:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_disparity_gen_pkg_0/wr_tbi_phy/disparity_gen_pkg.vhd
  core: ohwr:wrpc:disparity_gen_pkg:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_fabric_0/fabric/wr_fabric_pkg.vhd
  core: ohwr:wrpc:fabric:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_fabric_0/fabric/xwb_fabric_sink.vhd
  core: ohwr:wrpc:fabric:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_fabric_0/fabric/xwb_fabric_source.vhd
  core: ohwr:wrpc:fabric:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_fabric_0/fabric/xwrf_mux.vhd
  core: ohwr:wrpc:fabric:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_fabric_0/fabric/xwrf_reg.vhd
  core: ohwr:wrpc:fabric:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_timing_0/timing/dmtd_phase_meas.vhd
  core: ohwr:wrpc:timing:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_timing_0/timing/dmtd_with_deglitcher.vhd
  core: ohwr:wrpc:timing:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_timing_0/timing/dmtd_sampler.vhd
  core: ohwr:wrpc:timing:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_timing_0/timing/multi_dmtd_with_deglitcher.vhd
  core: ohwr:wrpc:timing:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_timing_0/timing/hpll_period_detect.vhd
  core: ohwr:wrpc:timing:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_timing_0/timing/pulse_gen.vhd
  core: ohwr:wrpc:timing:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_timing_0/timing/pulse_stamper.vhd
  core: ohwr:wrpc:timing:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_timing_0/timing/pulse_stamper_sync.vhd
  core: ohwr:wrpc:timing:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_fabric_pkg_0/fabric/wr_fabric_pkg.vhd
  core: ohwr:wrpc:wr_fabric_pkg:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_pps_gen_0/wr_pps_gen/pps_gen_wb.vhd
  core: ohwr:wrpc:wr_pps_gen:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_pps_gen_0/wr_pps_gen/wr_pps_gen.vhd
  core: ohwr:wrpc:wr_pps_gen:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_pps_gen_0/wr_pps_gen/xwr_pps_gen.vhd
  core: ohwr:wrpc:wr_pps_gen:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_si549_interface_0/wr_si549_interface/si549_if_wb.vhd
  core: ohwr:wrpc:wr_si549_interface:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_si549_interface_0/wr_si549_interface/wr_si549_interface.vhd
  core: ohwr:wrpc:wr_si549_interface:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_softpll_0/wr_softpll_ng/softpll_pkg.vhd
  core: ohwr:wrpc:wr_softpll:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_softpll_0/wr_softpll_ng/spll_aligner.vhd
  core: ohwr:wrpc:wr_softpll:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_softpll_0/wr_softpll_ng/spll_wb_slave.vhd
  core: ohwr:wrpc:wr_softpll:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_softpll_0/wr_softpll_ng/spll_wbgen2_pkg.vhd
  core: ohwr:wrpc:wr_softpll:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_softpll_0/wr_softpll_ng/wr_softpll_ng.vhd
  core: ohwr:wrpc:wr_softpll:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_softpll_0/wr_softpll_ng/xwr_softpll_ng.vhd
  core: ohwr:wrpc:wr_softpll:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/wr_streamers_wbgen2_pkg.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/streamers_priv_pkg.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/streamers_pkg.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/xrtx_streamers_stats.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/xtx_streamer.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/tx_streamer.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/xrx_streamer.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/rx_streamer.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/escape_inserter.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/escape_detector.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/dropping_buffer.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/xwr_streamers.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/wr_streamers_wb.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/xtx_streamers_stats.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/xrx_streamers_stats.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/fixed_latency_delay.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/fixed_latency_ts_match.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/fifo_showahead_adapter.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_streamers_0/wr_streamers/ts_restore_tai.vhd
  core: ohwr:wrpc:wr_streamers:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_axi4lite_wb_bridge_0/axi/axi4lite_wb_bridge/xaxi4lite_wb_bridge.vhd
  core: ohwr:general-cores:axi4lite_wb_bridge:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gencores_pkg.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_crc_gen.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_moving_average.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_delay_line.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_extend_pulse.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_delay_gen.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_dual_pi_controller.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_reset.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_reset_multi_aasd.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_serial_dac.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_sync_ffs.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_arbitrated_mux.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_sync_register.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_sync.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_posedge.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_negedge.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_edge_detect.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_pulse_synchronizer.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_pulse_synchronizer2.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_frequency_meter.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_multichannel_frequency_meter.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_rr_arbiter.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_prio_encoder.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_word_packer.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_i2c_slave.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_simple_spi_master.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_glitch_filt.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_dyn_glitch_filt.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_comparator.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_big_adder.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_fsm_watchdog.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_bicolor_led_ctrl.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_single_reset_gen.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_async_signals_input_stage.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_dec_8b10b.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_enc_8b10b.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_dyn_extend_pulse.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_ds182x_interface.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_ds182x_readout/gc_ds182x_readout.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_sfp_i2c_adapter.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_async_counter_diff.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_sync_word_wr.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_common_0/common/gc_sync_word_rd.vhd
  core: ohwr:general-cores:common:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_memory_loader_pkg_0/memory_loader_pkg.vhd
  core: ohwr:general-cores:memory_loader_pkg:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_axi4lite_bridge_0/wishbone/wb_axi4lite_bridge/wb_axi4lite_bridge.vhd
  core: ohwr:general-cores:wb_axi4lite_bridge:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_axi4lite_bridge_0/wishbone/wb_axi4lite_bridge/xwb_axi4lite_bridge.vhd
  core: ohwr:general-cores:wb_axi4lite_bridge:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_wb_slave_adapter_0/wishbone/wb_slave_adapter/wb_slave_adapter.vhd
  core: ohwr:general-cores:wb_slave_adapter:0
- file_type: verilogSource
  name: src/ohwr_urv_xurv_core_0/rtl/urv_iram.v
  core: ohwr:urv:xurv_core:0
- file_type: vhdlSource
  name: src/ohwr_urv_xurv_core_0/rtl/xurv_core.vhd
  core: ohwr:urv:xurv_core:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_mini_nic_0/wr_mini_nic/minic_wbgen2_pkg.vhd
  core: ohwr:wrpc:wr_mini_nic:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_mini_nic_0/wr_mini_nic/minic_packet_buffer.vhd
  core: ohwr:wrpc:wr_mini_nic:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_mini_nic_0/wr_mini_nic/minic_wb_slave.vhd
  core: ohwr:wrpc:wr_mini_nic:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_mini_nic_0/wr_mini_nic/wr_mini_nic.vhd
  core: ohwr:wrpc:wr_mini_nic:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_mini_nic_0/wr_mini_nic/xwr_mini_nic.vhd
  core: ohwr:wrpc:wr_mini_nic:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_xwr_si549_interface_0/wr_si549_interface/xwr_si549_interface.vhd
  core: ohwr:wrpc:xwr_si549_interface:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_xwrc_platform_xilinx_0/xilinx/wr_gtp_phy/family7-gtx/whiterabbit_gtxe2_channel_wrapper_gt.vhd
  core: ohwr:wrpc:xwrc_platform_xilinx:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_xwrc_platform_xilinx_0/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd
  core: ohwr:wrpc:xwrc_platform_xilinx:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_xwrc_platform_xilinx_0/xilinx/wr_gtp_phy/gtp_bitslide.vhd
  core: ohwr:wrpc:xwrc_platform_xilinx:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_xwrc_platform_xilinx_0/xilinx/wr_xilinx_pkg.vhd
  core: ohwr:wrpc:xwrc_platform_xilinx:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_xwrc_platform_xilinx_0/xilinx/xwrc_platform_xilinx.vhd
  core: ohwr:wrpc:xwrc_platform_xilinx:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_0/genrams/common/inferred_sync_fifo.vhd
  core: ohwr:general-cores:genram:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_0/genrams/common/inferred_async_fifo_dual_rst.vhd
  core: ohwr:general-cores:genram:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_0/genrams/common/inferred_async_fifo.vhd
  core: ohwr:general-cores:genram:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_0/genrams/common/generic_shiftreg_fifo.vhd
  core: ohwr:general-cores:genram:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_0/genrams/cheby/cheby_pkg.vhd
  core: ohwr:general-cores:genram:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_0/genrams/cheby/cheby_dpssram.vhd
  core: ohwr:general-cores:genram:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_0/genrams/xilinx/generic_dpram.vhd
  core: ohwr:general-cores:genram:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_0/genrams/xilinx/generic_dpram_sameclock.vhd
  core: ohwr:general-cores:genram:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_0/genrams/xilinx/generic_dpram_dualclock.vhd
  core: ohwr:general-cores:genram:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_0/genrams/xilinx/generic_simple_dpram.vhd
  core: ohwr:general-cores:genram:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_0/genrams/xilinx/generic_dpram_split.vhd
  core: ohwr:general-cores:genram:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_0/genrams/xilinx/generic_spram.vhd
  core: ohwr:general-cores:genram:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_0/genrams/xilinx/gc_shiftreg.vhd
  core: ohwr:general-cores:genram:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_0/genrams/generic/generic_async_fifo_dual_rst.vhd
  core: ohwr:general-cores:genram:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_0/genrams/generic/generic_async_fifo.vhd
  core: ohwr:general-cores:genram:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_0/genrams/generic/generic_sync_fifo.vhd
  core: ohwr:general-cores:genram:0
- file_type: vhdlSource
  name: src/ohwr_general-cores_genram_0/genrams/generic/generic_async_fifo_mixedw.vhd
  core: ohwr:general-cores:genram:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/endpoint_private_pkg.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_pcs_8bit.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_tx_pcs_8bit.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_tx_pcs_16bit.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_pcs_16bit.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_autonegotiation.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_mdio_regs.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_1000basex_pcs.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_crc_size_check.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_bypass_queue.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_path.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_wb_master.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_oob_insert.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_early_address_match.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_clock_alignment_fifo.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_tx_path.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_tx_crc_inserter.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_tx_header_processor.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_tx_vlan_unit.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_tx_packet_injection.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_packet_filter.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_vlan_unit.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_ts_counter.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_status_reg_insert.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_timestamping_unit.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_leds_controller.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rtu_header_extract.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_buffer.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_sync_detect.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_sync_detect_16bit.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_wishbone_controller.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_registers_pkg.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_crc32_pkg.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_tx_inject_ctrl.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/endpoint_pkg.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/wr_endpoint.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/xwr_endpoint.vhd
  core: ohwr:wrpc:wr_endpoint:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_core_0/wrc_core/wrc_cpu_csr_wbgen2_pkg.vhd
  core: ohwr:wrpc:wr_core:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_core_0/wrc_core/wrc_syscon_pkg.vhd
  core: ohwr:wrpc:wr_core:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_core_0/wrc_core/wrc_syscon_wb.vhd
  core: ohwr:wrpc:wr_core:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_core_0/wrc_core/wrcore_pkg.vhd
  core: ohwr:wrpc:wr_core:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_core_0/wrc_core/wrc_diags_dpram.vhd
  core: ohwr:wrpc:wr_core:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_core_0/wrc_core/wrc_cpu_csr_wb.vhd
  core: ohwr:wrpc:wr_core:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_core_0/wrc_core/wrc_periph.vhd
  core: ohwr:wrpc:wr_core:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_core_0/wrc_core/wrc_urv_wrapper.vhd
  core: ohwr:wrpc:wr_core:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wr_core_0/wrc_core/wr_core.vhd
  core: ohwr:wrpc:wr_core:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_xwrf_loopback_0/fabric/xwrf_loopback/lbk_pkg.vhd
  core: ohwr:wrpc:xwrf_loopback:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_xwrf_loopback_0/fabric/xwrf_loopback/lbk_wishbone_controller.vhd
  core: ohwr:wrpc:xwrf_loopback:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_xwrf_loopback_0/fabric/xwrf_loopback/wrf_loopback.vhd
  core: ohwr:wrpc:xwrf_loopback:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_xwrf_loopback_0/fabric/xwrf_loopback/xwrf_loopback.vhd
  core: ohwr:wrpc:xwrf_loopback:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_xwr_core_0/wrc_core/xwr_core.vhd
  core: ohwr:wrpc:xwr_core:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_xwrc_board_common_0/common/wr_board_pkg.vhd
  core: ohwr:wrpc:xwrc_board_common:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_xwrc_board_common_0/common/xwrc_board_common.vhd
  core: ohwr:wrpc:xwrc_board_common:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_xwrc_board_kasli_0/kasli/wr_kasli_pkg.vhd
  core: ohwr:wrpc:xwrc_board_kasli:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_xwrc_board_kasli_0/kasli/xwrc_board_kasli_regs.vhd
  core: ohwr:wrpc:xwrc_board_kasli:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_xwrc_board_kasli_0/kasli/xwrc_board_kasli.vhd
  core: ohwr:wrpc:xwrc_board_kasli:0
- file_type: vhdlSource
  name: src/ohwr_wrpc_wrc_board_kasli_0/kasli/wrc_board_kasli.vhd
  core: ohwr:wrpc:wrc_board_kasli:0
- file_type: xdc
  name: src/ohwr_wrpc_wrc_board_kasli_0/kasli/wrc_board_kasli_ip.xdc
  core: ohwr:wrpc:wrc_board_kasli:0
hooks: {}
name: ohwr_wrpc_wrc_board_kasli_0
parameters:
  g_dpram_initf:
    datatype: str
    paramtype: generic
    description: redirecting the base memory load file
    default: ../wrc_phy16.bram
tool_options:
  vivado:
    part: xc7z030ffg676-3
toplevel: wrc_board_kasli
vpi: []
flow_options: {}
