# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../NMC.srcs/sources_1/new/seven_segment.v"
verilog xil_defaultlib  "../../../NMC.srcs/sim_1/new/RAM1.v"
verilog xil_defaultlib  "../../../NMC.srcs/sim_1/new/ALU_MINI.v"
verilog xil_defaultlib  "../../../NMC.srcs/sources_1/new/NMC.v"
verilog xil_defaultlib  "../../../NMC.srcs/sim_1/new/NMC_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
