\chapter{Integer Math Coprocessor}
\label{sec:int_math_copro}

The \jr\ includes a built-in math coprocessor for integer math. This coprocessor provides fast 16-bit unsigned multiplication and division. As well as a 32-bit adder. The use of this coprocessor is straightforward: both operands are written to the appropriate registers and then the result is read for the corresponding answer register. The math units are completely separate blocks using separate registers, so they function independently of each other.

\begin{table}[ht]
    \begin{center}
        \begin{tabular}{|c|c|c|c|} \hline
            Address & R/W & Name & Data \\\hline\hline
            0xDE00  & R/W & MULU\_A\_L & Unsigned A Low Byte \\\hline
            0xDE01  & R/W & MULU\_A\_H & Unsigned A High Byte \\\hline
            0xDE02  & R/W & MULU\_B\_L & Unsigned B Low Byte \\\hline
            0xDE03  & R/W & MULU\_B\_H & Unsigned B High Byte \\\hline
            0xDE10  & R   & MULU\_LL   & $A \times B$ (unsigned) byte 0 \\\hline
            0xDE11  & R   & MULU\_LH   & $A \times B$ (unsigned) byte 1 \\\hline
            0xDE12  & R   & MULU\_HL   & $A \times B$ (unsigned) byte 2 \\\hline
            0xDE13  & R   & MULU\_HH   & $A \times B$ (unsigned) byte 3 \\\hline
        \end{tabular}
    \end{center}
    \caption{Unsigned Multiplication Registers}
    \label{tab:math_mult_reg}
\end{table}

\begin{table}[ht]
    \begin{center}
        \begin{tabular}{|c|c|c|c|} \hline
            Address & R/W & Name & Data \\\hline\hline
            0xDE04  & R/W & DIVU\_DEN\_L & Unsigned Denominator Low Byte \\\hline
            0xDE05  & R/W & DIVU\_DEN\_H & Unsigned Denominator High Byte \\\hline
            0xDE06  & R/W & DIVU\_NUM\_L & Unsigned Numerator Low Byte \\\hline
            0xDE07  & R/W & DIVU\_NUM\_H & Unsigned Numerator High Byte \\\hline
            0xDE14  & R   & QUOU\_LL   & Quotient of ${\rm NUM} / {\rm DEN}$ (unsigned) low byte \\\hline
            0xDE15  & R   & QUOU\_LH   & Quotient of ${\rm NUM} / {\rm DEN}$ (unsigned) high byte \\\hline
            0xDE16  & R   & REMU\_HL   & Remainder of ${\rm NUM} / {\rm DEN}$ (unsigned) low byte \\\hline
            0xDE17  & R   & REMU\_HH   & Remainder of ${\rm NUM} / {\rm DEN}$ (unsigned) low byte \\\hline  
        \end{tabular}
    \end{center}
    \caption{Unsigned Division Registers}
    \label{tab:math_div_reg}
\end{table}

\begin{table}[ht]
    \begin{center}
        \begin{tabular}{|c|c|c|c|} \hline
            Address & R/W & Name & Data \\\hline\hline
            0xDE08 & R/W & ADD\_A\_LL & Unsigned A byte 0 \\\hline
            0xDE09 & R/W & ADD\_A\_LH & Unsigned A byte 1 \\\hline
            0xDE0A & R/W & ADD\_A\_HL & Unsigned A byte 2 \\\hline
            0xDE0B & R/W & ADD\_A\_HH & Unsigned A byte 3 \\\hline
            0xDE0C & R/W & ADD\_B\_LL & Unsigned B byte 0 \\\hline
            0xDE0D & R/W & ADD\_B\_LH & Unsigned B byte 1 \\\hline
            0xDE0E & R/W & ADD\_B\_HL & Unsigned B byte 2 \\\hline
            0xDE0F & R/W & ADD\_B\_HH & Unsigned B byte 3 \\\hline
            0xDE18 & R   & ADD\_R\_LL & $A + B$ (unsigned) byte 0 \\\hline
            0xDE19 & R   & ADD\_R\_LH & $A + B$ (unsigned) byte 1 \\\hline
            0xDE1A & R   & ADD\_R\_HL & $A + B$ (unsigned) byte 2 \\\hline
            0xDE1B & R   & ADD\_R\_HH & $A + B$ (unsigned) byte 3 \\\hline
        \end{tabular}
    \end{center}
    \caption{Unsigned 32-bit Addition Registers}
    \label{tab:math_add_reg}
\end{table}