[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Sat Jul  5 18:47:46 2025
[*]
[dumpfile] "/home/shay/a/weyer7/System_Verilog/Projects/FPGA/lab-project-template/waves/fpgacell.vcd"
[dumpfile_mtime] "Fri Jul  4 17:18:00 2025"
[dumpfile_size] 85365
[savefile] "/home/shay/a/weyer7/System_Verilog/Projects/FPGA/lab-project-template/waves/fpgacell.gtkw"
[timestart] 0
[size] 1728 958
[pos] -6 -1
*-23.935036 32710000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] fpgacell_tb.
[treeopen] fpgacell_tb.dut.
[sst_width] 215
[signals_width] 219
[sst_expanded] 1
[sst_vpaned_height] 286
@200
-Test Case
@420
fpgacell_tb.test_case
fpgacell_tb.sub_test
@200
-CRAM signals
@28
fpgacell_tb.clk
fpgacell_tb.en
fpgacell_tb.nrst
fpgacell_tb.config_en
fpgacell_tb.config_data_in
fpgacell_tb.config_data_out
@200
-LE inputs
@28
fpgacell_tb.dut.LE_northeast.le_clk
fpgacell_tb.dut.LE_northeast.le_en
fpgacell_tb.dut.LE_northeast.le_nrst
@200
-cell inputs
@28
fpgacell_tb.CBinsouth
fpgacell_tb.CBinwest
@c00022
fpgacell_tb.LEineast[3:0]
@28
(0)fpgacell_tb.LEineast[3:0]
(1)fpgacell_tb.LEineast[3:0]
(2)fpgacell_tb.LEineast[3:0]
(3)fpgacell_tb.LEineast[3:0]
@1401200
-group_end
@22
fpgacell_tb.LEinnorth[3:0]
@200
-cell outputs
@22
fpgacell_tb.CBoutsouth[3:0]
@c00022
fpgacell_tb.CBoutwest[3:0]
@28
(0)fpgacell_tb.CBoutwest[3:0]
(1)fpgacell_tb.CBoutwest[3:0]
(2)fpgacell_tb.CBoutwest[3:0]
(3)fpgacell_tb.CBoutwest[3:0]
@1401200
-group_end
@28
fpgacell_tb.LEouteast
fpgacell_tb.LEoutnorth
@200
-cell inouts
@22
fpgacell_tb.CBnorth[3:0]
fpgacell_tb.CBeast[3:0]
@800022
fpgacell_tb.SBsouth[3:0]
@28
(0)fpgacell_tb.SBsouth[3:0]
(1)fpgacell_tb.SBsouth[3:0]
(2)fpgacell_tb.SBsouth[3:0]
(3)fpgacell_tb.SBsouth[3:0]
@1001200
-group_end
@800022
fpgacell_tb.SBwest[3:0]
@28
(0)fpgacell_tb.SBwest[3:0]
(1)fpgacell_tb.SBwest[3:0]
(2)fpgacell_tb.SBwest[3:0]
(3)fpgacell_tb.SBwest[3:0]
@1001200
-group_end
[pattern_trace] 1
[pattern_trace] 0
