// Seed: 1362746200
module module_0;
  wire id_2;
  assign id_1 = (1'h0);
  tri id_3, id_4, id_5;
  wire id_6;
  assign id_1 = -1;
  assign id_3 = (1);
  module_2 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_4,
      id_5,
      id_5,
      id_3,
      id_6
  );
  wire id_7 = ~1, id_8;
endmodule
module module_1 (
    input wor  id_0,
    input tri1 id_1
);
  id_3(
      .id_0(id_1), .id_1(-1)
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  assign id_4 = id_10 - id_9;
  assign module_0.type_10 = 0;
endmodule
