<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="1.3" title="loopback" device="LFE3-95EA-7FN1156C" synthesis="synplify" default_implementation="impl1">
    <Implementation title="impl1" dir="impl1" description="impl1" default_strategy="Strategy1">
        <Options>
            <Option name="HDL type" value="Verilog"/>
            <Option name="top" value="sdi_sample"/>
        </Options>
        <Source name="../../../src/rtl/top/ecp3/sdi_sample.v" type="Verilog"/>
        <Source name="../../../../../SDI_IP_bb.v" type="Verilog"/>
        <Source name="../../../../models/ecp3/pcs/ecp3pcs.v" type="Verilog"/>
        <Source name="../../../../models/ecp3/pll_148/pll_148.v" type="Verilog"/>
        <Source name="../../../../testbench/patgenerator/pattern_data.v" type="Verilog"/>
        <Source name="../../../../testbench/patgenerator/pattern_generator_top.v" type="Verilog"/>
        <Source name="../../../../testbench/patgenerator/pattern_fsm.v" type="Verilog"/>
        <Source name="../../../../testbench/patgenerator/pattern_fsm_b.v" type="Verilog"/>
        <Source name="../../../../testbench/patgenerator/anc_enable_gen.v" type="Verilog"/>
        <Source name="../../../../testbench/patgenerator/anc_send.v" type="Verilog"/>
        <Source name="../../../../testbench/patgenerator/pattern_control.v" type="Verilog"/>
        <Source name="C:/lscc/diamond/3.12/cae_library/simulation/verilog/pmi/pmi_ram_dp.v" type="Verilog"/>
        <Source name="../../../src/rtl/top/ecp3/frac/frac_det.v" type="Verilog"/>
        <Source name="../../../src/rtl/top/ecp3/lcd/stat_disp.v" type="Verilog"/>
        <Source name="../../../src/rtl/top/ecp3/lcd/lcdiface.v" type="Verilog"/>
        <Source name="../../../src/rtl/top/ecp3/lcd/lcdcon.v" type="Verilog"/>
        <Source name="../../../src/rtl/top/ecp3/lcd/lcdmem.v" type="Verilog"/>
        <Source name="loopback.lpf" type="Logic Preference"/>
    </Implementation>
    <Strategy name="Strategy1" file="Strategy1.sty"/>
</BaliProject>

