command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	2435551	File	/home/p4ultr4n/workplace/ReVeal/raw_code/disas_thumb2_insn_02_0.c								
ANR	2435552	Function	disas_thumb2_insn	1:0:0:40508							
ANR	2435553	FunctionDef	"disas_thumb2_insn (CPUState * env , DisasContext * s , uint16_t insn_hw1)"		2435552	0					
ANR	2435554	CompoundStatement		3:0:81:40508	2435552	0					
ANR	2435555	IdentifierDeclStatement	"uint32_t insn , imm , shift , offset ;"	5:4:88:121	2435552	0	True				
ANR	2435556	IdentifierDecl	insn		2435552	0					
ANR	2435557	IdentifierDeclType	uint32_t		2435552	0					
ANR	2435558	Identifier	insn		2435552	1					
ANR	2435559	IdentifierDecl	imm		2435552	1					
ANR	2435560	IdentifierDeclType	uint32_t		2435552	0					
ANR	2435561	Identifier	imm		2435552	1					
ANR	2435562	IdentifierDecl	shift		2435552	2					
ANR	2435563	IdentifierDeclType	uint32_t		2435552	0					
ANR	2435564	Identifier	shift		2435552	1					
ANR	2435565	IdentifierDecl	offset		2435552	3					
ANR	2435566	IdentifierDeclType	uint32_t		2435552	0					
ANR	2435567	Identifier	offset		2435552	1					
ANR	2435568	IdentifierDeclStatement	"uint32_t rd , rn , rm , rs ;"	7:4:128:151	2435552	1	True				
ANR	2435569	IdentifierDecl	rd		2435552	0					
ANR	2435570	IdentifierDeclType	uint32_t		2435552	0					
ANR	2435571	Identifier	rd		2435552	1					
ANR	2435572	IdentifierDecl	rn		2435552	1					
ANR	2435573	IdentifierDeclType	uint32_t		2435552	0					
ANR	2435574	Identifier	rn		2435552	1					
ANR	2435575	IdentifierDecl	rm		2435552	2					
ANR	2435576	IdentifierDeclType	uint32_t		2435552	0					
ANR	2435577	Identifier	rm		2435552	1					
ANR	2435578	IdentifierDecl	rs		2435552	3					
ANR	2435579	IdentifierDeclType	uint32_t		2435552	0					
ANR	2435580	Identifier	rs		2435552	1					
ANR	2435581	IdentifierDeclStatement	TCGv tmp ;	9:4:158:166	2435552	2	True				
ANR	2435582	IdentifierDecl	tmp		2435552	0					
ANR	2435583	IdentifierDeclType	TCGv		2435552	0					
ANR	2435584	Identifier	tmp		2435552	1					
ANR	2435585	IdentifierDeclStatement	TCGv tmp2 ;	11:4:173:182	2435552	3	True				
ANR	2435586	IdentifierDecl	tmp2		2435552	0					
ANR	2435587	IdentifierDeclType	TCGv		2435552	0					
ANR	2435588	Identifier	tmp2		2435552	1					
ANR	2435589	IdentifierDeclStatement	TCGv tmp3 ;	13:4:189:198	2435552	4	True				
ANR	2435590	IdentifierDecl	tmp3		2435552	0					
ANR	2435591	IdentifierDeclType	TCGv		2435552	0					
ANR	2435592	Identifier	tmp3		2435552	1					
ANR	2435593	IdentifierDeclStatement	TCGv addr ;	15:4:205:214	2435552	5	True				
ANR	2435594	IdentifierDecl	addr		2435552	0					
ANR	2435595	IdentifierDeclType	TCGv		2435552	0					
ANR	2435596	Identifier	addr		2435552	1					
ANR	2435597	IdentifierDeclStatement	TCGv_i64 tmp64 ;	17:4:221:235	2435552	6	True				
ANR	2435598	IdentifierDecl	tmp64		2435552	0					
ANR	2435599	IdentifierDeclType	TCGv_i64		2435552	0					
ANR	2435600	Identifier	tmp64		2435552	1					
ANR	2435601	IdentifierDeclStatement	int op ;	19:4:242:248	2435552	7	True				
ANR	2435602	IdentifierDecl	op		2435552	0					
ANR	2435603	IdentifierDeclType	int		2435552	0					
ANR	2435604	Identifier	op		2435552	1					
ANR	2435605	IdentifierDeclStatement	int shiftop ;	21:4:255:266	2435552	8	True				
ANR	2435606	IdentifierDecl	shiftop		2435552	0					
ANR	2435607	IdentifierDeclType	int		2435552	0					
ANR	2435608	Identifier	shiftop		2435552	1					
ANR	2435609	IdentifierDeclStatement	int conds ;	23:4:273:282	2435552	9	True				
ANR	2435610	IdentifierDecl	conds		2435552	0					
ANR	2435611	IdentifierDeclType	int		2435552	0					
ANR	2435612	Identifier	conds		2435552	1					
ANR	2435613	IdentifierDeclStatement	int logic_cc ;	25:4:289:301	2435552	10	True				
ANR	2435614	IdentifierDecl	logic_cc		2435552	0					
ANR	2435615	IdentifierDeclType	int		2435552	0					
ANR	2435616	Identifier	logic_cc		2435552	1					
ANR	2435617	IfStatement	"if ( ! ( arm_feature ( env , ARM_FEATURE_THUMB2 ) || arm_feature ( env , ARM_FEATURE_M ) ) )"		2435552	11					
ANR	2435618	Condition	"! ( arm_feature ( env , ARM_FEATURE_THUMB2 ) || arm_feature ( env , ARM_FEATURE_M ) )"	29:8:314:399	2435552	0	True				
ANR	2435619	UnaryOperationExpression	"! ( arm_feature ( env , ARM_FEATURE_THUMB2 ) || arm_feature ( env , ARM_FEATURE_M ) )"		2435552	0					
ANR	2435620	UnaryOperator	!		2435552	0					
ANR	2435621	OrExpression	"arm_feature ( env , ARM_FEATURE_THUMB2 ) || arm_feature ( env , ARM_FEATURE_M )"		2435552	1		||			
ANR	2435622	CallExpression	"arm_feature ( env , ARM_FEATURE_THUMB2 )"		2435552	0					
ANR	2435623	Callee	arm_feature		2435552	0					
ANR	2435624	Identifier	arm_feature		2435552	0					
ANR	2435625	ArgumentList	env		2435552	1					
ANR	2435626	Argument	env		2435552	0					
ANR	2435627	Identifier	env		2435552	0					
ANR	2435628	Argument	ARM_FEATURE_THUMB2		2435552	1					
ANR	2435629	Identifier	ARM_FEATURE_THUMB2		2435552	0					
ANR	2435630	CallExpression	"arm_feature ( env , ARM_FEATURE_M )"		2435552	1					
ANR	2435631	Callee	arm_feature		2435552	0					
ANR	2435632	Identifier	arm_feature		2435552	0					
ANR	2435633	ArgumentList	env		2435552	1					
ANR	2435634	Argument	env		2435552	0					
ANR	2435635	Identifier	env		2435552	0					
ANR	2435636	Argument	ARM_FEATURE_M		2435552	1					
ANR	2435637	Identifier	ARM_FEATURE_M		2435552	0					
ANR	2435638	CompoundStatement		29:48:320:320	2435552	1					
ANR	2435639	ExpressionStatement	insn = insn_hw1	37:8:557:572	2435552	0	True				
ANR	2435640	AssignmentExpression	insn = insn_hw1		2435552	0		=			
ANR	2435641	Identifier	insn		2435552	0					
ANR	2435642	Identifier	insn_hw1		2435552	1					
ANR	2435643	IfStatement	if ( ( insn & ( 1 << 12 ) ) == 0 )		2435552	1					
ANR	2435644	Condition	( insn & ( 1 << 12 ) ) == 0	39:12:587:609	2435552	0	True				
ANR	2435645	EqualityExpression	( insn & ( 1 << 12 ) ) == 0		2435552	0		==			
ANR	2435646	BitAndExpression	insn & ( 1 << 12 )		2435552	0		&			
ANR	2435647	Identifier	insn		2435552	0					
ANR	2435648	ShiftExpression	1 << 12		2435552	1		<<			
ANR	2435649	PrimaryExpression	1		2435552	0					
ANR	2435650	PrimaryExpression	12		2435552	1					
ANR	2435651	PrimaryExpression	0		2435552	1					
ANR	2435652	CompoundStatement		37:37:530:530	2435552	1					
ANR	2435653	ExpressionStatement	offset = ( ( insn & 0x7ff ) << 1 )	43:12:667:697	2435552	0	True				
ANR	2435654	AssignmentExpression	offset = ( ( insn & 0x7ff ) << 1 )		2435552	0		=			
ANR	2435655	Identifier	offset		2435552	0					
ANR	2435656	ShiftExpression	( insn & 0x7ff ) << 1		2435552	1		<<			
ANR	2435657	BitAndExpression	insn & 0x7ff		2435552	0		&			
ANR	2435658	Identifier	insn		2435552	0					
ANR	2435659	PrimaryExpression	0x7ff		2435552	1					
ANR	2435660	PrimaryExpression	1		2435552	1					
ANR	2435661	ExpressionStatement	"tmp = load_reg ( s , 14 )"	45:12:712:733	2435552	1	True				
ANR	2435662	AssignmentExpression	"tmp = load_reg ( s , 14 )"		2435552	0		=			
ANR	2435663	Identifier	tmp		2435552	0					
ANR	2435664	CallExpression	"load_reg ( s , 14 )"		2435552	1					
ANR	2435665	Callee	load_reg		2435552	0					
ANR	2435666	Identifier	load_reg		2435552	0					
ANR	2435667	ArgumentList	s		2435552	1					
ANR	2435668	Argument	s		2435552	0					
ANR	2435669	Identifier	s		2435552	0					
ANR	2435670	Argument	14		2435552	1					
ANR	2435671	PrimaryExpression	14		2435552	0					
ANR	2435672	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , offset )"	47:12:748:782	2435552	2	True				
ANR	2435673	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , offset )"		2435552	0					
ANR	2435674	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2435675	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2435676	ArgumentList	tmp		2435552	1					
ANR	2435677	Argument	tmp		2435552	0					
ANR	2435678	Identifier	tmp		2435552	0					
ANR	2435679	Argument	tmp		2435552	1					
ANR	2435680	Identifier	tmp		2435552	0					
ANR	2435681	Argument	offset		2435552	2					
ANR	2435682	Identifier	offset		2435552	0					
ANR	2435683	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , tmp , 0xfffffffc )"	49:12:797:835	2435552	3	True				
ANR	2435684	CallExpression	"tcg_gen_andi_i32 ( tmp , tmp , 0xfffffffc )"		2435552	0					
ANR	2435685	Callee	tcg_gen_andi_i32		2435552	0					
ANR	2435686	Identifier	tcg_gen_andi_i32		2435552	0					
ANR	2435687	ArgumentList	tmp		2435552	1					
ANR	2435688	Argument	tmp		2435552	0					
ANR	2435689	Identifier	tmp		2435552	0					
ANR	2435690	Argument	tmp		2435552	1					
ANR	2435691	Identifier	tmp		2435552	0					
ANR	2435692	Argument	0xfffffffc		2435552	2					
ANR	2435693	PrimaryExpression	0xfffffffc		2435552	0					
ANR	2435694	ExpressionStatement	tmp2 = new_tmp ( )	53:12:852:868	2435552	4	True				
ANR	2435695	AssignmentExpression	tmp2 = new_tmp ( )		2435552	0		=			
ANR	2435696	Identifier	tmp2		2435552	0					
ANR	2435697	CallExpression	new_tmp ( )		2435552	1					
ANR	2435698	Callee	new_tmp		2435552	0					
ANR	2435699	Identifier	new_tmp		2435552	0					
ANR	2435700	ArgumentList			2435552	1					
ANR	2435701	ExpressionStatement	"tcg_gen_movi_i32 ( tmp2 , s -> pc | 1 )"	55:12:883:916	2435552	5	True				
ANR	2435702	CallExpression	"tcg_gen_movi_i32 ( tmp2 , s -> pc | 1 )"		2435552	0					
ANR	2435703	Callee	tcg_gen_movi_i32		2435552	0					
ANR	2435704	Identifier	tcg_gen_movi_i32		2435552	0					
ANR	2435705	ArgumentList	tmp2		2435552	1					
ANR	2435706	Argument	tmp2		2435552	0					
ANR	2435707	Identifier	tmp2		2435552	0					
ANR	2435708	Argument	s -> pc | 1		2435552	1					
ANR	2435709	InclusiveOrExpression	s -> pc | 1		2435552	0		|			
ANR	2435710	PtrMemberAccess	s -> pc		2435552	0					
ANR	2435711	Identifier	s		2435552	0					
ANR	2435712	Identifier	pc		2435552	1					
ANR	2435713	PrimaryExpression	1		2435552	1					
ANR	2435714	ExpressionStatement	"store_reg ( s , 14 , tmp2 )"	57:12:931:953	2435552	6	True				
ANR	2435715	CallExpression	"store_reg ( s , 14 , tmp2 )"		2435552	0					
ANR	2435716	Callee	store_reg		2435552	0					
ANR	2435717	Identifier	store_reg		2435552	0					
ANR	2435718	ArgumentList	s		2435552	1					
ANR	2435719	Argument	s		2435552	0					
ANR	2435720	Identifier	s		2435552	0					
ANR	2435721	Argument	14		2435552	1					
ANR	2435722	PrimaryExpression	14		2435552	0					
ANR	2435723	Argument	tmp2		2435552	2					
ANR	2435724	Identifier	tmp2		2435552	0					
ANR	2435725	ExpressionStatement	"gen_bx ( s , tmp )"	59:12:968:982	2435552	7	True				
ANR	2435726	CallExpression	"gen_bx ( s , tmp )"		2435552	0					
ANR	2435727	Callee	gen_bx		2435552	0					
ANR	2435728	Identifier	gen_bx		2435552	0					
ANR	2435729	ArgumentList	s		2435552	1					
ANR	2435730	Argument	s		2435552	0					
ANR	2435731	Identifier	s		2435552	0					
ANR	2435732	Argument	tmp		2435552	1					
ANR	2435733	Identifier	tmp		2435552	0					
ANR	2435734	ReturnStatement	return 0 ;	61:12:997:1005	2435552	8	True				
ANR	2435735	PrimaryExpression	0		2435552	0					
ANR	2435736	IfStatement	if ( insn & ( 1 << 11 ) )		2435552	2					
ANR	2435737	Condition	insn & ( 1 << 11 )	65:12:1031:1046	2435552	0	True				
ANR	2435738	BitAndExpression	insn & ( 1 << 11 )		2435552	0		&			
ANR	2435739	Identifier	insn		2435552	0					
ANR	2435740	ShiftExpression	1 << 11		2435552	1		<<			
ANR	2435741	PrimaryExpression	1		2435552	0					
ANR	2435742	PrimaryExpression	11		2435552	1					
ANR	2435743	CompoundStatement		63:30:967:967	2435552	1					
ANR	2435744	ExpressionStatement	offset = ( ( insn & 0x7ff ) << 1 ) | 1	69:12:1103:1137	2435552	0	True				
ANR	2435745	AssignmentExpression	offset = ( ( insn & 0x7ff ) << 1 ) | 1		2435552	0		=			
ANR	2435746	Identifier	offset		2435552	0					
ANR	2435747	InclusiveOrExpression	( ( insn & 0x7ff ) << 1 ) | 1		2435552	1		|			
ANR	2435748	ShiftExpression	( insn & 0x7ff ) << 1		2435552	0		<<			
ANR	2435749	BitAndExpression	insn & 0x7ff		2435552	0		&			
ANR	2435750	Identifier	insn		2435552	0					
ANR	2435751	PrimaryExpression	0x7ff		2435552	1					
ANR	2435752	PrimaryExpression	1		2435552	1					
ANR	2435753	PrimaryExpression	1		2435552	1					
ANR	2435754	ExpressionStatement	"tmp = load_reg ( s , 14 )"	71:12:1152:1173	2435552	1	True				
ANR	2435755	AssignmentExpression	"tmp = load_reg ( s , 14 )"		2435552	0		=			
ANR	2435756	Identifier	tmp		2435552	0					
ANR	2435757	CallExpression	"load_reg ( s , 14 )"		2435552	1					
ANR	2435758	Callee	load_reg		2435552	0					
ANR	2435759	Identifier	load_reg		2435552	0					
ANR	2435760	ArgumentList	s		2435552	1					
ANR	2435761	Argument	s		2435552	0					
ANR	2435762	Identifier	s		2435552	0					
ANR	2435763	Argument	14		2435552	1					
ANR	2435764	PrimaryExpression	14		2435552	0					
ANR	2435765	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , offset )"	73:12:1188:1222	2435552	2	True				
ANR	2435766	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , offset )"		2435552	0					
ANR	2435767	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2435768	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2435769	ArgumentList	tmp		2435552	1					
ANR	2435770	Argument	tmp		2435552	0					
ANR	2435771	Identifier	tmp		2435552	0					
ANR	2435772	Argument	tmp		2435552	1					
ANR	2435773	Identifier	tmp		2435552	0					
ANR	2435774	Argument	offset		2435552	2					
ANR	2435775	Identifier	offset		2435552	0					
ANR	2435776	ExpressionStatement	tmp2 = new_tmp ( )	77:12:1239:1255	2435552	3	True				
ANR	2435777	AssignmentExpression	tmp2 = new_tmp ( )		2435552	0		=			
ANR	2435778	Identifier	tmp2		2435552	0					
ANR	2435779	CallExpression	new_tmp ( )		2435552	1					
ANR	2435780	Callee	new_tmp		2435552	0					
ANR	2435781	Identifier	new_tmp		2435552	0					
ANR	2435782	ArgumentList			2435552	1					
ANR	2435783	ExpressionStatement	"tcg_gen_movi_i32 ( tmp2 , s -> pc | 1 )"	79:12:1270:1303	2435552	4	True				
ANR	2435784	CallExpression	"tcg_gen_movi_i32 ( tmp2 , s -> pc | 1 )"		2435552	0					
ANR	2435785	Callee	tcg_gen_movi_i32		2435552	0					
ANR	2435786	Identifier	tcg_gen_movi_i32		2435552	0					
ANR	2435787	ArgumentList	tmp2		2435552	1					
ANR	2435788	Argument	tmp2		2435552	0					
ANR	2435789	Identifier	tmp2		2435552	0					
ANR	2435790	Argument	s -> pc | 1		2435552	1					
ANR	2435791	InclusiveOrExpression	s -> pc | 1		2435552	0		|			
ANR	2435792	PtrMemberAccess	s -> pc		2435552	0					
ANR	2435793	Identifier	s		2435552	0					
ANR	2435794	Identifier	pc		2435552	1					
ANR	2435795	PrimaryExpression	1		2435552	1					
ANR	2435796	ExpressionStatement	"store_reg ( s , 14 , tmp2 )"	81:12:1318:1340	2435552	5	True				
ANR	2435797	CallExpression	"store_reg ( s , 14 , tmp2 )"		2435552	0					
ANR	2435798	Callee	store_reg		2435552	0					
ANR	2435799	Identifier	store_reg		2435552	0					
ANR	2435800	ArgumentList	s		2435552	1					
ANR	2435801	Argument	s		2435552	0					
ANR	2435802	Identifier	s		2435552	0					
ANR	2435803	Argument	14		2435552	1					
ANR	2435804	PrimaryExpression	14		2435552	0					
ANR	2435805	Argument	tmp2		2435552	2					
ANR	2435806	Identifier	tmp2		2435552	0					
ANR	2435807	ExpressionStatement	"gen_bx ( s , tmp )"	83:12:1355:1369	2435552	6	True				
ANR	2435808	CallExpression	"gen_bx ( s , tmp )"		2435552	0					
ANR	2435809	Callee	gen_bx		2435552	0					
ANR	2435810	Identifier	gen_bx		2435552	0					
ANR	2435811	ArgumentList	s		2435552	1					
ANR	2435812	Argument	s		2435552	0					
ANR	2435813	Identifier	s		2435552	0					
ANR	2435814	Argument	tmp		2435552	1					
ANR	2435815	Identifier	tmp		2435552	0					
ANR	2435816	ReturnStatement	return 0 ;	85:12:1384:1392	2435552	7	True				
ANR	2435817	PrimaryExpression	0		2435552	0					
ANR	2435818	IfStatement	if ( ( s -> pc & ~TARGET_PAGE_MASK ) == 0 )		2435552	3					
ANR	2435819	Condition	( s -> pc & ~TARGET_PAGE_MASK ) == 0	89:12:1418:1449	2435552	0	True				
ANR	2435820	EqualityExpression	( s -> pc & ~TARGET_PAGE_MASK ) == 0		2435552	0		==			
ANR	2435821	BitAndExpression	s -> pc & ~TARGET_PAGE_MASK		2435552	0		&			
ANR	2435822	PtrMemberAccess	s -> pc		2435552	0					
ANR	2435823	Identifier	s		2435552	0					
ANR	2435824	Identifier	pc		2435552	1					
ANR	2435825	Identifier	~TARGET_PAGE_MASK		2435552	1					
ANR	2435826	PrimaryExpression	0		2435552	1					
ANR	2435827	CompoundStatement		87:46:1370:1370	2435552	1					
ANR	2435828	ExpressionStatement	offset = ( ( int32_t ) insn << 21 ) >> 9	97:12:1645:1680	2435552	0	True				
ANR	2435829	AssignmentExpression	offset = ( ( int32_t ) insn << 21 ) >> 9		2435552	0		=			
ANR	2435830	Identifier	offset		2435552	0					
ANR	2435831	ShiftExpression	( ( int32_t ) insn << 21 ) >> 9		2435552	1		>>			
ANR	2435832	ShiftExpression	( int32_t ) insn << 21		2435552	0		<<			
ANR	2435833	CastExpression	( int32_t ) insn		2435552	0					
ANR	2435834	CastTarget	int32_t		2435552	0					
ANR	2435835	Identifier	insn		2435552	1					
ANR	2435836	PrimaryExpression	21		2435552	1					
ANR	2435837	PrimaryExpression	9		2435552	1					
ANR	2435838	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ 14 ] , s -> pc + 2 + offset )"	99:12:1695:1742	2435552	1	True				
ANR	2435839	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ 14 ] , s -> pc + 2 + offset )"		2435552	0					
ANR	2435840	Callee	tcg_gen_movi_i32		2435552	0					
ANR	2435841	Identifier	tcg_gen_movi_i32		2435552	0					
ANR	2435842	ArgumentList	cpu_R [ 14 ]		2435552	1					
ANR	2435843	Argument	cpu_R [ 14 ]		2435552	0					
ANR	2435844	ArrayIndexing	cpu_R [ 14 ]		2435552	0					
ANR	2435845	Identifier	cpu_R		2435552	0					
ANR	2435846	PrimaryExpression	14		2435552	1					
ANR	2435847	Argument	s -> pc + 2 + offset		2435552	1					
ANR	2435848	AdditiveExpression	s -> pc + 2 + offset		2435552	0		+			
ANR	2435849	PtrMemberAccess	s -> pc		2435552	0					
ANR	2435850	Identifier	s		2435552	0					
ANR	2435851	Identifier	pc		2435552	1					
ANR	2435852	AdditiveExpression	2 + offset		2435552	1		+			
ANR	2435853	PrimaryExpression	2		2435552	0					
ANR	2435854	Identifier	offset		2435552	1					
ANR	2435855	ReturnStatement	return 0 ;	101:12:1757:1765	2435552	2	True				
ANR	2435856	PrimaryExpression	0		2435552	0					
ANR	2435857	ExpressionStatement	insn = lduw_code ( s -> pc )	111:4:1839:1862	2435552	12	True				
ANR	2435858	AssignmentExpression	insn = lduw_code ( s -> pc )		2435552	0		=			
ANR	2435859	Identifier	insn		2435552	0					
ANR	2435860	CallExpression	lduw_code ( s -> pc )		2435552	1					
ANR	2435861	Callee	lduw_code		2435552	0					
ANR	2435862	Identifier	lduw_code		2435552	0					
ANR	2435863	ArgumentList	s -> pc		2435552	1					
ANR	2435864	Argument	s -> pc		2435552	0					
ANR	2435865	PtrMemberAccess	s -> pc		2435552	0					
ANR	2435866	Identifier	s		2435552	0					
ANR	2435867	Identifier	pc		2435552	1					
ANR	2435868	ExpressionStatement	s -> pc += 2	113:4:1869:1879	2435552	13	True				
ANR	2435869	AssignmentExpression	s -> pc += 2		2435552	0		+=			
ANR	2435870	PtrMemberAccess	s -> pc		2435552	0					
ANR	2435871	Identifier	s		2435552	0					
ANR	2435872	Identifier	pc		2435552	1					
ANR	2435873	PrimaryExpression	2		2435552	1					
ANR	2435874	ExpressionStatement	insn |= ( uint32_t ) insn_hw1 << 16	115:4:1886:1918	2435552	14	True				
ANR	2435875	AssignmentExpression	insn |= ( uint32_t ) insn_hw1 << 16		2435552	0		|=			
ANR	2435876	Identifier	insn		2435552	0					
ANR	2435877	ShiftExpression	( uint32_t ) insn_hw1 << 16		2435552	1		<<			
ANR	2435878	CastExpression	( uint32_t ) insn_hw1		2435552	0					
ANR	2435879	CastTarget	uint32_t		2435552	0					
ANR	2435880	Identifier	insn_hw1		2435552	1					
ANR	2435881	PrimaryExpression	16		2435552	1					
ANR	2435882	IfStatement	if ( ( insn & 0xf800e800 ) != 0xf000e800 )		2435552	15					
ANR	2435883	Condition	( insn & 0xf800e800 ) != 0xf000e800	119:8:1931:1963	2435552	0	True				
ANR	2435884	EqualityExpression	( insn & 0xf800e800 ) != 0xf000e800		2435552	0		!=			
ANR	2435885	BitAndExpression	insn & 0xf800e800		2435552	0		&			
ANR	2435886	Identifier	insn		2435552	0					
ANR	2435887	PrimaryExpression	0xf800e800		2435552	1					
ANR	2435888	PrimaryExpression	0xf000e800		2435552	1					
ANR	2435889	CompoundStatement		117:43:1884:1884	2435552	1					
ANR	2435890	Statement	ARCH	121:8:1977:1980	2435552	0	True				
ANR	2435891	Statement	(	121:12:1981:1981	2435552	1	True				
ANR	2435892	Statement	6	121:13:1982:1982	2435552	2	True				
ANR	2435893	Statement	T2	121:14:1983:1984	2435552	3	True				
ANR	2435894	Statement	)	121:16:1985:1985	2435552	4	True				
ANR	2435895	ExpressionStatement		121:17:1986:1986	2435552	5	True				
ANR	2435896	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	127:4:2002:2025	2435552	16	True				
ANR	2435897	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2435552	0		=			
ANR	2435898	Identifier	rn		2435552	0					
ANR	2435899	BitAndExpression	( insn >> 16 ) & 0xf		2435552	1		&			
ANR	2435900	ShiftExpression	insn >> 16		2435552	0		>>			
ANR	2435901	Identifier	insn		2435552	0					
ANR	2435902	PrimaryExpression	16		2435552	1					
ANR	2435903	PrimaryExpression	0xf		2435552	1					
ANR	2435904	ExpressionStatement	rs = ( insn >> 12 ) & 0xf	129:4:2032:2055	2435552	17	True				
ANR	2435905	AssignmentExpression	rs = ( insn >> 12 ) & 0xf		2435552	0		=			
ANR	2435906	Identifier	rs		2435552	0					
ANR	2435907	BitAndExpression	( insn >> 12 ) & 0xf		2435552	1		&			
ANR	2435908	ShiftExpression	insn >> 12		2435552	0		>>			
ANR	2435909	Identifier	insn		2435552	0					
ANR	2435910	PrimaryExpression	12		2435552	1					
ANR	2435911	PrimaryExpression	0xf		2435552	1					
ANR	2435912	ExpressionStatement	rd = ( insn >> 8 ) & 0xf	131:4:2062:2084	2435552	18	True				
ANR	2435913	AssignmentExpression	rd = ( insn >> 8 ) & 0xf		2435552	0		=			
ANR	2435914	Identifier	rd		2435552	0					
ANR	2435915	BitAndExpression	( insn >> 8 ) & 0xf		2435552	1		&			
ANR	2435916	ShiftExpression	insn >> 8		2435552	0		>>			
ANR	2435917	Identifier	insn		2435552	0					
ANR	2435918	PrimaryExpression	8		2435552	1					
ANR	2435919	PrimaryExpression	0xf		2435552	1					
ANR	2435920	ExpressionStatement	rm = insn & 0xf	133:4:2091:2106	2435552	19	True				
ANR	2435921	AssignmentExpression	rm = insn & 0xf		2435552	0		=			
ANR	2435922	Identifier	rm		2435552	0					
ANR	2435923	BitAndExpression	insn & 0xf		2435552	1		&			
ANR	2435924	Identifier	insn		2435552	0					
ANR	2435925	PrimaryExpression	0xf		2435552	1					
ANR	2435926	SwitchStatement	switch ( ( insn >> 25 ) & 0xf )		2435552	20					
ANR	2435927	Condition	( insn >> 25 ) & 0xf	135:12:2121:2138	2435552	0	True				
ANR	2435928	BitAndExpression	( insn >> 25 ) & 0xf		2435552	0		&			
ANR	2435929	ShiftExpression	insn >> 25		2435552	0		>>			
ANR	2435930	Identifier	insn		2435552	0					
ANR	2435931	PrimaryExpression	25		2435552	1					
ANR	2435932	PrimaryExpression	0xf		2435552	1					
ANR	2435933	CompoundStatement		133:32:2059:2059	2435552	1					
ANR	2435934	Label	case 0 :	137:4:2148:2154	2435552	0	True				
ANR	2435935	Label	case 1 :	137:12:2156:2162	2435552	1	True				
ANR	2435936	Label	case 2 :	137:20:2164:2170	2435552	2	True				
ANR	2435937	Label	case 3 :	137:28:2172:2178	2435552	3	True				
ANR	2435938	ExpressionStatement	abort ( )	141:8:2248:2255	2435552	4	True				
ANR	2435939	CallExpression	abort ( )		2435552	0					
ANR	2435940	Callee	abort		2435552	0					
ANR	2435941	Identifier	abort		2435552	0					
ANR	2435942	ArgumentList			2435552	1					
ANR	2435943	Label	case 4 :	143:4:2262:2268	2435552	5	True				
ANR	2435944	IfStatement	if ( insn & ( 1 << 22 ) )		2435552	6					
ANR	2435945	Condition	insn & ( 1 << 22 )	145:12:2283:2298	2435552	0	True				
ANR	2435946	BitAndExpression	insn & ( 1 << 22 )		2435552	0		&			
ANR	2435947	Identifier	insn		2435552	0					
ANR	2435948	ShiftExpression	1 << 22		2435552	1		<<			
ANR	2435949	PrimaryExpression	1		2435552	0					
ANR	2435950	PrimaryExpression	22		2435552	1					
ANR	2435951	CompoundStatement		143:30:2219:2219	2435552	1					
ANR	2435952	IfStatement	if ( insn & 0x01200000 )		2435552	0					
ANR	2435953	Condition	insn & 0x01200000	149:16:2372:2388	2435552	0	True				
ANR	2435954	BitAndExpression	insn & 0x01200000		2435552	0		&			
ANR	2435955	Identifier	insn		2435552	0					
ANR	2435956	PrimaryExpression	0x01200000		2435552	1					
ANR	2435957	CompoundStatement		147:35:2309:2309	2435552	1					
ANR	2435958	IfStatement	if ( rn == 15 )		2435552	0					
ANR	2435959	Condition	rn == 15	153:20:2461:2468	2435552	0	True				
ANR	2435960	EqualityExpression	rn == 15		2435552	0		==			
ANR	2435961	Identifier	rn		2435552	0					
ANR	2435962	PrimaryExpression	15		2435552	1					
ANR	2435963	CompoundStatement		151:30:2389:2389	2435552	1					
ANR	2435964	ExpressionStatement	addr = new_tmp ( )	155:20:2494:2510	2435552	0	True				
ANR	2435965	AssignmentExpression	addr = new_tmp ( )		2435552	0		=			
ANR	2435966	Identifier	addr		2435552	0					
ANR	2435967	CallExpression	new_tmp ( )		2435552	1					
ANR	2435968	Callee	new_tmp		2435552	0					
ANR	2435969	Identifier	new_tmp		2435552	0					
ANR	2435970	ArgumentList			2435552	1					
ANR	2435971	ExpressionStatement	"tcg_gen_movi_i32 ( addr , s -> pc & ~3 )"	157:20:2533:2567	2435552	1	True				
ANR	2435972	CallExpression	"tcg_gen_movi_i32 ( addr , s -> pc & ~3 )"		2435552	0					
ANR	2435973	Callee	tcg_gen_movi_i32		2435552	0					
ANR	2435974	Identifier	tcg_gen_movi_i32		2435552	0					
ANR	2435975	ArgumentList	addr		2435552	1					
ANR	2435976	Argument	addr		2435552	0					
ANR	2435977	Identifier	addr		2435552	0					
ANR	2435978	Argument	s -> pc & ~3		2435552	1					
ANR	2435979	BitAndExpression	s -> pc & ~3		2435552	0		&			
ANR	2435980	PtrMemberAccess	s -> pc		2435552	0					
ANR	2435981	Identifier	s		2435552	0					
ANR	2435982	Identifier	pc		2435552	1					
ANR	2435983	Identifier	~3		2435552	1					
ANR	2435984	ElseStatement	else		2435552	0					
ANR	2435985	CompoundStatement		157:23:2511:2511	2435552	0					
ANR	2435986	ExpressionStatement	"addr = load_reg ( s , rn )"	161:20:2616:2638	2435552	0	True				
ANR	2435987	AssignmentExpression	"addr = load_reg ( s , rn )"		2435552	0		=			
ANR	2435988	Identifier	addr		2435552	0					
ANR	2435989	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2435990	Callee	load_reg		2435552	0					
ANR	2435991	Identifier	load_reg		2435552	0					
ANR	2435992	ArgumentList	s		2435552	1					
ANR	2435993	Argument	s		2435552	0					
ANR	2435994	Identifier	s		2435552	0					
ANR	2435995	Argument	rn		2435552	1					
ANR	2435996	Identifier	rn		2435552	0					
ANR	2435997	ExpressionStatement	offset = ( insn & 0xff ) * 4	165:16:2676:2702	2435552	1	True				
ANR	2435998	AssignmentExpression	offset = ( insn & 0xff ) * 4		2435552	0		=			
ANR	2435999	Identifier	offset		2435552	0					
ANR	2436000	MultiplicativeExpression	( insn & 0xff ) * 4		2435552	1		*			
ANR	2436001	BitAndExpression	insn & 0xff		2435552	0		&			
ANR	2436002	Identifier	insn		2435552	0					
ANR	2436003	PrimaryExpression	0xff		2435552	1					
ANR	2436004	PrimaryExpression	4		2435552	1					
ANR	2436005	IfStatement	if ( ( insn & ( 1 << 23 ) ) == 0 )		2435552	2					
ANR	2436006	Condition	( insn & ( 1 << 23 ) ) == 0	167:20:2725:2747	2435552	0	True				
ANR	2436007	EqualityExpression	( insn & ( 1 << 23 ) ) == 0		2435552	0		==			
ANR	2436008	BitAndExpression	insn & ( 1 << 23 )		2435552	0		&			
ANR	2436009	Identifier	insn		2435552	0					
ANR	2436010	ShiftExpression	1 << 23		2435552	1		<<			
ANR	2436011	PrimaryExpression	1		2435552	0					
ANR	2436012	PrimaryExpression	23		2435552	1					
ANR	2436013	PrimaryExpression	0		2435552	1					
ANR	2436014	ExpressionStatement	offset = - offset	169:20:2771:2787	2435552	1	True				
ANR	2436015	AssignmentExpression	offset = - offset		2435552	0		=			
ANR	2436016	Identifier	offset		2435552	0					
ANR	2436017	UnaryOperationExpression	- offset		2435552	1					
ANR	2436018	UnaryOperator	-		2435552	0					
ANR	2436019	Identifier	offset		2435552	1					
ANR	2436020	IfStatement	if ( insn & ( 1 << 24 ) )		2435552	3					
ANR	2436021	Condition	insn & ( 1 << 24 )	171:20:2810:2825	2435552	0	True				
ANR	2436022	BitAndExpression	insn & ( 1 << 24 )		2435552	0		&			
ANR	2436023	Identifier	insn		2435552	0					
ANR	2436024	ShiftExpression	1 << 24		2435552	1		<<			
ANR	2436025	PrimaryExpression	1		2435552	0					
ANR	2436026	PrimaryExpression	24		2435552	1					
ANR	2436027	CompoundStatement		169:38:2746:2746	2435552	1					
ANR	2436028	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , offset )"	173:20:2851:2887	2435552	0	True				
ANR	2436029	CallExpression	"tcg_gen_addi_i32 ( addr , addr , offset )"		2435552	0					
ANR	2436030	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2436031	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2436032	ArgumentList	addr		2435552	1					
ANR	2436033	Argument	addr		2435552	0					
ANR	2436034	Identifier	addr		2435552	0					
ANR	2436035	Argument	addr		2435552	1					
ANR	2436036	Identifier	addr		2435552	0					
ANR	2436037	Argument	offset		2435552	2					
ANR	2436038	Identifier	offset		2435552	0					
ANR	2436039	ExpressionStatement	offset = 0	175:20:2910:2920	2435552	1	True				
ANR	2436040	AssignmentExpression	offset = 0		2435552	0		=			
ANR	2436041	Identifier	offset		2435552	0					
ANR	2436042	PrimaryExpression	0		2435552	1					
ANR	2436043	IfStatement	if ( insn & ( 1 << 20 ) )		2435552	4					
ANR	2436044	Condition	insn & ( 1 << 20 )	179:20:2962:2977	2435552	0	True				
ANR	2436045	BitAndExpression	insn & ( 1 << 20 )		2435552	0		&			
ANR	2436046	Identifier	insn		2435552	0					
ANR	2436047	ShiftExpression	1 << 20		2435552	1		<<			
ANR	2436048	PrimaryExpression	1		2435552	0					
ANR	2436049	PrimaryExpression	20		2435552	1					
ANR	2436050	CompoundStatement		177:38:2898:2898	2435552	1					
ANR	2436051	ExpressionStatement	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"	183:20:3035:3067	2435552	0	True				
ANR	2436052	AssignmentExpression	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"		2435552	0		=			
ANR	2436053	Identifier	tmp		2435552	0					
ANR	2436054	CallExpression	"gen_ld32 ( addr , IS_USER ( s ) )"		2435552	1					
ANR	2436055	Callee	gen_ld32		2435552	0					
ANR	2436056	Identifier	gen_ld32		2435552	0					
ANR	2436057	ArgumentList	addr		2435552	1					
ANR	2436058	Argument	addr		2435552	0					
ANR	2436059	Identifier	addr		2435552	0					
ANR	2436060	Argument	IS_USER ( s )		2435552	1					
ANR	2436061	CallExpression	IS_USER ( s )		2435552	0					
ANR	2436062	Callee	IS_USER		2435552	0					
ANR	2436063	Identifier	IS_USER		2435552	0					
ANR	2436064	ArgumentList	s		2435552	1					
ANR	2436065	Argument	s		2435552	0					
ANR	2436066	Identifier	s		2435552	0					
ANR	2436067	ExpressionStatement	"store_reg ( s , rs , tmp )"	185:20:3090:3111	2435552	1	True				
ANR	2436068	CallExpression	"store_reg ( s , rs , tmp )"		2435552	0					
ANR	2436069	Callee	store_reg		2435552	0					
ANR	2436070	Identifier	store_reg		2435552	0					
ANR	2436071	ArgumentList	s		2435552	1					
ANR	2436072	Argument	s		2435552	0					
ANR	2436073	Identifier	s		2435552	0					
ANR	2436074	Argument	rs		2435552	1					
ANR	2436075	Identifier	rs		2435552	0					
ANR	2436076	Argument	tmp		2435552	2					
ANR	2436077	Identifier	tmp		2435552	0					
ANR	2436078	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	187:20:3134:3165	2435552	2	True				
ANR	2436079	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2435552	0					
ANR	2436080	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2436081	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2436082	ArgumentList	addr		2435552	1					
ANR	2436083	Argument	addr		2435552	0					
ANR	2436084	Identifier	addr		2435552	0					
ANR	2436085	Argument	addr		2435552	1					
ANR	2436086	Identifier	addr		2435552	0					
ANR	2436087	Argument	4		2435552	2					
ANR	2436088	PrimaryExpression	4		2435552	0					
ANR	2436089	ExpressionStatement	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"	189:20:3188:3220	2435552	3	True				
ANR	2436090	AssignmentExpression	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"		2435552	0		=			
ANR	2436091	Identifier	tmp		2435552	0					
ANR	2436092	CallExpression	"gen_ld32 ( addr , IS_USER ( s ) )"		2435552	1					
ANR	2436093	Callee	gen_ld32		2435552	0					
ANR	2436094	Identifier	gen_ld32		2435552	0					
ANR	2436095	ArgumentList	addr		2435552	1					
ANR	2436096	Argument	addr		2435552	0					
ANR	2436097	Identifier	addr		2435552	0					
ANR	2436098	Argument	IS_USER ( s )		2435552	1					
ANR	2436099	CallExpression	IS_USER ( s )		2435552	0					
ANR	2436100	Callee	IS_USER		2435552	0					
ANR	2436101	Identifier	IS_USER		2435552	0					
ANR	2436102	ArgumentList	s		2435552	1					
ANR	2436103	Argument	s		2435552	0					
ANR	2436104	Identifier	s		2435552	0					
ANR	2436105	ExpressionStatement	"store_reg ( s , rd , tmp )"	191:20:3243:3264	2435552	4	True				
ANR	2436106	CallExpression	"store_reg ( s , rd , tmp )"		2435552	0					
ANR	2436107	Callee	store_reg		2435552	0					
ANR	2436108	Identifier	store_reg		2435552	0					
ANR	2436109	ArgumentList	s		2435552	1					
ANR	2436110	Argument	s		2435552	0					
ANR	2436111	Identifier	s		2435552	0					
ANR	2436112	Argument	rd		2435552	1					
ANR	2436113	Identifier	rd		2435552	0					
ANR	2436114	Argument	tmp		2435552	2					
ANR	2436115	Identifier	tmp		2435552	0					
ANR	2436116	ElseStatement	else		2435552	0					
ANR	2436117	CompoundStatement		191:23:3208:3208	2435552	0					
ANR	2436118	ExpressionStatement	"tmp = load_reg ( s , rs )"	197:20:3345:3366	2435552	0	True				
ANR	2436119	AssignmentExpression	"tmp = load_reg ( s , rs )"		2435552	0		=			
ANR	2436120	Identifier	tmp		2435552	0					
ANR	2436121	CallExpression	"load_reg ( s , rs )"		2435552	1					
ANR	2436122	Callee	load_reg		2435552	0					
ANR	2436123	Identifier	load_reg		2435552	0					
ANR	2436124	ArgumentList	s		2435552	1					
ANR	2436125	Argument	s		2435552	0					
ANR	2436126	Identifier	s		2435552	0					
ANR	2436127	Argument	rs		2435552	1					
ANR	2436128	Identifier	rs		2435552	0					
ANR	2436129	ExpressionStatement	"gen_st32 ( tmp , addr , IS_USER ( s ) )"	199:20:3389:3420	2435552	1	True				
ANR	2436130	CallExpression	"gen_st32 ( tmp , addr , IS_USER ( s ) )"		2435552	0					
ANR	2436131	Callee	gen_st32		2435552	0					
ANR	2436132	Identifier	gen_st32		2435552	0					
ANR	2436133	ArgumentList	tmp		2435552	1					
ANR	2436134	Argument	tmp		2435552	0					
ANR	2436135	Identifier	tmp		2435552	0					
ANR	2436136	Argument	addr		2435552	1					
ANR	2436137	Identifier	addr		2435552	0					
ANR	2436138	Argument	IS_USER ( s )		2435552	2					
ANR	2436139	CallExpression	IS_USER ( s )		2435552	0					
ANR	2436140	Callee	IS_USER		2435552	0					
ANR	2436141	Identifier	IS_USER		2435552	0					
ANR	2436142	ArgumentList	s		2435552	1					
ANR	2436143	Argument	s		2435552	0					
ANR	2436144	Identifier	s		2435552	0					
ANR	2436145	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	201:20:3443:3474	2435552	2	True				
ANR	2436146	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2435552	0					
ANR	2436147	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2436148	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2436149	ArgumentList	addr		2435552	1					
ANR	2436150	Argument	addr		2435552	0					
ANR	2436151	Identifier	addr		2435552	0					
ANR	2436152	Argument	addr		2435552	1					
ANR	2436153	Identifier	addr		2435552	0					
ANR	2436154	Argument	4		2435552	2					
ANR	2436155	PrimaryExpression	4		2435552	0					
ANR	2436156	ExpressionStatement	"tmp = load_reg ( s , rd )"	203:20:3497:3518	2435552	3	True				
ANR	2436157	AssignmentExpression	"tmp = load_reg ( s , rd )"		2435552	0		=			
ANR	2436158	Identifier	tmp		2435552	0					
ANR	2436159	CallExpression	"load_reg ( s , rd )"		2435552	1					
ANR	2436160	Callee	load_reg		2435552	0					
ANR	2436161	Identifier	load_reg		2435552	0					
ANR	2436162	ArgumentList	s		2435552	1					
ANR	2436163	Argument	s		2435552	0					
ANR	2436164	Identifier	s		2435552	0					
ANR	2436165	Argument	rd		2435552	1					
ANR	2436166	Identifier	rd		2435552	0					
ANR	2436167	ExpressionStatement	"gen_st32 ( tmp , addr , IS_USER ( s ) )"	205:20:3541:3572	2435552	4	True				
ANR	2436168	CallExpression	"gen_st32 ( tmp , addr , IS_USER ( s ) )"		2435552	0					
ANR	2436169	Callee	gen_st32		2435552	0					
ANR	2436170	Identifier	gen_st32		2435552	0					
ANR	2436171	ArgumentList	tmp		2435552	1					
ANR	2436172	Argument	tmp		2435552	0					
ANR	2436173	Identifier	tmp		2435552	0					
ANR	2436174	Argument	addr		2435552	1					
ANR	2436175	Identifier	addr		2435552	0					
ANR	2436176	Argument	IS_USER ( s )		2435552	2					
ANR	2436177	CallExpression	IS_USER ( s )		2435552	0					
ANR	2436178	Callee	IS_USER		2435552	0					
ANR	2436179	Identifier	IS_USER		2435552	0					
ANR	2436180	ArgumentList	s		2435552	1					
ANR	2436181	Argument	s		2435552	0					
ANR	2436182	Identifier	s		2435552	0					
ANR	2436183	IfStatement	if ( insn & ( 1 << 21 ) )		2435552	5					
ANR	2436184	Condition	insn & ( 1 << 21 )	209:20:3614:3629	2435552	0	True				
ANR	2436185	BitAndExpression	insn & ( 1 << 21 )		2435552	0		&			
ANR	2436186	Identifier	insn		2435552	0					
ANR	2436187	ShiftExpression	1 << 21		2435552	1		<<			
ANR	2436188	PrimaryExpression	1		2435552	0					
ANR	2436189	PrimaryExpression	21		2435552	1					
ANR	2436190	CompoundStatement		207:38:3550:3550	2435552	1					
ANR	2436191	IfStatement	if ( rn == 15 )		2435552	0					
ANR	2436192	Condition	rn == 15	213:24:3703:3710	2435552	0	True				
ANR	2436193	EqualityExpression	rn == 15		2435552	0		==			
ANR	2436194	Identifier	rn		2435552	0					
ANR	2436195	PrimaryExpression	15		2435552	1					
ANR	2436196	GotoStatement	goto illegal_op ;	215:24:3738:3753	2435552	1	True				
ANR	2436197	Identifier	illegal_op		2435552	0					
ANR	2436198	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , offset - 4 )"	217:20:3776:3816	2435552	1	True				
ANR	2436199	CallExpression	"tcg_gen_addi_i32 ( addr , addr , offset - 4 )"		2435552	0					
ANR	2436200	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2436201	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2436202	ArgumentList	addr		2435552	1					
ANR	2436203	Argument	addr		2435552	0					
ANR	2436204	Identifier	addr		2435552	0					
ANR	2436205	Argument	addr		2435552	1					
ANR	2436206	Identifier	addr		2435552	0					
ANR	2436207	Argument	offset - 4		2435552	2					
ANR	2436208	AdditiveExpression	offset - 4		2435552	0		-			
ANR	2436209	Identifier	offset		2435552	0					
ANR	2436210	PrimaryExpression	4		2435552	1					
ANR	2436211	ExpressionStatement	"store_reg ( s , rn , addr )"	219:20:3839:3861	2435552	2	True				
ANR	2436212	CallExpression	"store_reg ( s , rn , addr )"		2435552	0					
ANR	2436213	Callee	store_reg		2435552	0					
ANR	2436214	Identifier	store_reg		2435552	0					
ANR	2436215	ArgumentList	s		2435552	1					
ANR	2436216	Argument	s		2435552	0					
ANR	2436217	Identifier	s		2435552	0					
ANR	2436218	Argument	rn		2435552	1					
ANR	2436219	Identifier	rn		2435552	0					
ANR	2436220	Argument	addr		2435552	2					
ANR	2436221	Identifier	addr		2435552	0					
ANR	2436222	ElseStatement	else		2435552	0					
ANR	2436223	CompoundStatement		219:23:3805:3805	2435552	0					
ANR	2436224	ExpressionStatement	dead_tmp ( addr )	223:20:3910:3924	2435552	0	True				
ANR	2436225	CallExpression	dead_tmp ( addr )		2435552	0					
ANR	2436226	Callee	dead_tmp		2435552	0					
ANR	2436227	Identifier	dead_tmp		2435552	0					
ANR	2436228	ArgumentList	addr		2435552	1					
ANR	2436229	Argument	addr		2435552	0					
ANR	2436230	Identifier	addr		2435552	0					
ANR	2436231	ElseStatement	else		2435552	0					
ANR	2436232	IfStatement	if ( ( insn & ( 1 << 23 ) ) == 0 )		2435552	0					
ANR	2436233	Condition	( insn & ( 1 << 23 ) ) == 0	227:23:3969:3991	2435552	0	True				
ANR	2436234	EqualityExpression	( insn & ( 1 << 23 ) ) == 0		2435552	0		==			
ANR	2436235	BitAndExpression	insn & ( 1 << 23 )		2435552	0		&			
ANR	2436236	Identifier	insn		2435552	0					
ANR	2436237	ShiftExpression	1 << 23		2435552	1		<<			
ANR	2436238	PrimaryExpression	1		2435552	0					
ANR	2436239	PrimaryExpression	23		2435552	1					
ANR	2436240	PrimaryExpression	0		2435552	1					
ANR	2436241	CompoundStatement		225:48:3912:3912	2435552	1					
ANR	2436242	ExpressionStatement	addr = tcg_temp_local_new ( )	231:16:4064:4091	2435552	0	True				
ANR	2436243	AssignmentExpression	addr = tcg_temp_local_new ( )		2435552	0		=			
ANR	2436244	Identifier	addr		2435552	0					
ANR	2436245	CallExpression	tcg_temp_local_new ( )		2435552	1					
ANR	2436246	Callee	tcg_temp_local_new		2435552	0					
ANR	2436247	Identifier	tcg_temp_local_new		2435552	0					
ANR	2436248	ArgumentList			2435552	1					
ANR	2436249	ExpressionStatement	"load_reg_var ( s , addr , rn )"	233:16:4110:4135	2435552	1	True				
ANR	2436250	CallExpression	"load_reg_var ( s , addr , rn )"		2435552	0					
ANR	2436251	Callee	load_reg_var		2435552	0					
ANR	2436252	Identifier	load_reg_var		2435552	0					
ANR	2436253	ArgumentList	s		2435552	1					
ANR	2436254	Argument	s		2435552	0					
ANR	2436255	Identifier	s		2435552	0					
ANR	2436256	Argument	addr		2435552	1					
ANR	2436257	Identifier	addr		2435552	0					
ANR	2436258	Argument	rn		2435552	2					
ANR	2436259	Identifier	rn		2435552	0					
ANR	2436260	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , ( insn & 0xff ) << 2 )"	235:16:4154:4202	2435552	2	True				
ANR	2436261	CallExpression	"tcg_gen_addi_i32 ( addr , addr , ( insn & 0xff ) << 2 )"		2435552	0					
ANR	2436262	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2436263	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2436264	ArgumentList	addr		2435552	1					
ANR	2436265	Argument	addr		2435552	0					
ANR	2436266	Identifier	addr		2435552	0					
ANR	2436267	Argument	addr		2435552	1					
ANR	2436268	Identifier	addr		2435552	0					
ANR	2436269	Argument	( insn & 0xff ) << 2		2435552	2					
ANR	2436270	ShiftExpression	( insn & 0xff ) << 2		2435552	0		<<			
ANR	2436271	BitAndExpression	insn & 0xff		2435552	0		&			
ANR	2436272	Identifier	insn		2435552	0					
ANR	2436273	PrimaryExpression	0xff		2435552	1					
ANR	2436274	PrimaryExpression	2		2435552	1					
ANR	2436275	IfStatement	if ( insn & ( 1 << 20 ) )		2435552	3					
ANR	2436276	Condition	insn & ( 1 << 20 )	237:20:4225:4240	2435552	0	True				
ANR	2436277	BitAndExpression	insn & ( 1 << 20 )		2435552	0		&			
ANR	2436278	Identifier	insn		2435552	0					
ANR	2436279	ShiftExpression	1 << 20		2435552	1		<<			
ANR	2436280	PrimaryExpression	1		2435552	0					
ANR	2436281	PrimaryExpression	20		2435552	1					
ANR	2436282	CompoundStatement		235:38:4161:4161	2435552	1					
ANR	2436283	ExpressionStatement	"gen_load_exclusive ( s , rs , 15 , addr , 2 )"	239:20:4266:4304	2435552	0	True				
ANR	2436284	CallExpression	"gen_load_exclusive ( s , rs , 15 , addr , 2 )"		2435552	0					
ANR	2436285	Callee	gen_load_exclusive		2435552	0					
ANR	2436286	Identifier	gen_load_exclusive		2435552	0					
ANR	2436287	ArgumentList	s		2435552	1					
ANR	2436288	Argument	s		2435552	0					
ANR	2436289	Identifier	s		2435552	0					
ANR	2436290	Argument	rs		2435552	1					
ANR	2436291	Identifier	rs		2435552	0					
ANR	2436292	Argument	15		2435552	2					
ANR	2436293	PrimaryExpression	15		2435552	0					
ANR	2436294	Argument	addr		2435552	3					
ANR	2436295	Identifier	addr		2435552	0					
ANR	2436296	Argument	2		2435552	4					
ANR	2436297	PrimaryExpression	2		2435552	0					
ANR	2436298	ElseStatement	else		2435552	0					
ANR	2436299	CompoundStatement		239:23:4248:4248	2435552	0					
ANR	2436300	ExpressionStatement	"gen_store_exclusive ( s , rd , rs , 15 , addr , 2 )"	243:20:4353:4396	2435552	0	True				
ANR	2436301	CallExpression	"gen_store_exclusive ( s , rd , rs , 15 , addr , 2 )"		2435552	0					
ANR	2436302	Callee	gen_store_exclusive		2435552	0					
ANR	2436303	Identifier	gen_store_exclusive		2435552	0					
ANR	2436304	ArgumentList	s		2435552	1					
ANR	2436305	Argument	s		2435552	0					
ANR	2436306	Identifier	s		2435552	0					
ANR	2436307	Argument	rd		2435552	1					
ANR	2436308	Identifier	rd		2435552	0					
ANR	2436309	Argument	rs		2435552	2					
ANR	2436310	Identifier	rs		2435552	0					
ANR	2436311	Argument	15		2435552	3					
ANR	2436312	PrimaryExpression	15		2435552	0					
ANR	2436313	Argument	addr		2435552	4					
ANR	2436314	Identifier	addr		2435552	0					
ANR	2436315	Argument	2		2435552	5					
ANR	2436316	PrimaryExpression	2		2435552	0					
ANR	2436317	ExpressionStatement	tcg_temp_free ( addr )	247:16:4434:4453	2435552	4	True				
ANR	2436318	CallExpression	tcg_temp_free ( addr )		2435552	0					
ANR	2436319	Callee	tcg_temp_free		2435552	0					
ANR	2436320	Identifier	tcg_temp_free		2435552	0					
ANR	2436321	ArgumentList	addr		2435552	1					
ANR	2436322	Argument	addr		2435552	0					
ANR	2436323	Identifier	addr		2435552	0					
ANR	2436324	ElseStatement	else		2435552	0					
ANR	2436325	IfStatement	if ( ( insn & ( 1 << 6 ) ) == 0 )		2435552	0					
ANR	2436326	Condition	( insn & ( 1 << 6 ) ) == 0	249:23:4479:4500	2435552	0	True				
ANR	2436327	EqualityExpression	( insn & ( 1 << 6 ) ) == 0		2435552	0		==			
ANR	2436328	BitAndExpression	insn & ( 1 << 6 )		2435552	0		&			
ANR	2436329	Identifier	insn		2435552	0					
ANR	2436330	ShiftExpression	1 << 6		2435552	1		<<			
ANR	2436331	PrimaryExpression	1		2435552	0					
ANR	2436332	PrimaryExpression	6		2435552	1					
ANR	2436333	PrimaryExpression	0		2435552	1					
ANR	2436334	CompoundStatement		247:47:4421:4421	2435552	1					
ANR	2436335	IfStatement	if ( rn == 15 )		2435552	0					
ANR	2436336	Condition	rn == 15	253:20:4564:4571	2435552	0	True				
ANR	2436337	EqualityExpression	rn == 15		2435552	0		==			
ANR	2436338	Identifier	rn		2435552	0					
ANR	2436339	PrimaryExpression	15		2435552	1					
ANR	2436340	CompoundStatement		251:30:4492:4492	2435552	1					
ANR	2436341	ExpressionStatement	addr = new_tmp ( )	255:20:4597:4613	2435552	0	True				
ANR	2436342	AssignmentExpression	addr = new_tmp ( )		2435552	0		=			
ANR	2436343	Identifier	addr		2435552	0					
ANR	2436344	CallExpression	new_tmp ( )		2435552	1					
ANR	2436345	Callee	new_tmp		2435552	0					
ANR	2436346	Identifier	new_tmp		2435552	0					
ANR	2436347	ArgumentList			2435552	1					
ANR	2436348	ExpressionStatement	"tcg_gen_movi_i32 ( addr , s -> pc )"	257:20:4636:4665	2435552	1	True				
ANR	2436349	CallExpression	"tcg_gen_movi_i32 ( addr , s -> pc )"		2435552	0					
ANR	2436350	Callee	tcg_gen_movi_i32		2435552	0					
ANR	2436351	Identifier	tcg_gen_movi_i32		2435552	0					
ANR	2436352	ArgumentList	addr		2435552	1					
ANR	2436353	Argument	addr		2435552	0					
ANR	2436354	Identifier	addr		2435552	0					
ANR	2436355	Argument	s -> pc		2435552	1					
ANR	2436356	PtrMemberAccess	s -> pc		2435552	0					
ANR	2436357	Identifier	s		2435552	0					
ANR	2436358	Identifier	pc		2435552	1					
ANR	2436359	ElseStatement	else		2435552	0					
ANR	2436360	CompoundStatement		257:23:4609:4609	2435552	0					
ANR	2436361	ExpressionStatement	"addr = load_reg ( s , rn )"	261:20:4714:4736	2435552	0	True				
ANR	2436362	AssignmentExpression	"addr = load_reg ( s , rn )"		2435552	0		=			
ANR	2436363	Identifier	addr		2435552	0					
ANR	2436364	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2436365	Callee	load_reg		2435552	0					
ANR	2436366	Identifier	load_reg		2435552	0					
ANR	2436367	ArgumentList	s		2435552	1					
ANR	2436368	Argument	s		2435552	0					
ANR	2436369	Identifier	s		2435552	0					
ANR	2436370	Argument	rn		2435552	1					
ANR	2436371	Identifier	rn		2435552	0					
ANR	2436372	ExpressionStatement	"tmp = load_reg ( s , rm )"	265:16:4774:4795	2435552	1	True				
ANR	2436373	AssignmentExpression	"tmp = load_reg ( s , rm )"		2435552	0		=			
ANR	2436374	Identifier	tmp		2435552	0					
ANR	2436375	CallExpression	"load_reg ( s , rm )"		2435552	1					
ANR	2436376	Callee	load_reg		2435552	0					
ANR	2436377	Identifier	load_reg		2435552	0					
ANR	2436378	ArgumentList	s		2435552	1					
ANR	2436379	Argument	s		2435552	0					
ANR	2436380	Identifier	s		2435552	0					
ANR	2436381	Argument	rm		2435552	1					
ANR	2436382	Identifier	rm		2435552	0					
ANR	2436383	ExpressionStatement	"tcg_gen_add_i32 ( addr , addr , tmp )"	267:16:4814:4846	2435552	2	True				
ANR	2436384	CallExpression	"tcg_gen_add_i32 ( addr , addr , tmp )"		2435552	0					
ANR	2436385	Callee	tcg_gen_add_i32		2435552	0					
ANR	2436386	Identifier	tcg_gen_add_i32		2435552	0					
ANR	2436387	ArgumentList	addr		2435552	1					
ANR	2436388	Argument	addr		2435552	0					
ANR	2436389	Identifier	addr		2435552	0					
ANR	2436390	Argument	addr		2435552	1					
ANR	2436391	Identifier	addr		2435552	0					
ANR	2436392	Argument	tmp		2435552	2					
ANR	2436393	Identifier	tmp		2435552	0					
ANR	2436394	IfStatement	if ( insn & ( 1 << 4 ) )		2435552	3					
ANR	2436395	Condition	insn & ( 1 << 4 )	269:20:4869:4883	2435552	0	True				
ANR	2436396	BitAndExpression	insn & ( 1 << 4 )		2435552	0		&			
ANR	2436397	Identifier	insn		2435552	0					
ANR	2436398	ShiftExpression	1 << 4		2435552	1		<<			
ANR	2436399	PrimaryExpression	1		2435552	0					
ANR	2436400	PrimaryExpression	4		2435552	1					
ANR	2436401	CompoundStatement		267:37:4804:4804	2435552	1					
ANR	2436402	ExpressionStatement	"tcg_gen_add_i32 ( addr , addr , tmp )"	273:20:4940:4972	2435552	0	True				
ANR	2436403	CallExpression	"tcg_gen_add_i32 ( addr , addr , tmp )"		2435552	0					
ANR	2436404	Callee	tcg_gen_add_i32		2435552	0					
ANR	2436405	Identifier	tcg_gen_add_i32		2435552	0					
ANR	2436406	ArgumentList	addr		2435552	1					
ANR	2436407	Argument	addr		2435552	0					
ANR	2436408	Identifier	addr		2435552	0					
ANR	2436409	Argument	addr		2435552	1					
ANR	2436410	Identifier	addr		2435552	0					
ANR	2436411	Argument	tmp		2435552	2					
ANR	2436412	Identifier	tmp		2435552	0					
ANR	2436413	ExpressionStatement	dead_tmp ( tmp )	275:20:4995:5008	2435552	1	True				
ANR	2436414	CallExpression	dead_tmp ( tmp )		2435552	0					
ANR	2436415	Callee	dead_tmp		2435552	0					
ANR	2436416	Identifier	dead_tmp		2435552	0					
ANR	2436417	ArgumentList	tmp		2435552	1					
ANR	2436418	Argument	tmp		2435552	0					
ANR	2436419	Identifier	tmp		2435552	0					
ANR	2436420	ExpressionStatement	"tmp = gen_ld16u ( addr , IS_USER ( s ) )"	277:20:5031:5064	2435552	2	True				
ANR	2436421	AssignmentExpression	"tmp = gen_ld16u ( addr , IS_USER ( s ) )"		2435552	0		=			
ANR	2436422	Identifier	tmp		2435552	0					
ANR	2436423	CallExpression	"gen_ld16u ( addr , IS_USER ( s ) )"		2435552	1					
ANR	2436424	Callee	gen_ld16u		2435552	0					
ANR	2436425	Identifier	gen_ld16u		2435552	0					
ANR	2436426	ArgumentList	addr		2435552	1					
ANR	2436427	Argument	addr		2435552	0					
ANR	2436428	Identifier	addr		2435552	0					
ANR	2436429	Argument	IS_USER ( s )		2435552	1					
ANR	2436430	CallExpression	IS_USER ( s )		2435552	0					
ANR	2436431	Callee	IS_USER		2435552	0					
ANR	2436432	Identifier	IS_USER		2435552	0					
ANR	2436433	ArgumentList	s		2435552	1					
ANR	2436434	Argument	s		2435552	0					
ANR	2436435	Identifier	s		2435552	0					
ANR	2436436	ElseStatement	else		2435552	0					
ANR	2436437	CompoundStatement		277:23:5008:5008	2435552	0					
ANR	2436438	ExpressionStatement	dead_tmp ( tmp )	281:20:5123:5136	2435552	0	True				
ANR	2436439	CallExpression	dead_tmp ( tmp )		2435552	0					
ANR	2436440	Callee	dead_tmp		2435552	0					
ANR	2436441	Identifier	dead_tmp		2435552	0					
ANR	2436442	ArgumentList	tmp		2435552	1					
ANR	2436443	Argument	tmp		2435552	0					
ANR	2436444	Identifier	tmp		2435552	0					
ANR	2436445	ExpressionStatement	"tmp = gen_ld8u ( addr , IS_USER ( s ) )"	283:20:5159:5191	2435552	1	True				
ANR	2436446	AssignmentExpression	"tmp = gen_ld8u ( addr , IS_USER ( s ) )"		2435552	0		=			
ANR	2436447	Identifier	tmp		2435552	0					
ANR	2436448	CallExpression	"gen_ld8u ( addr , IS_USER ( s ) )"		2435552	1					
ANR	2436449	Callee	gen_ld8u		2435552	0					
ANR	2436450	Identifier	gen_ld8u		2435552	0					
ANR	2436451	ArgumentList	addr		2435552	1					
ANR	2436452	Argument	addr		2435552	0					
ANR	2436453	Identifier	addr		2435552	0					
ANR	2436454	Argument	IS_USER ( s )		2435552	1					
ANR	2436455	CallExpression	IS_USER ( s )		2435552	0					
ANR	2436456	Callee	IS_USER		2435552	0					
ANR	2436457	Identifier	IS_USER		2435552	0					
ANR	2436458	ArgumentList	s		2435552	1					
ANR	2436459	Argument	s		2435552	0					
ANR	2436460	Identifier	s		2435552	0					
ANR	2436461	ExpressionStatement	dead_tmp ( addr )	287:16:5229:5243	2435552	4	True				
ANR	2436462	CallExpression	dead_tmp ( addr )		2435552	0					
ANR	2436463	Callee	dead_tmp		2435552	0					
ANR	2436464	Identifier	dead_tmp		2435552	0					
ANR	2436465	ArgumentList	addr		2435552	1					
ANR	2436466	Argument	addr		2435552	0					
ANR	2436467	Identifier	addr		2435552	0					
ANR	2436468	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , tmp , 1 )"	289:16:5262:5291	2435552	5	True				
ANR	2436469	CallExpression	"tcg_gen_shli_i32 ( tmp , tmp , 1 )"		2435552	0					
ANR	2436470	Callee	tcg_gen_shli_i32		2435552	0					
ANR	2436471	Identifier	tcg_gen_shli_i32		2435552	0					
ANR	2436472	ArgumentList	tmp		2435552	1					
ANR	2436473	Argument	tmp		2435552	0					
ANR	2436474	Identifier	tmp		2435552	0					
ANR	2436475	Argument	tmp		2435552	1					
ANR	2436476	Identifier	tmp		2435552	0					
ANR	2436477	Argument	1		2435552	2					
ANR	2436478	PrimaryExpression	1		2435552	0					
ANR	2436479	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , s -> pc )"	291:16:5310:5343	2435552	6	True				
ANR	2436480	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , s -> pc )"		2435552	0					
ANR	2436481	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2436482	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2436483	ArgumentList	tmp		2435552	1					
ANR	2436484	Argument	tmp		2435552	0					
ANR	2436485	Identifier	tmp		2435552	0					
ANR	2436486	Argument	tmp		2435552	1					
ANR	2436487	Identifier	tmp		2435552	0					
ANR	2436488	Argument	s -> pc		2435552	2					
ANR	2436489	PtrMemberAccess	s -> pc		2435552	0					
ANR	2436490	Identifier	s		2435552	0					
ANR	2436491	Identifier	pc		2435552	1					
ANR	2436492	ExpressionStatement	"store_reg ( s , 15 , tmp )"	293:16:5362:5383	2435552	7	True				
ANR	2436493	CallExpression	"store_reg ( s , 15 , tmp )"		2435552	0					
ANR	2436494	Callee	store_reg		2435552	0					
ANR	2436495	Identifier	store_reg		2435552	0					
ANR	2436496	ArgumentList	s		2435552	1					
ANR	2436497	Argument	s		2435552	0					
ANR	2436498	Identifier	s		2435552	0					
ANR	2436499	Argument	15		2435552	1					
ANR	2436500	PrimaryExpression	15		2435552	0					
ANR	2436501	Argument	tmp		2435552	2					
ANR	2436502	Identifier	tmp		2435552	0					
ANR	2436503	ElseStatement	else		2435552	0					
ANR	2436504	CompoundStatement		293:19:5323:5323	2435552	0					
ANR	2436505	ExpressionStatement	ARCH ( 7 )	299:16:5495:5502	2435552	0	True				
ANR	2436506	CallExpression	ARCH ( 7 )		2435552	0					
ANR	2436507	Callee	ARCH		2435552	0					
ANR	2436508	Identifier	ARCH		2435552	0					
ANR	2436509	ArgumentList	7		2435552	1					
ANR	2436510	Argument	7		2435552	0					
ANR	2436511	PrimaryExpression	7		2435552	0					
ANR	2436512	ExpressionStatement	op = ( insn >> 4 ) & 0x3	301:16:5521:5543	2435552	1	True				
ANR	2436513	AssignmentExpression	op = ( insn >> 4 ) & 0x3		2435552	0		=			
ANR	2436514	Identifier	op		2435552	0					
ANR	2436515	BitAndExpression	( insn >> 4 ) & 0x3		2435552	1		&			
ANR	2436516	ShiftExpression	insn >> 4		2435552	0		>>			
ANR	2436517	Identifier	insn		2435552	0					
ANR	2436518	PrimaryExpression	4		2435552	1					
ANR	2436519	PrimaryExpression	0x3		2435552	1					
ANR	2436520	IfStatement	if ( op == 2 )		2435552	2					
ANR	2436521	Condition	op == 2	303:20:5566:5572	2435552	0	True				
ANR	2436522	EqualityExpression	op == 2		2435552	0		==			
ANR	2436523	Identifier	op		2435552	0					
ANR	2436524	PrimaryExpression	2		2435552	1					
ANR	2436525	CompoundStatement		301:29:5493:5493	2435552	1					
ANR	2436526	GotoStatement	goto illegal_op ;	305:20:5598:5613	2435552	0	True				
ANR	2436527	Identifier	illegal_op		2435552	0					
ANR	2436528	ExpressionStatement	addr = tcg_temp_local_new ( )	309:16:5651:5678	2435552	3	True				
ANR	2436529	AssignmentExpression	addr = tcg_temp_local_new ( )		2435552	0		=			
ANR	2436530	Identifier	addr		2435552	0					
ANR	2436531	CallExpression	tcg_temp_local_new ( )		2435552	1					
ANR	2436532	Callee	tcg_temp_local_new		2435552	0					
ANR	2436533	Identifier	tcg_temp_local_new		2435552	0					
ANR	2436534	ArgumentList			2435552	1					
ANR	2436535	ExpressionStatement	"load_reg_var ( s , addr , rn )"	311:16:5697:5722	2435552	4	True				
ANR	2436536	CallExpression	"load_reg_var ( s , addr , rn )"		2435552	0					
ANR	2436537	Callee	load_reg_var		2435552	0					
ANR	2436538	Identifier	load_reg_var		2435552	0					
ANR	2436539	ArgumentList	s		2435552	1					
ANR	2436540	Argument	s		2435552	0					
ANR	2436541	Identifier	s		2435552	0					
ANR	2436542	Argument	addr		2435552	1					
ANR	2436543	Identifier	addr		2435552	0					
ANR	2436544	Argument	rn		2435552	2					
ANR	2436545	Identifier	rn		2435552	0					
ANR	2436546	IfStatement	if ( insn & ( 1 << 20 ) )		2435552	5					
ANR	2436547	Condition	insn & ( 1 << 20 )	313:20:5745:5760	2435552	0	True				
ANR	2436548	BitAndExpression	insn & ( 1 << 20 )		2435552	0		&			
ANR	2436549	Identifier	insn		2435552	0					
ANR	2436550	ShiftExpression	1 << 20		2435552	1		<<			
ANR	2436551	PrimaryExpression	1		2435552	0					
ANR	2436552	PrimaryExpression	20		2435552	1					
ANR	2436553	CompoundStatement		311:38:5681:5681	2435552	1					
ANR	2436554	ExpressionStatement	"gen_load_exclusive ( s , rs , rd , addr , op )"	315:20:5786:5825	2435552	0	True				
ANR	2436555	CallExpression	"gen_load_exclusive ( s , rs , rd , addr , op )"		2435552	0					
ANR	2436556	Callee	gen_load_exclusive		2435552	0					
ANR	2436557	Identifier	gen_load_exclusive		2435552	0					
ANR	2436558	ArgumentList	s		2435552	1					
ANR	2436559	Argument	s		2435552	0					
ANR	2436560	Identifier	s		2435552	0					
ANR	2436561	Argument	rs		2435552	1					
ANR	2436562	Identifier	rs		2435552	0					
ANR	2436563	Argument	rd		2435552	2					
ANR	2436564	Identifier	rd		2435552	0					
ANR	2436565	Argument	addr		2435552	3					
ANR	2436566	Identifier	addr		2435552	0					
ANR	2436567	Argument	op		2435552	4					
ANR	2436568	Identifier	op		2435552	0					
ANR	2436569	ElseStatement	else		2435552	0					
ANR	2436570	CompoundStatement		315:23:5769:5769	2435552	0					
ANR	2436571	ExpressionStatement	"gen_store_exclusive ( s , rm , rs , rd , addr , op )"	319:20:5874:5918	2435552	0	True				
ANR	2436572	CallExpression	"gen_store_exclusive ( s , rm , rs , rd , addr , op )"		2435552	0					
ANR	2436573	Callee	gen_store_exclusive		2435552	0					
ANR	2436574	Identifier	gen_store_exclusive		2435552	0					
ANR	2436575	ArgumentList	s		2435552	1					
ANR	2436576	Argument	s		2435552	0					
ANR	2436577	Identifier	s		2435552	0					
ANR	2436578	Argument	rm		2435552	1					
ANR	2436579	Identifier	rm		2435552	0					
ANR	2436580	Argument	rs		2435552	2					
ANR	2436581	Identifier	rs		2435552	0					
ANR	2436582	Argument	rd		2435552	3					
ANR	2436583	Identifier	rd		2435552	0					
ANR	2436584	Argument	addr		2435552	4					
ANR	2436585	Identifier	addr		2435552	0					
ANR	2436586	Argument	op		2435552	5					
ANR	2436587	Identifier	op		2435552	0					
ANR	2436588	ExpressionStatement	tcg_temp_free ( addr )	323:16:5956:5975	2435552	6	True				
ANR	2436589	CallExpression	tcg_temp_free ( addr )		2435552	0					
ANR	2436590	Callee	tcg_temp_free		2435552	0					
ANR	2436591	Identifier	tcg_temp_free		2435552	0					
ANR	2436592	ArgumentList	addr		2435552	1					
ANR	2436593	Argument	addr		2435552	0					
ANR	2436594	Identifier	addr		2435552	0					
ANR	2436595	ElseStatement	else		2435552	0					
ANR	2436596	CompoundStatement		325:15:5926:5926	2435552	0					
ANR	2436597	IfStatement	if ( ( ( insn >> 23 ) & 1 ) == ( ( insn >> 24 ) & 1 ) )		2435552	0					
ANR	2436598	Condition	( ( insn >> 23 ) & 1 ) == ( ( insn >> 24 ) & 1 )	331:16:6078:6117	2435552	0	True				
ANR	2436599	EqualityExpression	( ( insn >> 23 ) & 1 ) == ( ( insn >> 24 ) & 1 )		2435552	0		==			
ANR	2436600	BitAndExpression	( insn >> 23 ) & 1		2435552	0		&			
ANR	2436601	ShiftExpression	insn >> 23		2435552	0		>>			
ANR	2436602	Identifier	insn		2435552	0					
ANR	2436603	PrimaryExpression	23		2435552	1					
ANR	2436604	PrimaryExpression	1		2435552	1					
ANR	2436605	BitAndExpression	( insn >> 24 ) & 1		2435552	1		&			
ANR	2436606	ShiftExpression	insn >> 24		2435552	0		>>			
ANR	2436607	Identifier	insn		2435552	0					
ANR	2436608	PrimaryExpression	24		2435552	1					
ANR	2436609	PrimaryExpression	1		2435552	1					
ANR	2436610	CompoundStatement		329:58:6038:6038	2435552	1					
ANR	2436611	IfStatement	if ( IS_USER ( s ) )		2435552	0					
ANR	2436612	Condition	IS_USER ( s )	335:20:6195:6204	2435552	0	True				
ANR	2436613	CallExpression	IS_USER ( s )		2435552	0					
ANR	2436614	Callee	IS_USER		2435552	0					
ANR	2436615	Identifier	IS_USER		2435552	0					
ANR	2436616	ArgumentList	s		2435552	1					
ANR	2436617	Argument	s		2435552	0					
ANR	2436618	Identifier	s		2435552	0					
ANR	2436619	GotoStatement	goto illegal_op ;	337:20:6228:6243	2435552	1	True				
ANR	2436620	Identifier	illegal_op		2435552	0					
ANR	2436621	IfStatement	if ( insn & ( 1 << 20 ) )		2435552	1					
ANR	2436622	Condition	insn & ( 1 << 20 )	339:20:6266:6281	2435552	0	True				
ANR	2436623	BitAndExpression	insn & ( 1 << 20 )		2435552	0		&			
ANR	2436624	Identifier	insn		2435552	0					
ANR	2436625	ShiftExpression	1 << 20		2435552	1		<<			
ANR	2436626	PrimaryExpression	1		2435552	0					
ANR	2436627	PrimaryExpression	20		2435552	1					
ANR	2436628	CompoundStatement		337:38:6202:6202	2435552	1					
ANR	2436629	ExpressionStatement	"addr = load_reg ( s , rn )"	343:20:6338:6360	2435552	0	True				
ANR	2436630	AssignmentExpression	"addr = load_reg ( s , rn )"		2435552	0		=			
ANR	2436631	Identifier	addr		2435552	0					
ANR	2436632	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2436633	Callee	load_reg		2435552	0					
ANR	2436634	Identifier	load_reg		2435552	0					
ANR	2436635	ArgumentList	s		2435552	1					
ANR	2436636	Argument	s		2435552	0					
ANR	2436637	Identifier	s		2435552	0					
ANR	2436638	Argument	rn		2435552	1					
ANR	2436639	Identifier	rn		2435552	0					
ANR	2436640	IfStatement	if ( ( insn & ( 1 << 24 ) ) == 0 )		2435552	1					
ANR	2436641	Condition	( insn & ( 1 << 24 ) ) == 0	345:24:6387:6409	2435552	0	True				
ANR	2436642	EqualityExpression	( insn & ( 1 << 24 ) ) == 0		2435552	0		==			
ANR	2436643	BitAndExpression	insn & ( 1 << 24 )		2435552	0		&			
ANR	2436644	Identifier	insn		2435552	0					
ANR	2436645	ShiftExpression	1 << 24		2435552	1		<<			
ANR	2436646	PrimaryExpression	1		2435552	0					
ANR	2436647	PrimaryExpression	24		2435552	1					
ANR	2436648	PrimaryExpression	0		2435552	1					
ANR	2436649	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - 8 )"	347:24:6437:6469	2435552	1	True				
ANR	2436650	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - 8 )"		2435552	0					
ANR	2436651	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2436652	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2436653	ArgumentList	addr		2435552	1					
ANR	2436654	Argument	addr		2435552	0					
ANR	2436655	Identifier	addr		2435552	0					
ANR	2436656	Argument	addr		2435552	1					
ANR	2436657	Identifier	addr		2435552	0					
ANR	2436658	Argument	- 8		2435552	2					
ANR	2436659	UnaryOperationExpression	- 8		2435552	0					
ANR	2436660	UnaryOperator	-		2435552	0					
ANR	2436661	PrimaryExpression	8		2435552	1					
ANR	2436662	ExpressionStatement	"tmp = gen_ld32 ( addr , 0 )"	351:20:6557:6580	2435552	2	True				
ANR	2436663	AssignmentExpression	"tmp = gen_ld32 ( addr , 0 )"		2435552	0		=			
ANR	2436664	Identifier	tmp		2435552	0					
ANR	2436665	CallExpression	"gen_ld32 ( addr , 0 )"		2435552	1					
ANR	2436666	Callee	gen_ld32		2435552	0					
ANR	2436667	Identifier	gen_ld32		2435552	0					
ANR	2436668	ArgumentList	addr		2435552	1					
ANR	2436669	Argument	addr		2435552	0					
ANR	2436670	Identifier	addr		2435552	0					
ANR	2436671	Argument	0		2435552	1					
ANR	2436672	PrimaryExpression	0		2435552	0					
ANR	2436673	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	353:20:6603:6634	2435552	3	True				
ANR	2436674	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2435552	0					
ANR	2436675	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2436676	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2436677	ArgumentList	addr		2435552	1					
ANR	2436678	Argument	addr		2435552	0					
ANR	2436679	Identifier	addr		2435552	0					
ANR	2436680	Argument	addr		2435552	1					
ANR	2436681	Identifier	addr		2435552	0					
ANR	2436682	Argument	4		2435552	2					
ANR	2436683	PrimaryExpression	4		2435552	0					
ANR	2436684	ExpressionStatement	"tmp2 = gen_ld32 ( addr , 0 )"	355:20:6657:6681	2435552	4	True				
ANR	2436685	AssignmentExpression	"tmp2 = gen_ld32 ( addr , 0 )"		2435552	0		=			
ANR	2436686	Identifier	tmp2		2435552	0					
ANR	2436687	CallExpression	"gen_ld32 ( addr , 0 )"		2435552	1					
ANR	2436688	Callee	gen_ld32		2435552	0					
ANR	2436689	Identifier	gen_ld32		2435552	0					
ANR	2436690	ArgumentList	addr		2435552	1					
ANR	2436691	Argument	addr		2435552	0					
ANR	2436692	Identifier	addr		2435552	0					
ANR	2436693	Argument	0		2435552	1					
ANR	2436694	PrimaryExpression	0		2435552	0					
ANR	2436695	IfStatement	if ( insn & ( 1 << 21 ) )		2435552	5					
ANR	2436696	Condition	insn & ( 1 << 21 )	357:24:6708:6723	2435552	0	True				
ANR	2436697	BitAndExpression	insn & ( 1 << 21 )		2435552	0		&			
ANR	2436698	Identifier	insn		2435552	0					
ANR	2436699	ShiftExpression	1 << 21		2435552	1		<<			
ANR	2436700	PrimaryExpression	1		2435552	0					
ANR	2436701	PrimaryExpression	21		2435552	1					
ANR	2436702	CompoundStatement		355:42:6644:6644	2435552	1					
ANR	2436703	IfStatement	if ( insn & ( 1 << 24 ) )		2435552	0					
ANR	2436704	Condition	insn & ( 1 << 24 )	361:28:6805:6820	2435552	0	True				
ANR	2436705	BitAndExpression	insn & ( 1 << 24 )		2435552	0		&			
ANR	2436706	Identifier	insn		2435552	0					
ANR	2436707	ShiftExpression	1 << 24		2435552	1		<<			
ANR	2436708	PrimaryExpression	1		2435552	0					
ANR	2436709	PrimaryExpression	24		2435552	1					
ANR	2436710	CompoundStatement		359:46:6741:6741	2435552	1					
ANR	2436711	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	363:28:6854:6885	2435552	0	True				
ANR	2436712	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2435552	0					
ANR	2436713	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2436714	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2436715	ArgumentList	addr		2435552	1					
ANR	2436716	Argument	addr		2435552	0					
ANR	2436717	Identifier	addr		2435552	0					
ANR	2436718	Argument	addr		2435552	1					
ANR	2436719	Identifier	addr		2435552	0					
ANR	2436720	Argument	4		2435552	2					
ANR	2436721	PrimaryExpression	4		2435552	0					
ANR	2436722	ElseStatement	else		2435552	0					
ANR	2436723	CompoundStatement		363:31:6837:6837	2435552	0					
ANR	2436724	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - 4 )"	367:28:6950:6982	2435552	0	True				
ANR	2436725	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - 4 )"		2435552	0					
ANR	2436726	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2436727	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2436728	ArgumentList	addr		2435552	1					
ANR	2436729	Argument	addr		2435552	0					
ANR	2436730	Identifier	addr		2435552	0					
ANR	2436731	Argument	addr		2435552	1					
ANR	2436732	Identifier	addr		2435552	0					
ANR	2436733	Argument	- 4		2435552	2					
ANR	2436734	UnaryOperationExpression	- 4		2435552	0					
ANR	2436735	UnaryOperator	-		2435552	0					
ANR	2436736	PrimaryExpression	4		2435552	1					
ANR	2436737	ExpressionStatement	"store_reg ( s , rn , addr )"	371:24:7036:7058	2435552	1	True				
ANR	2436738	CallExpression	"store_reg ( s , rn , addr )"		2435552	0					
ANR	2436739	Callee	store_reg		2435552	0					
ANR	2436740	Identifier	store_reg		2435552	0					
ANR	2436741	ArgumentList	s		2435552	1					
ANR	2436742	Argument	s		2435552	0					
ANR	2436743	Identifier	s		2435552	0					
ANR	2436744	Argument	rn		2435552	1					
ANR	2436745	Identifier	rn		2435552	0					
ANR	2436746	Argument	addr		2435552	2					
ANR	2436747	Identifier	addr		2435552	0					
ANR	2436748	ElseStatement	else		2435552	0					
ANR	2436749	CompoundStatement		371:27:7006:7006	2435552	0					
ANR	2436750	ExpressionStatement	dead_tmp ( addr )	375:24:7115:7129	2435552	0	True				
ANR	2436751	CallExpression	dead_tmp ( addr )		2435552	0					
ANR	2436752	Callee	dead_tmp		2435552	0					
ANR	2436753	Identifier	dead_tmp		2435552	0					
ANR	2436754	ArgumentList	addr		2435552	1					
ANR	2436755	Argument	addr		2435552	0					
ANR	2436756	Identifier	addr		2435552	0					
ANR	2436757	ExpressionStatement	"gen_rfe ( s , tmp , tmp2 )"	379:20:7175:7196	2435552	6	True				
ANR	2436758	CallExpression	"gen_rfe ( s , tmp , tmp2 )"		2435552	0					
ANR	2436759	Callee	gen_rfe		2435552	0					
ANR	2436760	Identifier	gen_rfe		2435552	0					
ANR	2436761	ArgumentList	s		2435552	1					
ANR	2436762	Argument	s		2435552	0					
ANR	2436763	Identifier	s		2435552	0					
ANR	2436764	Argument	tmp		2435552	1					
ANR	2436765	Identifier	tmp		2435552	0					
ANR	2436766	Argument	tmp2		2435552	2					
ANR	2436767	Identifier	tmp2		2435552	0					
ANR	2436768	ElseStatement	else		2435552	0					
ANR	2436769	CompoundStatement		379:23:7140:7140	2435552	0					
ANR	2436770	ExpressionStatement	op = ( insn & 0x1f )	385:20:7276:7294	2435552	0	True				
ANR	2436771	AssignmentExpression	op = ( insn & 0x1f )		2435552	0		=			
ANR	2436772	Identifier	op		2435552	0					
ANR	2436773	BitAndExpression	insn & 0x1f		2435552	1		&			
ANR	2436774	Identifier	insn		2435552	0					
ANR	2436775	PrimaryExpression	0x1f		2435552	1					
ANR	2436776	IfStatement	if ( op == ( env -> uncached_cpsr & CPSR_M ) )		2435552	1					
ANR	2436777	Condition	op == ( env -> uncached_cpsr & CPSR_M )	387:24:7321:7355	2435552	0	True				
ANR	2436778	EqualityExpression	op == ( env -> uncached_cpsr & CPSR_M )		2435552	0		==			
ANR	2436779	Identifier	op		2435552	0					
ANR	2436780	BitAndExpression	env -> uncached_cpsr & CPSR_M		2435552	1		&			
ANR	2436781	PtrMemberAccess	env -> uncached_cpsr		2435552	0					
ANR	2436782	Identifier	env		2435552	0					
ANR	2436783	Identifier	uncached_cpsr		2435552	1					
ANR	2436784	Identifier	CPSR_M		2435552	1					
ANR	2436785	CompoundStatement		385:61:7276:7276	2435552	1					
ANR	2436786	ExpressionStatement	"addr = load_reg ( s , 13 )"	389:24:7385:7407	2435552	0	True				
ANR	2436787	AssignmentExpression	"addr = load_reg ( s , 13 )"		2435552	0		=			
ANR	2436788	Identifier	addr		2435552	0					
ANR	2436789	CallExpression	"load_reg ( s , 13 )"		2435552	1					
ANR	2436790	Callee	load_reg		2435552	0					
ANR	2436791	Identifier	load_reg		2435552	0					
ANR	2436792	ArgumentList	s		2435552	1					
ANR	2436793	Argument	s		2435552	0					
ANR	2436794	Identifier	s		2435552	0					
ANR	2436795	Argument	13		2435552	1					
ANR	2436796	PrimaryExpression	13		2435552	0					
ANR	2436797	ElseStatement	else		2435552	0					
ANR	2436798	CompoundStatement		389:27:7355:7355	2435552	0					
ANR	2436799	ExpressionStatement	addr = new_tmp ( )	393:24:7464:7480	2435552	0	True				
ANR	2436800	AssignmentExpression	addr = new_tmp ( )		2435552	0		=			
ANR	2436801	Identifier	addr		2435552	0					
ANR	2436802	CallExpression	new_tmp ( )		2435552	1					
ANR	2436803	Callee	new_tmp		2435552	0					
ANR	2436804	Identifier	new_tmp		2435552	0					
ANR	2436805	ArgumentList			2435552	1					
ANR	2436806	ExpressionStatement	tmp = tcg_const_i32 ( op )	395:24:7507:7530	2435552	1	True				
ANR	2436807	AssignmentExpression	tmp = tcg_const_i32 ( op )		2435552	0		=			
ANR	2436808	Identifier	tmp		2435552	0					
ANR	2436809	CallExpression	tcg_const_i32 ( op )		2435552	1					
ANR	2436810	Callee	tcg_const_i32		2435552	0					
ANR	2436811	Identifier	tcg_const_i32		2435552	0					
ANR	2436812	ArgumentList	op		2435552	1					
ANR	2436813	Argument	op		2435552	0					
ANR	2436814	Identifier	op		2435552	0					
ANR	2436815	ExpressionStatement	"gen_helper_get_r13_banked ( addr , cpu_env , tmp )"	397:24:7557:7602	2435552	2	True				
ANR	2436816	CallExpression	"gen_helper_get_r13_banked ( addr , cpu_env , tmp )"		2435552	0					
ANR	2436817	Callee	gen_helper_get_r13_banked		2435552	0					
ANR	2436818	Identifier	gen_helper_get_r13_banked		2435552	0					
ANR	2436819	ArgumentList	addr		2435552	1					
ANR	2436820	Argument	addr		2435552	0					
ANR	2436821	Identifier	addr		2435552	0					
ANR	2436822	Argument	cpu_env		2435552	1					
ANR	2436823	Identifier	cpu_env		2435552	0					
ANR	2436824	Argument	tmp		2435552	2					
ANR	2436825	Identifier	tmp		2435552	0					
ANR	2436826	ExpressionStatement	tcg_temp_free_i32 ( tmp )	399:24:7629:7651	2435552	3	True				
ANR	2436827	CallExpression	tcg_temp_free_i32 ( tmp )		2435552	0					
ANR	2436828	Callee	tcg_temp_free_i32		2435552	0					
ANR	2436829	Identifier	tcg_temp_free_i32		2435552	0					
ANR	2436830	ArgumentList	tmp		2435552	1					
ANR	2436831	Argument	tmp		2435552	0					
ANR	2436832	Identifier	tmp		2435552	0					
ANR	2436833	IfStatement	if ( ( insn & ( 1 << 24 ) ) == 0 )		2435552	2					
ANR	2436834	Condition	( insn & ( 1 << 24 ) ) == 0	403:24:7701:7723	2435552	0	True				
ANR	2436835	EqualityExpression	( insn & ( 1 << 24 ) ) == 0		2435552	0		==			
ANR	2436836	BitAndExpression	insn & ( 1 << 24 )		2435552	0		&			
ANR	2436837	Identifier	insn		2435552	0					
ANR	2436838	ShiftExpression	1 << 24		2435552	1		<<			
ANR	2436839	PrimaryExpression	1		2435552	0					
ANR	2436840	PrimaryExpression	24		2435552	1					
ANR	2436841	PrimaryExpression	0		2435552	1					
ANR	2436842	CompoundStatement		401:49:7644:7644	2435552	1					
ANR	2436843	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - 8 )"	405:24:7753:7785	2435552	0	True				
ANR	2436844	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - 8 )"		2435552	0					
ANR	2436845	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2436846	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2436847	ArgumentList	addr		2435552	1					
ANR	2436848	Argument	addr		2435552	0					
ANR	2436849	Identifier	addr		2435552	0					
ANR	2436850	Argument	addr		2435552	1					
ANR	2436851	Identifier	addr		2435552	0					
ANR	2436852	Argument	- 8		2435552	2					
ANR	2436853	UnaryOperationExpression	- 8		2435552	0					
ANR	2436854	UnaryOperator	-		2435552	0					
ANR	2436855	PrimaryExpression	8		2435552	1					
ANR	2436856	ExpressionStatement	"tmp = load_reg ( s , 14 )"	409:20:7831:7852	2435552	3	True				
ANR	2436857	AssignmentExpression	"tmp = load_reg ( s , 14 )"		2435552	0		=			
ANR	2436858	Identifier	tmp		2435552	0					
ANR	2436859	CallExpression	"load_reg ( s , 14 )"		2435552	1					
ANR	2436860	Callee	load_reg		2435552	0					
ANR	2436861	Identifier	load_reg		2435552	0					
ANR	2436862	ArgumentList	s		2435552	1					
ANR	2436863	Argument	s		2435552	0					
ANR	2436864	Identifier	s		2435552	0					
ANR	2436865	Argument	14		2435552	1					
ANR	2436866	PrimaryExpression	14		2435552	0					
ANR	2436867	ExpressionStatement	"gen_st32 ( tmp , addr , 0 )"	411:20:7875:7897	2435552	4	True				
ANR	2436868	CallExpression	"gen_st32 ( tmp , addr , 0 )"		2435552	0					
ANR	2436869	Callee	gen_st32		2435552	0					
ANR	2436870	Identifier	gen_st32		2435552	0					
ANR	2436871	ArgumentList	tmp		2435552	1					
ANR	2436872	Argument	tmp		2435552	0					
ANR	2436873	Identifier	tmp		2435552	0					
ANR	2436874	Argument	addr		2435552	1					
ANR	2436875	Identifier	addr		2435552	0					
ANR	2436876	Argument	0		2435552	2					
ANR	2436877	PrimaryExpression	0		2435552	0					
ANR	2436878	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	413:20:7920:7951	2435552	5	True				
ANR	2436879	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2435552	0					
ANR	2436880	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2436881	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2436882	ArgumentList	addr		2435552	1					
ANR	2436883	Argument	addr		2435552	0					
ANR	2436884	Identifier	addr		2435552	0					
ANR	2436885	Argument	addr		2435552	1					
ANR	2436886	Identifier	addr		2435552	0					
ANR	2436887	Argument	4		2435552	2					
ANR	2436888	PrimaryExpression	4		2435552	0					
ANR	2436889	ExpressionStatement	tmp = new_tmp ( )	415:20:7974:7989	2435552	6	True				
ANR	2436890	AssignmentExpression	tmp = new_tmp ( )		2435552	0		=			
ANR	2436891	Identifier	tmp		2435552	0					
ANR	2436892	CallExpression	new_tmp ( )		2435552	1					
ANR	2436893	Callee	new_tmp		2435552	0					
ANR	2436894	Identifier	new_tmp		2435552	0					
ANR	2436895	ArgumentList			2435552	1					
ANR	2436896	ExpressionStatement	gen_helper_cpsr_read ( tmp )	417:20:8012:8037	2435552	7	True				
ANR	2436897	CallExpression	gen_helper_cpsr_read ( tmp )		2435552	0					
ANR	2436898	Callee	gen_helper_cpsr_read		2435552	0					
ANR	2436899	Identifier	gen_helper_cpsr_read		2435552	0					
ANR	2436900	ArgumentList	tmp		2435552	1					
ANR	2436901	Argument	tmp		2435552	0					
ANR	2436902	Identifier	tmp		2435552	0					
ANR	2436903	ExpressionStatement	"gen_st32 ( tmp , addr , 0 )"	419:20:8060:8082	2435552	8	True				
ANR	2436904	CallExpression	"gen_st32 ( tmp , addr , 0 )"		2435552	0					
ANR	2436905	Callee	gen_st32		2435552	0					
ANR	2436906	Identifier	gen_st32		2435552	0					
ANR	2436907	ArgumentList	tmp		2435552	1					
ANR	2436908	Argument	tmp		2435552	0					
ANR	2436909	Identifier	tmp		2435552	0					
ANR	2436910	Argument	addr		2435552	1					
ANR	2436911	Identifier	addr		2435552	0					
ANR	2436912	Argument	0		2435552	2					
ANR	2436913	PrimaryExpression	0		2435552	0					
ANR	2436914	IfStatement	if ( insn & ( 1 << 21 ) )		2435552	9					
ANR	2436915	Condition	insn & ( 1 << 21 )	421:24:8109:8124	2435552	0	True				
ANR	2436916	BitAndExpression	insn & ( 1 << 21 )		2435552	0		&			
ANR	2436917	Identifier	insn		2435552	0					
ANR	2436918	ShiftExpression	1 << 21		2435552	1		<<			
ANR	2436919	PrimaryExpression	1		2435552	0					
ANR	2436920	PrimaryExpression	21		2435552	1					
ANR	2436921	CompoundStatement		419:42:8045:8045	2435552	1					
ANR	2436922	IfStatement	if ( ( insn & ( 1 << 24 ) ) == 0 )		2435552	0					
ANR	2436923	Condition	( insn & ( 1 << 24 ) ) == 0	423:28:8158:8180	2435552	0	True				
ANR	2436924	EqualityExpression	( insn & ( 1 << 24 ) ) == 0		2435552	0		==			
ANR	2436925	BitAndExpression	insn & ( 1 << 24 )		2435552	0		&			
ANR	2436926	Identifier	insn		2435552	0					
ANR	2436927	ShiftExpression	1 << 24		2435552	1		<<			
ANR	2436928	PrimaryExpression	1		2435552	0					
ANR	2436929	PrimaryExpression	24		2435552	1					
ANR	2436930	PrimaryExpression	0		2435552	1					
ANR	2436931	CompoundStatement		421:53:8101:8101	2435552	1					
ANR	2436932	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - 4 )"	425:28:8214:8246	2435552	0	True				
ANR	2436933	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - 4 )"		2435552	0					
ANR	2436934	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2436935	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2436936	ArgumentList	addr		2435552	1					
ANR	2436937	Argument	addr		2435552	0					
ANR	2436938	Identifier	addr		2435552	0					
ANR	2436939	Argument	addr		2435552	1					
ANR	2436940	Identifier	addr		2435552	0					
ANR	2436941	Argument	- 4		2435552	2					
ANR	2436942	UnaryOperationExpression	- 4		2435552	0					
ANR	2436943	UnaryOperator	-		2435552	0					
ANR	2436944	PrimaryExpression	4		2435552	1					
ANR	2436945	ElseStatement	else		2435552	0					
ANR	2436946	CompoundStatement		425:31:8198:8198	2435552	0					
ANR	2436947	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	429:28:8311:8342	2435552	0	True				
ANR	2436948	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2435552	0					
ANR	2436949	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2436950	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2436951	ArgumentList	addr		2435552	1					
ANR	2436952	Argument	addr		2435552	0					
ANR	2436953	Identifier	addr		2435552	0					
ANR	2436954	Argument	addr		2435552	1					
ANR	2436955	Identifier	addr		2435552	0					
ANR	2436956	Argument	4		2435552	2					
ANR	2436957	PrimaryExpression	4		2435552	0					
ANR	2436958	IfStatement	if ( op == ( env -> uncached_cpsr & CPSR_M ) )		2435552	1					
ANR	2436959	Condition	op == ( env -> uncached_cpsr & CPSR_M )	433:28:8400:8434	2435552	0	True				
ANR	2436960	EqualityExpression	op == ( env -> uncached_cpsr & CPSR_M )		2435552	0		==			
ANR	2436961	Identifier	op		2435552	0					
ANR	2436962	BitAndExpression	env -> uncached_cpsr & CPSR_M		2435552	1		&			
ANR	2436963	PtrMemberAccess	env -> uncached_cpsr		2435552	0					
ANR	2436964	Identifier	env		2435552	0					
ANR	2436965	Identifier	uncached_cpsr		2435552	1					
ANR	2436966	Identifier	CPSR_M		2435552	1					
ANR	2436967	CompoundStatement		431:65:8355:8355	2435552	1					
ANR	2436968	ExpressionStatement	"store_reg ( s , 13 , addr )"	435:28:8468:8490	2435552	0	True				
ANR	2436969	CallExpression	"store_reg ( s , 13 , addr )"		2435552	0					
ANR	2436970	Callee	store_reg		2435552	0					
ANR	2436971	Identifier	store_reg		2435552	0					
ANR	2436972	ArgumentList	s		2435552	1					
ANR	2436973	Argument	s		2435552	0					
ANR	2436974	Identifier	s		2435552	0					
ANR	2436975	Argument	13		2435552	1					
ANR	2436976	PrimaryExpression	13		2435552	0					
ANR	2436977	Argument	addr		2435552	2					
ANR	2436978	Identifier	addr		2435552	0					
ANR	2436979	ElseStatement	else		2435552	0					
ANR	2436980	CompoundStatement		435:31:8442:8442	2435552	0					
ANR	2436981	ExpressionStatement	tmp = tcg_const_i32 ( op )	439:28:8555:8578	2435552	0	True				
ANR	2436982	AssignmentExpression	tmp = tcg_const_i32 ( op )		2435552	0		=			
ANR	2436983	Identifier	tmp		2435552	0					
ANR	2436984	CallExpression	tcg_const_i32 ( op )		2435552	1					
ANR	2436985	Callee	tcg_const_i32		2435552	0					
ANR	2436986	Identifier	tcg_const_i32		2435552	0					
ANR	2436987	ArgumentList	op		2435552	1					
ANR	2436988	Argument	op		2435552	0					
ANR	2436989	Identifier	op		2435552	0					
ANR	2436990	ExpressionStatement	"gen_helper_set_r13_banked ( cpu_env , tmp , addr )"	441:28:8609:8654	2435552	1	True				
ANR	2436991	CallExpression	"gen_helper_set_r13_banked ( cpu_env , tmp , addr )"		2435552	0					
ANR	2436992	Callee	gen_helper_set_r13_banked		2435552	0					
ANR	2436993	Identifier	gen_helper_set_r13_banked		2435552	0					
ANR	2436994	ArgumentList	cpu_env		2435552	1					
ANR	2436995	Argument	cpu_env		2435552	0					
ANR	2436996	Identifier	cpu_env		2435552	0					
ANR	2436997	Argument	tmp		2435552	1					
ANR	2436998	Identifier	tmp		2435552	0					
ANR	2436999	Argument	addr		2435552	2					
ANR	2437000	Identifier	addr		2435552	0					
ANR	2437001	ExpressionStatement	tcg_temp_free_i32 ( tmp )	443:28:8685:8707	2435552	2	True				
ANR	2437002	CallExpression	tcg_temp_free_i32 ( tmp )		2435552	0					
ANR	2437003	Callee	tcg_temp_free_i32		2435552	0					
ANR	2437004	Identifier	tcg_temp_free_i32		2435552	0					
ANR	2437005	ArgumentList	tmp		2435552	1					
ANR	2437006	Argument	tmp		2435552	0					
ANR	2437007	Identifier	tmp		2435552	0					
ANR	2437008	ElseStatement	else		2435552	0					
ANR	2437009	CompoundStatement		445:27:8682:8682	2435552	0					
ANR	2437010	ExpressionStatement	dead_tmp ( addr )	449:24:8791:8805	2435552	0	True				
ANR	2437011	CallExpression	dead_tmp ( addr )		2435552	0					
ANR	2437012	Callee	dead_tmp		2435552	0					
ANR	2437013	Identifier	dead_tmp		2435552	0					
ANR	2437014	ArgumentList	addr		2435552	1					
ANR	2437015	Argument	addr		2435552	0					
ANR	2437016	Identifier	addr		2435552	0					
ANR	2437017	ElseStatement	else		2435552	0					
ANR	2437018	CompoundStatement		455:16:8806:8811	2435552	0					
ANR	2437019	IdentifierDeclStatement	int i ;	457:16:8888:8893	2435552	0	True				
ANR	2437020	IdentifierDecl	i		2435552	0					
ANR	2437021	IdentifierDeclType	int		2435552	0					
ANR	2437022	Identifier	i		2435552	1					
ANR	2437023	ExpressionStatement	"addr = load_reg ( s , rn )"	461:16:8957:8979	2435552	1	True				
ANR	2437024	AssignmentExpression	"addr = load_reg ( s , rn )"		2435552	0		=			
ANR	2437025	Identifier	addr		2435552	0					
ANR	2437026	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2437027	Callee	load_reg		2435552	0					
ANR	2437028	Identifier	load_reg		2435552	0					
ANR	2437029	ArgumentList	s		2435552	1					
ANR	2437030	Argument	s		2435552	0					
ANR	2437031	Identifier	s		2435552	0					
ANR	2437032	Argument	rn		2435552	1					
ANR	2437033	Identifier	rn		2435552	0					
ANR	2437034	ExpressionStatement	offset = 0	463:16:8998:9008	2435552	2	True				
ANR	2437035	AssignmentExpression	offset = 0		2435552	0		=			
ANR	2437036	Identifier	offset		2435552	0					
ANR	2437037	PrimaryExpression	0		2435552	1					
ANR	2437038	ForStatement	for ( i = 0 ; i < 16 ; i ++ )		2435552	3					
ANR	2437039	ForInit	i = 0 ;	465:21:9032:9037	2435552	0	True				
ANR	2437040	AssignmentExpression	i = 0		2435552	0		=			
ANR	2437041	Identifier	i		2435552	0					
ANR	2437042	PrimaryExpression	0		2435552	1					
ANR	2437043	Condition	i < 16	465:28:9039:9044	2435552	1	True				
ANR	2437044	RelationalExpression	i < 16		2435552	0		<			
ANR	2437045	Identifier	i		2435552	0					
ANR	2437046	PrimaryExpression	16		2435552	1					
ANR	2437047	PostIncDecOperationExpression	i ++	465:36:9047:9049	2435552	2	True				
ANR	2437048	Identifier	i		2435552	0					
ANR	2437049	IncDec	++		2435552	1					
ANR	2437050	CompoundStatement		463:41:8970:8970	2435552	3					
ANR	2437051	IfStatement	if ( insn & ( 1 << i ) )		2435552	0					
ANR	2437052	Condition	insn & ( 1 << i )	467:24:9079:9093	2435552	0	True				
ANR	2437053	BitAndExpression	insn & ( 1 << i )		2435552	0		&			
ANR	2437054	Identifier	insn		2435552	0					
ANR	2437055	ShiftExpression	1 << i		2435552	1		<<			
ANR	2437056	PrimaryExpression	1		2435552	0					
ANR	2437057	Identifier	i		2435552	1					
ANR	2437058	ExpressionStatement	offset += 4	469:24:9121:9132	2435552	1	True				
ANR	2437059	AssignmentExpression	offset += 4		2435552	0		+=			
ANR	2437060	Identifier	offset		2435552	0					
ANR	2437061	PrimaryExpression	4		2435552	1					
ANR	2437062	IfStatement	if ( insn & ( 1 << 24 ) )		2435552	4					
ANR	2437063	Condition	insn & ( 1 << 24 )	473:20:9174:9189	2435552	0	True				
ANR	2437064	BitAndExpression	insn & ( 1 << 24 )		2435552	0		&			
ANR	2437065	Identifier	insn		2435552	0					
ANR	2437066	ShiftExpression	1 << 24		2435552	1		<<			
ANR	2437067	PrimaryExpression	1		2435552	0					
ANR	2437068	PrimaryExpression	24		2435552	1					
ANR	2437069	CompoundStatement		471:38:9110:9110	2435552	1					
ANR	2437070	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - offset )"	475:20:9215:9252	2435552	0	True				
ANR	2437071	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - offset )"		2435552	0					
ANR	2437072	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2437073	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2437074	ArgumentList	addr		2435552	1					
ANR	2437075	Argument	addr		2435552	0					
ANR	2437076	Identifier	addr		2435552	0					
ANR	2437077	Argument	addr		2435552	1					
ANR	2437078	Identifier	addr		2435552	0					
ANR	2437079	Argument	- offset		2435552	2					
ANR	2437080	UnaryOperationExpression	- offset		2435552	0					
ANR	2437081	UnaryOperator	-		2435552	0					
ANR	2437082	Identifier	offset		2435552	1					
ANR	2437083	ForStatement	for ( i = 0 ; i < 16 ; i ++ )		2435552	5					
ANR	2437084	ForInit	i = 0 ;	481:21:9297:9302	2435552	0	True				
ANR	2437085	AssignmentExpression	i = 0		2435552	0		=			
ANR	2437086	Identifier	i		2435552	0					
ANR	2437087	PrimaryExpression	0		2435552	1					
ANR	2437088	Condition	i < 16	481:28:9304:9309	2435552	1	True				
ANR	2437089	RelationalExpression	i < 16		2435552	0		<			
ANR	2437090	Identifier	i		2435552	0					
ANR	2437091	PrimaryExpression	16		2435552	1					
ANR	2437092	PostIncDecOperationExpression	i ++	481:36:9312:9314	2435552	2	True				
ANR	2437093	Identifier	i		2435552	0					
ANR	2437094	IncDec	++		2435552	1					
ANR	2437095	CompoundStatement		479:41:9235:9235	2435552	3					
ANR	2437096	IfStatement	if ( ( insn & ( 1 << i ) ) == 0 )		2435552	0					
ANR	2437097	Condition	( insn & ( 1 << i ) ) == 0	483:24:9344:9365	2435552	0	True				
ANR	2437098	EqualityExpression	( insn & ( 1 << i ) ) == 0		2435552	0		==			
ANR	2437099	BitAndExpression	insn & ( 1 << i )		2435552	0		&			
ANR	2437100	Identifier	insn		2435552	0					
ANR	2437101	ShiftExpression	1 << i		2435552	1		<<			
ANR	2437102	PrimaryExpression	1		2435552	0					
ANR	2437103	Identifier	i		2435552	1					
ANR	2437104	PrimaryExpression	0		2435552	1					
ANR	2437105	ContinueStatement	continue ;	485:24:9393:9401	2435552	1	True				
ANR	2437106	IfStatement	if ( insn & ( 1 << 20 ) )		2435552	1					
ANR	2437107	Condition	insn & ( 1 << 20 )	487:24:9428:9443	2435552	0	True				
ANR	2437108	BitAndExpression	insn & ( 1 << 20 )		2435552	0		&			
ANR	2437109	Identifier	insn		2435552	0					
ANR	2437110	ShiftExpression	1 << 20		2435552	1		<<			
ANR	2437111	PrimaryExpression	1		2435552	0					
ANR	2437112	PrimaryExpression	20		2435552	1					
ANR	2437113	CompoundStatement		485:42:9364:9364	2435552	1					
ANR	2437114	ExpressionStatement	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"	491:24:9511:9543	2435552	0	True				
ANR	2437115	AssignmentExpression	"tmp = gen_ld32 ( addr , IS_USER ( s ) )"		2435552	0		=			
ANR	2437116	Identifier	tmp		2435552	0					
ANR	2437117	CallExpression	"gen_ld32 ( addr , IS_USER ( s ) )"		2435552	1					
ANR	2437118	Callee	gen_ld32		2435552	0					
ANR	2437119	Identifier	gen_ld32		2435552	0					
ANR	2437120	ArgumentList	addr		2435552	1					
ANR	2437121	Argument	addr		2435552	0					
ANR	2437122	Identifier	addr		2435552	0					
ANR	2437123	Argument	IS_USER ( s )		2435552	1					
ANR	2437124	CallExpression	IS_USER ( s )		2435552	0					
ANR	2437125	Callee	IS_USER		2435552	0					
ANR	2437126	Identifier	IS_USER		2435552	0					
ANR	2437127	ArgumentList	s		2435552	1					
ANR	2437128	Argument	s		2435552	0					
ANR	2437129	Identifier	s		2435552	0					
ANR	2437130	IfStatement	if ( i == 15 )		2435552	1					
ANR	2437131	Condition	i == 15	493:28:9574:9580	2435552	0	True				
ANR	2437132	EqualityExpression	i == 15		2435552	0		==			
ANR	2437133	Identifier	i		2435552	0					
ANR	2437134	PrimaryExpression	15		2435552	1					
ANR	2437135	CompoundStatement		491:37:9501:9501	2435552	1					
ANR	2437136	ExpressionStatement	"gen_bx ( s , tmp )"	495:28:9614:9628	2435552	0	True				
ANR	2437137	CallExpression	"gen_bx ( s , tmp )"		2435552	0					
ANR	2437138	Callee	gen_bx		2435552	0					
ANR	2437139	Identifier	gen_bx		2435552	0					
ANR	2437140	ArgumentList	s		2435552	1					
ANR	2437141	Argument	s		2435552	0					
ANR	2437142	Identifier	s		2435552	0					
ANR	2437143	Argument	tmp		2435552	1					
ANR	2437144	Identifier	tmp		2435552	0					
ANR	2437145	ElseStatement	else		2435552	0					
ANR	2437146	CompoundStatement		495:31:9580:9580	2435552	0					
ANR	2437147	ExpressionStatement	"store_reg ( s , i , tmp )"	499:28:9693:9713	2435552	0	True				
ANR	2437148	CallExpression	"store_reg ( s , i , tmp )"		2435552	0					
ANR	2437149	Callee	store_reg		2435552	0					
ANR	2437150	Identifier	store_reg		2435552	0					
ANR	2437151	ArgumentList	s		2435552	1					
ANR	2437152	Argument	s		2435552	0					
ANR	2437153	Identifier	s		2435552	0					
ANR	2437154	Argument	i		2435552	1					
ANR	2437155	Identifier	i		2435552	0					
ANR	2437156	Argument	tmp		2435552	2					
ANR	2437157	Identifier	tmp		2435552	0					
ANR	2437158	ElseStatement	else		2435552	0					
ANR	2437159	CompoundStatement		501:27:9688:9688	2435552	0					
ANR	2437160	ExpressionStatement	"tmp = load_reg ( s , i )"	507:24:9836:9856	2435552	0	True				
ANR	2437161	AssignmentExpression	"tmp = load_reg ( s , i )"		2435552	0		=			
ANR	2437162	Identifier	tmp		2435552	0					
ANR	2437163	CallExpression	"load_reg ( s , i )"		2435552	1					
ANR	2437164	Callee	load_reg		2435552	0					
ANR	2437165	Identifier	load_reg		2435552	0					
ANR	2437166	ArgumentList	s		2435552	1					
ANR	2437167	Argument	s		2435552	0					
ANR	2437168	Identifier	s		2435552	0					
ANR	2437169	Argument	i		2435552	1					
ANR	2437170	Identifier	i		2435552	0					
ANR	2437171	ExpressionStatement	"gen_st32 ( tmp , addr , IS_USER ( s ) )"	509:24:9883:9914	2435552	1	True				
ANR	2437172	CallExpression	"gen_st32 ( tmp , addr , IS_USER ( s ) )"		2435552	0					
ANR	2437173	Callee	gen_st32		2435552	0					
ANR	2437174	Identifier	gen_st32		2435552	0					
ANR	2437175	ArgumentList	tmp		2435552	1					
ANR	2437176	Argument	tmp		2435552	0					
ANR	2437177	Identifier	tmp		2435552	0					
ANR	2437178	Argument	addr		2435552	1					
ANR	2437179	Identifier	addr		2435552	0					
ANR	2437180	Argument	IS_USER ( s )		2435552	2					
ANR	2437181	CallExpression	IS_USER ( s )		2435552	0					
ANR	2437182	Callee	IS_USER		2435552	0					
ANR	2437183	Identifier	IS_USER		2435552	0					
ANR	2437184	ArgumentList	s		2435552	1					
ANR	2437185	Argument	s		2435552	0					
ANR	2437186	Identifier	s		2435552	0					
ANR	2437187	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	513:20:9960:9991	2435552	2	True				
ANR	2437188	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2435552	0					
ANR	2437189	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2437190	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2437191	ArgumentList	addr		2435552	1					
ANR	2437192	Argument	addr		2435552	0					
ANR	2437193	Identifier	addr		2435552	0					
ANR	2437194	Argument	addr		2435552	1					
ANR	2437195	Identifier	addr		2435552	0					
ANR	2437196	Argument	4		2435552	2					
ANR	2437197	PrimaryExpression	4		2435552	0					
ANR	2437198	IfStatement	if ( insn & ( 1 << 21 ) )		2435552	6					
ANR	2437199	Condition	insn & ( 1 << 21 )	517:20:10033:10048	2435552	0	True				
ANR	2437200	BitAndExpression	insn & ( 1 << 21 )		2435552	0		&			
ANR	2437201	Identifier	insn		2435552	0					
ANR	2437202	ShiftExpression	1 << 21		2435552	1		<<			
ANR	2437203	PrimaryExpression	1		2435552	0					
ANR	2437204	PrimaryExpression	21		2435552	1					
ANR	2437205	CompoundStatement		515:38:9969:9969	2435552	1					
ANR	2437206	IfStatement	if ( insn & ( 1 << 24 ) )		2435552	0					
ANR	2437207	Condition	insn & ( 1 << 24 )	521:24:10131:10146	2435552	0	True				
ANR	2437208	BitAndExpression	insn & ( 1 << 24 )		2435552	0		&			
ANR	2437209	Identifier	insn		2435552	0					
ANR	2437210	ShiftExpression	1 << 24		2435552	1		<<			
ANR	2437211	PrimaryExpression	1		2435552	0					
ANR	2437212	PrimaryExpression	24		2435552	1					
ANR	2437213	CompoundStatement		519:42:10067:10067	2435552	1					
ANR	2437214	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - offset )"	523:24:10176:10213	2435552	0	True				
ANR	2437215	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - offset )"		2435552	0					
ANR	2437216	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2437217	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2437218	ArgumentList	addr		2435552	1					
ANR	2437219	Argument	addr		2435552	0					
ANR	2437220	Identifier	addr		2435552	0					
ANR	2437221	Argument	addr		2435552	1					
ANR	2437222	Identifier	addr		2435552	0					
ANR	2437223	Argument	- offset		2435552	2					
ANR	2437224	UnaryOperationExpression	- offset		2435552	0					
ANR	2437225	UnaryOperator	-		2435552	0					
ANR	2437226	Identifier	offset		2435552	1					
ANR	2437227	IfStatement	if ( insn & ( 1 << rn ) )		2435552	1					
ANR	2437228	Condition	insn & ( 1 << rn )	529:24:10340:10355	2435552	0	True				
ANR	2437229	BitAndExpression	insn & ( 1 << rn )		2435552	0		&			
ANR	2437230	Identifier	insn		2435552	0					
ANR	2437231	ShiftExpression	1 << rn		2435552	1		<<			
ANR	2437232	PrimaryExpression	1		2435552	0					
ANR	2437233	Identifier	rn		2435552	1					
ANR	2437234	GotoStatement	goto illegal_op ;	531:24:10383:10398	2435552	1	True				
ANR	2437235	Identifier	illegal_op		2435552	0					
ANR	2437236	ExpressionStatement	"store_reg ( s , rn , addr )"	533:20:10421:10443	2435552	2	True				
ANR	2437237	CallExpression	"store_reg ( s , rn , addr )"		2435552	0					
ANR	2437238	Callee	store_reg		2435552	0					
ANR	2437239	Identifier	store_reg		2435552	0					
ANR	2437240	ArgumentList	s		2435552	1					
ANR	2437241	Argument	s		2435552	0					
ANR	2437242	Identifier	s		2435552	0					
ANR	2437243	Argument	rn		2435552	1					
ANR	2437244	Identifier	rn		2435552	0					
ANR	2437245	Argument	addr		2435552	2					
ANR	2437246	Identifier	addr		2435552	0					
ANR	2437247	ElseStatement	else		2435552	0					
ANR	2437248	CompoundStatement		533:23:10387:10387	2435552	0					
ANR	2437249	ExpressionStatement	dead_tmp ( addr )	537:20:10492:10506	2435552	0	True				
ANR	2437250	CallExpression	dead_tmp ( addr )		2435552	0					
ANR	2437251	Callee	dead_tmp		2435552	0					
ANR	2437252	Identifier	dead_tmp		2435552	0					
ANR	2437253	ArgumentList	addr		2435552	1					
ANR	2437254	Argument	addr		2435552	0					
ANR	2437255	Identifier	addr		2435552	0					
ANR	2437256	BreakStatement	break ;	545:8:10562:10567	2435552	7	True				
ANR	2437257	Label	case 5 :	547:4:10574:10580	2435552	8	True				
ANR	2437258	ExpressionStatement	op = ( insn >> 21 ) & 0xf	551:8:10593:10616	2435552	9	True				
ANR	2437259	AssignmentExpression	op = ( insn >> 21 ) & 0xf		2435552	0		=			
ANR	2437260	Identifier	op		2435552	0					
ANR	2437261	BitAndExpression	( insn >> 21 ) & 0xf		2435552	1		&			
ANR	2437262	ShiftExpression	insn >> 21		2435552	0		>>			
ANR	2437263	Identifier	insn		2435552	0					
ANR	2437264	PrimaryExpression	21		2435552	1					
ANR	2437265	PrimaryExpression	0xf		2435552	1					
ANR	2437266	IfStatement	if ( op == 6 )		2435552	10					
ANR	2437267	Condition	op == 6	553:12:10631:10637	2435552	0	True				
ANR	2437268	EqualityExpression	op == 6		2435552	0		==			
ANR	2437269	Identifier	op		2435552	0					
ANR	2437270	PrimaryExpression	6		2435552	1					
ANR	2437271	CompoundStatement		551:21:10558:10558	2435552	1					
ANR	2437272	ExpressionStatement	"tmp = load_reg ( s , rn )"	557:12:10690:10711	2435552	0	True				
ANR	2437273	AssignmentExpression	"tmp = load_reg ( s , rn )"		2435552	0		=			
ANR	2437274	Identifier	tmp		2435552	0					
ANR	2437275	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2437276	Callee	load_reg		2435552	0					
ANR	2437277	Identifier	load_reg		2435552	0					
ANR	2437278	ArgumentList	s		2435552	1					
ANR	2437279	Argument	s		2435552	0					
ANR	2437280	Identifier	s		2435552	0					
ANR	2437281	Argument	rn		2435552	1					
ANR	2437282	Identifier	rn		2435552	0					
ANR	2437283	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	559:12:10726:10748	2435552	1	True				
ANR	2437284	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2435552	0		=			
ANR	2437285	Identifier	tmp2		2435552	0					
ANR	2437286	CallExpression	"load_reg ( s , rm )"		2435552	1					
ANR	2437287	Callee	load_reg		2435552	0					
ANR	2437288	Identifier	load_reg		2435552	0					
ANR	2437289	ArgumentList	s		2435552	1					
ANR	2437290	Argument	s		2435552	0					
ANR	2437291	Identifier	s		2435552	0					
ANR	2437292	Argument	rm		2435552	1					
ANR	2437293	Identifier	rm		2435552	0					
ANR	2437294	ExpressionStatement	shift = ( ( insn >> 10 ) & 0x1c ) | ( ( insn >> 6 ) & 0x3 )	561:12:10763:10814	2435552	2	True				
ANR	2437295	AssignmentExpression	shift = ( ( insn >> 10 ) & 0x1c ) | ( ( insn >> 6 ) & 0x3 )		2435552	0		=			
ANR	2437296	Identifier	shift		2435552	0					
ANR	2437297	InclusiveOrExpression	( ( insn >> 10 ) & 0x1c ) | ( ( insn >> 6 ) & 0x3 )		2435552	1		|			
ANR	2437298	BitAndExpression	( insn >> 10 ) & 0x1c		2435552	0		&			
ANR	2437299	ShiftExpression	insn >> 10		2435552	0		>>			
ANR	2437300	Identifier	insn		2435552	0					
ANR	2437301	PrimaryExpression	10		2435552	1					
ANR	2437302	PrimaryExpression	0x1c		2435552	1					
ANR	2437303	BitAndExpression	( insn >> 6 ) & 0x3		2435552	1		&			
ANR	2437304	ShiftExpression	insn >> 6		2435552	0		>>			
ANR	2437305	Identifier	insn		2435552	0					
ANR	2437306	PrimaryExpression	6		2435552	1					
ANR	2437307	PrimaryExpression	0x3		2435552	1					
ANR	2437308	IfStatement	if ( insn & ( 1 << 5 ) )		2435552	3					
ANR	2437309	Condition	insn & ( 1 << 5 )	563:16:10833:10847	2435552	0	True				
ANR	2437310	BitAndExpression	insn & ( 1 << 5 )		2435552	0		&			
ANR	2437311	Identifier	insn		2435552	0					
ANR	2437312	ShiftExpression	1 << 5		2435552	1		<<			
ANR	2437313	PrimaryExpression	1		2435552	0					
ANR	2437314	PrimaryExpression	5		2435552	1					
ANR	2437315	CompoundStatement		561:33:10768:10768	2435552	1					
ANR	2437316	IfStatement	if ( shift == 0 )		2435552	0					
ANR	2437317	Condition	shift == 0	567:20:10902:10911	2435552	0	True				
ANR	2437318	EqualityExpression	shift == 0		2435552	0		==			
ANR	2437319	Identifier	shift		2435552	0					
ANR	2437320	PrimaryExpression	0		2435552	1					
ANR	2437321	ExpressionStatement	shift = 31	569:20:10935:10945	2435552	1	True				
ANR	2437322	AssignmentExpression	shift = 31		2435552	0		=			
ANR	2437323	Identifier	shift		2435552	0					
ANR	2437324	PrimaryExpression	31		2435552	1					
ANR	2437325	ExpressionStatement	"tcg_gen_sari_i32 ( tmp2 , tmp2 , shift )"	571:16:10964:10999	2435552	1	True				
ANR	2437326	CallExpression	"tcg_gen_sari_i32 ( tmp2 , tmp2 , shift )"		2435552	0					
ANR	2437327	Callee	tcg_gen_sari_i32		2435552	0					
ANR	2437328	Identifier	tcg_gen_sari_i32		2435552	0					
ANR	2437329	ArgumentList	tmp2		2435552	1					
ANR	2437330	Argument	tmp2		2435552	0					
ANR	2437331	Identifier	tmp2		2435552	0					
ANR	2437332	Argument	tmp2		2435552	1					
ANR	2437333	Identifier	tmp2		2435552	0					
ANR	2437334	Argument	shift		2435552	2					
ANR	2437335	Identifier	shift		2435552	0					
ANR	2437336	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , tmp , 0xffff0000 )"	573:16:11018:11056	2435552	2	True				
ANR	2437337	CallExpression	"tcg_gen_andi_i32 ( tmp , tmp , 0xffff0000 )"		2435552	0					
ANR	2437338	Callee	tcg_gen_andi_i32		2435552	0					
ANR	2437339	Identifier	tcg_gen_andi_i32		2435552	0					
ANR	2437340	ArgumentList	tmp		2435552	1					
ANR	2437341	Argument	tmp		2435552	0					
ANR	2437342	Identifier	tmp		2435552	0					
ANR	2437343	Argument	tmp		2435552	1					
ANR	2437344	Identifier	tmp		2435552	0					
ANR	2437345	Argument	0xffff0000		2435552	2					
ANR	2437346	PrimaryExpression	0xffff0000		2435552	0					
ANR	2437347	ExpressionStatement	"tcg_gen_ext16u_i32 ( tmp2 , tmp2 )"	575:16:11075:11105	2435552	3	True				
ANR	2437348	CallExpression	"tcg_gen_ext16u_i32 ( tmp2 , tmp2 )"		2435552	0					
ANR	2437349	Callee	tcg_gen_ext16u_i32		2435552	0					
ANR	2437350	Identifier	tcg_gen_ext16u_i32		2435552	0					
ANR	2437351	ArgumentList	tmp2		2435552	1					
ANR	2437352	Argument	tmp2		2435552	0					
ANR	2437353	Identifier	tmp2		2435552	0					
ANR	2437354	Argument	tmp2		2435552	1					
ANR	2437355	Identifier	tmp2		2435552	0					
ANR	2437356	ElseStatement	else		2435552	0					
ANR	2437357	CompoundStatement		575:19:11045:11045	2435552	0					
ANR	2437358	IfStatement	if ( shift )		2435552	0					
ANR	2437359	Condition	shift	581:20:11179:11183	2435552	0	True				
ANR	2437360	Identifier	shift		2435552	0					
ANR	2437361	ExpressionStatement	"tcg_gen_shli_i32 ( tmp2 , tmp2 , shift )"	583:20:11207:11242	2435552	1	True				
ANR	2437362	CallExpression	"tcg_gen_shli_i32 ( tmp2 , tmp2 , shift )"		2435552	0					
ANR	2437363	Callee	tcg_gen_shli_i32		2435552	0					
ANR	2437364	Identifier	tcg_gen_shli_i32		2435552	0					
ANR	2437365	ArgumentList	tmp2		2435552	1					
ANR	2437366	Argument	tmp2		2435552	0					
ANR	2437367	Identifier	tmp2		2435552	0					
ANR	2437368	Argument	tmp2		2435552	1					
ANR	2437369	Identifier	tmp2		2435552	0					
ANR	2437370	Argument	shift		2435552	2					
ANR	2437371	Identifier	shift		2435552	0					
ANR	2437372	ExpressionStatement	"tcg_gen_ext16u_i32 ( tmp , tmp )"	585:16:11261:11289	2435552	1	True				
ANR	2437373	CallExpression	"tcg_gen_ext16u_i32 ( tmp , tmp )"		2435552	0					
ANR	2437374	Callee	tcg_gen_ext16u_i32		2435552	0					
ANR	2437375	Identifier	tcg_gen_ext16u_i32		2435552	0					
ANR	2437376	ArgumentList	tmp		2435552	1					
ANR	2437377	Argument	tmp		2435552	0					
ANR	2437378	Identifier	tmp		2435552	0					
ANR	2437379	Argument	tmp		2435552	1					
ANR	2437380	Identifier	tmp		2435552	0					
ANR	2437381	ExpressionStatement	"tcg_gen_andi_i32 ( tmp2 , tmp2 , 0xffff0000 )"	587:16:11308:11348	2435552	2	True				
ANR	2437382	CallExpression	"tcg_gen_andi_i32 ( tmp2 , tmp2 , 0xffff0000 )"		2435552	0					
ANR	2437383	Callee	tcg_gen_andi_i32		2435552	0					
ANR	2437384	Identifier	tcg_gen_andi_i32		2435552	0					
ANR	2437385	ArgumentList	tmp2		2435552	1					
ANR	2437386	Argument	tmp2		2435552	0					
ANR	2437387	Identifier	tmp2		2435552	0					
ANR	2437388	Argument	tmp2		2435552	1					
ANR	2437389	Identifier	tmp2		2435552	0					
ANR	2437390	Argument	0xffff0000		2435552	2					
ANR	2437391	PrimaryExpression	0xffff0000		2435552	0					
ANR	2437392	ExpressionStatement	"tcg_gen_or_i32 ( tmp , tmp , tmp2 )"	591:12:11378:11408	2435552	4	True				
ANR	2437393	CallExpression	"tcg_gen_or_i32 ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2437394	Callee	tcg_gen_or_i32		2435552	0					
ANR	2437395	Identifier	tcg_gen_or_i32		2435552	0					
ANR	2437396	ArgumentList	tmp		2435552	1					
ANR	2437397	Argument	tmp		2435552	0					
ANR	2437398	Identifier	tmp		2435552	0					
ANR	2437399	Argument	tmp		2435552	1					
ANR	2437400	Identifier	tmp		2435552	0					
ANR	2437401	Argument	tmp2		2435552	2					
ANR	2437402	Identifier	tmp2		2435552	0					
ANR	2437403	ExpressionStatement	dead_tmp ( tmp2 )	593:12:11423:11437	2435552	5	True				
ANR	2437404	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2437405	Callee	dead_tmp		2435552	0					
ANR	2437406	Identifier	dead_tmp		2435552	0					
ANR	2437407	ArgumentList	tmp2		2435552	1					
ANR	2437408	Argument	tmp2		2435552	0					
ANR	2437409	Identifier	tmp2		2435552	0					
ANR	2437410	ExpressionStatement	"store_reg ( s , rd , tmp )"	595:12:11452:11473	2435552	6	True				
ANR	2437411	CallExpression	"store_reg ( s , rd , tmp )"		2435552	0					
ANR	2437412	Callee	store_reg		2435552	0					
ANR	2437413	Identifier	store_reg		2435552	0					
ANR	2437414	ArgumentList	s		2435552	1					
ANR	2437415	Argument	s		2435552	0					
ANR	2437416	Identifier	s		2435552	0					
ANR	2437417	Argument	rd		2435552	1					
ANR	2437418	Identifier	rd		2435552	0					
ANR	2437419	Argument	tmp		2435552	2					
ANR	2437420	Identifier	tmp		2435552	0					
ANR	2437421	ElseStatement	else		2435552	0					
ANR	2437422	CompoundStatement		595:15:11409:11409	2435552	0					
ANR	2437423	IfStatement	if ( rn == 15 )		2435552	0					
ANR	2437424	Condition	rn == 15	601:16:11571:11578	2435552	0	True				
ANR	2437425	EqualityExpression	rn == 15		2435552	0		==			
ANR	2437426	Identifier	rn		2435552	0					
ANR	2437427	PrimaryExpression	15		2435552	1					
ANR	2437428	CompoundStatement		599:26:11499:11499	2435552	1					
ANR	2437429	ExpressionStatement	tmp = new_tmp ( )	603:16:11600:11615	2435552	0	True				
ANR	2437430	AssignmentExpression	tmp = new_tmp ( )		2435552	0		=			
ANR	2437431	Identifier	tmp		2435552	0					
ANR	2437432	CallExpression	new_tmp ( )		2435552	1					
ANR	2437433	Callee	new_tmp		2435552	0					
ANR	2437434	Identifier	new_tmp		2435552	0					
ANR	2437435	ArgumentList			2435552	1					
ANR	2437436	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , 0 )"	605:16:11634:11658	2435552	1	True				
ANR	2437437	CallExpression	"tcg_gen_movi_i32 ( tmp , 0 )"		2435552	0					
ANR	2437438	Callee	tcg_gen_movi_i32		2435552	0					
ANR	2437439	Identifier	tcg_gen_movi_i32		2435552	0					
ANR	2437440	ArgumentList	tmp		2435552	1					
ANR	2437441	Argument	tmp		2435552	0					
ANR	2437442	Identifier	tmp		2435552	0					
ANR	2437443	Argument	0		2435552	1					
ANR	2437444	PrimaryExpression	0		2435552	0					
ANR	2437445	ElseStatement	else		2435552	0					
ANR	2437446	CompoundStatement		605:19:11598:11598	2435552	0					
ANR	2437447	ExpressionStatement	"tmp = load_reg ( s , rn )"	609:16:11699:11720	2435552	0	True				
ANR	2437448	AssignmentExpression	"tmp = load_reg ( s , rn )"		2435552	0		=			
ANR	2437449	Identifier	tmp		2435552	0					
ANR	2437450	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2437451	Callee	load_reg		2435552	0					
ANR	2437452	Identifier	load_reg		2435552	0					
ANR	2437453	ArgumentList	s		2435552	1					
ANR	2437454	Argument	s		2435552	0					
ANR	2437455	Identifier	s		2435552	0					
ANR	2437456	Argument	rn		2435552	1					
ANR	2437457	Identifier	rn		2435552	0					
ANR	2437458	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	613:12:11750:11772	2435552	1	True				
ANR	2437459	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2435552	0		=			
ANR	2437460	Identifier	tmp2		2435552	0					
ANR	2437461	CallExpression	"load_reg ( s , rm )"		2435552	1					
ANR	2437462	Callee	load_reg		2435552	0					
ANR	2437463	Identifier	load_reg		2435552	0					
ANR	2437464	ArgumentList	s		2435552	1					
ANR	2437465	Argument	s		2435552	0					
ANR	2437466	Identifier	s		2435552	0					
ANR	2437467	Argument	rm		2435552	1					
ANR	2437468	Identifier	rm		2435552	0					
ANR	2437469	ExpressionStatement	shiftop = ( insn >> 4 ) & 3	617:12:11789:11814	2435552	2	True				
ANR	2437470	AssignmentExpression	shiftop = ( insn >> 4 ) & 3		2435552	0		=			
ANR	2437471	Identifier	shiftop		2435552	0					
ANR	2437472	BitAndExpression	( insn >> 4 ) & 3		2435552	1		&			
ANR	2437473	ShiftExpression	insn >> 4		2435552	0		>>			
ANR	2437474	Identifier	insn		2435552	0					
ANR	2437475	PrimaryExpression	4		2435552	1					
ANR	2437476	PrimaryExpression	3		2435552	1					
ANR	2437477	ExpressionStatement	shift = ( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )	619:12:11829:11878	2435552	3	True				
ANR	2437478	AssignmentExpression	shift = ( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )		2435552	0		=			
ANR	2437479	Identifier	shift		2435552	0					
ANR	2437480	InclusiveOrExpression	( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )		2435552	1		|			
ANR	2437481	BitAndExpression	( insn >> 6 ) & 3		2435552	0		&			
ANR	2437482	ShiftExpression	insn >> 6		2435552	0		>>			
ANR	2437483	Identifier	insn		2435552	0					
ANR	2437484	PrimaryExpression	6		2435552	1					
ANR	2437485	PrimaryExpression	3		2435552	1					
ANR	2437486	BitAndExpression	( insn >> 10 ) & 0x1c		2435552	1		&			
ANR	2437487	ShiftExpression	insn >> 10		2435552	0		>>			
ANR	2437488	Identifier	insn		2435552	0					
ANR	2437489	PrimaryExpression	10		2435552	1					
ANR	2437490	PrimaryExpression	0x1c		2435552	1					
ANR	2437491	ExpressionStatement	conds = ( insn & ( 1 << 20 ) ) != 0	621:12:11893:11924	2435552	4	True				
ANR	2437492	AssignmentExpression	conds = ( insn & ( 1 << 20 ) ) != 0		2435552	0		=			
ANR	2437493	Identifier	conds		2435552	0					
ANR	2437494	EqualityExpression	( insn & ( 1 << 20 ) ) != 0		2435552	1		!=			
ANR	2437495	BitAndExpression	insn & ( 1 << 20 )		2435552	0		&			
ANR	2437496	Identifier	insn		2435552	0					
ANR	2437497	ShiftExpression	1 << 20		2435552	1		<<			
ANR	2437498	PrimaryExpression	1		2435552	0					
ANR	2437499	PrimaryExpression	20		2435552	1					
ANR	2437500	PrimaryExpression	0		2435552	1					
ANR	2437501	ExpressionStatement	logic_cc = ( conds && thumb2_logic_op ( op ) )	623:12:11939:11980	2435552	5	True				
ANR	2437502	AssignmentExpression	logic_cc = ( conds && thumb2_logic_op ( op ) )		2435552	0		=			
ANR	2437503	Identifier	logic_cc		2435552	0					
ANR	2437504	AndExpression	conds && thumb2_logic_op ( op )		2435552	1		&&			
ANR	2437505	Identifier	conds		2435552	0					
ANR	2437506	CallExpression	thumb2_logic_op ( op )		2435552	1					
ANR	2437507	Callee	thumb2_logic_op		2435552	0					
ANR	2437508	Identifier	thumb2_logic_op		2435552	0					
ANR	2437509	ArgumentList	op		2435552	1					
ANR	2437510	Argument	op		2435552	0					
ANR	2437511	Identifier	op		2435552	0					
ANR	2437512	ExpressionStatement	"gen_arm_shift_im ( tmp2 , shiftop , shift , logic_cc )"	625:12:11995:12043	2435552	6	True				
ANR	2437513	CallExpression	"gen_arm_shift_im ( tmp2 , shiftop , shift , logic_cc )"		2435552	0					
ANR	2437514	Callee	gen_arm_shift_im		2435552	0					
ANR	2437515	Identifier	gen_arm_shift_im		2435552	0					
ANR	2437516	ArgumentList	tmp2		2435552	1					
ANR	2437517	Argument	tmp2		2435552	0					
ANR	2437518	Identifier	tmp2		2435552	0					
ANR	2437519	Argument	shiftop		2435552	1					
ANR	2437520	Identifier	shiftop		2435552	0					
ANR	2437521	Argument	shift		2435552	2					
ANR	2437522	Identifier	shift		2435552	0					
ANR	2437523	Argument	logic_cc		2435552	3					
ANR	2437524	Identifier	logic_cc		2435552	0					
ANR	2437525	IfStatement	"if ( gen_thumb2_data_op ( s , op , conds , 0 , tmp , tmp2 ) )"		2435552	7					
ANR	2437526	Condition	"gen_thumb2_data_op ( s , op , conds , 0 , tmp , tmp2 )"	627:16:12062:12107	2435552	0	True				
ANR	2437527	CallExpression	"gen_thumb2_data_op ( s , op , conds , 0 , tmp , tmp2 )"		2435552	0					
ANR	2437528	Callee	gen_thumb2_data_op		2435552	0					
ANR	2437529	Identifier	gen_thumb2_data_op		2435552	0					
ANR	2437530	ArgumentList	s		2435552	1					
ANR	2437531	Argument	s		2435552	0					
ANR	2437532	Identifier	s		2435552	0					
ANR	2437533	Argument	op		2435552	1					
ANR	2437534	Identifier	op		2435552	0					
ANR	2437535	Argument	conds		2435552	2					
ANR	2437536	Identifier	conds		2435552	0					
ANR	2437537	Argument	0		2435552	3					
ANR	2437538	PrimaryExpression	0		2435552	0					
ANR	2437539	Argument	tmp		2435552	4					
ANR	2437540	Identifier	tmp		2435552	0					
ANR	2437541	Argument	tmp2		2435552	5					
ANR	2437542	Identifier	tmp2		2435552	0					
ANR	2437543	GotoStatement	goto illegal_op ;	629:16:12127:12142	2435552	1	True				
ANR	2437544	Identifier	illegal_op		2435552	0					
ANR	2437545	ExpressionStatement	dead_tmp ( tmp2 )	631:12:12157:12171	2435552	8	True				
ANR	2437546	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2437547	Callee	dead_tmp		2435552	0					
ANR	2437548	Identifier	dead_tmp		2435552	0					
ANR	2437549	ArgumentList	tmp2		2435552	1					
ANR	2437550	Argument	tmp2		2435552	0					
ANR	2437551	Identifier	tmp2		2435552	0					
ANR	2437552	IfStatement	if ( rd != 15 )		2435552	9					
ANR	2437553	Condition	rd != 15	633:16:12190:12197	2435552	0	True				
ANR	2437554	EqualityExpression	rd != 15		2435552	0		!=			
ANR	2437555	Identifier	rd		2435552	0					
ANR	2437556	PrimaryExpression	15		2435552	1					
ANR	2437557	CompoundStatement		631:26:12118:12118	2435552	1					
ANR	2437558	ExpressionStatement	"store_reg ( s , rd , tmp )"	635:16:12219:12240	2435552	0	True				
ANR	2437559	CallExpression	"store_reg ( s , rd , tmp )"		2435552	0					
ANR	2437560	Callee	store_reg		2435552	0					
ANR	2437561	Identifier	store_reg		2435552	0					
ANR	2437562	ArgumentList	s		2435552	1					
ANR	2437563	Argument	s		2435552	0					
ANR	2437564	Identifier	s		2435552	0					
ANR	2437565	Argument	rd		2435552	1					
ANR	2437566	Identifier	rd		2435552	0					
ANR	2437567	Argument	tmp		2435552	2					
ANR	2437568	Identifier	tmp		2435552	0					
ANR	2437569	ElseStatement	else		2435552	0					
ANR	2437570	CompoundStatement		635:19:12180:12180	2435552	0					
ANR	2437571	ExpressionStatement	dead_tmp ( tmp )	639:16:12281:12294	2435552	0	True				
ANR	2437572	CallExpression	dead_tmp ( tmp )		2435552	0					
ANR	2437573	Callee	dead_tmp		2435552	0					
ANR	2437574	Identifier	dead_tmp		2435552	0					
ANR	2437575	ArgumentList	tmp		2435552	1					
ANR	2437576	Argument	tmp		2435552	0					
ANR	2437577	Identifier	tmp		2435552	0					
ANR	2437578	BreakStatement	break ;	645:8:12331:12336	2435552	11	True				
ANR	2437579	Label	case 13 :	647:4:12343:12350	2435552	12	True				
ANR	2437580	ExpressionStatement	op = ( ( insn >> 22 ) & 6 ) | ( ( insn >> 7 ) & 1 )	649:8:12390:12433	2435552	13	True				
ANR	2437581	AssignmentExpression	op = ( ( insn >> 22 ) & 6 ) | ( ( insn >> 7 ) & 1 )		2435552	0		=			
ANR	2437582	Identifier	op		2435552	0					
ANR	2437583	InclusiveOrExpression	( ( insn >> 22 ) & 6 ) | ( ( insn >> 7 ) & 1 )		2435552	1		|			
ANR	2437584	BitAndExpression	( insn >> 22 ) & 6		2435552	0		&			
ANR	2437585	ShiftExpression	insn >> 22		2435552	0		>>			
ANR	2437586	Identifier	insn		2435552	0					
ANR	2437587	PrimaryExpression	22		2435552	1					
ANR	2437588	PrimaryExpression	6		2435552	1					
ANR	2437589	BitAndExpression	( insn >> 7 ) & 1		2435552	1		&			
ANR	2437590	ShiftExpression	insn >> 7		2435552	0		>>			
ANR	2437591	Identifier	insn		2435552	0					
ANR	2437592	PrimaryExpression	7		2435552	1					
ANR	2437593	PrimaryExpression	1		2435552	1					
ANR	2437594	IfStatement	if ( op < 4 && ( insn & 0xf000 ) != 0xf000 )		2435552	14					
ANR	2437595	Condition	op < 4 && ( insn & 0xf000 ) != 0xf000	651:12:12448:12482	2435552	0	True				
ANR	2437596	AndExpression	op < 4 && ( insn & 0xf000 ) != 0xf000		2435552	0		&&			
ANR	2437597	RelationalExpression	op < 4		2435552	0		<			
ANR	2437598	Identifier	op		2435552	0					
ANR	2437599	PrimaryExpression	4		2435552	1					
ANR	2437600	EqualityExpression	( insn & 0xf000 ) != 0xf000		2435552	1		!=			
ANR	2437601	BitAndExpression	insn & 0xf000		2435552	0		&			
ANR	2437602	Identifier	insn		2435552	0					
ANR	2437603	PrimaryExpression	0xf000		2435552	1					
ANR	2437604	PrimaryExpression	0xf000		2435552	1					
ANR	2437605	GotoStatement	goto illegal_op ;	653:12:12498:12513	2435552	1	True				
ANR	2437606	Identifier	illegal_op		2435552	0					
ANR	2437607	SwitchStatement	switch ( op )		2435552	15					
ANR	2437608	Condition	op	655:16:12532:12533	2435552	0	True				
ANR	2437609	Identifier	op		2435552	0					
ANR	2437610	CompoundStatement		653:20:12454:12454	2435552	1					
ANR	2437611	Label	case 0 :	657:8:12547:12553	2435552	0	True				
ANR	2437612	ExpressionStatement	"tmp = load_reg ( s , rn )"	659:12:12602:12623	2435552	1	True				
ANR	2437613	AssignmentExpression	"tmp = load_reg ( s , rn )"		2435552	0		=			
ANR	2437614	Identifier	tmp		2435552	0					
ANR	2437615	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2437616	Callee	load_reg		2435552	0					
ANR	2437617	Identifier	load_reg		2435552	0					
ANR	2437618	ArgumentList	s		2435552	1					
ANR	2437619	Argument	s		2435552	0					
ANR	2437620	Identifier	s		2435552	0					
ANR	2437621	Argument	rn		2435552	1					
ANR	2437622	Identifier	rn		2435552	0					
ANR	2437623	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	661:12:12638:12660	2435552	2	True				
ANR	2437624	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2435552	0		=			
ANR	2437625	Identifier	tmp2		2435552	0					
ANR	2437626	CallExpression	"load_reg ( s , rm )"		2435552	1					
ANR	2437627	Callee	load_reg		2435552	0					
ANR	2437628	Identifier	load_reg		2435552	0					
ANR	2437629	ArgumentList	s		2435552	1					
ANR	2437630	Argument	s		2435552	0					
ANR	2437631	Identifier	s		2435552	0					
ANR	2437632	Argument	rm		2435552	1					
ANR	2437633	Identifier	rm		2435552	0					
ANR	2437634	IfStatement	if ( ( insn & 0x70 ) != 0 )		2435552	3					
ANR	2437635	Condition	( insn & 0x70 ) != 0	663:16:12679:12696	2435552	0	True				
ANR	2437636	EqualityExpression	( insn & 0x70 ) != 0		2435552	0		!=			
ANR	2437637	BitAndExpression	insn & 0x70		2435552	0		&			
ANR	2437638	Identifier	insn		2435552	0					
ANR	2437639	PrimaryExpression	0x70		2435552	1					
ANR	2437640	PrimaryExpression	0		2435552	1					
ANR	2437641	GotoStatement	goto illegal_op ;	665:16:12716:12731	2435552	1	True				
ANR	2437642	Identifier	illegal_op		2435552	0					
ANR	2437643	ExpressionStatement	op = ( insn >> 21 ) & 3	667:12:12746:12767	2435552	4	True				
ANR	2437644	AssignmentExpression	op = ( insn >> 21 ) & 3		2435552	0		=			
ANR	2437645	Identifier	op		2435552	0					
ANR	2437646	BitAndExpression	( insn >> 21 ) & 3		2435552	1		&			
ANR	2437647	ShiftExpression	insn >> 21		2435552	0		>>			
ANR	2437648	Identifier	insn		2435552	0					
ANR	2437649	PrimaryExpression	21		2435552	1					
ANR	2437650	PrimaryExpression	3		2435552	1					
ANR	2437651	ExpressionStatement	logic_cc = ( insn & ( 1 << 20 ) ) != 0	669:12:12782:12816	2435552	5	True				
ANR	2437652	AssignmentExpression	logic_cc = ( insn & ( 1 << 20 ) ) != 0		2435552	0		=			
ANR	2437653	Identifier	logic_cc		2435552	0					
ANR	2437654	EqualityExpression	( insn & ( 1 << 20 ) ) != 0		2435552	1		!=			
ANR	2437655	BitAndExpression	insn & ( 1 << 20 )		2435552	0		&			
ANR	2437656	Identifier	insn		2435552	0					
ANR	2437657	ShiftExpression	1 << 20		2435552	1		<<			
ANR	2437658	PrimaryExpression	1		2435552	0					
ANR	2437659	PrimaryExpression	20		2435552	1					
ANR	2437660	PrimaryExpression	0		2435552	1					
ANR	2437661	ExpressionStatement	"gen_arm_shift_reg ( tmp , op , tmp2 , logic_cc )"	671:12:12831:12873	2435552	6	True				
ANR	2437662	CallExpression	"gen_arm_shift_reg ( tmp , op , tmp2 , logic_cc )"		2435552	0					
ANR	2437663	Callee	gen_arm_shift_reg		2435552	0					
ANR	2437664	Identifier	gen_arm_shift_reg		2435552	0					
ANR	2437665	ArgumentList	tmp		2435552	1					
ANR	2437666	Argument	tmp		2435552	0					
ANR	2437667	Identifier	tmp		2435552	0					
ANR	2437668	Argument	op		2435552	1					
ANR	2437669	Identifier	op		2435552	0					
ANR	2437670	Argument	tmp2		2435552	2					
ANR	2437671	Identifier	tmp2		2435552	0					
ANR	2437672	Argument	logic_cc		2435552	3					
ANR	2437673	Identifier	logic_cc		2435552	0					
ANR	2437674	IfStatement	if ( logic_cc )		2435552	7					
ANR	2437675	Condition	logic_cc	673:16:12892:12899	2435552	0	True				
ANR	2437676	Identifier	logic_cc		2435552	0					
ANR	2437677	ExpressionStatement	gen_logic_CC ( tmp )	675:16:12919:12936	2435552	1	True				
ANR	2437678	CallExpression	gen_logic_CC ( tmp )		2435552	0					
ANR	2437679	Callee	gen_logic_CC		2435552	0					
ANR	2437680	Identifier	gen_logic_CC		2435552	0					
ANR	2437681	ArgumentList	tmp		2435552	1					
ANR	2437682	Argument	tmp		2435552	0					
ANR	2437683	Identifier	tmp		2435552	0					
ANR	2437684	ExpressionStatement	"store_reg_bx ( env , s , rd , tmp )"	677:12:12951:12980	2435552	8	True				
ANR	2437685	CallExpression	"store_reg_bx ( env , s , rd , tmp )"		2435552	0					
ANR	2437686	Callee	store_reg_bx		2435552	0					
ANR	2437687	Identifier	store_reg_bx		2435552	0					
ANR	2437688	ArgumentList	env		2435552	1					
ANR	2437689	Argument	env		2435552	0					
ANR	2437690	Identifier	env		2435552	0					
ANR	2437691	Argument	s		2435552	1					
ANR	2437692	Identifier	s		2435552	0					
ANR	2437693	Argument	rd		2435552	2					
ANR	2437694	Identifier	rd		2435552	0					
ANR	2437695	Argument	tmp		2435552	3					
ANR	2437696	Identifier	tmp		2435552	0					
ANR	2437697	BreakStatement	break ;	679:12:12995:13000	2435552	9	True				
ANR	2437698	Label	case 1 :	681:8:13011:13017	2435552	10	True				
ANR	2437699	ExpressionStatement	"tmp = load_reg ( s , rm )"	683:12:13057:13078	2435552	11	True				
ANR	2437700	AssignmentExpression	"tmp = load_reg ( s , rm )"		2435552	0		=			
ANR	2437701	Identifier	tmp		2435552	0					
ANR	2437702	CallExpression	"load_reg ( s , rm )"		2435552	1					
ANR	2437703	Callee	load_reg		2435552	0					
ANR	2437704	Identifier	load_reg		2435552	0					
ANR	2437705	ArgumentList	s		2435552	1					
ANR	2437706	Argument	s		2435552	0					
ANR	2437707	Identifier	s		2435552	0					
ANR	2437708	Argument	rm		2435552	1					
ANR	2437709	Identifier	rm		2435552	0					
ANR	2437710	ExpressionStatement	shift = ( insn >> 4 ) & 3	685:12:13093:13116	2435552	12	True				
ANR	2437711	AssignmentExpression	shift = ( insn >> 4 ) & 3		2435552	0		=			
ANR	2437712	Identifier	shift		2435552	0					
ANR	2437713	BitAndExpression	( insn >> 4 ) & 3		2435552	1		&			
ANR	2437714	ShiftExpression	insn >> 4		2435552	0		>>			
ANR	2437715	Identifier	insn		2435552	0					
ANR	2437716	PrimaryExpression	4		2435552	1					
ANR	2437717	PrimaryExpression	3		2435552	1					
ANR	2437718	IfStatement	if ( shift != 0 )		2435552	13					
ANR	2437719	Condition	shift != 0	691:16:13248:13257	2435552	0	True				
ANR	2437720	EqualityExpression	shift != 0		2435552	0		!=			
ANR	2437721	Identifier	shift		2435552	0					
ANR	2437722	PrimaryExpression	0		2435552	1					
ANR	2437723	ExpressionStatement	"tcg_gen_rotri_i32 ( tmp , tmp , shift * 8 )"	693:16:13277:13315	2435552	1	True				
ANR	2437724	CallExpression	"tcg_gen_rotri_i32 ( tmp , tmp , shift * 8 )"		2435552	0					
ANR	2437725	Callee	tcg_gen_rotri_i32		2435552	0					
ANR	2437726	Identifier	tcg_gen_rotri_i32		2435552	0					
ANR	2437727	ArgumentList	tmp		2435552	1					
ANR	2437728	Argument	tmp		2435552	0					
ANR	2437729	Identifier	tmp		2435552	0					
ANR	2437730	Argument	tmp		2435552	1					
ANR	2437731	Identifier	tmp		2435552	0					
ANR	2437732	Argument	shift * 8		2435552	2					
ANR	2437733	MultiplicativeExpression	shift * 8		2435552	0		*			
ANR	2437734	Identifier	shift		2435552	0					
ANR	2437735	PrimaryExpression	8		2435552	1					
ANR	2437736	ExpressionStatement	op = ( insn >> 20 ) & 7	695:12:13330:13351	2435552	14	True				
ANR	2437737	AssignmentExpression	op = ( insn >> 20 ) & 7		2435552	0		=			
ANR	2437738	Identifier	op		2435552	0					
ANR	2437739	BitAndExpression	( insn >> 20 ) & 7		2435552	1		&			
ANR	2437740	ShiftExpression	insn >> 20		2435552	0		>>			
ANR	2437741	Identifier	insn		2435552	0					
ANR	2437742	PrimaryExpression	20		2435552	1					
ANR	2437743	PrimaryExpression	7		2435552	1					
ANR	2437744	SwitchStatement	switch ( op )		2435552	15					
ANR	2437745	Condition	op	697:20:13374:13375	2435552	0	True				
ANR	2437746	Identifier	op		2435552	0					
ANR	2437747	CompoundStatement		695:24:13296:13296	2435552	1					
ANR	2437748	Label	case 0 :	699:12:13393:13399	2435552	0	True				
ANR	2437749	ExpressionStatement	gen_sxth ( tmp )	699:20:13401:13414	2435552	1	True				
ANR	2437750	CallExpression	gen_sxth ( tmp )		2435552	0					
ANR	2437751	Callee	gen_sxth		2435552	0					
ANR	2437752	Identifier	gen_sxth		2435552	0					
ANR	2437753	ArgumentList	tmp		2435552	1					
ANR	2437754	Argument	tmp		2435552	0					
ANR	2437755	Identifier	tmp		2435552	0					
ANR	2437756	BreakStatement	break ;	699:37:13418:13423	2435552	2	True				
ANR	2437757	Label	case 1 :	701:12:13438:13444	2435552	3	True				
ANR	2437758	ExpressionStatement	gen_uxth ( tmp )	701:20:13446:13459	2435552	4	True				
ANR	2437759	CallExpression	gen_uxth ( tmp )		2435552	0					
ANR	2437760	Callee	gen_uxth		2435552	0					
ANR	2437761	Identifier	gen_uxth		2435552	0					
ANR	2437762	ArgumentList	tmp		2435552	1					
ANR	2437763	Argument	tmp		2435552	0					
ANR	2437764	Identifier	tmp		2435552	0					
ANR	2437765	BreakStatement	break ;	701:37:13463:13468	2435552	5	True				
ANR	2437766	Label	case 2 :	703:12:13483:13489	2435552	6	True				
ANR	2437767	ExpressionStatement	gen_sxtb16 ( tmp )	703:20:13491:13506	2435552	7	True				
ANR	2437768	CallExpression	gen_sxtb16 ( tmp )		2435552	0					
ANR	2437769	Callee	gen_sxtb16		2435552	0					
ANR	2437770	Identifier	gen_sxtb16		2435552	0					
ANR	2437771	ArgumentList	tmp		2435552	1					
ANR	2437772	Argument	tmp		2435552	0					
ANR	2437773	Identifier	tmp		2435552	0					
ANR	2437774	BreakStatement	break ;	703:37:13508:13513	2435552	8	True				
ANR	2437775	Label	case 3 :	705:12:13528:13534	2435552	9	True				
ANR	2437776	ExpressionStatement	gen_uxtb16 ( tmp )	705:20:13536:13551	2435552	10	True				
ANR	2437777	CallExpression	gen_uxtb16 ( tmp )		2435552	0					
ANR	2437778	Callee	gen_uxtb16		2435552	0					
ANR	2437779	Identifier	gen_uxtb16		2435552	0					
ANR	2437780	ArgumentList	tmp		2435552	1					
ANR	2437781	Argument	tmp		2435552	0					
ANR	2437782	Identifier	tmp		2435552	0					
ANR	2437783	BreakStatement	break ;	705:37:13553:13558	2435552	11	True				
ANR	2437784	Label	case 4 :	707:12:13573:13579	2435552	12	True				
ANR	2437785	ExpressionStatement	gen_sxtb ( tmp )	707:20:13581:13594	2435552	13	True				
ANR	2437786	CallExpression	gen_sxtb ( tmp )		2435552	0					
ANR	2437787	Callee	gen_sxtb		2435552	0					
ANR	2437788	Identifier	gen_sxtb		2435552	0					
ANR	2437789	ArgumentList	tmp		2435552	1					
ANR	2437790	Argument	tmp		2435552	0					
ANR	2437791	Identifier	tmp		2435552	0					
ANR	2437792	BreakStatement	break ;	707:37:13598:13603	2435552	14	True				
ANR	2437793	Label	case 5 :	709:12:13618:13624	2435552	15	True				
ANR	2437794	ExpressionStatement	gen_uxtb ( tmp )	709:20:13626:13639	2435552	16	True				
ANR	2437795	CallExpression	gen_uxtb ( tmp )		2435552	0					
ANR	2437796	Callee	gen_uxtb		2435552	0					
ANR	2437797	Identifier	gen_uxtb		2435552	0					
ANR	2437798	ArgumentList	tmp		2435552	1					
ANR	2437799	Argument	tmp		2435552	0					
ANR	2437800	Identifier	tmp		2435552	0					
ANR	2437801	BreakStatement	break ;	709:37:13643:13648	2435552	17	True				
ANR	2437802	Label	default :	711:12:13663:13670	2435552	18	True				
ANR	2437803	Identifier	default		2435552	0					
ANR	2437804	GotoStatement	goto illegal_op ;	711:21:13672:13687	2435552	19	True				
ANR	2437805	Identifier	illegal_op		2435552	0					
ANR	2437806	IfStatement	if ( rn != 15 )		2435552	16					
ANR	2437807	Condition	rn != 15	715:16:13721:13728	2435552	0	True				
ANR	2437808	EqualityExpression	rn != 15		2435552	0		!=			
ANR	2437809	Identifier	rn		2435552	0					
ANR	2437810	PrimaryExpression	15		2435552	1					
ANR	2437811	CompoundStatement		713:26:13649:13649	2435552	1					
ANR	2437812	ExpressionStatement	"tmp2 = load_reg ( s , rn )"	717:16:13750:13772	2435552	0	True				
ANR	2437813	AssignmentExpression	"tmp2 = load_reg ( s , rn )"		2435552	0		=			
ANR	2437814	Identifier	tmp2		2435552	0					
ANR	2437815	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2437816	Callee	load_reg		2435552	0					
ANR	2437817	Identifier	load_reg		2435552	0					
ANR	2437818	ArgumentList	s		2435552	1					
ANR	2437819	Argument	s		2435552	0					
ANR	2437820	Identifier	s		2435552	0					
ANR	2437821	Argument	rn		2435552	1					
ANR	2437822	Identifier	rn		2435552	0					
ANR	2437823	IfStatement	if ( ( op >> 1 ) == 1 )		2435552	1					
ANR	2437824	Condition	( op >> 1 ) == 1	719:20:13795:13808	2435552	0	True				
ANR	2437825	EqualityExpression	( op >> 1 ) == 1		2435552	0		==			
ANR	2437826	ShiftExpression	op >> 1		2435552	0		>>			
ANR	2437827	Identifier	op		2435552	0					
ANR	2437828	PrimaryExpression	1		2435552	1					
ANR	2437829	PrimaryExpression	1		2435552	1					
ANR	2437830	CompoundStatement		717:36:13729:13729	2435552	1					
ANR	2437831	ExpressionStatement	"gen_add16 ( tmp , tmp2 )"	721:20:13834:13854	2435552	0	True				
ANR	2437832	CallExpression	"gen_add16 ( tmp , tmp2 )"		2435552	0					
ANR	2437833	Callee	gen_add16		2435552	0					
ANR	2437834	Identifier	gen_add16		2435552	0					
ANR	2437835	ArgumentList	tmp		2435552	1					
ANR	2437836	Argument	tmp		2435552	0					
ANR	2437837	Identifier	tmp		2435552	0					
ANR	2437838	Argument	tmp2		2435552	1					
ANR	2437839	Identifier	tmp2		2435552	0					
ANR	2437840	ElseStatement	else		2435552	0					
ANR	2437841	CompoundStatement		721:23:13798:13798	2435552	0					
ANR	2437842	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	725:20:13903:13934	2435552	0	True				
ANR	2437843	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2437844	Callee	tcg_gen_add_i32		2435552	0					
ANR	2437845	Identifier	tcg_gen_add_i32		2435552	0					
ANR	2437846	ArgumentList	tmp		2435552	1					
ANR	2437847	Argument	tmp		2435552	0					
ANR	2437848	Identifier	tmp		2435552	0					
ANR	2437849	Argument	tmp		2435552	1					
ANR	2437850	Identifier	tmp		2435552	0					
ANR	2437851	Argument	tmp2		2435552	2					
ANR	2437852	Identifier	tmp2		2435552	0					
ANR	2437853	ExpressionStatement	dead_tmp ( tmp2 )	727:20:13957:13971	2435552	1	True				
ANR	2437854	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2437855	Callee	dead_tmp		2435552	0					
ANR	2437856	Identifier	dead_tmp		2435552	0					
ANR	2437857	ArgumentList	tmp2		2435552	1					
ANR	2437858	Argument	tmp2		2435552	0					
ANR	2437859	Identifier	tmp2		2435552	0					
ANR	2437860	ExpressionStatement	"store_reg ( s , rd , tmp )"	733:12:14020:14041	2435552	17	True				
ANR	2437861	CallExpression	"store_reg ( s , rd , tmp )"		2435552	0					
ANR	2437862	Callee	store_reg		2435552	0					
ANR	2437863	Identifier	store_reg		2435552	0					
ANR	2437864	ArgumentList	s		2435552	1					
ANR	2437865	Argument	s		2435552	0					
ANR	2437866	Identifier	s		2435552	0					
ANR	2437867	Argument	rd		2435552	1					
ANR	2437868	Identifier	rd		2435552	0					
ANR	2437869	Argument	tmp		2435552	2					
ANR	2437870	Identifier	tmp		2435552	0					
ANR	2437871	BreakStatement	break ;	735:12:14056:14061	2435552	18	True				
ANR	2437872	Label	case 2 :	737:8:14072:14078	2435552	19	True				
ANR	2437873	ExpressionStatement	op = ( insn >> 20 ) & 7	739:12:14119:14140	2435552	20	True				
ANR	2437874	AssignmentExpression	op = ( insn >> 20 ) & 7		2435552	0		=			
ANR	2437875	Identifier	op		2435552	0					
ANR	2437876	BitAndExpression	( insn >> 20 ) & 7		2435552	1		&			
ANR	2437877	ShiftExpression	insn >> 20		2435552	0		>>			
ANR	2437878	Identifier	insn		2435552	0					
ANR	2437879	PrimaryExpression	20		2435552	1					
ANR	2437880	PrimaryExpression	7		2435552	1					
ANR	2437881	ExpressionStatement	shift = ( insn >> 4 ) & 7	741:12:14155:14178	2435552	21	True				
ANR	2437882	AssignmentExpression	shift = ( insn >> 4 ) & 7		2435552	0		=			
ANR	2437883	Identifier	shift		2435552	0					
ANR	2437884	BitAndExpression	( insn >> 4 ) & 7		2435552	1		&			
ANR	2437885	ShiftExpression	insn >> 4		2435552	0		>>			
ANR	2437886	Identifier	insn		2435552	0					
ANR	2437887	PrimaryExpression	4		2435552	1					
ANR	2437888	PrimaryExpression	7		2435552	1					
ANR	2437889	IfStatement	if ( ( op & 3 ) == 3 || ( shift & 3 ) == 3 )		2435552	22					
ANR	2437890	Condition	( op & 3 ) == 3 || ( shift & 3 ) == 3	743:16:14197:14229	2435552	0	True				
ANR	2437891	OrExpression	( op & 3 ) == 3 || ( shift & 3 ) == 3		2435552	0		||			
ANR	2437892	EqualityExpression	( op & 3 ) == 3		2435552	0		==			
ANR	2437893	BitAndExpression	op & 3		2435552	0		&			
ANR	2437894	Identifier	op		2435552	0					
ANR	2437895	PrimaryExpression	3		2435552	1					
ANR	2437896	PrimaryExpression	3		2435552	1					
ANR	2437897	EqualityExpression	( shift & 3 ) == 3		2435552	1		==			
ANR	2437898	BitAndExpression	shift & 3		2435552	0		&			
ANR	2437899	Identifier	shift		2435552	0					
ANR	2437900	PrimaryExpression	3		2435552	1					
ANR	2437901	PrimaryExpression	3		2435552	1					
ANR	2437902	GotoStatement	goto illegal_op ;	745:16:14249:14264	2435552	1	True				
ANR	2437903	Identifier	illegal_op		2435552	0					
ANR	2437904	ExpressionStatement	"tmp = load_reg ( s , rn )"	747:12:14279:14300	2435552	23	True				
ANR	2437905	AssignmentExpression	"tmp = load_reg ( s , rn )"		2435552	0		=			
ANR	2437906	Identifier	tmp		2435552	0					
ANR	2437907	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2437908	Callee	load_reg		2435552	0					
ANR	2437909	Identifier	load_reg		2435552	0					
ANR	2437910	ArgumentList	s		2435552	1					
ANR	2437911	Argument	s		2435552	0					
ANR	2437912	Identifier	s		2435552	0					
ANR	2437913	Argument	rn		2435552	1					
ANR	2437914	Identifier	rn		2435552	0					
ANR	2437915	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	749:12:14315:14337	2435552	24	True				
ANR	2437916	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2435552	0		=			
ANR	2437917	Identifier	tmp2		2435552	0					
ANR	2437918	CallExpression	"load_reg ( s , rm )"		2435552	1					
ANR	2437919	Callee	load_reg		2435552	0					
ANR	2437920	Identifier	load_reg		2435552	0					
ANR	2437921	ArgumentList	s		2435552	1					
ANR	2437922	Argument	s		2435552	0					
ANR	2437923	Identifier	s		2435552	0					
ANR	2437924	Argument	rm		2435552	1					
ANR	2437925	Identifier	rm		2435552	0					
ANR	2437926	ExpressionStatement	"gen_thumb2_parallel_addsub ( op , shift , tmp , tmp2 )"	751:12:14352:14400	2435552	25	True				
ANR	2437927	CallExpression	"gen_thumb2_parallel_addsub ( op , shift , tmp , tmp2 )"		2435552	0					
ANR	2437928	Callee	gen_thumb2_parallel_addsub		2435552	0					
ANR	2437929	Identifier	gen_thumb2_parallel_addsub		2435552	0					
ANR	2437930	ArgumentList	op		2435552	1					
ANR	2437931	Argument	op		2435552	0					
ANR	2437932	Identifier	op		2435552	0					
ANR	2437933	Argument	shift		2435552	1					
ANR	2437934	Identifier	shift		2435552	0					
ANR	2437935	Argument	tmp		2435552	2					
ANR	2437936	Identifier	tmp		2435552	0					
ANR	2437937	Argument	tmp2		2435552	3					
ANR	2437938	Identifier	tmp2		2435552	0					
ANR	2437939	ExpressionStatement	dead_tmp ( tmp2 )	753:12:14415:14429	2435552	26	True				
ANR	2437940	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2437941	Callee	dead_tmp		2435552	0					
ANR	2437942	Identifier	dead_tmp		2435552	0					
ANR	2437943	ArgumentList	tmp2		2435552	1					
ANR	2437944	Argument	tmp2		2435552	0					
ANR	2437945	Identifier	tmp2		2435552	0					
ANR	2437946	ExpressionStatement	"store_reg ( s , rd , tmp )"	755:12:14444:14465	2435552	27	True				
ANR	2437947	CallExpression	"store_reg ( s , rd , tmp )"		2435552	0					
ANR	2437948	Callee	store_reg		2435552	0					
ANR	2437949	Identifier	store_reg		2435552	0					
ANR	2437950	ArgumentList	s		2435552	1					
ANR	2437951	Argument	s		2435552	0					
ANR	2437952	Identifier	s		2435552	0					
ANR	2437953	Argument	rd		2435552	1					
ANR	2437954	Identifier	rd		2435552	0					
ANR	2437955	Argument	tmp		2435552	2					
ANR	2437956	Identifier	tmp		2435552	0					
ANR	2437957	BreakStatement	break ;	757:12:14480:14485	2435552	28	True				
ANR	2437958	Label	case 3 :	759:8:14496:14502	2435552	29	True				
ANR	2437959	ExpressionStatement	op = ( ( insn >> 17 ) & 0x38 ) | ( ( insn >> 4 ) & 7 )	761:12:14547:14593	2435552	30	True				
ANR	2437960	AssignmentExpression	op = ( ( insn >> 17 ) & 0x38 ) | ( ( insn >> 4 ) & 7 )		2435552	0		=			
ANR	2437961	Identifier	op		2435552	0					
ANR	2437962	InclusiveOrExpression	( ( insn >> 17 ) & 0x38 ) | ( ( insn >> 4 ) & 7 )		2435552	1		|			
ANR	2437963	BitAndExpression	( insn >> 17 ) & 0x38		2435552	0		&			
ANR	2437964	ShiftExpression	insn >> 17		2435552	0		>>			
ANR	2437965	Identifier	insn		2435552	0					
ANR	2437966	PrimaryExpression	17		2435552	1					
ANR	2437967	PrimaryExpression	0x38		2435552	1					
ANR	2437968	BitAndExpression	( insn >> 4 ) & 7		2435552	1		&			
ANR	2437969	ShiftExpression	insn >> 4		2435552	0		>>			
ANR	2437970	Identifier	insn		2435552	0					
ANR	2437971	PrimaryExpression	4		2435552	1					
ANR	2437972	PrimaryExpression	7		2435552	1					
ANR	2437973	IfStatement	if ( op < 4 )		2435552	31					
ANR	2437974	Condition	op < 4	763:16:14612:14617	2435552	0	True				
ANR	2437975	RelationalExpression	op < 4		2435552	0		<			
ANR	2437976	Identifier	op		2435552	0					
ANR	2437977	PrimaryExpression	4		2435552	1					
ANR	2437978	CompoundStatement		761:24:14538:14538	2435552	1					
ANR	2437979	ExpressionStatement	"tmp = load_reg ( s , rn )"	767:16:14688:14709	2435552	0	True				
ANR	2437980	AssignmentExpression	"tmp = load_reg ( s , rn )"		2435552	0		=			
ANR	2437981	Identifier	tmp		2435552	0					
ANR	2437982	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2437983	Callee	load_reg		2435552	0					
ANR	2437984	Identifier	load_reg		2435552	0					
ANR	2437985	ArgumentList	s		2435552	1					
ANR	2437986	Argument	s		2435552	0					
ANR	2437987	Identifier	s		2435552	0					
ANR	2437988	Argument	rn		2435552	1					
ANR	2437989	Identifier	rn		2435552	0					
ANR	2437990	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	769:16:14728:14750	2435552	1	True				
ANR	2437991	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2435552	0		=			
ANR	2437992	Identifier	tmp2		2435552	0					
ANR	2437993	CallExpression	"load_reg ( s , rm )"		2435552	1					
ANR	2437994	Callee	load_reg		2435552	0					
ANR	2437995	Identifier	load_reg		2435552	0					
ANR	2437996	ArgumentList	s		2435552	1					
ANR	2437997	Argument	s		2435552	0					
ANR	2437998	Identifier	s		2435552	0					
ANR	2437999	Argument	rm		2435552	1					
ANR	2438000	Identifier	rm		2435552	0					
ANR	2438001	IfStatement	if ( op & 1 )		2435552	2					
ANR	2438002	Condition	op & 1	771:20:14773:14778	2435552	0	True				
ANR	2438003	BitAndExpression	op & 1		2435552	0		&			
ANR	2438004	Identifier	op		2435552	0					
ANR	2438005	PrimaryExpression	1		2435552	1					
ANR	2438006	ExpressionStatement	"gen_helper_double_saturate ( tmp , tmp )"	773:20:14802:14838	2435552	1	True				
ANR	2438007	CallExpression	"gen_helper_double_saturate ( tmp , tmp )"		2435552	0					
ANR	2438008	Callee	gen_helper_double_saturate		2435552	0					
ANR	2438009	Identifier	gen_helper_double_saturate		2435552	0					
ANR	2438010	ArgumentList	tmp		2435552	1					
ANR	2438011	Argument	tmp		2435552	0					
ANR	2438012	Identifier	tmp		2435552	0					
ANR	2438013	Argument	tmp		2435552	1					
ANR	2438014	Identifier	tmp		2435552	0					
ANR	2438015	IfStatement	if ( op & 2 )		2435552	3					
ANR	2438016	Condition	op & 2	775:20:14861:14866	2435552	0	True				
ANR	2438017	BitAndExpression	op & 2		2435552	0		&			
ANR	2438018	Identifier	op		2435552	0					
ANR	2438019	PrimaryExpression	2		2435552	1					
ANR	2438020	ExpressionStatement	"gen_helper_sub_saturate ( tmp , tmp2 , tmp )"	777:20:14890:14929	2435552	1	True				
ANR	2438021	CallExpression	"gen_helper_sub_saturate ( tmp , tmp2 , tmp )"		2435552	0					
ANR	2438022	Callee	gen_helper_sub_saturate		2435552	0					
ANR	2438023	Identifier	gen_helper_sub_saturate		2435552	0					
ANR	2438024	ArgumentList	tmp		2435552	1					
ANR	2438025	Argument	tmp		2435552	0					
ANR	2438026	Identifier	tmp		2435552	0					
ANR	2438027	Argument	tmp2		2435552	1					
ANR	2438028	Identifier	tmp2		2435552	0					
ANR	2438029	Argument	tmp		2435552	2					
ANR	2438030	Identifier	tmp		2435552	0					
ANR	2438031	ElseStatement	else		2435552	0					
ANR	2438032	ExpressionStatement	"gen_helper_add_saturate ( tmp , tmp , tmp2 )"	781:20:14974:15013	2435552	0	True				
ANR	2438033	CallExpression	"gen_helper_add_saturate ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2438034	Callee	gen_helper_add_saturate		2435552	0					
ANR	2438035	Identifier	gen_helper_add_saturate		2435552	0					
ANR	2438036	ArgumentList	tmp		2435552	1					
ANR	2438037	Argument	tmp		2435552	0					
ANR	2438038	Identifier	tmp		2435552	0					
ANR	2438039	Argument	tmp		2435552	1					
ANR	2438040	Identifier	tmp		2435552	0					
ANR	2438041	Argument	tmp2		2435552	2					
ANR	2438042	Identifier	tmp2		2435552	0					
ANR	2438043	ExpressionStatement	dead_tmp ( tmp2 )	783:16:15032:15046	2435552	4	True				
ANR	2438044	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2438045	Callee	dead_tmp		2435552	0					
ANR	2438046	Identifier	dead_tmp		2435552	0					
ANR	2438047	ArgumentList	tmp2		2435552	1					
ANR	2438048	Argument	tmp2		2435552	0					
ANR	2438049	Identifier	tmp2		2435552	0					
ANR	2438050	ElseStatement	else		2435552	0					
ANR	2438051	CompoundStatement		783:19:14986:14986	2435552	0					
ANR	2438052	ExpressionStatement	"tmp = load_reg ( s , rn )"	787:16:15087:15108	2435552	0	True				
ANR	2438053	AssignmentExpression	"tmp = load_reg ( s , rn )"		2435552	0		=			
ANR	2438054	Identifier	tmp		2435552	0					
ANR	2438055	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2438056	Callee	load_reg		2435552	0					
ANR	2438057	Identifier	load_reg		2435552	0					
ANR	2438058	ArgumentList	s		2435552	1					
ANR	2438059	Argument	s		2435552	0					
ANR	2438060	Identifier	s		2435552	0					
ANR	2438061	Argument	rn		2435552	1					
ANR	2438062	Identifier	rn		2435552	0					
ANR	2438063	SwitchStatement	switch ( op )		2435552	1					
ANR	2438064	Condition	op	789:24:15135:15136	2435552	0	True				
ANR	2438065	Identifier	op		2435552	0					
ANR	2438066	CompoundStatement		787:28:15057:15057	2435552	1					
ANR	2438067	Label	case 0x0a :	791:16:15158:15167	2435552	0	True				
ANR	2438068	ExpressionStatement	"gen_helper_rbit ( tmp , tmp )"	793:20:15201:15226	2435552	1	True				
ANR	2438069	CallExpression	"gen_helper_rbit ( tmp , tmp )"		2435552	0					
ANR	2438070	Callee	gen_helper_rbit		2435552	0					
ANR	2438071	Identifier	gen_helper_rbit		2435552	0					
ANR	2438072	ArgumentList	tmp		2435552	1					
ANR	2438073	Argument	tmp		2435552	0					
ANR	2438074	Identifier	tmp		2435552	0					
ANR	2438075	Argument	tmp		2435552	1					
ANR	2438076	Identifier	tmp		2435552	0					
ANR	2438077	BreakStatement	break ;	795:20:15249:15254	2435552	2	True				
ANR	2438078	Label	case 0x08 :	797:16:15273:15282	2435552	3	True				
ANR	2438079	ExpressionStatement	"tcg_gen_bswap32_i32 ( tmp , tmp )"	799:20:15315:15344	2435552	4	True				
ANR	2438080	CallExpression	"tcg_gen_bswap32_i32 ( tmp , tmp )"		2435552	0					
ANR	2438081	Callee	tcg_gen_bswap32_i32		2435552	0					
ANR	2438082	Identifier	tcg_gen_bswap32_i32		2435552	0					
ANR	2438083	ArgumentList	tmp		2435552	1					
ANR	2438084	Argument	tmp		2435552	0					
ANR	2438085	Identifier	tmp		2435552	0					
ANR	2438086	Argument	tmp		2435552	1					
ANR	2438087	Identifier	tmp		2435552	0					
ANR	2438088	BreakStatement	break ;	801:20:15367:15372	2435552	5	True				
ANR	2438089	Label	case 0x09 :	803:16:15391:15400	2435552	6	True				
ANR	2438090	ExpressionStatement	gen_rev16 ( tmp )	805:20:15435:15449	2435552	7	True				
ANR	2438091	CallExpression	gen_rev16 ( tmp )		2435552	0					
ANR	2438092	Callee	gen_rev16		2435552	0					
ANR	2438093	Identifier	gen_rev16		2435552	0					
ANR	2438094	ArgumentList	tmp		2435552	1					
ANR	2438095	Argument	tmp		2435552	0					
ANR	2438096	Identifier	tmp		2435552	0					
ANR	2438097	BreakStatement	break ;	807:20:15472:15477	2435552	8	True				
ANR	2438098	Label	case 0x0b :	809:16:15496:15505	2435552	9	True				
ANR	2438099	ExpressionStatement	gen_revsh ( tmp )	811:20:15540:15554	2435552	10	True				
ANR	2438100	CallExpression	gen_revsh ( tmp )		2435552	0					
ANR	2438101	Callee	gen_revsh		2435552	0					
ANR	2438102	Identifier	gen_revsh		2435552	0					
ANR	2438103	ArgumentList	tmp		2435552	1					
ANR	2438104	Argument	tmp		2435552	0					
ANR	2438105	Identifier	tmp		2435552	0					
ANR	2438106	BreakStatement	break ;	813:20:15577:15582	2435552	11	True				
ANR	2438107	Label	case 0x10 :	815:16:15601:15610	2435552	12	True				
ANR	2438108	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	817:20:15643:15665	2435552	13	True				
ANR	2438109	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2435552	0		=			
ANR	2438110	Identifier	tmp2		2435552	0					
ANR	2438111	CallExpression	"load_reg ( s , rm )"		2435552	1					
ANR	2438112	Callee	load_reg		2435552	0					
ANR	2438113	Identifier	load_reg		2435552	0					
ANR	2438114	ArgumentList	s		2435552	1					
ANR	2438115	Argument	s		2435552	0					
ANR	2438116	Identifier	s		2435552	0					
ANR	2438117	Argument	rm		2435552	1					
ANR	2438118	Identifier	rm		2435552	0					
ANR	2438119	ExpressionStatement	tmp3 = new_tmp ( )	819:20:15688:15704	2435552	14	True				
ANR	2438120	AssignmentExpression	tmp3 = new_tmp ( )		2435552	0		=			
ANR	2438121	Identifier	tmp3		2435552	0					
ANR	2438122	CallExpression	new_tmp ( )		2435552	1					
ANR	2438123	Callee	new_tmp		2435552	0					
ANR	2438124	Identifier	new_tmp		2435552	0					
ANR	2438125	ArgumentList			2435552	1					
ANR	2438126	ExpressionStatement	"tcg_gen_ld_i32 ( tmp3 , cpu_env , offsetof ( CPUState , GE ) )"	821:20:15727:15780	2435552	15	True				
ANR	2438127	CallExpression	"tcg_gen_ld_i32 ( tmp3 , cpu_env , offsetof ( CPUState , GE ) )"		2435552	0					
ANR	2438128	Callee	tcg_gen_ld_i32		2435552	0					
ANR	2438129	Identifier	tcg_gen_ld_i32		2435552	0					
ANR	2438130	ArgumentList	tmp3		2435552	1					
ANR	2438131	Argument	tmp3		2435552	0					
ANR	2438132	Identifier	tmp3		2435552	0					
ANR	2438133	Argument	cpu_env		2435552	1					
ANR	2438134	Identifier	cpu_env		2435552	0					
ANR	2438135	Argument	"offsetof ( CPUState , GE )"		2435552	2					
ANR	2438136	CallExpression	"offsetof ( CPUState , GE )"		2435552	0					
ANR	2438137	Callee	offsetof		2435552	0					
ANR	2438138	Identifier	offsetof		2435552	0					
ANR	2438139	ArgumentList	CPUState		2435552	1					
ANR	2438140	Argument	CPUState		2435552	0					
ANR	2438141	Identifier	CPUState		2435552	0					
ANR	2438142	Argument	GE		2435552	1					
ANR	2438143	Identifier	GE		2435552	0					
ANR	2438144	ExpressionStatement	"gen_helper_sel_flags ( tmp , tmp3 , tmp , tmp2 )"	823:20:15803:15845	2435552	16	True				
ANR	2438145	CallExpression	"gen_helper_sel_flags ( tmp , tmp3 , tmp , tmp2 )"		2435552	0					
ANR	2438146	Callee	gen_helper_sel_flags		2435552	0					
ANR	2438147	Identifier	gen_helper_sel_flags		2435552	0					
ANR	2438148	ArgumentList	tmp		2435552	1					
ANR	2438149	Argument	tmp		2435552	0					
ANR	2438150	Identifier	tmp		2435552	0					
ANR	2438151	Argument	tmp3		2435552	1					
ANR	2438152	Identifier	tmp3		2435552	0					
ANR	2438153	Argument	tmp		2435552	2					
ANR	2438154	Identifier	tmp		2435552	0					
ANR	2438155	Argument	tmp2		2435552	3					
ANR	2438156	Identifier	tmp2		2435552	0					
ANR	2438157	ExpressionStatement	dead_tmp ( tmp3 )	825:20:15868:15882	2435552	17	True				
ANR	2438158	CallExpression	dead_tmp ( tmp3 )		2435552	0					
ANR	2438159	Callee	dead_tmp		2435552	0					
ANR	2438160	Identifier	dead_tmp		2435552	0					
ANR	2438161	ArgumentList	tmp3		2435552	1					
ANR	2438162	Argument	tmp3		2435552	0					
ANR	2438163	Identifier	tmp3		2435552	0					
ANR	2438164	ExpressionStatement	dead_tmp ( tmp2 )	827:20:15905:15919	2435552	18	True				
ANR	2438165	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2438166	Callee	dead_tmp		2435552	0					
ANR	2438167	Identifier	dead_tmp		2435552	0					
ANR	2438168	ArgumentList	tmp2		2435552	1					
ANR	2438169	Argument	tmp2		2435552	0					
ANR	2438170	Identifier	tmp2		2435552	0					
ANR	2438171	BreakStatement	break ;	829:20:15942:15947	2435552	19	True				
ANR	2438172	Label	case 0x18 :	831:16:15966:15975	2435552	20	True				
ANR	2438173	ExpressionStatement	"gen_helper_clz ( tmp , tmp )"	833:20:16008:16032	2435552	21	True				
ANR	2438174	CallExpression	"gen_helper_clz ( tmp , tmp )"		2435552	0					
ANR	2438175	Callee	gen_helper_clz		2435552	0					
ANR	2438176	Identifier	gen_helper_clz		2435552	0					
ANR	2438177	ArgumentList	tmp		2435552	1					
ANR	2438178	Argument	tmp		2435552	0					
ANR	2438179	Identifier	tmp		2435552	0					
ANR	2438180	Argument	tmp		2435552	1					
ANR	2438181	Identifier	tmp		2435552	0					
ANR	2438182	BreakStatement	break ;	835:20:16055:16060	2435552	22	True				
ANR	2438183	Label	default :	837:16:16079:16086	2435552	23	True				
ANR	2438184	Identifier	default		2435552	0					
ANR	2438185	GotoStatement	goto illegal_op ;	839:20:16109:16124	2435552	24	True				
ANR	2438186	Identifier	illegal_op		2435552	0					
ANR	2438187	ExpressionStatement	"store_reg ( s , rd , tmp )"	845:12:16173:16194	2435552	32	True				
ANR	2438188	CallExpression	"store_reg ( s , rd , tmp )"		2435552	0					
ANR	2438189	Callee	store_reg		2435552	0					
ANR	2438190	Identifier	store_reg		2435552	0					
ANR	2438191	ArgumentList	s		2435552	1					
ANR	2438192	Argument	s		2435552	0					
ANR	2438193	Identifier	s		2435552	0					
ANR	2438194	Argument	rd		2435552	1					
ANR	2438195	Identifier	rd		2435552	0					
ANR	2438196	Argument	tmp		2435552	2					
ANR	2438197	Identifier	tmp		2435552	0					
ANR	2438198	BreakStatement	break ;	847:12:16209:16214	2435552	33	True				
ANR	2438199	Label	case 4 :	849:8:16225:16231	2435552	34	True				
ANR	2438200	Label	case 5 :	849:16:16233:16239	2435552	35	True				
ANR	2438201	ExpressionStatement	op = ( insn >> 4 ) & 0xf	851:12:16308:16330	2435552	36	True				
ANR	2438202	AssignmentExpression	op = ( insn >> 4 ) & 0xf		2435552	0		=			
ANR	2438203	Identifier	op		2435552	0					
ANR	2438204	BitAndExpression	( insn >> 4 ) & 0xf		2435552	1		&			
ANR	2438205	ShiftExpression	insn >> 4		2435552	0		>>			
ANR	2438206	Identifier	insn		2435552	0					
ANR	2438207	PrimaryExpression	4		2435552	1					
ANR	2438208	PrimaryExpression	0xf		2435552	1					
ANR	2438209	ExpressionStatement	"tmp = load_reg ( s , rn )"	853:12:16345:16366	2435552	37	True				
ANR	2438210	AssignmentExpression	"tmp = load_reg ( s , rn )"		2435552	0		=			
ANR	2438211	Identifier	tmp		2435552	0					
ANR	2438212	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2438213	Callee	load_reg		2435552	0					
ANR	2438214	Identifier	load_reg		2435552	0					
ANR	2438215	ArgumentList	s		2435552	1					
ANR	2438216	Argument	s		2435552	0					
ANR	2438217	Identifier	s		2435552	0					
ANR	2438218	Argument	rn		2435552	1					
ANR	2438219	Identifier	rn		2435552	0					
ANR	2438220	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	855:12:16381:16403	2435552	38	True				
ANR	2438221	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2435552	0		=			
ANR	2438222	Identifier	tmp2		2435552	0					
ANR	2438223	CallExpression	"load_reg ( s , rm )"		2435552	1					
ANR	2438224	Callee	load_reg		2435552	0					
ANR	2438225	Identifier	load_reg		2435552	0					
ANR	2438226	ArgumentList	s		2435552	1					
ANR	2438227	Argument	s		2435552	0					
ANR	2438228	Identifier	s		2435552	0					
ANR	2438229	Argument	rm		2435552	1					
ANR	2438230	Identifier	rm		2435552	0					
ANR	2438231	SwitchStatement	switch ( ( insn >> 20 ) & 7 )		2435552	39					
ANR	2438232	Condition	( insn >> 20 ) & 7	857:20:16426:16441	2435552	0	True				
ANR	2438233	BitAndExpression	( insn >> 20 ) & 7		2435552	0		&			
ANR	2438234	ShiftExpression	insn >> 20		2435552	0		>>			
ANR	2438235	Identifier	insn		2435552	0					
ANR	2438236	PrimaryExpression	20		2435552	1					
ANR	2438237	PrimaryExpression	7		2435552	1					
ANR	2438238	CompoundStatement		855:38:16362:16362	2435552	1					
ANR	2438239	Label	case 0 :	859:12:16459:16465	2435552	0	True				
ANR	2438240	ExpressionStatement	"tcg_gen_mul_i32 ( tmp , tmp , tmp2 )"	861:16:16504:16535	2435552	1	True				
ANR	2438241	CallExpression	"tcg_gen_mul_i32 ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2438242	Callee	tcg_gen_mul_i32		2435552	0					
ANR	2438243	Identifier	tcg_gen_mul_i32		2435552	0					
ANR	2438244	ArgumentList	tmp		2435552	1					
ANR	2438245	Argument	tmp		2435552	0					
ANR	2438246	Identifier	tmp		2435552	0					
ANR	2438247	Argument	tmp		2435552	1					
ANR	2438248	Identifier	tmp		2435552	0					
ANR	2438249	Argument	tmp2		2435552	2					
ANR	2438250	Identifier	tmp2		2435552	0					
ANR	2438251	ExpressionStatement	dead_tmp ( tmp2 )	863:16:16554:16568	2435552	2	True				
ANR	2438252	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2438253	Callee	dead_tmp		2435552	0					
ANR	2438254	Identifier	dead_tmp		2435552	0					
ANR	2438255	ArgumentList	tmp2		2435552	1					
ANR	2438256	Argument	tmp2		2435552	0					
ANR	2438257	Identifier	tmp2		2435552	0					
ANR	2438258	IfStatement	if ( rs != 15 )		2435552	3					
ANR	2438259	Condition	rs != 15	865:20:16591:16598	2435552	0	True				
ANR	2438260	EqualityExpression	rs != 15		2435552	0		!=			
ANR	2438261	Identifier	rs		2435552	0					
ANR	2438262	PrimaryExpression	15		2435552	1					
ANR	2438263	CompoundStatement		863:30:16519:16519	2435552	1					
ANR	2438264	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	867:20:16624:16646	2435552	0	True				
ANR	2438265	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2435552	0		=			
ANR	2438266	Identifier	tmp2		2435552	0					
ANR	2438267	CallExpression	"load_reg ( s , rs )"		2435552	1					
ANR	2438268	Callee	load_reg		2435552	0					
ANR	2438269	Identifier	load_reg		2435552	0					
ANR	2438270	ArgumentList	s		2435552	1					
ANR	2438271	Argument	s		2435552	0					
ANR	2438272	Identifier	s		2435552	0					
ANR	2438273	Argument	rs		2435552	1					
ANR	2438274	Identifier	rs		2435552	0					
ANR	2438275	IfStatement	if ( op )		2435552	1					
ANR	2438276	Condition	op	869:24:16673:16674	2435552	0	True				
ANR	2438277	Identifier	op		2435552	0					
ANR	2438278	ExpressionStatement	"tcg_gen_sub_i32 ( tmp , tmp2 , tmp )"	871:24:16702:16733	2435552	1	True				
ANR	2438279	CallExpression	"tcg_gen_sub_i32 ( tmp , tmp2 , tmp )"		2435552	0					
ANR	2438280	Callee	tcg_gen_sub_i32		2435552	0					
ANR	2438281	Identifier	tcg_gen_sub_i32		2435552	0					
ANR	2438282	ArgumentList	tmp		2435552	1					
ANR	2438283	Argument	tmp		2435552	0					
ANR	2438284	Identifier	tmp		2435552	0					
ANR	2438285	Argument	tmp2		2435552	1					
ANR	2438286	Identifier	tmp2		2435552	0					
ANR	2438287	Argument	tmp		2435552	2					
ANR	2438288	Identifier	tmp		2435552	0					
ANR	2438289	ElseStatement	else		2435552	0					
ANR	2438290	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	875:24:16786:16817	2435552	0	True				
ANR	2438291	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2438292	Callee	tcg_gen_add_i32		2435552	0					
ANR	2438293	Identifier	tcg_gen_add_i32		2435552	0					
ANR	2438294	ArgumentList	tmp		2435552	1					
ANR	2438295	Argument	tmp		2435552	0					
ANR	2438296	Identifier	tmp		2435552	0					
ANR	2438297	Argument	tmp		2435552	1					
ANR	2438298	Identifier	tmp		2435552	0					
ANR	2438299	Argument	tmp2		2435552	2					
ANR	2438300	Identifier	tmp2		2435552	0					
ANR	2438301	ExpressionStatement	dead_tmp ( tmp2 )	877:20:16840:16854	2435552	2	True				
ANR	2438302	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2438303	Callee	dead_tmp		2435552	0					
ANR	2438304	Identifier	dead_tmp		2435552	0					
ANR	2438305	ArgumentList	tmp2		2435552	1					
ANR	2438306	Argument	tmp2		2435552	0					
ANR	2438307	Identifier	tmp2		2435552	0					
ANR	2438308	BreakStatement	break ;	881:16:16892:16897	2435552	4	True				
ANR	2438309	Label	case 1 :	883:12:16912:16918	2435552	5	True				
ANR	2438310	ExpressionStatement	"gen_mulxy ( tmp , tmp2 , op & 2 , op & 1 )"	885:16:16957:16993	2435552	6	True				
ANR	2438311	CallExpression	"gen_mulxy ( tmp , tmp2 , op & 2 , op & 1 )"		2435552	0					
ANR	2438312	Callee	gen_mulxy		2435552	0					
ANR	2438313	Identifier	gen_mulxy		2435552	0					
ANR	2438314	ArgumentList	tmp		2435552	1					
ANR	2438315	Argument	tmp		2435552	0					
ANR	2438316	Identifier	tmp		2435552	0					
ANR	2438317	Argument	tmp2		2435552	1					
ANR	2438318	Identifier	tmp2		2435552	0					
ANR	2438319	Argument	op & 2		2435552	2					
ANR	2438320	BitAndExpression	op & 2		2435552	0		&			
ANR	2438321	Identifier	op		2435552	0					
ANR	2438322	PrimaryExpression	2		2435552	1					
ANR	2438323	Argument	op & 1		2435552	3					
ANR	2438324	BitAndExpression	op & 1		2435552	0		&			
ANR	2438325	Identifier	op		2435552	0					
ANR	2438326	PrimaryExpression	1		2435552	1					
ANR	2438327	ExpressionStatement	dead_tmp ( tmp2 )	887:16:17012:17026	2435552	7	True				
ANR	2438328	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2438329	Callee	dead_tmp		2435552	0					
ANR	2438330	Identifier	dead_tmp		2435552	0					
ANR	2438331	ArgumentList	tmp2		2435552	1					
ANR	2438332	Argument	tmp2		2435552	0					
ANR	2438333	Identifier	tmp2		2435552	0					
ANR	2438334	IfStatement	if ( rs != 15 )		2435552	8					
ANR	2438335	Condition	rs != 15	889:20:17049:17056	2435552	0	True				
ANR	2438336	EqualityExpression	rs != 15		2435552	0		!=			
ANR	2438337	Identifier	rs		2435552	0					
ANR	2438338	PrimaryExpression	15		2435552	1					
ANR	2438339	CompoundStatement		887:30:16977:16977	2435552	1					
ANR	2438340	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	891:20:17082:17104	2435552	0	True				
ANR	2438341	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2435552	0		=			
ANR	2438342	Identifier	tmp2		2435552	0					
ANR	2438343	CallExpression	"load_reg ( s , rs )"		2435552	1					
ANR	2438344	Callee	load_reg		2435552	0					
ANR	2438345	Identifier	load_reg		2435552	0					
ANR	2438346	ArgumentList	s		2435552	1					
ANR	2438347	Argument	s		2435552	0					
ANR	2438348	Identifier	s		2435552	0					
ANR	2438349	Argument	rs		2435552	1					
ANR	2438350	Identifier	rs		2435552	0					
ANR	2438351	ExpressionStatement	"gen_helper_add_setq ( tmp , tmp , tmp2 )"	893:20:17127:17162	2435552	1	True				
ANR	2438352	CallExpression	"gen_helper_add_setq ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2438353	Callee	gen_helper_add_setq		2435552	0					
ANR	2438354	Identifier	gen_helper_add_setq		2435552	0					
ANR	2438355	ArgumentList	tmp		2435552	1					
ANR	2438356	Argument	tmp		2435552	0					
ANR	2438357	Identifier	tmp		2435552	0					
ANR	2438358	Argument	tmp		2435552	1					
ANR	2438359	Identifier	tmp		2435552	0					
ANR	2438360	Argument	tmp2		2435552	2					
ANR	2438361	Identifier	tmp2		2435552	0					
ANR	2438362	ExpressionStatement	dead_tmp ( tmp2 )	895:20:17185:17199	2435552	2	True				
ANR	2438363	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2438364	Callee	dead_tmp		2435552	0					
ANR	2438365	Identifier	dead_tmp		2435552	0					
ANR	2438366	ArgumentList	tmp2		2435552	1					
ANR	2438367	Argument	tmp2		2435552	0					
ANR	2438368	Identifier	tmp2		2435552	0					
ANR	2438369	BreakStatement	break ;	899:16:17237:17242	2435552	9	True				
ANR	2438370	Label	case 2 :	901:12:17257:17263	2435552	10	True				
ANR	2438371	Label	case 4 :	903:12:17304:17310	2435552	11	True				
ANR	2438372	IfStatement	if ( op )		2435552	12					
ANR	2438373	Condition	op	905:20:17364:17365	2435552	0	True				
ANR	2438374	Identifier	op		2435552	0					
ANR	2438375	ExpressionStatement	gen_swap_half ( tmp2 )	907:20:17389:17408	2435552	1	True				
ANR	2438376	CallExpression	gen_swap_half ( tmp2 )		2435552	0					
ANR	2438377	Callee	gen_swap_half		2435552	0					
ANR	2438378	Identifier	gen_swap_half		2435552	0					
ANR	2438379	ArgumentList	tmp2		2435552	1					
ANR	2438380	Argument	tmp2		2435552	0					
ANR	2438381	Identifier	tmp2		2435552	0					
ANR	2438382	ExpressionStatement	"gen_smul_dual ( tmp , tmp2 )"	909:16:17427:17451	2435552	13	True				
ANR	2438383	CallExpression	"gen_smul_dual ( tmp , tmp2 )"		2435552	0					
ANR	2438384	Callee	gen_smul_dual		2435552	0					
ANR	2438385	Identifier	gen_smul_dual		2435552	0					
ANR	2438386	ArgumentList	tmp		2435552	1					
ANR	2438387	Argument	tmp		2435552	0					
ANR	2438388	Identifier	tmp		2435552	0					
ANR	2438389	Argument	tmp2		2435552	1					
ANR	2438390	Identifier	tmp2		2435552	0					
ANR	2438391	IfStatement	if ( insn & ( 1 << 22 ) )		2435552	14					
ANR	2438392	Condition	insn & ( 1 << 22 )	913:20:17529:17544	2435552	0	True				
ANR	2438393	BitAndExpression	insn & ( 1 << 22 )		2435552	0		&			
ANR	2438394	Identifier	insn		2435552	0					
ANR	2438395	ShiftExpression	1 << 22		2435552	1		<<			
ANR	2438396	PrimaryExpression	1		2435552	0					
ANR	2438397	PrimaryExpression	22		2435552	1					
ANR	2438398	CompoundStatement		911:38:17465:17465	2435552	1					
ANR	2438399	ExpressionStatement	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"	915:20:17570:17601	2435552	0	True				
ANR	2438400	CallExpression	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2438401	Callee	tcg_gen_sub_i32		2435552	0					
ANR	2438402	Identifier	tcg_gen_sub_i32		2435552	0					
ANR	2438403	ArgumentList	tmp		2435552	1					
ANR	2438404	Argument	tmp		2435552	0					
ANR	2438405	Identifier	tmp		2435552	0					
ANR	2438406	Argument	tmp		2435552	1					
ANR	2438407	Identifier	tmp		2435552	0					
ANR	2438408	Argument	tmp2		2435552	2					
ANR	2438409	Identifier	tmp2		2435552	0					
ANR	2438410	ElseStatement	else		2435552	0					
ANR	2438411	CompoundStatement		915:23:17545:17545	2435552	0					
ANR	2438412	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	919:20:17650:17681	2435552	0	True				
ANR	2438413	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2438414	Callee	tcg_gen_add_i32		2435552	0					
ANR	2438415	Identifier	tcg_gen_add_i32		2435552	0					
ANR	2438416	ArgumentList	tmp		2435552	1					
ANR	2438417	Argument	tmp		2435552	0					
ANR	2438418	Identifier	tmp		2435552	0					
ANR	2438419	Argument	tmp		2435552	1					
ANR	2438420	Identifier	tmp		2435552	0					
ANR	2438421	Argument	tmp2		2435552	2					
ANR	2438422	Identifier	tmp2		2435552	0					
ANR	2438423	ExpressionStatement	dead_tmp ( tmp2 )	923:16:17719:17733	2435552	15	True				
ANR	2438424	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2438425	Callee	dead_tmp		2435552	0					
ANR	2438426	Identifier	dead_tmp		2435552	0					
ANR	2438427	ArgumentList	tmp2		2435552	1					
ANR	2438428	Argument	tmp2		2435552	0					
ANR	2438429	Identifier	tmp2		2435552	0					
ANR	2438430	IfStatement	if ( rs != 15 )		2435552	16					
ANR	2438431	Condition	rs != 15	925:20:17756:17763	2435552	0	True				
ANR	2438432	EqualityExpression	rs != 15		2435552	0		!=			
ANR	2438433	Identifier	rs		2435552	0					
ANR	2438434	PrimaryExpression	15		2435552	1					
ANR	2438435	CompoundStatement		925:18:17703:17703	2435552	1					
ANR	2438436	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	929:20:17808:17830	2435552	0	True				
ANR	2438437	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2435552	0		=			
ANR	2438438	Identifier	tmp2		2435552	0					
ANR	2438439	CallExpression	"load_reg ( s , rs )"		2435552	1					
ANR	2438440	Callee	load_reg		2435552	0					
ANR	2438441	Identifier	load_reg		2435552	0					
ANR	2438442	ArgumentList	s		2435552	1					
ANR	2438443	Argument	s		2435552	0					
ANR	2438444	Identifier	s		2435552	0					
ANR	2438445	Argument	rs		2435552	1					
ANR	2438446	Identifier	rs		2435552	0					
ANR	2438447	ExpressionStatement	"gen_helper_add_setq ( tmp , tmp , tmp2 )"	931:20:17853:17888	2435552	1	True				
ANR	2438448	CallExpression	"gen_helper_add_setq ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2438449	Callee	gen_helper_add_setq		2435552	0					
ANR	2438450	Identifier	gen_helper_add_setq		2435552	0					
ANR	2438451	ArgumentList	tmp		2435552	1					
ANR	2438452	Argument	tmp		2435552	0					
ANR	2438453	Identifier	tmp		2435552	0					
ANR	2438454	Argument	tmp		2435552	1					
ANR	2438455	Identifier	tmp		2435552	0					
ANR	2438456	Argument	tmp2		2435552	2					
ANR	2438457	Identifier	tmp2		2435552	0					
ANR	2438458	ExpressionStatement	dead_tmp ( tmp2 )	933:20:17911:17925	2435552	2	True				
ANR	2438459	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2438460	Callee	dead_tmp		2435552	0					
ANR	2438461	Identifier	dead_tmp		2435552	0					
ANR	2438462	ArgumentList	tmp2		2435552	1					
ANR	2438463	Argument	tmp2		2435552	0					
ANR	2438464	Identifier	tmp2		2435552	0					
ANR	2438465	BreakStatement	break ;	937:16:17965:17970	2435552	17	True				
ANR	2438466	Label	case 3 :	939:12:17985:17991	2435552	18	True				
ANR	2438467	IfStatement	if ( op )		2435552	19					
ANR	2438468	Condition	op	941:20:18037:18038	2435552	0	True				
ANR	2438469	Identifier	op		2435552	0					
ANR	2438470	ExpressionStatement	"tcg_gen_sari_i32 ( tmp2 , tmp2 , 16 )"	943:20:18062:18094	2435552	1	True				
ANR	2438471	CallExpression	"tcg_gen_sari_i32 ( tmp2 , tmp2 , 16 )"		2435552	0					
ANR	2438472	Callee	tcg_gen_sari_i32		2435552	0					
ANR	2438473	Identifier	tcg_gen_sari_i32		2435552	0					
ANR	2438474	ArgumentList	tmp2		2435552	1					
ANR	2438475	Argument	tmp2		2435552	0					
ANR	2438476	Identifier	tmp2		2435552	0					
ANR	2438477	Argument	tmp2		2435552	1					
ANR	2438478	Identifier	tmp2		2435552	0					
ANR	2438479	Argument	16		2435552	2					
ANR	2438480	PrimaryExpression	16		2435552	0					
ANR	2438481	ElseStatement	else		2435552	0					
ANR	2438482	ExpressionStatement	gen_sxth ( tmp2 )	947:20:18139:18153	2435552	0	True				
ANR	2438483	CallExpression	gen_sxth ( tmp2 )		2435552	0					
ANR	2438484	Callee	gen_sxth		2435552	0					
ANR	2438485	Identifier	gen_sxth		2435552	0					
ANR	2438486	ArgumentList	tmp2		2435552	1					
ANR	2438487	Argument	tmp2		2435552	0					
ANR	2438488	Identifier	tmp2		2435552	0					
ANR	2438489	ExpressionStatement	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"	949:16:18172:18207	2435552	20	True				
ANR	2438490	AssignmentExpression	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"		2435552	0		=			
ANR	2438491	Identifier	tmp64		2435552	0					
ANR	2438492	CallExpression	"gen_muls_i64_i32 ( tmp , tmp2 )"		2435552	1					
ANR	2438493	Callee	gen_muls_i64_i32		2435552	0					
ANR	2438494	Identifier	gen_muls_i64_i32		2435552	0					
ANR	2438495	ArgumentList	tmp		2435552	1					
ANR	2438496	Argument	tmp		2435552	0					
ANR	2438497	Identifier	tmp		2435552	0					
ANR	2438498	Argument	tmp2		2435552	1					
ANR	2438499	Identifier	tmp2		2435552	0					
ANR	2438500	ExpressionStatement	"tcg_gen_shri_i64 ( tmp64 , tmp64 , 16 )"	951:16:18226:18260	2435552	21	True				
ANR	2438501	CallExpression	"tcg_gen_shri_i64 ( tmp64 , tmp64 , 16 )"		2435552	0					
ANR	2438502	Callee	tcg_gen_shri_i64		2435552	0					
ANR	2438503	Identifier	tcg_gen_shri_i64		2435552	0					
ANR	2438504	ArgumentList	tmp64		2435552	1					
ANR	2438505	Argument	tmp64		2435552	0					
ANR	2438506	Identifier	tmp64		2435552	0					
ANR	2438507	Argument	tmp64		2435552	1					
ANR	2438508	Identifier	tmp64		2435552	0					
ANR	2438509	Argument	16		2435552	2					
ANR	2438510	PrimaryExpression	16		2435552	0					
ANR	2438511	ExpressionStatement	tmp = new_tmp ( )	953:16:18279:18294	2435552	22	True				
ANR	2438512	AssignmentExpression	tmp = new_tmp ( )		2435552	0		=			
ANR	2438513	Identifier	tmp		2435552	0					
ANR	2438514	CallExpression	new_tmp ( )		2435552	1					
ANR	2438515	Callee	new_tmp		2435552	0					
ANR	2438516	Identifier	new_tmp		2435552	0					
ANR	2438517	ArgumentList			2435552	1					
ANR	2438518	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( tmp , tmp64 )"	955:16:18313:18346	2435552	23	True				
ANR	2438519	CallExpression	"tcg_gen_trunc_i64_i32 ( tmp , tmp64 )"		2435552	0					
ANR	2438520	Callee	tcg_gen_trunc_i64_i32		2435552	0					
ANR	2438521	Identifier	tcg_gen_trunc_i64_i32		2435552	0					
ANR	2438522	ArgumentList	tmp		2435552	1					
ANR	2438523	Argument	tmp		2435552	0					
ANR	2438524	Identifier	tmp		2435552	0					
ANR	2438525	Argument	tmp64		2435552	1					
ANR	2438526	Identifier	tmp64		2435552	0					
ANR	2438527	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	957:16:18365:18389	2435552	24	True				
ANR	2438528	CallExpression	tcg_temp_free_i64 ( tmp64 )		2435552	0					
ANR	2438529	Callee	tcg_temp_free_i64		2435552	0					
ANR	2438530	Identifier	tcg_temp_free_i64		2435552	0					
ANR	2438531	ArgumentList	tmp64		2435552	1					
ANR	2438532	Argument	tmp64		2435552	0					
ANR	2438533	Identifier	tmp64		2435552	0					
ANR	2438534	IfStatement	if ( rs != 15 )		2435552	25					
ANR	2438535	Condition	rs != 15	959:20:18412:18419	2435552	0	True				
ANR	2438536	EqualityExpression	rs != 15		2435552	0		!=			
ANR	2438537	Identifier	rs		2435552	0					
ANR	2438538	PrimaryExpression	15		2435552	1					
ANR	2438539	CompoundStatement		959:18:18359:18359	2435552	1					
ANR	2438540	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	963:20:18464:18486	2435552	0	True				
ANR	2438541	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2435552	0		=			
ANR	2438542	Identifier	tmp2		2435552	0					
ANR	2438543	CallExpression	"load_reg ( s , rs )"		2435552	1					
ANR	2438544	Callee	load_reg		2435552	0					
ANR	2438545	Identifier	load_reg		2435552	0					
ANR	2438546	ArgumentList	s		2435552	1					
ANR	2438547	Argument	s		2435552	0					
ANR	2438548	Identifier	s		2435552	0					
ANR	2438549	Argument	rs		2435552	1					
ANR	2438550	Identifier	rs		2435552	0					
ANR	2438551	ExpressionStatement	"gen_helper_add_setq ( tmp , tmp , tmp2 )"	965:20:18509:18544	2435552	1	True				
ANR	2438552	CallExpression	"gen_helper_add_setq ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2438553	Callee	gen_helper_add_setq		2435552	0					
ANR	2438554	Identifier	gen_helper_add_setq		2435552	0					
ANR	2438555	ArgumentList	tmp		2435552	1					
ANR	2438556	Argument	tmp		2435552	0					
ANR	2438557	Identifier	tmp		2435552	0					
ANR	2438558	Argument	tmp		2435552	1					
ANR	2438559	Identifier	tmp		2435552	0					
ANR	2438560	Argument	tmp2		2435552	2					
ANR	2438561	Identifier	tmp2		2435552	0					
ANR	2438562	ExpressionStatement	dead_tmp ( tmp2 )	967:20:18567:18581	2435552	2	True				
ANR	2438563	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2438564	Callee	dead_tmp		2435552	0					
ANR	2438565	Identifier	dead_tmp		2435552	0					
ANR	2438566	ArgumentList	tmp2		2435552	1					
ANR	2438567	Argument	tmp2		2435552	0					
ANR	2438568	Identifier	tmp2		2435552	0					
ANR	2438569	BreakStatement	break ;	971:16:18621:18626	2435552	26	True				
ANR	2438570	Label	case 5 :	973:12:18641:18647	2435552	27	True				
ANR	2438571	Label	case 6 :	973:20:18649:18655	2435552	28	True				
ANR	2438572	ExpressionStatement	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"	975:16:18719:18754	2435552	29	True				
ANR	2438573	AssignmentExpression	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"		2435552	0		=			
ANR	2438574	Identifier	tmp64		2435552	0					
ANR	2438575	CallExpression	"gen_muls_i64_i32 ( tmp , tmp2 )"		2435552	1					
ANR	2438576	Callee	gen_muls_i64_i32		2435552	0					
ANR	2438577	Identifier	gen_muls_i64_i32		2435552	0					
ANR	2438578	ArgumentList	tmp		2435552	1					
ANR	2438579	Argument	tmp		2435552	0					
ANR	2438580	Identifier	tmp		2435552	0					
ANR	2438581	Argument	tmp2		2435552	1					
ANR	2438582	Identifier	tmp2		2435552	0					
ANR	2438583	IfStatement	if ( rs != 15 )		2435552	30					
ANR	2438584	Condition	rs != 15	977:20:18777:18784	2435552	0	True				
ANR	2438585	EqualityExpression	rs != 15		2435552	0		!=			
ANR	2438586	Identifier	rs		2435552	0					
ANR	2438587	PrimaryExpression	15		2435552	1					
ANR	2438588	CompoundStatement		975:30:18705:18705	2435552	1					
ANR	2438589	ExpressionStatement	"tmp = load_reg ( s , rs )"	979:20:18810:18831	2435552	0	True				
ANR	2438590	AssignmentExpression	"tmp = load_reg ( s , rs )"		2435552	0		=			
ANR	2438591	Identifier	tmp		2435552	0					
ANR	2438592	CallExpression	"load_reg ( s , rs )"		2435552	1					
ANR	2438593	Callee	load_reg		2435552	0					
ANR	2438594	Identifier	load_reg		2435552	0					
ANR	2438595	ArgumentList	s		2435552	1					
ANR	2438596	Argument	s		2435552	0					
ANR	2438597	Identifier	s		2435552	0					
ANR	2438598	Argument	rs		2435552	1					
ANR	2438599	Identifier	rs		2435552	0					
ANR	2438600	IfStatement	if ( insn & ( 1 << 20 ) )		2435552	1					
ANR	2438601	Condition	insn & ( 1 << 20 )	981:24:18858:18873	2435552	0	True				
ANR	2438602	BitAndExpression	insn & ( 1 << 20 )		2435552	0		&			
ANR	2438603	Identifier	insn		2435552	0					
ANR	2438604	ShiftExpression	1 << 20		2435552	1		<<			
ANR	2438605	PrimaryExpression	1		2435552	0					
ANR	2438606	PrimaryExpression	20		2435552	1					
ANR	2438607	CompoundStatement		979:42:18794:18794	2435552	1					
ANR	2438608	ExpressionStatement	"tmp64 = gen_addq_msw ( tmp64 , tmp )"	983:24:18903:18935	2435552	0	True				
ANR	2438609	AssignmentExpression	"tmp64 = gen_addq_msw ( tmp64 , tmp )"		2435552	0		=			
ANR	2438610	Identifier	tmp64		2435552	0					
ANR	2438611	CallExpression	"gen_addq_msw ( tmp64 , tmp )"		2435552	1					
ANR	2438612	Callee	gen_addq_msw		2435552	0					
ANR	2438613	Identifier	gen_addq_msw		2435552	0					
ANR	2438614	ArgumentList	tmp64		2435552	1					
ANR	2438615	Argument	tmp64		2435552	0					
ANR	2438616	Identifier	tmp64		2435552	0					
ANR	2438617	Argument	tmp		2435552	1					
ANR	2438618	Identifier	tmp		2435552	0					
ANR	2438619	ElseStatement	else		2435552	0					
ANR	2438620	CompoundStatement		983:27:18883:18883	2435552	0					
ANR	2438621	ExpressionStatement	"tmp64 = gen_subq_msw ( tmp64 , tmp )"	987:24:18992:19024	2435552	0	True				
ANR	2438622	AssignmentExpression	"tmp64 = gen_subq_msw ( tmp64 , tmp )"		2435552	0		=			
ANR	2438623	Identifier	tmp64		2435552	0					
ANR	2438624	CallExpression	"gen_subq_msw ( tmp64 , tmp )"		2435552	1					
ANR	2438625	Callee	gen_subq_msw		2435552	0					
ANR	2438626	Identifier	gen_subq_msw		2435552	0					
ANR	2438627	ArgumentList	tmp64		2435552	1					
ANR	2438628	Argument	tmp64		2435552	0					
ANR	2438629	Identifier	tmp64		2435552	0					
ANR	2438630	Argument	tmp		2435552	1					
ANR	2438631	Identifier	tmp		2435552	0					
ANR	2438632	IfStatement	if ( insn & ( 1 << 4 ) )		2435552	31					
ANR	2438633	Condition	insn & ( 1 << 4 )	993:20:19089:19103	2435552	0	True				
ANR	2438634	BitAndExpression	insn & ( 1 << 4 )		2435552	0		&			
ANR	2438635	Identifier	insn		2435552	0					
ANR	2438636	ShiftExpression	1 << 4		2435552	1		<<			
ANR	2438637	PrimaryExpression	1		2435552	0					
ANR	2438638	PrimaryExpression	4		2435552	1					
ANR	2438639	CompoundStatement		991:37:19024:19024	2435552	1					
ANR	2438640	ExpressionStatement	"tcg_gen_addi_i64 ( tmp64 , tmp64 , 0x80000000u )"	995:20:19129:19172	2435552	0	True				
ANR	2438641	CallExpression	"tcg_gen_addi_i64 ( tmp64 , tmp64 , 0x80000000u )"		2435552	0					
ANR	2438642	Callee	tcg_gen_addi_i64		2435552	0					
ANR	2438643	Identifier	tcg_gen_addi_i64		2435552	0					
ANR	2438644	ArgumentList	tmp64		2435552	1					
ANR	2438645	Argument	tmp64		2435552	0					
ANR	2438646	Identifier	tmp64		2435552	0					
ANR	2438647	Argument	tmp64		2435552	1					
ANR	2438648	Identifier	tmp64		2435552	0					
ANR	2438649	Argument	0x80000000u		2435552	2					
ANR	2438650	PrimaryExpression	0x80000000u		2435552	0					
ANR	2438651	ExpressionStatement	"tcg_gen_shri_i64 ( tmp64 , tmp64 , 32 )"	999:16:19210:19244	2435552	32	True				
ANR	2438652	CallExpression	"tcg_gen_shri_i64 ( tmp64 , tmp64 , 32 )"		2435552	0					
ANR	2438653	Callee	tcg_gen_shri_i64		2435552	0					
ANR	2438654	Identifier	tcg_gen_shri_i64		2435552	0					
ANR	2438655	ArgumentList	tmp64		2435552	1					
ANR	2438656	Argument	tmp64		2435552	0					
ANR	2438657	Identifier	tmp64		2435552	0					
ANR	2438658	Argument	tmp64		2435552	1					
ANR	2438659	Identifier	tmp64		2435552	0					
ANR	2438660	Argument	32		2435552	2					
ANR	2438661	PrimaryExpression	32		2435552	0					
ANR	2438662	ExpressionStatement	tmp = new_tmp ( )	1001:16:19263:19278	2435552	33	True				
ANR	2438663	AssignmentExpression	tmp = new_tmp ( )		2435552	0		=			
ANR	2438664	Identifier	tmp		2435552	0					
ANR	2438665	CallExpression	new_tmp ( )		2435552	1					
ANR	2438666	Callee	new_tmp		2435552	0					
ANR	2438667	Identifier	new_tmp		2435552	0					
ANR	2438668	ArgumentList			2435552	1					
ANR	2438669	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( tmp , tmp64 )"	1003:16:19297:19330	2435552	34	True				
ANR	2438670	CallExpression	"tcg_gen_trunc_i64_i32 ( tmp , tmp64 )"		2435552	0					
ANR	2438671	Callee	tcg_gen_trunc_i64_i32		2435552	0					
ANR	2438672	Identifier	tcg_gen_trunc_i64_i32		2435552	0					
ANR	2438673	ArgumentList	tmp		2435552	1					
ANR	2438674	Argument	tmp		2435552	0					
ANR	2438675	Identifier	tmp		2435552	0					
ANR	2438676	Argument	tmp64		2435552	1					
ANR	2438677	Identifier	tmp64		2435552	0					
ANR	2438678	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	1005:16:19349:19373	2435552	35	True				
ANR	2438679	CallExpression	tcg_temp_free_i64 ( tmp64 )		2435552	0					
ANR	2438680	Callee	tcg_temp_free_i64		2435552	0					
ANR	2438681	Identifier	tcg_temp_free_i64		2435552	0					
ANR	2438682	ArgumentList	tmp64		2435552	1					
ANR	2438683	Argument	tmp64		2435552	0					
ANR	2438684	Identifier	tmp64		2435552	0					
ANR	2438685	BreakStatement	break ;	1007:16:19392:19397	2435552	36	True				
ANR	2438686	Label	case 7 :	1009:12:19412:19418	2435552	37	True				
ANR	2438687	ExpressionStatement	"gen_helper_usad8 ( tmp , tmp , tmp2 )"	1011:16:19482:19514	2435552	38	True				
ANR	2438688	CallExpression	"gen_helper_usad8 ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2438689	Callee	gen_helper_usad8		2435552	0					
ANR	2438690	Identifier	gen_helper_usad8		2435552	0					
ANR	2438691	ArgumentList	tmp		2435552	1					
ANR	2438692	Argument	tmp		2435552	0					
ANR	2438693	Identifier	tmp		2435552	0					
ANR	2438694	Argument	tmp		2435552	1					
ANR	2438695	Identifier	tmp		2435552	0					
ANR	2438696	Argument	tmp2		2435552	2					
ANR	2438697	Identifier	tmp2		2435552	0					
ANR	2438698	ExpressionStatement	dead_tmp ( tmp2 )	1013:16:19533:19547	2435552	39	True				
ANR	2438699	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2438700	Callee	dead_tmp		2435552	0					
ANR	2438701	Identifier	dead_tmp		2435552	0					
ANR	2438702	ArgumentList	tmp2		2435552	1					
ANR	2438703	Argument	tmp2		2435552	0					
ANR	2438704	Identifier	tmp2		2435552	0					
ANR	2438705	IfStatement	if ( rs != 15 )		2435552	40					
ANR	2438706	Condition	rs != 15	1015:20:19570:19577	2435552	0	True				
ANR	2438707	EqualityExpression	rs != 15		2435552	0		!=			
ANR	2438708	Identifier	rs		2435552	0					
ANR	2438709	PrimaryExpression	15		2435552	1					
ANR	2438710	CompoundStatement		1013:30:19498:19498	2435552	1					
ANR	2438711	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	1017:20:19603:19625	2435552	0	True				
ANR	2438712	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2435552	0		=			
ANR	2438713	Identifier	tmp2		2435552	0					
ANR	2438714	CallExpression	"load_reg ( s , rs )"		2435552	1					
ANR	2438715	Callee	load_reg		2435552	0					
ANR	2438716	Identifier	load_reg		2435552	0					
ANR	2438717	ArgumentList	s		2435552	1					
ANR	2438718	Argument	s		2435552	0					
ANR	2438719	Identifier	s		2435552	0					
ANR	2438720	Argument	rs		2435552	1					
ANR	2438721	Identifier	rs		2435552	0					
ANR	2438722	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	1019:20:19648:19679	2435552	1	True				
ANR	2438723	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2438724	Callee	tcg_gen_add_i32		2435552	0					
ANR	2438725	Identifier	tcg_gen_add_i32		2435552	0					
ANR	2438726	ArgumentList	tmp		2435552	1					
ANR	2438727	Argument	tmp		2435552	0					
ANR	2438728	Identifier	tmp		2435552	0					
ANR	2438729	Argument	tmp		2435552	1					
ANR	2438730	Identifier	tmp		2435552	0					
ANR	2438731	Argument	tmp2		2435552	2					
ANR	2438732	Identifier	tmp2		2435552	0					
ANR	2438733	ExpressionStatement	dead_tmp ( tmp2 )	1021:20:19702:19716	2435552	2	True				
ANR	2438734	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2438735	Callee	dead_tmp		2435552	0					
ANR	2438736	Identifier	dead_tmp		2435552	0					
ANR	2438737	ArgumentList	tmp2		2435552	1					
ANR	2438738	Argument	tmp2		2435552	0					
ANR	2438739	Identifier	tmp2		2435552	0					
ANR	2438740	BreakStatement	break ;	1025:16:19754:19759	2435552	41	True				
ANR	2438741	ExpressionStatement	"store_reg ( s , rd , tmp )"	1029:12:19789:19810	2435552	40	True				
ANR	2438742	CallExpression	"store_reg ( s , rd , tmp )"		2435552	0					
ANR	2438743	Callee	store_reg		2435552	0					
ANR	2438744	Identifier	store_reg		2435552	0					
ANR	2438745	ArgumentList	s		2435552	1					
ANR	2438746	Argument	s		2435552	0					
ANR	2438747	Identifier	s		2435552	0					
ANR	2438748	Argument	rd		2435552	1					
ANR	2438749	Identifier	rd		2435552	0					
ANR	2438750	Argument	tmp		2435552	2					
ANR	2438751	Identifier	tmp		2435552	0					
ANR	2438752	BreakStatement	break ;	1031:12:19825:19830	2435552	41	True				
ANR	2438753	Label	case 6 :	1033:8:19841:19847	2435552	42	True				
ANR	2438754	Label	case 7 :	1033:16:19849:19855	2435552	43	True				
ANR	2438755	ExpressionStatement	op = ( ( insn >> 4 ) & 0xf ) | ( ( insn >> 16 ) & 0x70 )	1035:12:19902:19950	2435552	44	True				
ANR	2438756	AssignmentExpression	op = ( ( insn >> 4 ) & 0xf ) | ( ( insn >> 16 ) & 0x70 )		2435552	0		=			
ANR	2438757	Identifier	op		2435552	0					
ANR	2438758	InclusiveOrExpression	( ( insn >> 4 ) & 0xf ) | ( ( insn >> 16 ) & 0x70 )		2435552	1		|			
ANR	2438759	BitAndExpression	( insn >> 4 ) & 0xf		2435552	0		&			
ANR	2438760	ShiftExpression	insn >> 4		2435552	0		>>			
ANR	2438761	Identifier	insn		2435552	0					
ANR	2438762	PrimaryExpression	4		2435552	1					
ANR	2438763	PrimaryExpression	0xf		2435552	1					
ANR	2438764	BitAndExpression	( insn >> 16 ) & 0x70		2435552	1		&			
ANR	2438765	ShiftExpression	insn >> 16		2435552	0		>>			
ANR	2438766	Identifier	insn		2435552	0					
ANR	2438767	PrimaryExpression	16		2435552	1					
ANR	2438768	PrimaryExpression	0x70		2435552	1					
ANR	2438769	ExpressionStatement	"tmp = load_reg ( s , rn )"	1037:12:19965:19986	2435552	45	True				
ANR	2438770	AssignmentExpression	"tmp = load_reg ( s , rn )"		2435552	0		=			
ANR	2438771	Identifier	tmp		2435552	0					
ANR	2438772	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2438773	Callee	load_reg		2435552	0					
ANR	2438774	Identifier	load_reg		2435552	0					
ANR	2438775	ArgumentList	s		2435552	1					
ANR	2438776	Argument	s		2435552	0					
ANR	2438777	Identifier	s		2435552	0					
ANR	2438778	Argument	rn		2435552	1					
ANR	2438779	Identifier	rn		2435552	0					
ANR	2438780	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	1039:12:20001:20023	2435552	46	True				
ANR	2438781	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2435552	0		=			
ANR	2438782	Identifier	tmp2		2435552	0					
ANR	2438783	CallExpression	"load_reg ( s , rm )"		2435552	1					
ANR	2438784	Callee	load_reg		2435552	0					
ANR	2438785	Identifier	load_reg		2435552	0					
ANR	2438786	ArgumentList	s		2435552	1					
ANR	2438787	Argument	s		2435552	0					
ANR	2438788	Identifier	s		2435552	0					
ANR	2438789	Argument	rm		2435552	1					
ANR	2438790	Identifier	rm		2435552	0					
ANR	2438791	IfStatement	if ( ( op & 0x50 ) == 0x10 )		2435552	47					
ANR	2438792	Condition	( op & 0x50 ) == 0x10	1041:16:20042:20060	2435552	0	True				
ANR	2438793	EqualityExpression	( op & 0x50 ) == 0x10		2435552	0		==			
ANR	2438794	BitAndExpression	op & 0x50		2435552	0		&			
ANR	2438795	Identifier	op		2435552	0					
ANR	2438796	PrimaryExpression	0x50		2435552	1					
ANR	2438797	PrimaryExpression	0x10		2435552	1					
ANR	2438798	CompoundStatement		1039:37:19981:19981	2435552	1					
ANR	2438799	IfStatement	"if ( ! arm_feature ( env , ARM_FEATURE_DIV ) )"		2435552	0					
ANR	2438800	Condition	"! arm_feature ( env , ARM_FEATURE_DIV )"	1045:20:20120:20153	2435552	0	True				
ANR	2438801	UnaryOperationExpression	"! arm_feature ( env , ARM_FEATURE_DIV )"		2435552	0					
ANR	2438802	UnaryOperator	!		2435552	0					
ANR	2438803	CallExpression	"arm_feature ( env , ARM_FEATURE_DIV )"		2435552	1					
ANR	2438804	Callee	arm_feature		2435552	0					
ANR	2438805	Identifier	arm_feature		2435552	0					
ANR	2438806	ArgumentList	env		2435552	1					
ANR	2438807	Argument	env		2435552	0					
ANR	2438808	Identifier	env		2435552	0					
ANR	2438809	Argument	ARM_FEATURE_DIV		2435552	1					
ANR	2438810	Identifier	ARM_FEATURE_DIV		2435552	0					
ANR	2438811	GotoStatement	goto illegal_op ;	1047:20:20177:20192	2435552	1	True				
ANR	2438812	Identifier	illegal_op		2435552	0					
ANR	2438813	IfStatement	if ( op & 0x20 )		2435552	1					
ANR	2438814	Condition	op & 0x20	1049:20:20215:20223	2435552	0	True				
ANR	2438815	BitAndExpression	op & 0x20		2435552	0		&			
ANR	2438816	Identifier	op		2435552	0					
ANR	2438817	PrimaryExpression	0x20		2435552	1					
ANR	2438818	ExpressionStatement	"gen_helper_udiv ( tmp , tmp , tmp2 )"	1051:20:20247:20278	2435552	1	True				
ANR	2438819	CallExpression	"gen_helper_udiv ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2438820	Callee	gen_helper_udiv		2435552	0					
ANR	2438821	Identifier	gen_helper_udiv		2435552	0					
ANR	2438822	ArgumentList	tmp		2435552	1					
ANR	2438823	Argument	tmp		2435552	0					
ANR	2438824	Identifier	tmp		2435552	0					
ANR	2438825	Argument	tmp		2435552	1					
ANR	2438826	Identifier	tmp		2435552	0					
ANR	2438827	Argument	tmp2		2435552	2					
ANR	2438828	Identifier	tmp2		2435552	0					
ANR	2438829	ElseStatement	else		2435552	0					
ANR	2438830	ExpressionStatement	"gen_helper_sdiv ( tmp , tmp , tmp2 )"	1055:20:20323:20354	2435552	0	True				
ANR	2438831	CallExpression	"gen_helper_sdiv ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2438832	Callee	gen_helper_sdiv		2435552	0					
ANR	2438833	Identifier	gen_helper_sdiv		2435552	0					
ANR	2438834	ArgumentList	tmp		2435552	1					
ANR	2438835	Argument	tmp		2435552	0					
ANR	2438836	Identifier	tmp		2435552	0					
ANR	2438837	Argument	tmp		2435552	1					
ANR	2438838	Identifier	tmp		2435552	0					
ANR	2438839	Argument	tmp2		2435552	2					
ANR	2438840	Identifier	tmp2		2435552	0					
ANR	2438841	ExpressionStatement	dead_tmp ( tmp2 )	1057:16:20373:20387	2435552	2	True				
ANR	2438842	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2438843	Callee	dead_tmp		2435552	0					
ANR	2438844	Identifier	dead_tmp		2435552	0					
ANR	2438845	ArgumentList	tmp2		2435552	1					
ANR	2438846	Argument	tmp2		2435552	0					
ANR	2438847	Identifier	tmp2		2435552	0					
ANR	2438848	ExpressionStatement	"store_reg ( s , rd , tmp )"	1059:16:20406:20427	2435552	3	True				
ANR	2438849	CallExpression	"store_reg ( s , rd , tmp )"		2435552	0					
ANR	2438850	Callee	store_reg		2435552	0					
ANR	2438851	Identifier	store_reg		2435552	0					
ANR	2438852	ArgumentList	s		2435552	1					
ANR	2438853	Argument	s		2435552	0					
ANR	2438854	Identifier	s		2435552	0					
ANR	2438855	Argument	rd		2435552	1					
ANR	2438856	Identifier	rd		2435552	0					
ANR	2438857	Argument	tmp		2435552	2					
ANR	2438858	Identifier	tmp		2435552	0					
ANR	2438859	ElseStatement	else		2435552	0					
ANR	2438860	IfStatement	if ( ( op & 0xe ) == 0xc )		2435552	0					
ANR	2438861	Condition	( op & 0xe ) == 0xc	1061:23:20453:20469	2435552	0	True				
ANR	2438862	EqualityExpression	( op & 0xe ) == 0xc		2435552	0		==			
ANR	2438863	BitAndExpression	op & 0xe		2435552	0		&			
ANR	2438864	Identifier	op		2435552	0					
ANR	2438865	PrimaryExpression	0xe		2435552	1					
ANR	2438866	PrimaryExpression	0xc		2435552	1					
ANR	2438867	CompoundStatement		1059:42:20390:20390	2435552	1					
ANR	2438868	IfStatement	if ( op & 1 )		2435552	0					
ANR	2438869	Condition	op & 1	1065:20:20550:20555	2435552	0	True				
ANR	2438870	BitAndExpression	op & 1		2435552	0		&			
ANR	2438871	Identifier	op		2435552	0					
ANR	2438872	PrimaryExpression	1		2435552	1					
ANR	2438873	ExpressionStatement	gen_swap_half ( tmp2 )	1067:20:20579:20598	2435552	1	True				
ANR	2438874	CallExpression	gen_swap_half ( tmp2 )		2435552	0					
ANR	2438875	Callee	gen_swap_half		2435552	0					
ANR	2438876	Identifier	gen_swap_half		2435552	0					
ANR	2438877	ArgumentList	tmp2		2435552	1					
ANR	2438878	Argument	tmp2		2435552	0					
ANR	2438879	Identifier	tmp2		2435552	0					
ANR	2438880	ExpressionStatement	"gen_smul_dual ( tmp , tmp2 )"	1069:16:20617:20641	2435552	1	True				
ANR	2438881	CallExpression	"gen_smul_dual ( tmp , tmp2 )"		2435552	0					
ANR	2438882	Callee	gen_smul_dual		2435552	0					
ANR	2438883	Identifier	gen_smul_dual		2435552	0					
ANR	2438884	ArgumentList	tmp		2435552	1					
ANR	2438885	Argument	tmp		2435552	0					
ANR	2438886	Identifier	tmp		2435552	0					
ANR	2438887	Argument	tmp2		2435552	1					
ANR	2438888	Identifier	tmp2		2435552	0					
ANR	2438889	IfStatement	if ( op & 0x10 )		2435552	2					
ANR	2438890	Condition	op & 0x10	1071:20:20664:20672	2435552	0	True				
ANR	2438891	BitAndExpression	op & 0x10		2435552	0		&			
ANR	2438892	Identifier	op		2435552	0					
ANR	2438893	PrimaryExpression	0x10		2435552	1					
ANR	2438894	CompoundStatement		1069:31:20593:20593	2435552	1					
ANR	2438895	ExpressionStatement	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"	1073:20:20698:20729	2435552	0	True				
ANR	2438896	CallExpression	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2438897	Callee	tcg_gen_sub_i32		2435552	0					
ANR	2438898	Identifier	tcg_gen_sub_i32		2435552	0					
ANR	2438899	ArgumentList	tmp		2435552	1					
ANR	2438900	Argument	tmp		2435552	0					
ANR	2438901	Identifier	tmp		2435552	0					
ANR	2438902	Argument	tmp		2435552	1					
ANR	2438903	Identifier	tmp		2435552	0					
ANR	2438904	Argument	tmp2		2435552	2					
ANR	2438905	Identifier	tmp2		2435552	0					
ANR	2438906	ElseStatement	else		2435552	0					
ANR	2438907	CompoundStatement		1073:23:20673:20673	2435552	0					
ANR	2438908	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	1077:20:20778:20809	2435552	0	True				
ANR	2438909	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2438910	Callee	tcg_gen_add_i32		2435552	0					
ANR	2438911	Identifier	tcg_gen_add_i32		2435552	0					
ANR	2438912	ArgumentList	tmp		2435552	1					
ANR	2438913	Argument	tmp		2435552	0					
ANR	2438914	Identifier	tmp		2435552	0					
ANR	2438915	Argument	tmp		2435552	1					
ANR	2438916	Identifier	tmp		2435552	0					
ANR	2438917	Argument	tmp2		2435552	2					
ANR	2438918	Identifier	tmp2		2435552	0					
ANR	2438919	ExpressionStatement	dead_tmp ( tmp2 )	1081:16:20847:20861	2435552	3	True				
ANR	2438920	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2438921	Callee	dead_tmp		2435552	0					
ANR	2438922	Identifier	dead_tmp		2435552	0					
ANR	2438923	ArgumentList	tmp2		2435552	1					
ANR	2438924	Argument	tmp2		2435552	0					
ANR	2438925	Identifier	tmp2		2435552	0					
ANR	2438926	ExpressionStatement	tmp64 = tcg_temp_new_i64 ( )	1085:16:20910:20936	2435552	4	True				
ANR	2438927	AssignmentExpression	tmp64 = tcg_temp_new_i64 ( )		2435552	0		=			
ANR	2438928	Identifier	tmp64		2435552	0					
ANR	2438929	CallExpression	tcg_temp_new_i64 ( )		2435552	1					
ANR	2438930	Callee	tcg_temp_new_i64		2435552	0					
ANR	2438931	Identifier	tcg_temp_new_i64		2435552	0					
ANR	2438932	ArgumentList			2435552	1					
ANR	2438933	ExpressionStatement	"tcg_gen_ext_i32_i64 ( tmp64 , tmp )"	1087:16:20955:20986	2435552	5	True				
ANR	2438934	CallExpression	"tcg_gen_ext_i32_i64 ( tmp64 , tmp )"		2435552	0					
ANR	2438935	Callee	tcg_gen_ext_i32_i64		2435552	0					
ANR	2438936	Identifier	tcg_gen_ext_i32_i64		2435552	0					
ANR	2438937	ArgumentList	tmp64		2435552	1					
ANR	2438938	Argument	tmp64		2435552	0					
ANR	2438939	Identifier	tmp64		2435552	0					
ANR	2438940	Argument	tmp		2435552	1					
ANR	2438941	Identifier	tmp		2435552	0					
ANR	2438942	ExpressionStatement	dead_tmp ( tmp )	1089:16:21005:21018	2435552	6	True				
ANR	2438943	CallExpression	dead_tmp ( tmp )		2435552	0					
ANR	2438944	Callee	dead_tmp		2435552	0					
ANR	2438945	Identifier	dead_tmp		2435552	0					
ANR	2438946	ArgumentList	tmp		2435552	1					
ANR	2438947	Argument	tmp		2435552	0					
ANR	2438948	Identifier	tmp		2435552	0					
ANR	2438949	ExpressionStatement	"gen_addq ( s , tmp64 , rs , rd )"	1091:16:21037:21063	2435552	7	True				
ANR	2438950	CallExpression	"gen_addq ( s , tmp64 , rs , rd )"		2435552	0					
ANR	2438951	Callee	gen_addq		2435552	0					
ANR	2438952	Identifier	gen_addq		2435552	0					
ANR	2438953	ArgumentList	s		2435552	1					
ANR	2438954	Argument	s		2435552	0					
ANR	2438955	Identifier	s		2435552	0					
ANR	2438956	Argument	tmp64		2435552	1					
ANR	2438957	Identifier	tmp64		2435552	0					
ANR	2438958	Argument	rs		2435552	2					
ANR	2438959	Identifier	rs		2435552	0					
ANR	2438960	Argument	rd		2435552	3					
ANR	2438961	Identifier	rd		2435552	0					
ANR	2438962	ExpressionStatement	"gen_storeq_reg ( s , rs , rd , tmp64 )"	1093:16:21082:21114	2435552	8	True				
ANR	2438963	CallExpression	"gen_storeq_reg ( s , rs , rd , tmp64 )"		2435552	0					
ANR	2438964	Callee	gen_storeq_reg		2435552	0					
ANR	2438965	Identifier	gen_storeq_reg		2435552	0					
ANR	2438966	ArgumentList	s		2435552	1					
ANR	2438967	Argument	s		2435552	0					
ANR	2438968	Identifier	s		2435552	0					
ANR	2438969	Argument	rs		2435552	1					
ANR	2438970	Identifier	rs		2435552	0					
ANR	2438971	Argument	rd		2435552	2					
ANR	2438972	Identifier	rd		2435552	0					
ANR	2438973	Argument	tmp64		2435552	3					
ANR	2438974	Identifier	tmp64		2435552	0					
ANR	2438975	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	1095:16:21133:21157	2435552	9	True				
ANR	2438976	CallExpression	tcg_temp_free_i64 ( tmp64 )		2435552	0					
ANR	2438977	Callee	tcg_temp_free_i64		2435552	0					
ANR	2438978	Identifier	tcg_temp_free_i64		2435552	0					
ANR	2438979	ArgumentList	tmp64		2435552	1					
ANR	2438980	Argument	tmp64		2435552	0					
ANR	2438981	Identifier	tmp64		2435552	0					
ANR	2438982	ElseStatement	else		2435552	0					
ANR	2438983	CompoundStatement		1095:19:21097:21097	2435552	0					
ANR	2438984	IfStatement	if ( op & 0x20 )		2435552	0					
ANR	2438985	Condition	op & 0x20	1099:20:21202:21210	2435552	0	True				
ANR	2438986	BitAndExpression	op & 0x20		2435552	0		&			
ANR	2438987	Identifier	op		2435552	0					
ANR	2438988	PrimaryExpression	0x20		2435552	1					
ANR	2438989	CompoundStatement		1097:31:21131:21131	2435552	1					
ANR	2438990	ExpressionStatement	"tmp64 = gen_mulu_i64_i32 ( tmp , tmp2 )"	1103:20:21289:21324	2435552	0	True				
ANR	2438991	AssignmentExpression	"tmp64 = gen_mulu_i64_i32 ( tmp , tmp2 )"		2435552	0		=			
ANR	2438992	Identifier	tmp64		2435552	0					
ANR	2438993	CallExpression	"gen_mulu_i64_i32 ( tmp , tmp2 )"		2435552	1					
ANR	2438994	Callee	gen_mulu_i64_i32		2435552	0					
ANR	2438995	Identifier	gen_mulu_i64_i32		2435552	0					
ANR	2438996	ArgumentList	tmp		2435552	1					
ANR	2438997	Argument	tmp		2435552	0					
ANR	2438998	Identifier	tmp		2435552	0					
ANR	2438999	Argument	tmp2		2435552	1					
ANR	2439000	Identifier	tmp2		2435552	0					
ANR	2439001	ElseStatement	else		2435552	0					
ANR	2439002	CompoundStatement		1103:23:21268:21268	2435552	0					
ANR	2439003	IfStatement	if ( op & 8 )		2435552	0					
ANR	2439004	Condition	op & 8	1107:24:21377:21382	2435552	0	True				
ANR	2439005	BitAndExpression	op & 8		2435552	0		&			
ANR	2439006	Identifier	op		2435552	0					
ANR	2439007	PrimaryExpression	8		2435552	1					
ANR	2439008	CompoundStatement		1105:32:21303:21303	2435552	1					
ANR	2439009	ExpressionStatement	"gen_mulxy ( tmp , tmp2 , op & 2 , op & 1 )"	1111:24:21451:21487	2435552	0	True				
ANR	2439010	CallExpression	"gen_mulxy ( tmp , tmp2 , op & 2 , op & 1 )"		2435552	0					
ANR	2439011	Callee	gen_mulxy		2435552	0					
ANR	2439012	Identifier	gen_mulxy		2435552	0					
ANR	2439013	ArgumentList	tmp		2435552	1					
ANR	2439014	Argument	tmp		2435552	0					
ANR	2439015	Identifier	tmp		2435552	0					
ANR	2439016	Argument	tmp2		2435552	1					
ANR	2439017	Identifier	tmp2		2435552	0					
ANR	2439018	Argument	op & 2		2435552	2					
ANR	2439019	BitAndExpression	op & 2		2435552	0		&			
ANR	2439020	Identifier	op		2435552	0					
ANR	2439021	PrimaryExpression	2		2435552	1					
ANR	2439022	Argument	op & 1		2435552	3					
ANR	2439023	BitAndExpression	op & 1		2435552	0		&			
ANR	2439024	Identifier	op		2435552	0					
ANR	2439025	PrimaryExpression	1		2435552	1					
ANR	2439026	ExpressionStatement	dead_tmp ( tmp2 )	1113:24:21514:21528	2435552	1	True				
ANR	2439027	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2439028	Callee	dead_tmp		2435552	0					
ANR	2439029	Identifier	dead_tmp		2435552	0					
ANR	2439030	ArgumentList	tmp2		2435552	1					
ANR	2439031	Argument	tmp2		2435552	0					
ANR	2439032	Identifier	tmp2		2435552	0					
ANR	2439033	ExpressionStatement	tmp64 = tcg_temp_new_i64 ( )	1115:24:21555:21581	2435552	2	True				
ANR	2439034	AssignmentExpression	tmp64 = tcg_temp_new_i64 ( )		2435552	0		=			
ANR	2439035	Identifier	tmp64		2435552	0					
ANR	2439036	CallExpression	tcg_temp_new_i64 ( )		2435552	1					
ANR	2439037	Callee	tcg_temp_new_i64		2435552	0					
ANR	2439038	Identifier	tcg_temp_new_i64		2435552	0					
ANR	2439039	ArgumentList			2435552	1					
ANR	2439040	ExpressionStatement	"tcg_gen_ext_i32_i64 ( tmp64 , tmp )"	1117:24:21608:21639	2435552	3	True				
ANR	2439041	CallExpression	"tcg_gen_ext_i32_i64 ( tmp64 , tmp )"		2435552	0					
ANR	2439042	Callee	tcg_gen_ext_i32_i64		2435552	0					
ANR	2439043	Identifier	tcg_gen_ext_i32_i64		2435552	0					
ANR	2439044	ArgumentList	tmp64		2435552	1					
ANR	2439045	Argument	tmp64		2435552	0					
ANR	2439046	Identifier	tmp64		2435552	0					
ANR	2439047	Argument	tmp		2435552	1					
ANR	2439048	Identifier	tmp		2435552	0					
ANR	2439049	ExpressionStatement	dead_tmp ( tmp )	1119:24:21666:21679	2435552	4	True				
ANR	2439050	CallExpression	dead_tmp ( tmp )		2435552	0					
ANR	2439051	Callee	dead_tmp		2435552	0					
ANR	2439052	Identifier	dead_tmp		2435552	0					
ANR	2439053	ArgumentList	tmp		2435552	1					
ANR	2439054	Argument	tmp		2435552	0					
ANR	2439055	Identifier	tmp		2435552	0					
ANR	2439056	ElseStatement	else		2435552	0					
ANR	2439057	CompoundStatement		1119:27:21627:21627	2435552	0					
ANR	2439058	ExpressionStatement	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"	1125:24:21791:21826	2435552	0	True				
ANR	2439059	AssignmentExpression	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"		2435552	0		=			
ANR	2439060	Identifier	tmp64		2435552	0					
ANR	2439061	CallExpression	"gen_muls_i64_i32 ( tmp , tmp2 )"		2435552	1					
ANR	2439062	Callee	gen_muls_i64_i32		2435552	0					
ANR	2439063	Identifier	gen_muls_i64_i32		2435552	0					
ANR	2439064	ArgumentList	tmp		2435552	1					
ANR	2439065	Argument	tmp		2435552	0					
ANR	2439066	Identifier	tmp		2435552	0					
ANR	2439067	Argument	tmp2		2435552	1					
ANR	2439068	Identifier	tmp2		2435552	0					
ANR	2439069	IfStatement	if ( op & 4 )		2435552	1					
ANR	2439070	Condition	op & 4	1131:20:21891:21896	2435552	0	True				
ANR	2439071	BitAndExpression	op & 4		2435552	0		&			
ANR	2439072	Identifier	op		2435552	0					
ANR	2439073	PrimaryExpression	4		2435552	1					
ANR	2439074	CompoundStatement		1129:28:21817:21817	2435552	1					
ANR	2439075	ExpressionStatement	"gen_addq_lo ( s , tmp64 , rs )"	1135:20:21955:21980	2435552	0	True				
ANR	2439076	CallExpression	"gen_addq_lo ( s , tmp64 , rs )"		2435552	0					
ANR	2439077	Callee	gen_addq_lo		2435552	0					
ANR	2439078	Identifier	gen_addq_lo		2435552	0					
ANR	2439079	ArgumentList	s		2435552	1					
ANR	2439080	Argument	s		2435552	0					
ANR	2439081	Identifier	s		2435552	0					
ANR	2439082	Argument	tmp64		2435552	1					
ANR	2439083	Identifier	tmp64		2435552	0					
ANR	2439084	Argument	rs		2435552	2					
ANR	2439085	Identifier	rs		2435552	0					
ANR	2439086	ExpressionStatement	"gen_addq_lo ( s , tmp64 , rd )"	1137:20:22003:22028	2435552	1	True				
ANR	2439087	CallExpression	"gen_addq_lo ( s , tmp64 , rd )"		2435552	0					
ANR	2439088	Callee	gen_addq_lo		2435552	0					
ANR	2439089	Identifier	gen_addq_lo		2435552	0					
ANR	2439090	ArgumentList	s		2435552	1					
ANR	2439091	Argument	s		2435552	0					
ANR	2439092	Identifier	s		2435552	0					
ANR	2439093	Argument	tmp64		2435552	1					
ANR	2439094	Identifier	tmp64		2435552	0					
ANR	2439095	Argument	rd		2435552	2					
ANR	2439096	Identifier	rd		2435552	0					
ANR	2439097	ElseStatement	else		2435552	0					
ANR	2439098	IfStatement	if ( op & 0x40 )		2435552	0					
ANR	2439099	Condition	op & 0x40	1139:27:22058:22066	2435552	0	True				
ANR	2439100	BitAndExpression	op & 0x40		2435552	0		&			
ANR	2439101	Identifier	op		2435552	0					
ANR	2439102	PrimaryExpression	0x40		2435552	1					
ANR	2439103	CompoundStatement		1137:38:21987:21987	2435552	1					
ANR	2439104	ExpressionStatement	"gen_addq ( s , tmp64 , rs , rd )"	1143:20:22139:22165	2435552	0	True				
ANR	2439105	CallExpression	"gen_addq ( s , tmp64 , rs , rd )"		2435552	0					
ANR	2439106	Callee	gen_addq		2435552	0					
ANR	2439107	Identifier	gen_addq		2435552	0					
ANR	2439108	ArgumentList	s		2435552	1					
ANR	2439109	Argument	s		2435552	0					
ANR	2439110	Identifier	s		2435552	0					
ANR	2439111	Argument	tmp64		2435552	1					
ANR	2439112	Identifier	tmp64		2435552	0					
ANR	2439113	Argument	rs		2435552	2					
ANR	2439114	Identifier	rs		2435552	0					
ANR	2439115	Argument	rd		2435552	3					
ANR	2439116	Identifier	rd		2435552	0					
ANR	2439117	ExpressionStatement	"gen_storeq_reg ( s , rs , rd , tmp64 )"	1147:16:22203:22235	2435552	2	True				
ANR	2439118	CallExpression	"gen_storeq_reg ( s , rs , rd , tmp64 )"		2435552	0					
ANR	2439119	Callee	gen_storeq_reg		2435552	0					
ANR	2439120	Identifier	gen_storeq_reg		2435552	0					
ANR	2439121	ArgumentList	s		2435552	1					
ANR	2439122	Argument	s		2435552	0					
ANR	2439123	Identifier	s		2435552	0					
ANR	2439124	Argument	rs		2435552	1					
ANR	2439125	Identifier	rs		2435552	0					
ANR	2439126	Argument	rd		2435552	2					
ANR	2439127	Identifier	rd		2435552	0					
ANR	2439128	Argument	tmp64		2435552	3					
ANR	2439129	Identifier	tmp64		2435552	0					
ANR	2439130	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	1149:16:22254:22278	2435552	3	True				
ANR	2439131	CallExpression	tcg_temp_free_i64 ( tmp64 )		2435552	0					
ANR	2439132	Callee	tcg_temp_free_i64		2435552	0					
ANR	2439133	Identifier	tcg_temp_free_i64		2435552	0					
ANR	2439134	ArgumentList	tmp64		2435552	1					
ANR	2439135	Argument	tmp64		2435552	0					
ANR	2439136	Identifier	tmp64		2435552	0					
ANR	2439137	BreakStatement	break ;	1153:12:22308:22313	2435552	48	True				
ANR	2439138	BreakStatement	break ;	1157:8:22335:22340	2435552	16	True				
ANR	2439139	Label	case 6 :	1159:4:22347:22353	2435552	17	True				
ANR	2439140	Label	case 7 :	1159:12:22355:22361	2435552	18	True				
ANR	2439141	Label	case 14 :	1159:20:22363:22370	2435552	19	True				
ANR	2439142	Label	case 15 :	1159:29:22372:22379	2435552	20	True				
ANR	2439143	IfStatement	if ( ( ( insn >> 24 ) & 3 ) == 3 )		2435552	21					
ANR	2439144	Condition	( ( insn >> 24 ) & 3 ) == 3	1163:12:22423:22445	2435552	0	True				
ANR	2439145	EqualityExpression	( ( insn >> 24 ) & 3 ) == 3		2435552	0		==			
ANR	2439146	BitAndExpression	( insn >> 24 ) & 3		2435552	0		&			
ANR	2439147	ShiftExpression	insn >> 24		2435552	0		>>			
ANR	2439148	Identifier	insn		2435552	0					
ANR	2439149	PrimaryExpression	24		2435552	1					
ANR	2439150	PrimaryExpression	3		2435552	1					
ANR	2439151	PrimaryExpression	3		2435552	1					
ANR	2439152	CompoundStatement		1161:37:22366:22366	2435552	1					
ANR	2439153	ExpressionStatement	insn = ( insn & 0xe2ffffff ) | ( ( insn & ( 1 << 28 ) ) >> 4 )	1167:12:22527:22581	2435552	0	True				
ANR	2439154	AssignmentExpression	insn = ( insn & 0xe2ffffff ) | ( ( insn & ( 1 << 28 ) ) >> 4 )		2435552	0		=			
ANR	2439155	Identifier	insn		2435552	0					
ANR	2439156	InclusiveOrExpression	( insn & 0xe2ffffff ) | ( ( insn & ( 1 << 28 ) ) >> 4 )		2435552	1		|			
ANR	2439157	BitAndExpression	insn & 0xe2ffffff		2435552	0		&			
ANR	2439158	Identifier	insn		2435552	0					
ANR	2439159	PrimaryExpression	0xe2ffffff		2435552	1					
ANR	2439160	ShiftExpression	( insn & ( 1 << 28 ) ) >> 4		2435552	1		>>			
ANR	2439161	BitAndExpression	insn & ( 1 << 28 )		2435552	0		&			
ANR	2439162	Identifier	insn		2435552	0					
ANR	2439163	ShiftExpression	1 << 28		2435552	1		<<			
ANR	2439164	PrimaryExpression	1		2435552	0					
ANR	2439165	PrimaryExpression	28		2435552	1					
ANR	2439166	PrimaryExpression	4		2435552	1					
ANR	2439167	IfStatement	"if ( disas_neon_data_insn ( env , s , insn ) )"		2435552	1					
ANR	2439168	Condition	"disas_neon_data_insn ( env , s , insn )"	1169:16:22600:22633	2435552	0	True				
ANR	2439169	CallExpression	"disas_neon_data_insn ( env , s , insn )"		2435552	0					
ANR	2439170	Callee	disas_neon_data_insn		2435552	0					
ANR	2439171	Identifier	disas_neon_data_insn		2435552	0					
ANR	2439172	ArgumentList	env		2435552	1					
ANR	2439173	Argument	env		2435552	0					
ANR	2439174	Identifier	env		2435552	0					
ANR	2439175	Argument	s		2435552	1					
ANR	2439176	Identifier	s		2435552	0					
ANR	2439177	Argument	insn		2435552	2					
ANR	2439178	Identifier	insn		2435552	0					
ANR	2439179	GotoStatement	goto illegal_op ;	1171:16:22653:22668	2435552	1	True				
ANR	2439180	Identifier	illegal_op		2435552	0					
ANR	2439181	ElseStatement	else		2435552	0					
ANR	2439182	CompoundStatement		1171:15:22604:22604	2435552	0					
ANR	2439183	IfStatement	if ( insn & ( 1 << 28 ) )		2435552	0					
ANR	2439184	Condition	insn & ( 1 << 28 )	1175:16:22705:22720	2435552	0	True				
ANR	2439185	BitAndExpression	insn & ( 1 << 28 )		2435552	0		&			
ANR	2439186	Identifier	insn		2435552	0					
ANR	2439187	ShiftExpression	1 << 28		2435552	1		<<			
ANR	2439188	PrimaryExpression	1		2435552	0					
ANR	2439189	PrimaryExpression	28		2435552	1					
ANR	2439190	GotoStatement	goto illegal_op ;	1177:16:22740:22755	2435552	1	True				
ANR	2439191	Identifier	illegal_op		2435552	0					
ANR	2439192	IfStatement	"if ( disas_coproc_insn ( env , s , insn ) )"		2435552	1					
ANR	2439193	Condition	"disas_coproc_insn ( env , s , insn )"	1179:16:22774:22805	2435552	0	True				
ANR	2439194	CallExpression	"disas_coproc_insn ( env , s , insn )"		2435552	0					
ANR	2439195	Callee	disas_coproc_insn		2435552	0					
ANR	2439196	Identifier	disas_coproc_insn		2435552	0					
ANR	2439197	ArgumentList	env		2435552	1					
ANR	2439198	Argument	env		2435552	0					
ANR	2439199	Identifier	env		2435552	0					
ANR	2439200	Argument	s		2435552	1					
ANR	2439201	Identifier	s		2435552	0					
ANR	2439202	Argument	insn		2435552	2					
ANR	2439203	Identifier	insn		2435552	0					
ANR	2439204	GotoStatement	goto illegal_op ;	1181:16:22825:22840	2435552	1	True				
ANR	2439205	Identifier	illegal_op		2435552	0					
ANR	2439206	BreakStatement	break ;	1185:8:22862:22867	2435552	22	True				
ANR	2439207	Label	case 8 :	1187:4:22874:22880	2435552	23	True				
ANR	2439208	Label	case 9 :	1187:12:22882:22888	2435552	24	True				
ANR	2439209	Label	case 10 :	1187:20:22890:22897	2435552	25	True				
ANR	2439210	Label	case 11 :	1187:29:22899:22906	2435552	26	True				
ANR	2439211	IfStatement	if ( insn & ( 1 << 15 ) )		2435552	27					
ANR	2439212	Condition	insn & ( 1 << 15 )	1189:12:22921:22936	2435552	0	True				
ANR	2439213	BitAndExpression	insn & ( 1 << 15 )		2435552	0		&			
ANR	2439214	Identifier	insn		2435552	0					
ANR	2439215	ShiftExpression	1 << 15		2435552	1		<<			
ANR	2439216	PrimaryExpression	1		2435552	0					
ANR	2439217	PrimaryExpression	15		2435552	1					
ANR	2439218	CompoundStatement		1187:30:22857:22857	2435552	1					
ANR	2439219	IfStatement	if ( insn & 0x5000 )		2435552	0					
ANR	2439220	Condition	insn & 0x5000	1193:16:23002:23014	2435552	0	True				
ANR	2439221	BitAndExpression	insn & 0x5000		2435552	0		&			
ANR	2439222	Identifier	insn		2435552	0					
ANR	2439223	PrimaryExpression	0x5000		2435552	1					
ANR	2439224	CompoundStatement		1191:31:22935:22935	2435552	1					
ANR	2439225	ExpressionStatement	offset = ( ( int32_t ) insn << 5 ) >> 9 & ~ ( int32_t ) 0xfff	1199:16:23144:23196	2435552	0	True				
ANR	2439226	AssignmentExpression	offset = ( ( int32_t ) insn << 5 ) >> 9 & ~ ( int32_t ) 0xfff		2435552	0		=			
ANR	2439227	Identifier	offset		2435552	0					
ANR	2439228	BitAndExpression	( ( int32_t ) insn << 5 ) >> 9 & ~ ( int32_t ) 0xfff		2435552	1		&			
ANR	2439229	ShiftExpression	( ( int32_t ) insn << 5 ) >> 9		2435552	0		>>			
ANR	2439230	ShiftExpression	( int32_t ) insn << 5		2435552	0		<<			
ANR	2439231	CastExpression	( int32_t ) insn		2435552	0					
ANR	2439232	CastTarget	int32_t		2435552	0					
ANR	2439233	Identifier	insn		2435552	1					
ANR	2439234	PrimaryExpression	5		2435552	1					
ANR	2439235	PrimaryExpression	9		2435552	1					
ANR	2439236	UnaryOperationExpression	~ ( int32_t ) 0xfff		2435552	1					
ANR	2439237	UnaryOperator	~		2435552	0					
ANR	2439238	CastExpression	( int32_t ) 0xfff		2435552	1					
ANR	2439239	CastTarget	int32_t		2435552	0					
ANR	2439240	PrimaryExpression	0xfff		2435552	1					
ANR	2439241	ExpressionStatement	offset |= ( insn & 0x7ff ) << 1	1203:16:23266:23295	2435552	1	True				
ANR	2439242	AssignmentExpression	offset |= ( insn & 0x7ff ) << 1		2435552	0		|=			
ANR	2439243	Identifier	offset		2435552	0					
ANR	2439244	ShiftExpression	( insn & 0x7ff ) << 1		2435552	1		<<			
ANR	2439245	BitAndExpression	insn & 0x7ff		2435552	0		&			
ANR	2439246	Identifier	insn		2435552	0					
ANR	2439247	PrimaryExpression	0x7ff		2435552	1					
ANR	2439248	PrimaryExpression	1		2435552	1					
ANR	2439249	ExpressionStatement	offset ^= ( ( ~insn ) & ( 1 << 13 ) ) << 10	1211:16:23502:23539	2435552	2	True				
ANR	2439250	AssignmentExpression	offset ^= ( ( ~insn ) & ( 1 << 13 ) ) << 10		2435552	0		^=			
ANR	2439251	Identifier	offset		2435552	0					
ANR	2439252	ShiftExpression	( ( ~insn ) & ( 1 << 13 ) ) << 10		2435552	1		<<			
ANR	2439253	CastExpression	( ~insn ) & ( 1 << 13 )		2435552	0					
ANR	2439254	CastTarget	~insn		2435552	0					
ANR	2439255	UnaryOperationExpression	& ( 1 << 13 )		2435552	1					
ANR	2439256	UnaryOperator	&		2435552	0					
ANR	2439257	ShiftExpression	1 << 13		2435552	1		<<			
ANR	2439258	PrimaryExpression	1		2435552	0					
ANR	2439259	PrimaryExpression	13		2435552	1					
ANR	2439260	PrimaryExpression	10		2435552	1					
ANR	2439261	ExpressionStatement	offset ^= ( ( ~insn ) & ( 1 << 11 ) ) << 11	1213:16:23558:23595	2435552	3	True				
ANR	2439262	AssignmentExpression	offset ^= ( ( ~insn ) & ( 1 << 11 ) ) << 11		2435552	0		^=			
ANR	2439263	Identifier	offset		2435552	0					
ANR	2439264	ShiftExpression	( ( ~insn ) & ( 1 << 11 ) ) << 11		2435552	1		<<			
ANR	2439265	CastExpression	( ~insn ) & ( 1 << 11 )		2435552	0					
ANR	2439266	CastTarget	~insn		2435552	0					
ANR	2439267	UnaryOperationExpression	& ( 1 << 11 )		2435552	1					
ANR	2439268	UnaryOperator	&		2435552	0					
ANR	2439269	ShiftExpression	1 << 11		2435552	1		<<			
ANR	2439270	PrimaryExpression	1		2435552	0					
ANR	2439271	PrimaryExpression	11		2435552	1					
ANR	2439272	PrimaryExpression	11		2435552	1					
ANR	2439273	IfStatement	if ( insn & ( 1 << 14 ) )		2435552	4					
ANR	2439274	Condition	insn & ( 1 << 14 )	1217:20:23620:23635	2435552	0	True				
ANR	2439275	BitAndExpression	insn & ( 1 << 14 )		2435552	0		&			
ANR	2439276	Identifier	insn		2435552	0					
ANR	2439277	ShiftExpression	1 << 14		2435552	1		<<			
ANR	2439278	PrimaryExpression	1		2435552	0					
ANR	2439279	PrimaryExpression	14		2435552	1					
ANR	2439280	CompoundStatement		1215:38:23556:23556	2435552	1					
ANR	2439281	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ 14 ] , s -> pc | 1 )"	1221:20:23706:23744	2435552	0	True				
ANR	2439282	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ 14 ] , s -> pc | 1 )"		2435552	0					
ANR	2439283	Callee	tcg_gen_movi_i32		2435552	0					
ANR	2439284	Identifier	tcg_gen_movi_i32		2435552	0					
ANR	2439285	ArgumentList	cpu_R [ 14 ]		2435552	1					
ANR	2439286	Argument	cpu_R [ 14 ]		2435552	0					
ANR	2439287	ArrayIndexing	cpu_R [ 14 ]		2435552	0					
ANR	2439288	Identifier	cpu_R		2435552	0					
ANR	2439289	PrimaryExpression	14		2435552	1					
ANR	2439290	Argument	s -> pc | 1		2435552	1					
ANR	2439291	InclusiveOrExpression	s -> pc | 1		2435552	0		|			
ANR	2439292	PtrMemberAccess	s -> pc		2435552	0					
ANR	2439293	Identifier	s		2435552	0					
ANR	2439294	Identifier	pc		2435552	1					
ANR	2439295	PrimaryExpression	1		2435552	1					
ANR	2439296	ExpressionStatement	offset += s -> pc	1227:16:23784:23799	2435552	5	True				
ANR	2439297	AssignmentExpression	offset += s -> pc		2435552	0		+=			
ANR	2439298	Identifier	offset		2435552	0					
ANR	2439299	PtrMemberAccess	s -> pc		2435552	1					
ANR	2439300	Identifier	s		2435552	0					
ANR	2439301	Identifier	pc		2435552	1					
ANR	2439302	IfStatement	if ( insn & ( 1 << 12 ) )		2435552	6					
ANR	2439303	Condition	insn & ( 1 << 12 )	1229:20:23822:23837	2435552	0	True				
ANR	2439304	BitAndExpression	insn & ( 1 << 12 )		2435552	0		&			
ANR	2439305	Identifier	insn		2435552	0					
ANR	2439306	ShiftExpression	1 << 12		2435552	1		<<			
ANR	2439307	PrimaryExpression	1		2435552	0					
ANR	2439308	PrimaryExpression	12		2435552	1					
ANR	2439309	CompoundStatement		1227:38:23758:23758	2435552	1					
ANR	2439310	ExpressionStatement	"gen_jmp ( s , offset )"	1233:20:23895:23913	2435552	0	True				
ANR	2439311	CallExpression	"gen_jmp ( s , offset )"		2435552	0					
ANR	2439312	Callee	gen_jmp		2435552	0					
ANR	2439313	Identifier	gen_jmp		2435552	0					
ANR	2439314	ArgumentList	s		2435552	1					
ANR	2439315	Argument	s		2435552	0					
ANR	2439316	Identifier	s		2435552	0					
ANR	2439317	Argument	offset		2435552	1					
ANR	2439318	Identifier	offset		2435552	0					
ANR	2439319	ElseStatement	else		2435552	0					
ANR	2439320	CompoundStatement		1233:23:23857:23857	2435552	0					
ANR	2439321	ExpressionStatement	offset &= ~ ( uint32_t ) 2	1239:20:23993:24015	2435552	0	True				
ANR	2439322	AssignmentExpression	offset &= ~ ( uint32_t ) 2		2435552	0		&=			
ANR	2439323	Identifier	offset		2435552	0					
ANR	2439324	UnaryOperationExpression	~ ( uint32_t ) 2		2435552	1					
ANR	2439325	UnaryOperator	~		2435552	0					
ANR	2439326	CastExpression	( uint32_t ) 2		2435552	1					
ANR	2439327	CastTarget	uint32_t		2435552	0					
ANR	2439328	PrimaryExpression	2		2435552	1					
ANR	2439329	ExpressionStatement	"gen_bx_im ( s , offset )"	1241:20:24038:24058	2435552	1	True				
ANR	2439330	CallExpression	"gen_bx_im ( s , offset )"		2435552	0					
ANR	2439331	Callee	gen_bx_im		2435552	0					
ANR	2439332	Identifier	gen_bx_im		2435552	0					
ANR	2439333	ArgumentList	s		2435552	1					
ANR	2439334	Argument	s		2435552	0					
ANR	2439335	Identifier	s		2435552	0					
ANR	2439336	Argument	offset		2435552	1					
ANR	2439337	Identifier	offset		2435552	0					
ANR	2439338	ElseStatement	else		2435552	0					
ANR	2439339	IfStatement	if ( ( ( insn >> 23 ) & 7 ) == 7 )		2435552	0					
ANR	2439340	Condition	( ( insn >> 23 ) & 7 ) == 7	1245:23:24103:24125	2435552	0	True				
ANR	2439341	EqualityExpression	( ( insn >> 23 ) & 7 ) == 7		2435552	0		==			
ANR	2439342	BitAndExpression	( insn >> 23 ) & 7		2435552	0		&			
ANR	2439343	ShiftExpression	insn >> 23		2435552	0		>>			
ANR	2439344	Identifier	insn		2435552	0					
ANR	2439345	PrimaryExpression	23		2435552	1					
ANR	2439346	PrimaryExpression	7		2435552	1					
ANR	2439347	PrimaryExpression	7		2435552	1					
ANR	2439348	CompoundStatement		1243:48:24046:24046	2435552	1					
ANR	2439349	IfStatement	if ( insn & ( 1 << 13 ) )		2435552	0					
ANR	2439350	Condition	insn & ( 1 << 13 )	1249:20:24187:24202	2435552	0	True				
ANR	2439351	BitAndExpression	insn & ( 1 << 13 )		2435552	0		&			
ANR	2439352	Identifier	insn		2435552	0					
ANR	2439353	ShiftExpression	1 << 13		2435552	1		<<			
ANR	2439354	PrimaryExpression	1		2435552	0					
ANR	2439355	PrimaryExpression	13		2435552	1					
ANR	2439356	GotoStatement	goto illegal_op ;	1251:20:24226:24241	2435552	1	True				
ANR	2439357	Identifier	illegal_op		2435552	0					
ANR	2439358	IfStatement	if ( insn & ( 1 << 26 ) )		2435552	1					
ANR	2439359	Condition	insn & ( 1 << 26 )	1255:20:24266:24281	2435552	0	True				
ANR	2439360	BitAndExpression	insn & ( 1 << 26 )		2435552	0		&			
ANR	2439361	Identifier	insn		2435552	0					
ANR	2439362	ShiftExpression	1 << 26		2435552	1		<<			
ANR	2439363	PrimaryExpression	1		2435552	0					
ANR	2439364	PrimaryExpression	26		2435552	1					
ANR	2439365	CompoundStatement		1253:38:24202:24202	2435552	1					
ANR	2439366	GotoStatement	goto illegal_op ;	1259:20:24360:24375	2435552	0	True				
ANR	2439367	Identifier	illegal_op		2435552	0					
ANR	2439368	ElseStatement	else		2435552	0					
ANR	2439369	CompoundStatement		1259:23:24343:24343	2435552	0					
ANR	2439370	ExpressionStatement	op = ( insn >> 20 ) & 7	1263:20:24448:24469	2435552	0	True				
ANR	2439371	AssignmentExpression	op = ( insn >> 20 ) & 7		2435552	0		=			
ANR	2439372	Identifier	op		2435552	0					
ANR	2439373	BitAndExpression	( insn >> 20 ) & 7		2435552	1		&			
ANR	2439374	ShiftExpression	insn >> 20		2435552	0		>>			
ANR	2439375	Identifier	insn		2435552	0					
ANR	2439376	PrimaryExpression	20		2435552	1					
ANR	2439377	PrimaryExpression	7		2435552	1					
ANR	2439378	SwitchStatement	switch ( op )		2435552	1					
ANR	2439379	Condition	op	1265:28:24500:24501	2435552	0	True				
ANR	2439380	Identifier	op		2435552	0					
ANR	2439381	CompoundStatement		1263:32:24422:24422	2435552	1					
ANR	2439382	Label	case 0 :	1267:20:24527:24533	2435552	0	True				
ANR	2439383	IfStatement	if ( IS_M ( env ) )		2435552	1					
ANR	2439384	Condition	IS_M ( env )	1269:28:24581:24589	2435552	0	True				
ANR	2439385	CallExpression	IS_M ( env )		2435552	0					
ANR	2439386	Callee	IS_M		2435552	0					
ANR	2439387	Identifier	IS_M		2435552	0					
ANR	2439388	ArgumentList	env		2435552	1					
ANR	2439389	Argument	env		2435552	0					
ANR	2439390	Identifier	env		2435552	0					
ANR	2439391	CompoundStatement		1267:39:24510:24510	2435552	1					
ANR	2439392	ExpressionStatement	"tmp = load_reg ( s , rn )"	1271:28:24623:24644	2435552	0	True				
ANR	2439393	AssignmentExpression	"tmp = load_reg ( s , rn )"		2435552	0		=			
ANR	2439394	Identifier	tmp		2435552	0					
ANR	2439395	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2439396	Callee	load_reg		2435552	0					
ANR	2439397	Identifier	load_reg		2435552	0					
ANR	2439398	ArgumentList	s		2435552	1					
ANR	2439399	Argument	s		2435552	0					
ANR	2439400	Identifier	s		2435552	0					
ANR	2439401	Argument	rn		2435552	1					
ANR	2439402	Identifier	rn		2435552	0					
ANR	2439403	ExpressionStatement	addr = tcg_const_i32 ( insn & 0xff )	1273:28:24675:24708	2435552	1	True				
ANR	2439404	AssignmentExpression	addr = tcg_const_i32 ( insn & 0xff )		2435552	0		=			
ANR	2439405	Identifier	addr		2435552	0					
ANR	2439406	CallExpression	tcg_const_i32 ( insn & 0xff )		2435552	1					
ANR	2439407	Callee	tcg_const_i32		2435552	0					
ANR	2439408	Identifier	tcg_const_i32		2435552	0					
ANR	2439409	ArgumentList	insn & 0xff		2435552	1					
ANR	2439410	Argument	insn & 0xff		2435552	0					
ANR	2439411	BitAndExpression	insn & 0xff		2435552	0		&			
ANR	2439412	Identifier	insn		2435552	0					
ANR	2439413	PrimaryExpression	0xff		2435552	1					
ANR	2439414	ExpressionStatement	"gen_helper_v7m_msr ( cpu_env , addr , tmp )"	1275:28:24739:24777	2435552	2	True				
ANR	2439415	CallExpression	"gen_helper_v7m_msr ( cpu_env , addr , tmp )"		2435552	0					
ANR	2439416	Callee	gen_helper_v7m_msr		2435552	0					
ANR	2439417	Identifier	gen_helper_v7m_msr		2435552	0					
ANR	2439418	ArgumentList	cpu_env		2435552	1					
ANR	2439419	Argument	cpu_env		2435552	0					
ANR	2439420	Identifier	cpu_env		2435552	0					
ANR	2439421	Argument	addr		2435552	1					
ANR	2439422	Identifier	addr		2435552	0					
ANR	2439423	Argument	tmp		2435552	2					
ANR	2439424	Identifier	tmp		2435552	0					
ANR	2439425	ExpressionStatement	tcg_temp_free_i32 ( addr )	1277:28:24808:24831	2435552	3	True				
ANR	2439426	CallExpression	tcg_temp_free_i32 ( addr )		2435552	0					
ANR	2439427	Callee	tcg_temp_free_i32		2435552	0					
ANR	2439428	Identifier	tcg_temp_free_i32		2435552	0					
ANR	2439429	ArgumentList	addr		2435552	1					
ANR	2439430	Argument	addr		2435552	0					
ANR	2439431	Identifier	addr		2435552	0					
ANR	2439432	ExpressionStatement	dead_tmp ( tmp )	1279:28:24862:24875	2435552	4	True				
ANR	2439433	CallExpression	dead_tmp ( tmp )		2435552	0					
ANR	2439434	Callee	dead_tmp		2435552	0					
ANR	2439435	Identifier	dead_tmp		2435552	0					
ANR	2439436	ArgumentList	tmp		2435552	1					
ANR	2439437	Argument	tmp		2435552	0					
ANR	2439438	Identifier	tmp		2435552	0					
ANR	2439439	ExpressionStatement	gen_lookup_tb ( s )	1281:28:24906:24922	2435552	5	True				
ANR	2439440	CallExpression	gen_lookup_tb ( s )		2435552	0					
ANR	2439441	Callee	gen_lookup_tb		2435552	0					
ANR	2439442	Identifier	gen_lookup_tb		2435552	0					
ANR	2439443	ArgumentList	s		2435552	1					
ANR	2439444	Argument	s		2435552	0					
ANR	2439445	Identifier	s		2435552	0					
ANR	2439446	BreakStatement	break ;	1283:28:24953:24958	2435552	6	True				
ANR	2439447	Label	case 1 :	1289:20:25052:25058	2435552	2	True				
ANR	2439448	IfStatement	if ( IS_M ( env ) )		2435552	3					
ANR	2439449	Condition	IS_M ( env )	1291:28:25106:25114	2435552	0	True				
ANR	2439450	CallExpression	IS_M ( env )		2435552	0					
ANR	2439451	Callee	IS_M		2435552	0					
ANR	2439452	Identifier	IS_M		2435552	0					
ANR	2439453	ArgumentList	env		2435552	1					
ANR	2439454	Argument	env		2435552	0					
ANR	2439455	Identifier	env		2435552	0					
ANR	2439456	GotoStatement	goto illegal_op ;	1293:28:25146:25161	2435552	1	True				
ANR	2439457	Identifier	illegal_op		2435552	0					
ANR	2439458	ExpressionStatement	"tmp = load_reg ( s , rn )"	1295:24:25188:25209	2435552	4	True				
ANR	2439459	AssignmentExpression	"tmp = load_reg ( s , rn )"		2435552	0		=			
ANR	2439460	Identifier	tmp		2435552	0					
ANR	2439461	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2439462	Callee	load_reg		2435552	0					
ANR	2439463	Identifier	load_reg		2435552	0					
ANR	2439464	ArgumentList	s		2435552	1					
ANR	2439465	Argument	s		2435552	0					
ANR	2439466	Identifier	s		2435552	0					
ANR	2439467	Argument	rn		2435552	1					
ANR	2439468	Identifier	rn		2435552	0					
ANR	2439469	IfStatement	"if ( gen_set_psr ( s , msr_mask ( env , s , ( insn >> 8 ) & 0xf , op == 1 ) , op == 1 , tmp ) )"		2435552	5					
ANR	2439470	Condition	"gen_set_psr ( s , msr_mask ( env , s , ( insn >> 8 ) & 0xf , op == 1 ) , op == 1 , tmp )"	1297:28:25240:25375	2435552	0	True				
ANR	2439471	CallExpression	"gen_set_psr ( s , msr_mask ( env , s , ( insn >> 8 ) & 0xf , op == 1 ) , op == 1 , tmp )"		2435552	0					
ANR	2439472	Callee	gen_set_psr		2435552	0					
ANR	2439473	Identifier	gen_set_psr		2435552	0					
ANR	2439474	ArgumentList	s		2435552	1					
ANR	2439475	Argument	s		2435552	0					
ANR	2439476	Identifier	s		2435552	0					
ANR	2439477	Argument	"msr_mask ( env , s , ( insn >> 8 ) & 0xf , op == 1 )"		2435552	1					
ANR	2439478	CallExpression	"msr_mask ( env , s , ( insn >> 8 ) & 0xf , op == 1 )"		2435552	0					
ANR	2439479	Callee	msr_mask		2435552	0					
ANR	2439480	Identifier	msr_mask		2435552	0					
ANR	2439481	ArgumentList	env		2435552	1					
ANR	2439482	Argument	env		2435552	0					
ANR	2439483	Identifier	env		2435552	0					
ANR	2439484	Argument	s		2435552	1					
ANR	2439485	Identifier	s		2435552	0					
ANR	2439486	Argument	( insn >> 8 ) & 0xf		2435552	2					
ANR	2439487	BitAndExpression	( insn >> 8 ) & 0xf		2435552	0		&			
ANR	2439488	ShiftExpression	insn >> 8		2435552	0		>>			
ANR	2439489	Identifier	insn		2435552	0					
ANR	2439490	PrimaryExpression	8		2435552	1					
ANR	2439491	PrimaryExpression	0xf		2435552	1					
ANR	2439492	Argument	op == 1		2435552	3					
ANR	2439493	EqualityExpression	op == 1		2435552	0		==			
ANR	2439494	Identifier	op		2435552	0					
ANR	2439495	PrimaryExpression	1		2435552	1					
ANR	2439496	Argument	op == 1		2435552	2					
ANR	2439497	EqualityExpression	op == 1		2435552	0		==			
ANR	2439498	Identifier	op		2435552	0					
ANR	2439499	PrimaryExpression	1		2435552	1					
ANR	2439500	Argument	tmp		2435552	3					
ANR	2439501	Identifier	tmp		2435552	0					
ANR	2439502	GotoStatement	goto illegal_op ;	1303:28:25407:25422	2435552	1	True				
ANR	2439503	Identifier	illegal_op		2435552	0					
ANR	2439504	BreakStatement	break ;	1305:24:25449:25454	2435552	6	True				
ANR	2439505	Label	case 2 :	1307:20:25477:25483	2435552	7	True				
ANR	2439506	IfStatement	if ( ( ( insn >> 8 ) & 7 ) == 0 )		2435552	8					
ANR	2439507	Condition	( ( insn >> 8 ) & 7 ) == 0	1309:28:25536:25557	2435552	0	True				
ANR	2439508	EqualityExpression	( ( insn >> 8 ) & 7 ) == 0		2435552	0		==			
ANR	2439509	BitAndExpression	( insn >> 8 ) & 7		2435552	0		&			
ANR	2439510	ShiftExpression	insn >> 8		2435552	0		>>			
ANR	2439511	Identifier	insn		2435552	0					
ANR	2439512	PrimaryExpression	8		2435552	1					
ANR	2439513	PrimaryExpression	7		2435552	1					
ANR	2439514	PrimaryExpression	0		2435552	1					
ANR	2439515	CompoundStatement		1307:52:25478:25478	2435552	1					
ANR	2439516	ExpressionStatement	"gen_nop_hint ( s , insn & 0xff )"	1311:28:25591:25619	2435552	0	True				
ANR	2439517	CallExpression	"gen_nop_hint ( s , insn & 0xff )"		2435552	0					
ANR	2439518	Callee	gen_nop_hint		2435552	0					
ANR	2439519	Identifier	gen_nop_hint		2435552	0					
ANR	2439520	ArgumentList	s		2435552	1					
ANR	2439521	Argument	s		2435552	0					
ANR	2439522	Identifier	s		2435552	0					
ANR	2439523	Argument	insn & 0xff		2435552	1					
ANR	2439524	BitAndExpression	insn & 0xff		2435552	0		&			
ANR	2439525	Identifier	insn		2435552	0					
ANR	2439526	PrimaryExpression	0xff		2435552	1					
ANR	2439527	IfStatement	if ( IS_USER ( s ) )		2435552	9					
ANR	2439528	Condition	IS_USER ( s )	1317:28:25742:25751	2435552	0	True				
ANR	2439529	CallExpression	IS_USER ( s )		2435552	0					
ANR	2439530	Callee	IS_USER		2435552	0					
ANR	2439531	Identifier	IS_USER		2435552	0					
ANR	2439532	ArgumentList	s		2435552	1					
ANR	2439533	Argument	s		2435552	0					
ANR	2439534	Identifier	s		2435552	0					
ANR	2439535	BreakStatement	break ;	1319:28:25783:25788	2435552	1	True				
ANR	2439536	ExpressionStatement	offset = 0	1321:24:25815:25825	2435552	10	True				
ANR	2439537	AssignmentExpression	offset = 0		2435552	0		=			
ANR	2439538	Identifier	offset		2435552	0					
ANR	2439539	PrimaryExpression	0		2435552	1					
ANR	2439540	ExpressionStatement	imm = 0	1323:24:25852:25859	2435552	11	True				
ANR	2439541	AssignmentExpression	imm = 0		2435552	0		=			
ANR	2439542	Identifier	imm		2435552	0					
ANR	2439543	PrimaryExpression	0		2435552	1					
ANR	2439544	IfStatement	if ( insn & ( 1 << 10 ) )		2435552	12					
ANR	2439545	Condition	insn & ( 1 << 10 )	1325:28:25890:25905	2435552	0	True				
ANR	2439546	BitAndExpression	insn & ( 1 << 10 )		2435552	0		&			
ANR	2439547	Identifier	insn		2435552	0					
ANR	2439548	ShiftExpression	1 << 10		2435552	1		<<			
ANR	2439549	PrimaryExpression	1		2435552	0					
ANR	2439550	PrimaryExpression	10		2435552	1					
ANR	2439551	CompoundStatement		1323:46:25826:25826	2435552	1					
ANR	2439552	IfStatement	if ( insn & ( 1 << 7 ) )		2435552	0					
ANR	2439553	Condition	insn & ( 1 << 7 )	1327:32:25943:25957	2435552	0	True				
ANR	2439554	BitAndExpression	insn & ( 1 << 7 )		2435552	0		&			
ANR	2439555	Identifier	insn		2435552	0					
ANR	2439556	ShiftExpression	1 << 7		2435552	1		<<			
ANR	2439557	PrimaryExpression	1		2435552	0					
ANR	2439558	PrimaryExpression	7		2435552	1					
ANR	2439559	ExpressionStatement	offset |= CPSR_A	1329:32:25993:26009	2435552	1	True				
ANR	2439560	AssignmentExpression	offset |= CPSR_A		2435552	0		|=			
ANR	2439561	Identifier	offset		2435552	0					
ANR	2439562	Identifier	CPSR_A		2435552	1					
ANR	2439563	IfStatement	if ( insn & ( 1 << 6 ) )		2435552	1					
ANR	2439564	Condition	insn & ( 1 << 6 )	1331:32:26044:26058	2435552	0	True				
ANR	2439565	BitAndExpression	insn & ( 1 << 6 )		2435552	0		&			
ANR	2439566	Identifier	insn		2435552	0					
ANR	2439567	ShiftExpression	1 << 6		2435552	1		<<			
ANR	2439568	PrimaryExpression	1		2435552	0					
ANR	2439569	PrimaryExpression	6		2435552	1					
ANR	2439570	ExpressionStatement	offset |= CPSR_I	1333:32:26094:26110	2435552	1	True				
ANR	2439571	AssignmentExpression	offset |= CPSR_I		2435552	0		|=			
ANR	2439572	Identifier	offset		2435552	0					
ANR	2439573	Identifier	CPSR_I		2435552	1					
ANR	2439574	IfStatement	if ( insn & ( 1 << 5 ) )		2435552	2					
ANR	2439575	Condition	insn & ( 1 << 5 )	1335:32:26145:26159	2435552	0	True				
ANR	2439576	BitAndExpression	insn & ( 1 << 5 )		2435552	0		&			
ANR	2439577	Identifier	insn		2435552	0					
ANR	2439578	ShiftExpression	1 << 5		2435552	1		<<			
ANR	2439579	PrimaryExpression	1		2435552	0					
ANR	2439580	PrimaryExpression	5		2435552	1					
ANR	2439581	ExpressionStatement	offset |= CPSR_F	1337:32:26195:26211	2435552	1	True				
ANR	2439582	AssignmentExpression	offset |= CPSR_F		2435552	0		|=			
ANR	2439583	Identifier	offset		2435552	0					
ANR	2439584	Identifier	CPSR_F		2435552	1					
ANR	2439585	IfStatement	if ( insn & ( 1 << 9 ) )		2435552	3					
ANR	2439586	Condition	insn & ( 1 << 9 )	1339:32:26246:26260	2435552	0	True				
ANR	2439587	BitAndExpression	insn & ( 1 << 9 )		2435552	0		&			
ANR	2439588	Identifier	insn		2435552	0					
ANR	2439589	ShiftExpression	1 << 9		2435552	1		<<			
ANR	2439590	PrimaryExpression	1		2435552	0					
ANR	2439591	PrimaryExpression	9		2435552	1					
ANR	2439592	ExpressionStatement	imm = CPSR_A | CPSR_I | CPSR_F	1341:32:26296:26326	2435552	1	True				
ANR	2439593	AssignmentExpression	imm = CPSR_A | CPSR_I | CPSR_F		2435552	0		=			
ANR	2439594	Identifier	imm		2435552	0					
ANR	2439595	InclusiveOrExpression	CPSR_A | CPSR_I | CPSR_F		2435552	1		|			
ANR	2439596	Identifier	CPSR_A		2435552	0					
ANR	2439597	InclusiveOrExpression	CPSR_I | CPSR_F		2435552	1		|			
ANR	2439598	Identifier	CPSR_I		2435552	0					
ANR	2439599	Identifier	CPSR_F		2435552	1					
ANR	2439600	IfStatement	if ( insn & ( 1 << 8 ) )		2435552	13					
ANR	2439601	Condition	insn & ( 1 << 8 )	1345:28:26384:26398	2435552	0	True				
ANR	2439602	BitAndExpression	insn & ( 1 << 8 )		2435552	0		&			
ANR	2439603	Identifier	insn		2435552	0					
ANR	2439604	ShiftExpression	1 << 8		2435552	1		<<			
ANR	2439605	PrimaryExpression	1		2435552	0					
ANR	2439606	PrimaryExpression	8		2435552	1					
ANR	2439607	CompoundStatement		1343:45:26319:26319	2435552	1					
ANR	2439608	ExpressionStatement	offset |= 0x1f	1347:28:26432:26446	2435552	0	True				
ANR	2439609	AssignmentExpression	offset |= 0x1f		2435552	0		|=			
ANR	2439610	Identifier	offset		2435552	0					
ANR	2439611	PrimaryExpression	0x1f		2435552	1					
ANR	2439612	ExpressionStatement	imm |= ( insn & 0x1f )	1349:28:26477:26497	2435552	1	True				
ANR	2439613	AssignmentExpression	imm |= ( insn & 0x1f )		2435552	0		|=			
ANR	2439614	Identifier	imm		2435552	0					
ANR	2439615	BitAndExpression	insn & 0x1f		2435552	1		&			
ANR	2439616	Identifier	insn		2435552	0					
ANR	2439617	PrimaryExpression	0x1f		2435552	1					
ANR	2439618	IfStatement	if ( offset )		2435552	14					
ANR	2439619	Condition	offset	1353:28:26555:26560	2435552	0	True				
ANR	2439620	Identifier	offset		2435552	0					
ANR	2439621	CompoundStatement		1351:36:26481:26481	2435552	1					
ANR	2439622	ExpressionStatement	"gen_set_psr_im ( s , offset , 0 , imm )"	1355:28:26594:26627	2435552	0	True				
ANR	2439623	CallExpression	"gen_set_psr_im ( s , offset , 0 , imm )"		2435552	0					
ANR	2439624	Callee	gen_set_psr_im		2435552	0					
ANR	2439625	Identifier	gen_set_psr_im		2435552	0					
ANR	2439626	ArgumentList	s		2435552	1					
ANR	2439627	Argument	s		2435552	0					
ANR	2439628	Identifier	s		2435552	0					
ANR	2439629	Argument	offset		2435552	1					
ANR	2439630	Identifier	offset		2435552	0					
ANR	2439631	Argument	0		2435552	2					
ANR	2439632	PrimaryExpression	0		2435552	0					
ANR	2439633	Argument	imm		2435552	3					
ANR	2439634	Identifier	imm		2435552	0					
ANR	2439635	BreakStatement	break ;	1359:24:26681:26686	2435552	15	True				
ANR	2439636	Label	case 3 :	1361:20:26709:26715	2435552	16	True				
ANR	2439637	ExpressionStatement	ARCH ( 7 )	1363:24:26777:26784	2435552	17	True				
ANR	2439638	CallExpression	ARCH ( 7 )		2435552	0					
ANR	2439639	Callee	ARCH		2435552	0					
ANR	2439640	Identifier	ARCH		2435552	0					
ANR	2439641	ArgumentList	7		2435552	1					
ANR	2439642	Argument	7		2435552	0					
ANR	2439643	PrimaryExpression	7		2435552	0					
ANR	2439644	ExpressionStatement	op = ( insn >> 4 ) & 0xf	1365:24:26811:26833	2435552	18	True				
ANR	2439645	AssignmentExpression	op = ( insn >> 4 ) & 0xf		2435552	0		=			
ANR	2439646	Identifier	op		2435552	0					
ANR	2439647	BitAndExpression	( insn >> 4 ) & 0xf		2435552	1		&			
ANR	2439648	ShiftExpression	insn >> 4		2435552	0		>>			
ANR	2439649	Identifier	insn		2435552	0					
ANR	2439650	PrimaryExpression	4		2435552	1					
ANR	2439651	PrimaryExpression	0xf		2435552	1					
ANR	2439652	SwitchStatement	switch ( op )		2435552	19					
ANR	2439653	Condition	op	1367:32:26868:26869	2435552	0	True				
ANR	2439654	Identifier	op		2435552	0					
ANR	2439655	CompoundStatement		1365:36:26790:26790	2435552	1					
ANR	2439656	Label	case 2 :	1369:24:26899:26905	2435552	0	True				
ANR	2439657	ExpressionStatement	gen_clrex ( s )	1371:28:26948:26960	2435552	1	True				
ANR	2439658	CallExpression	gen_clrex ( s )		2435552	0					
ANR	2439659	Callee	gen_clrex		2435552	0					
ANR	2439660	Identifier	gen_clrex		2435552	0					
ANR	2439661	ArgumentList	s		2435552	1					
ANR	2439662	Argument	s		2435552	0					
ANR	2439663	Identifier	s		2435552	0					
ANR	2439664	BreakStatement	break ;	1373:28:26991:26996	2435552	2	True				
ANR	2439665	Label	case 4 :	1375:24:27023:27029	2435552	3	True				
ANR	2439666	Label	case 5 :	1377:24:27066:27072	2435552	4	True				
ANR	2439667	Label	case 6 :	1379:24:27109:27115	2435552	5	True				
ANR	2439668	BreakStatement	break ;	1383:28:27215:27220	2435552	6	True				
ANR	2439669	Label	default :	1385:24:27247:27254	2435552	7	True				
ANR	2439670	Identifier	default		2435552	0					
ANR	2439671	GotoStatement	goto illegal_op ;	1387:28:27285:27300	2435552	8	True				
ANR	2439672	Identifier	illegal_op		2435552	0					
ANR	2439673	BreakStatement	break ;	1391:24:27354:27359	2435552	20	True				
ANR	2439674	Label	case 4 :	1393:20:27382:27388	2435552	21	True				
ANR	2439675	ExpressionStatement	"tmp = load_reg ( s , rn )"	1397:24:27498:27519	2435552	22	True				
ANR	2439676	AssignmentExpression	"tmp = load_reg ( s , rn )"		2435552	0		=			
ANR	2439677	Identifier	tmp		2435552	0					
ANR	2439678	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2439679	Callee	load_reg		2435552	0					
ANR	2439680	Identifier	load_reg		2435552	0					
ANR	2439681	ArgumentList	s		2435552	1					
ANR	2439682	Argument	s		2435552	0					
ANR	2439683	Identifier	s		2435552	0					
ANR	2439684	Argument	rn		2435552	1					
ANR	2439685	Identifier	rn		2435552	0					
ANR	2439686	ExpressionStatement	"gen_bx ( s , tmp )"	1399:24:27546:27560	2435552	23	True				
ANR	2439687	CallExpression	"gen_bx ( s , tmp )"		2435552	0					
ANR	2439688	Callee	gen_bx		2435552	0					
ANR	2439689	Identifier	gen_bx		2435552	0					
ANR	2439690	ArgumentList	s		2435552	1					
ANR	2439691	Argument	s		2435552	0					
ANR	2439692	Identifier	s		2435552	0					
ANR	2439693	Argument	tmp		2435552	1					
ANR	2439694	Identifier	tmp		2435552	0					
ANR	2439695	BreakStatement	break ;	1401:24:27587:27592	2435552	24	True				
ANR	2439696	Label	case 5 :	1403:20:27615:27621	2435552	25	True				
ANR	2439697	IfStatement	if ( IS_USER ( s ) )		2435552	26					
ANR	2439698	Condition	IS_USER ( s )	1405:28:27677:27686	2435552	0	True				
ANR	2439699	CallExpression	IS_USER ( s )		2435552	0					
ANR	2439700	Callee	IS_USER		2435552	0					
ANR	2439701	Identifier	IS_USER		2435552	0					
ANR	2439702	ArgumentList	s		2435552	1					
ANR	2439703	Argument	s		2435552	0					
ANR	2439704	Identifier	s		2435552	0					
ANR	2439705	CompoundStatement		1403:40:27607:27607	2435552	1					
ANR	2439706	GotoStatement	goto illegal_op ;	1407:28:27720:27735	2435552	0	True				
ANR	2439707	Identifier	illegal_op		2435552	0					
ANR	2439708	IfStatement	if ( rn != 14 || rd != 15 )		2435552	27					
ANR	2439709	Condition	rn != 14 || rd != 15	1411:28:27793:27812	2435552	0	True				
ANR	2439710	OrExpression	rn != 14 || rd != 15		2435552	0		||			
ANR	2439711	EqualityExpression	rn != 14		2435552	0		!=			
ANR	2439712	Identifier	rn		2435552	0					
ANR	2439713	PrimaryExpression	14		2435552	1					
ANR	2439714	EqualityExpression	rd != 15		2435552	1		!=			
ANR	2439715	Identifier	rd		2435552	0					
ANR	2439716	PrimaryExpression	15		2435552	1					
ANR	2439717	CompoundStatement		1409:50:27733:27733	2435552	1					
ANR	2439718	GotoStatement	goto illegal_op ;	1413:28:27846:27861	2435552	0	True				
ANR	2439719	Identifier	illegal_op		2435552	0					
ANR	2439720	ExpressionStatement	"tmp = load_reg ( s , rn )"	1417:24:27915:27936	2435552	28	True				
ANR	2439721	AssignmentExpression	"tmp = load_reg ( s , rn )"		2435552	0		=			
ANR	2439722	Identifier	tmp		2435552	0					
ANR	2439723	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2439724	Callee	load_reg		2435552	0					
ANR	2439725	Identifier	load_reg		2435552	0					
ANR	2439726	ArgumentList	s		2435552	1					
ANR	2439727	Argument	s		2435552	0					
ANR	2439728	Identifier	s		2435552	0					
ANR	2439729	Argument	rn		2435552	1					
ANR	2439730	Identifier	rn		2435552	0					
ANR	2439731	ExpressionStatement	"tcg_gen_subi_i32 ( tmp , tmp , insn & 0xff )"	1419:24:27963:28002	2435552	29	True				
ANR	2439732	CallExpression	"tcg_gen_subi_i32 ( tmp , tmp , insn & 0xff )"		2435552	0					
ANR	2439733	Callee	tcg_gen_subi_i32		2435552	0					
ANR	2439734	Identifier	tcg_gen_subi_i32		2435552	0					
ANR	2439735	ArgumentList	tmp		2435552	1					
ANR	2439736	Argument	tmp		2435552	0					
ANR	2439737	Identifier	tmp		2435552	0					
ANR	2439738	Argument	tmp		2435552	1					
ANR	2439739	Identifier	tmp		2435552	0					
ANR	2439740	Argument	insn & 0xff		2435552	2					
ANR	2439741	BitAndExpression	insn & 0xff		2435552	0		&			
ANR	2439742	Identifier	insn		2435552	0					
ANR	2439743	PrimaryExpression	0xff		2435552	1					
ANR	2439744	ExpressionStatement	"gen_exception_return ( s , tmp )"	1421:24:28029:28057	2435552	30	True				
ANR	2439745	CallExpression	"gen_exception_return ( s , tmp )"		2435552	0					
ANR	2439746	Callee	gen_exception_return		2435552	0					
ANR	2439747	Identifier	gen_exception_return		2435552	0					
ANR	2439748	ArgumentList	s		2435552	1					
ANR	2439749	Argument	s		2435552	0					
ANR	2439750	Identifier	s		2435552	0					
ANR	2439751	Argument	tmp		2435552	1					
ANR	2439752	Identifier	tmp		2435552	0					
ANR	2439753	BreakStatement	break ;	1423:24:28084:28089	2435552	31	True				
ANR	2439754	Label	case 6 :	1425:20:28112:28118	2435552	32	True				
ANR	2439755	ExpressionStatement	tmp = new_tmp ( )	1427:24:28162:28177	2435552	33	True				
ANR	2439756	AssignmentExpression	tmp = new_tmp ( )		2435552	0		=			
ANR	2439757	Identifier	tmp		2435552	0					
ANR	2439758	CallExpression	new_tmp ( )		2435552	1					
ANR	2439759	Callee	new_tmp		2435552	0					
ANR	2439760	Identifier	new_tmp		2435552	0					
ANR	2439761	ArgumentList			2435552	1					
ANR	2439762	IfStatement	if ( IS_M ( env ) )		2435552	34					
ANR	2439763	Condition	IS_M ( env )	1429:28:28208:28216	2435552	0	True				
ANR	2439764	CallExpression	IS_M ( env )		2435552	0					
ANR	2439765	Callee	IS_M		2435552	0					
ANR	2439766	Identifier	IS_M		2435552	0					
ANR	2439767	ArgumentList	env		2435552	1					
ANR	2439768	Argument	env		2435552	0					
ANR	2439769	Identifier	env		2435552	0					
ANR	2439770	CompoundStatement		1427:39:28137:28137	2435552	1					
ANR	2439771	ExpressionStatement	addr = tcg_const_i32 ( insn & 0xff )	1431:28:28250:28283	2435552	0	True				
ANR	2439772	AssignmentExpression	addr = tcg_const_i32 ( insn & 0xff )		2435552	0		=			
ANR	2439773	Identifier	addr		2435552	0					
ANR	2439774	CallExpression	tcg_const_i32 ( insn & 0xff )		2435552	1					
ANR	2439775	Callee	tcg_const_i32		2435552	0					
ANR	2439776	Identifier	tcg_const_i32		2435552	0					
ANR	2439777	ArgumentList	insn & 0xff		2435552	1					
ANR	2439778	Argument	insn & 0xff		2435552	0					
ANR	2439779	BitAndExpression	insn & 0xff		2435552	0		&			
ANR	2439780	Identifier	insn		2435552	0					
ANR	2439781	PrimaryExpression	0xff		2435552	1					
ANR	2439782	ExpressionStatement	"gen_helper_v7m_mrs ( tmp , cpu_env , addr )"	1433:28:28314:28352	2435552	1	True				
ANR	2439783	CallExpression	"gen_helper_v7m_mrs ( tmp , cpu_env , addr )"		2435552	0					
ANR	2439784	Callee	gen_helper_v7m_mrs		2435552	0					
ANR	2439785	Identifier	gen_helper_v7m_mrs		2435552	0					
ANR	2439786	ArgumentList	tmp		2435552	1					
ANR	2439787	Argument	tmp		2435552	0					
ANR	2439788	Identifier	tmp		2435552	0					
ANR	2439789	Argument	cpu_env		2435552	1					
ANR	2439790	Identifier	cpu_env		2435552	0					
ANR	2439791	Argument	addr		2435552	2					
ANR	2439792	Identifier	addr		2435552	0					
ANR	2439793	ExpressionStatement	tcg_temp_free_i32 ( addr )	1435:28:28383:28406	2435552	2	True				
ANR	2439794	CallExpression	tcg_temp_free_i32 ( addr )		2435552	0					
ANR	2439795	Callee	tcg_temp_free_i32		2435552	0					
ANR	2439796	Identifier	tcg_temp_free_i32		2435552	0					
ANR	2439797	ArgumentList	addr		2435552	1					
ANR	2439798	Argument	addr		2435552	0					
ANR	2439799	Identifier	addr		2435552	0					
ANR	2439800	ElseStatement	else		2435552	0					
ANR	2439801	CompoundStatement		1435:31:28358:28358	2435552	0					
ANR	2439802	ExpressionStatement	gen_helper_cpsr_read ( tmp )	1439:28:28471:28496	2435552	0	True				
ANR	2439803	CallExpression	gen_helper_cpsr_read ( tmp )		2435552	0					
ANR	2439804	Callee	gen_helper_cpsr_read		2435552	0					
ANR	2439805	Identifier	gen_helper_cpsr_read		2435552	0					
ANR	2439806	ArgumentList	tmp		2435552	1					
ANR	2439807	Argument	tmp		2435552	0					
ANR	2439808	Identifier	tmp		2435552	0					
ANR	2439809	ExpressionStatement	"store_reg ( s , rd , tmp )"	1443:24:28550:28571	2435552	35	True				
ANR	2439810	CallExpression	"store_reg ( s , rd , tmp )"		2435552	0					
ANR	2439811	Callee	store_reg		2435552	0					
ANR	2439812	Identifier	store_reg		2435552	0					
ANR	2439813	ArgumentList	s		2435552	1					
ANR	2439814	Argument	s		2435552	0					
ANR	2439815	Identifier	s		2435552	0					
ANR	2439816	Argument	rd		2435552	1					
ANR	2439817	Identifier	rd		2435552	0					
ANR	2439818	Argument	tmp		2435552	2					
ANR	2439819	Identifier	tmp		2435552	0					
ANR	2439820	BreakStatement	break ;	1445:24:28598:28603	2435552	36	True				
ANR	2439821	Label	case 7 :	1447:20:28626:28632	2435552	37	True				
ANR	2439822	IfStatement	if ( IS_USER ( s ) || IS_M ( env ) )		2435552	38					
ANR	2439823	Condition	IS_USER ( s ) || IS_M ( env )	1451:28:28741:28763	2435552	0	True				
ANR	2439824	OrExpression	IS_USER ( s ) || IS_M ( env )		2435552	0		||			
ANR	2439825	CallExpression	IS_USER ( s )		2435552	0					
ANR	2439826	Callee	IS_USER		2435552	0					
ANR	2439827	Identifier	IS_USER		2435552	0					
ANR	2439828	ArgumentList	s		2435552	1					
ANR	2439829	Argument	s		2435552	0					
ANR	2439830	Identifier	s		2435552	0					
ANR	2439831	CallExpression	IS_M ( env )		2435552	1					
ANR	2439832	Callee	IS_M		2435552	0					
ANR	2439833	Identifier	IS_M		2435552	0					
ANR	2439834	ArgumentList	env		2435552	1					
ANR	2439835	Argument	env		2435552	0					
ANR	2439836	Identifier	env		2435552	0					
ANR	2439837	GotoStatement	goto illegal_op ;	1453:28:28795:28810	2435552	1	True				
ANR	2439838	Identifier	illegal_op		2435552	0					
ANR	2439839	ExpressionStatement	tmp = load_cpu_field ( spsr )	1455:24:28837:28863	2435552	39	True				
ANR	2439840	AssignmentExpression	tmp = load_cpu_field ( spsr )		2435552	0		=			
ANR	2439841	Identifier	tmp		2435552	0					
ANR	2439842	CallExpression	load_cpu_field ( spsr )		2435552	1					
ANR	2439843	Callee	load_cpu_field		2435552	0					
ANR	2439844	Identifier	load_cpu_field		2435552	0					
ANR	2439845	ArgumentList	spsr		2435552	1					
ANR	2439846	Argument	spsr		2435552	0					
ANR	2439847	Identifier	spsr		2435552	0					
ANR	2439848	ExpressionStatement	"store_reg ( s , rd , tmp )"	1457:24:28890:28911	2435552	40	True				
ANR	2439849	CallExpression	"store_reg ( s , rd , tmp )"		2435552	0					
ANR	2439850	Callee	store_reg		2435552	0					
ANR	2439851	Identifier	store_reg		2435552	0					
ANR	2439852	ArgumentList	s		2435552	1					
ANR	2439853	Argument	s		2435552	0					
ANR	2439854	Identifier	s		2435552	0					
ANR	2439855	Argument	rd		2435552	1					
ANR	2439856	Identifier	rd		2435552	0					
ANR	2439857	Argument	tmp		2435552	2					
ANR	2439858	Identifier	tmp		2435552	0					
ANR	2439859	BreakStatement	break ;	1459:24:28938:28943	2435552	41	True				
ANR	2439860	ElseStatement	else		2435552	0					
ANR	2439861	CompoundStatement		1463:19:28925:28925	2435552	0					
ANR	2439862	ExpressionStatement	op = ( insn >> 22 ) & 0xf	1469:16:29070:29093	2435552	0	True				
ANR	2439863	AssignmentExpression	op = ( insn >> 22 ) & 0xf		2435552	0		=			
ANR	2439864	Identifier	op		2435552	0					
ANR	2439865	BitAndExpression	( insn >> 22 ) & 0xf		2435552	1		&			
ANR	2439866	ShiftExpression	insn >> 22		2435552	0		>>			
ANR	2439867	Identifier	insn		2435552	0					
ANR	2439868	PrimaryExpression	22		2435552	1					
ANR	2439869	PrimaryExpression	0xf		2435552	1					
ANR	2439870	ExpressionStatement	s -> condlabel = gen_new_label ( )	1473:16:29185:29215	2435552	1	True				
ANR	2439871	AssignmentExpression	s -> condlabel = gen_new_label ( )		2435552	0		=			
ANR	2439872	PtrMemberAccess	s -> condlabel		2435552	0					
ANR	2439873	Identifier	s		2435552	0					
ANR	2439874	Identifier	condlabel		2435552	1					
ANR	2439875	CallExpression	gen_new_label ( )		2435552	1					
ANR	2439876	Callee	gen_new_label		2435552	0					
ANR	2439877	Identifier	gen_new_label		2435552	0					
ANR	2439878	ArgumentList			2435552	1					
ANR	2439879	ExpressionStatement	"gen_test_cc ( op ^ 1 , s -> condlabel )"	1475:16:29234:29267	2435552	2	True				
ANR	2439880	CallExpression	"gen_test_cc ( op ^ 1 , s -> condlabel )"		2435552	0					
ANR	2439881	Callee	gen_test_cc		2435552	0					
ANR	2439882	Identifier	gen_test_cc		2435552	0					
ANR	2439883	ArgumentList	op ^ 1		2435552	1					
ANR	2439884	Argument	op ^ 1		2435552	0					
ANR	2439885	ExclusiveOrExpression	op ^ 1		2435552	0		^			
ANR	2439886	Identifier	op		2435552	0					
ANR	2439887	PrimaryExpression	1		2435552	1					
ANR	2439888	Argument	s -> condlabel		2435552	1					
ANR	2439889	PtrMemberAccess	s -> condlabel		2435552	0					
ANR	2439890	Identifier	s		2435552	0					
ANR	2439891	Identifier	condlabel		2435552	1					
ANR	2439892	ExpressionStatement	s -> condjmp = 1	1477:16:29286:29300	2435552	3	True				
ANR	2439893	AssignmentExpression	s -> condjmp = 1		2435552	0		=			
ANR	2439894	PtrMemberAccess	s -> condjmp		2435552	0					
ANR	2439895	Identifier	s		2435552	0					
ANR	2439896	Identifier	condjmp		2435552	1					
ANR	2439897	PrimaryExpression	1		2435552	1					
ANR	2439898	ExpressionStatement	offset = ( insn & 0x7ff ) << 1	1483:16:29370:29398	2435552	4	True				
ANR	2439899	AssignmentExpression	offset = ( insn & 0x7ff ) << 1		2435552	0		=			
ANR	2439900	Identifier	offset		2435552	0					
ANR	2439901	ShiftExpression	( insn & 0x7ff ) << 1		2435552	1		<<			
ANR	2439902	BitAndExpression	insn & 0x7ff		2435552	0		&			
ANR	2439903	Identifier	insn		2435552	0					
ANR	2439904	PrimaryExpression	0x7ff		2435552	1					
ANR	2439905	PrimaryExpression	1		2435552	1					
ANR	2439906	ExpressionStatement	offset |= ( insn & 0x003f0000 ) >> 4	1487:16:29470:29504	2435552	5	True				
ANR	2439907	AssignmentExpression	offset |= ( insn & 0x003f0000 ) >> 4		2435552	0		|=			
ANR	2439908	Identifier	offset		2435552	0					
ANR	2439909	ShiftExpression	( insn & 0x003f0000 ) >> 4		2435552	1		>>			
ANR	2439910	BitAndExpression	insn & 0x003f0000		2435552	0		&			
ANR	2439911	Identifier	insn		2435552	0					
ANR	2439912	PrimaryExpression	0x003f0000		2435552	1					
ANR	2439913	PrimaryExpression	4		2435552	1					
ANR	2439914	ExpressionStatement	offset |= ( ( int32_t ) ( ( insn << 5 ) & 0x80000000 ) ) >> 11	1491:16:29573:29626	2435552	6	True				
ANR	2439915	AssignmentExpression	offset |= ( ( int32_t ) ( ( insn << 5 ) & 0x80000000 ) ) >> 11		2435552	0		|=			
ANR	2439916	Identifier	offset		2435552	0					
ANR	2439917	ShiftExpression	( ( int32_t ) ( ( insn << 5 ) & 0x80000000 ) ) >> 11		2435552	1		>>			
ANR	2439918	CastExpression	( int32_t ) ( ( insn << 5 ) & 0x80000000 )		2435552	0					
ANR	2439919	CastTarget	int32_t		2435552	0					
ANR	2439920	BitAndExpression	( insn << 5 ) & 0x80000000		2435552	1		&			
ANR	2439921	ShiftExpression	insn << 5		2435552	0		<<			
ANR	2439922	Identifier	insn		2435552	0					
ANR	2439923	PrimaryExpression	5		2435552	1					
ANR	2439924	PrimaryExpression	0x80000000		2435552	1					
ANR	2439925	PrimaryExpression	11		2435552	1					
ANR	2439926	ExpressionStatement	offset |= ( insn & ( 1 << 13 ) ) << 5	1495:16:29692:29725	2435552	7	True				
ANR	2439927	AssignmentExpression	offset |= ( insn & ( 1 << 13 ) ) << 5		2435552	0		|=			
ANR	2439928	Identifier	offset		2435552	0					
ANR	2439929	ShiftExpression	( insn & ( 1 << 13 ) ) << 5		2435552	1		<<			
ANR	2439930	BitAndExpression	insn & ( 1 << 13 )		2435552	0		&			
ANR	2439931	Identifier	insn		2435552	0					
ANR	2439932	ShiftExpression	1 << 13		2435552	1		<<			
ANR	2439933	PrimaryExpression	1		2435552	0					
ANR	2439934	PrimaryExpression	13		2435552	1					
ANR	2439935	PrimaryExpression	5		2435552	1					
ANR	2439936	ExpressionStatement	offset |= ( insn & ( 1 << 11 ) ) << 8	1499:16:29791:29824	2435552	8	True				
ANR	2439937	AssignmentExpression	offset |= ( insn & ( 1 << 11 ) ) << 8		2435552	0		|=			
ANR	2439938	Identifier	offset		2435552	0					
ANR	2439939	ShiftExpression	( insn & ( 1 << 11 ) ) << 8		2435552	1		<<			
ANR	2439940	BitAndExpression	insn & ( 1 << 11 )		2435552	0		&			
ANR	2439941	Identifier	insn		2435552	0					
ANR	2439942	ShiftExpression	1 << 11		2435552	1		<<			
ANR	2439943	PrimaryExpression	1		2435552	0					
ANR	2439944	PrimaryExpression	11		2435552	1					
ANR	2439945	PrimaryExpression	8		2435552	1					
ANR	2439946	ExpressionStatement	"gen_jmp ( s , s -> pc + offset )"	1505:16:29887:29913	2435552	9	True				
ANR	2439947	CallExpression	"gen_jmp ( s , s -> pc + offset )"		2435552	0					
ANR	2439948	Callee	gen_jmp		2435552	0					
ANR	2439949	Identifier	gen_jmp		2435552	0					
ANR	2439950	ArgumentList	s		2435552	1					
ANR	2439951	Argument	s		2435552	0					
ANR	2439952	Identifier	s		2435552	0					
ANR	2439953	Argument	s -> pc + offset		2435552	1					
ANR	2439954	AdditiveExpression	s -> pc + offset		2435552	0		+			
ANR	2439955	PtrMemberAccess	s -> pc		2435552	0					
ANR	2439956	Identifier	s		2435552	0					
ANR	2439957	Identifier	pc		2435552	1					
ANR	2439958	Identifier	offset		2435552	1					
ANR	2439959	ElseStatement	else		2435552	0					
ANR	2439960	CompoundStatement		1507:15:29864:29864	2435552	0					
ANR	2439961	IfStatement	if ( insn & ( 1 << 25 ) )		2435552	0					
ANR	2439962	Condition	insn & ( 1 << 25 )	1513:16:30012:30027	2435552	0	True				
ANR	2439963	BitAndExpression	insn & ( 1 << 25 )		2435552	0		&			
ANR	2439964	Identifier	insn		2435552	0					
ANR	2439965	ShiftExpression	1 << 25		2435552	1		<<			
ANR	2439966	PrimaryExpression	1		2435552	0					
ANR	2439967	PrimaryExpression	25		2435552	1					
ANR	2439968	CompoundStatement		1511:34:29948:29948	2435552	1					
ANR	2439969	IfStatement	if ( insn & ( 1 << 24 ) )		2435552	0					
ANR	2439970	Condition	insn & ( 1 << 24 )	1515:20:30053:30068	2435552	0	True				
ANR	2439971	BitAndExpression	insn & ( 1 << 24 )		2435552	0		&			
ANR	2439972	Identifier	insn		2435552	0					
ANR	2439973	ShiftExpression	1 << 24		2435552	1		<<			
ANR	2439974	PrimaryExpression	1		2435552	0					
ANR	2439975	PrimaryExpression	24		2435552	1					
ANR	2439976	CompoundStatement		1513:38:29989:29989	2435552	1					
ANR	2439977	IfStatement	if ( insn & ( 1 << 20 ) )		2435552	0					
ANR	2439978	Condition	insn & ( 1 << 20 )	1517:24:30098:30113	2435552	0	True				
ANR	2439979	BitAndExpression	insn & ( 1 << 20 )		2435552	0		&			
ANR	2439980	Identifier	insn		2435552	0					
ANR	2439981	ShiftExpression	1 << 20		2435552	1		<<			
ANR	2439982	PrimaryExpression	1		2435552	0					
ANR	2439983	PrimaryExpression	20		2435552	1					
ANR	2439984	GotoStatement	goto illegal_op ;	1519:24:30141:30156	2435552	1	True				
ANR	2439985	Identifier	illegal_op		2435552	0					
ANR	2439986	ExpressionStatement	op = ( insn >> 21 ) & 7	1523:20:30226:30247	2435552	1	True				
ANR	2439987	AssignmentExpression	op = ( insn >> 21 ) & 7		2435552	0		=			
ANR	2439988	Identifier	op		2435552	0					
ANR	2439989	BitAndExpression	( insn >> 21 ) & 7		2435552	1		&			
ANR	2439990	ShiftExpression	insn >> 21		2435552	0		>>			
ANR	2439991	Identifier	insn		2435552	0					
ANR	2439992	PrimaryExpression	21		2435552	1					
ANR	2439993	PrimaryExpression	7		2435552	1					
ANR	2439994	ExpressionStatement	imm = insn & 0x1f	1525:20:30270:30287	2435552	2	True				
ANR	2439995	AssignmentExpression	imm = insn & 0x1f		2435552	0		=			
ANR	2439996	Identifier	imm		2435552	0					
ANR	2439997	BitAndExpression	insn & 0x1f		2435552	1		&			
ANR	2439998	Identifier	insn		2435552	0					
ANR	2439999	PrimaryExpression	0x1f		2435552	1					
ANR	2440000	ExpressionStatement	shift = ( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )	1527:20:30310:30359	2435552	3	True				
ANR	2440001	AssignmentExpression	shift = ( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )		2435552	0		=			
ANR	2440002	Identifier	shift		2435552	0					
ANR	2440003	InclusiveOrExpression	( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )		2435552	1		|			
ANR	2440004	BitAndExpression	( insn >> 6 ) & 3		2435552	0		&			
ANR	2440005	ShiftExpression	insn >> 6		2435552	0		>>			
ANR	2440006	Identifier	insn		2435552	0					
ANR	2440007	PrimaryExpression	6		2435552	1					
ANR	2440008	PrimaryExpression	3		2435552	1					
ANR	2440009	BitAndExpression	( insn >> 10 ) & 0x1c		2435552	1		&			
ANR	2440010	ShiftExpression	insn >> 10		2435552	0		>>			
ANR	2440011	Identifier	insn		2435552	0					
ANR	2440012	PrimaryExpression	10		2435552	1					
ANR	2440013	PrimaryExpression	0x1c		2435552	1					
ANR	2440014	IfStatement	if ( rn == 15 )		2435552	4					
ANR	2440015	Condition	rn == 15	1529:24:30386:30393	2435552	0	True				
ANR	2440016	EqualityExpression	rn == 15		2435552	0		==			
ANR	2440017	Identifier	rn		2435552	0					
ANR	2440018	PrimaryExpression	15		2435552	1					
ANR	2440019	CompoundStatement		1527:34:30314:30314	2435552	1					
ANR	2440020	ExpressionStatement	tmp = new_tmp ( )	1531:24:30423:30438	2435552	0	True				
ANR	2440021	AssignmentExpression	tmp = new_tmp ( )		2435552	0		=			
ANR	2440022	Identifier	tmp		2435552	0					
ANR	2440023	CallExpression	new_tmp ( )		2435552	1					
ANR	2440024	Callee	new_tmp		2435552	0					
ANR	2440025	Identifier	new_tmp		2435552	0					
ANR	2440026	ArgumentList			2435552	1					
ANR	2440027	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , 0 )"	1533:24:30465:30489	2435552	1	True				
ANR	2440028	CallExpression	"tcg_gen_movi_i32 ( tmp , 0 )"		2435552	0					
ANR	2440029	Callee	tcg_gen_movi_i32		2435552	0					
ANR	2440030	Identifier	tcg_gen_movi_i32		2435552	0					
ANR	2440031	ArgumentList	tmp		2435552	1					
ANR	2440032	Argument	tmp		2435552	0					
ANR	2440033	Identifier	tmp		2435552	0					
ANR	2440034	Argument	0		2435552	1					
ANR	2440035	PrimaryExpression	0		2435552	0					
ANR	2440036	ElseStatement	else		2435552	0					
ANR	2440037	CompoundStatement		1533:27:30437:30437	2435552	0					
ANR	2440038	ExpressionStatement	"tmp = load_reg ( s , rn )"	1537:24:30546:30567	2435552	0	True				
ANR	2440039	AssignmentExpression	"tmp = load_reg ( s , rn )"		2435552	0		=			
ANR	2440040	Identifier	tmp		2435552	0					
ANR	2440041	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2440042	Callee	load_reg		2435552	0					
ANR	2440043	Identifier	load_reg		2435552	0					
ANR	2440044	ArgumentList	s		2435552	1					
ANR	2440045	Argument	s		2435552	0					
ANR	2440046	Identifier	s		2435552	0					
ANR	2440047	Argument	rn		2435552	1					
ANR	2440048	Identifier	rn		2435552	0					
ANR	2440049	SwitchStatement	switch ( op )		2435552	5					
ANR	2440050	Condition	op	1541:28:30621:30622	2435552	0	True				
ANR	2440051	Identifier	op		2435552	0					
ANR	2440052	CompoundStatement		1539:32:30543:30543	2435552	1					
ANR	2440053	Label	case 2 :	1543:20:30648:30654	2435552	0	True				
ANR	2440054	ExpressionStatement	imm ++	1545:24:30713:30718	2435552	1	True				
ANR	2440055	PostIncDecOperationExpression	imm ++		2435552	0					
ANR	2440056	Identifier	imm		2435552	0					
ANR	2440057	IncDec	++		2435552	1					
ANR	2440058	IfStatement	if ( shift + imm > 32 )		2435552	2					
ANR	2440059	Condition	shift + imm > 32	1547:28:30749:30764	2435552	0	True				
ANR	2440060	RelationalExpression	shift + imm > 32		2435552	0		>			
ANR	2440061	AdditiveExpression	shift + imm		2435552	0		+			
ANR	2440062	Identifier	shift		2435552	0					
ANR	2440063	Identifier	imm		2435552	1					
ANR	2440064	PrimaryExpression	32		2435552	1					
ANR	2440065	GotoStatement	goto illegal_op ;	1549:28:30796:30811	2435552	1	True				
ANR	2440066	Identifier	illegal_op		2435552	0					
ANR	2440067	IfStatement	if ( imm < 32 )		2435552	3					
ANR	2440068	Condition	imm < 32	1551:28:30842:30849	2435552	0	True				
ANR	2440069	RelationalExpression	imm < 32		2435552	0		<			
ANR	2440070	Identifier	imm		2435552	0					
ANR	2440071	PrimaryExpression	32		2435552	1					
ANR	2440072	ExpressionStatement	"gen_sbfx ( tmp , shift , imm )"	1553:28:30881:30906	2435552	1	True				
ANR	2440073	CallExpression	"gen_sbfx ( tmp , shift , imm )"		2435552	0					
ANR	2440074	Callee	gen_sbfx		2435552	0					
ANR	2440075	Identifier	gen_sbfx		2435552	0					
ANR	2440076	ArgumentList	tmp		2435552	1					
ANR	2440077	Argument	tmp		2435552	0					
ANR	2440078	Identifier	tmp		2435552	0					
ANR	2440079	Argument	shift		2435552	1					
ANR	2440080	Identifier	shift		2435552	0					
ANR	2440081	Argument	imm		2435552	2					
ANR	2440082	Identifier	imm		2435552	0					
ANR	2440083	BreakStatement	break ;	1555:24:30933:30938	2435552	4	True				
ANR	2440084	Label	case 6 :	1557:20:30961:30967	2435552	5	True				
ANR	2440085	ExpressionStatement	imm ++	1559:24:31028:31033	2435552	6	True				
ANR	2440086	PostIncDecOperationExpression	imm ++		2435552	0					
ANR	2440087	Identifier	imm		2435552	0					
ANR	2440088	IncDec	++		2435552	1					
ANR	2440089	IfStatement	if ( shift + imm > 32 )		2435552	7					
ANR	2440090	Condition	shift + imm > 32	1561:28:31064:31079	2435552	0	True				
ANR	2440091	RelationalExpression	shift + imm > 32		2435552	0		>			
ANR	2440092	AdditiveExpression	shift + imm		2435552	0		+			
ANR	2440093	Identifier	shift		2435552	0					
ANR	2440094	Identifier	imm		2435552	1					
ANR	2440095	PrimaryExpression	32		2435552	1					
ANR	2440096	GotoStatement	goto illegal_op ;	1563:28:31111:31126	2435552	1	True				
ANR	2440097	Identifier	illegal_op		2435552	0					
ANR	2440098	IfStatement	if ( imm < 32 )		2435552	8					
ANR	2440099	Condition	imm < 32	1565:28:31157:31164	2435552	0	True				
ANR	2440100	RelationalExpression	imm < 32		2435552	0		<			
ANR	2440101	Identifier	imm		2435552	0					
ANR	2440102	PrimaryExpression	32		2435552	1					
ANR	2440103	ExpressionStatement	"gen_ubfx ( tmp , shift , ( 1u << imm ) - 1 )"	1567:28:31196:31233	2435552	1	True				
ANR	2440104	CallExpression	"gen_ubfx ( tmp , shift , ( 1u << imm ) - 1 )"		2435552	0					
ANR	2440105	Callee	gen_ubfx		2435552	0					
ANR	2440106	Identifier	gen_ubfx		2435552	0					
ANR	2440107	ArgumentList	tmp		2435552	1					
ANR	2440108	Argument	tmp		2435552	0					
ANR	2440109	Identifier	tmp		2435552	0					
ANR	2440110	Argument	shift		2435552	1					
ANR	2440111	Identifier	shift		2435552	0					
ANR	2440112	Argument	( 1u << imm ) - 1		2435552	2					
ANR	2440113	AdditiveExpression	( 1u << imm ) - 1		2435552	0		-			
ANR	2440114	ShiftExpression	1u << imm		2435552	0		<<			
ANR	2440115	PrimaryExpression	1u		2435552	0					
ANR	2440116	Identifier	imm		2435552	1					
ANR	2440117	PrimaryExpression	1		2435552	1					
ANR	2440118	BreakStatement	break ;	1569:24:31260:31265	2435552	9	True				
ANR	2440119	Label	case 3 :	1571:20:31288:31294	2435552	10	True				
ANR	2440120	IfStatement	if ( imm < shift )		2435552	11					
ANR	2440121	Condition	imm < shift	1573:28:31355:31365	2435552	0	True				
ANR	2440122	RelationalExpression	imm < shift		2435552	0		<			
ANR	2440123	Identifier	imm		2435552	0					
ANR	2440124	Identifier	shift		2435552	1					
ANR	2440125	GotoStatement	goto illegal_op ;	1575:28:31397:31412	2435552	1	True				
ANR	2440126	Identifier	illegal_op		2435552	0					
ANR	2440127	ExpressionStatement	imm = imm + 1 - shift	1577:24:31439:31460	2435552	12	True				
ANR	2440128	AssignmentExpression	imm = imm + 1 - shift		2435552	0		=			
ANR	2440129	Identifier	imm		2435552	0					
ANR	2440130	AdditiveExpression	imm + 1 - shift		2435552	1		+			
ANR	2440131	Identifier	imm		2435552	0					
ANR	2440132	AdditiveExpression	1 - shift		2435552	1		-			
ANR	2440133	PrimaryExpression	1		2435552	0					
ANR	2440134	Identifier	shift		2435552	1					
ANR	2440135	IfStatement	if ( imm != 32 )		2435552	13					
ANR	2440136	Condition	imm != 32	1579:28:31491:31499	2435552	0	True				
ANR	2440137	EqualityExpression	imm != 32		2435552	0		!=			
ANR	2440138	Identifier	imm		2435552	0					
ANR	2440139	PrimaryExpression	32		2435552	1					
ANR	2440140	CompoundStatement		1577:39:31420:31420	2435552	1					
ANR	2440141	ExpressionStatement	"tmp2 = load_reg ( s , rd )"	1581:28:31533:31555	2435552	0	True				
ANR	2440142	AssignmentExpression	"tmp2 = load_reg ( s , rd )"		2435552	0		=			
ANR	2440143	Identifier	tmp2		2435552	0					
ANR	2440144	CallExpression	"load_reg ( s , rd )"		2435552	1					
ANR	2440145	Callee	load_reg		2435552	0					
ANR	2440146	Identifier	load_reg		2435552	0					
ANR	2440147	ArgumentList	s		2435552	1					
ANR	2440148	Argument	s		2435552	0					
ANR	2440149	Identifier	s		2435552	0					
ANR	2440150	Argument	rd		2435552	1					
ANR	2440151	Identifier	rd		2435552	0					
ANR	2440152	ExpressionStatement	"gen_bfi ( tmp , tmp2 , tmp , shift , ( 1u << imm ) - 1 )"	1583:28:31586:31633	2435552	1	True				
ANR	2440153	CallExpression	"gen_bfi ( tmp , tmp2 , tmp , shift , ( 1u << imm ) - 1 )"		2435552	0					
ANR	2440154	Callee	gen_bfi		2435552	0					
ANR	2440155	Identifier	gen_bfi		2435552	0					
ANR	2440156	ArgumentList	tmp		2435552	1					
ANR	2440157	Argument	tmp		2435552	0					
ANR	2440158	Identifier	tmp		2435552	0					
ANR	2440159	Argument	tmp2		2435552	1					
ANR	2440160	Identifier	tmp2		2435552	0					
ANR	2440161	Argument	tmp		2435552	2					
ANR	2440162	Identifier	tmp		2435552	0					
ANR	2440163	Argument	shift		2435552	3					
ANR	2440164	Identifier	shift		2435552	0					
ANR	2440165	Argument	( 1u << imm ) - 1		2435552	4					
ANR	2440166	AdditiveExpression	( 1u << imm ) - 1		2435552	0		-			
ANR	2440167	ShiftExpression	1u << imm		2435552	0		<<			
ANR	2440168	PrimaryExpression	1u		2435552	0					
ANR	2440169	Identifier	imm		2435552	1					
ANR	2440170	PrimaryExpression	1		2435552	1					
ANR	2440171	ExpressionStatement	dead_tmp ( tmp2 )	1585:28:31664:31678	2435552	2	True				
ANR	2440172	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2440173	Callee	dead_tmp		2435552	0					
ANR	2440174	Identifier	dead_tmp		2435552	0					
ANR	2440175	ArgumentList	tmp2		2435552	1					
ANR	2440176	Argument	tmp2		2435552	0					
ANR	2440177	Identifier	tmp2		2435552	0					
ANR	2440178	BreakStatement	break ;	1589:24:31732:31737	2435552	14	True				
ANR	2440179	Label	case 7 :	1591:20:31760:31766	2435552	15	True				
ANR	2440180	GotoStatement	goto illegal_op ;	1593:24:31793:31808	2435552	16	True				
ANR	2440181	Identifier	illegal_op		2435552	0					
ANR	2440182	Label	default :	1595:20:31831:31838	2435552	17	True				
ANR	2440183	Identifier	default		2435552	0					
ANR	2440184	IfStatement	if ( shift )		2435552	18					
ANR	2440185	Condition	shift	1597:28:31886:31890	2435552	0	True				
ANR	2440186	Identifier	shift		2435552	0					
ANR	2440187	CompoundStatement		1595:35:31811:31811	2435552	1					
ANR	2440188	IfStatement	if ( op & 1 )		2435552	0					
ANR	2440189	Condition	op & 1	1599:32:31928:31933	2435552	0	True				
ANR	2440190	BitAndExpression	op & 1		2435552	0		&			
ANR	2440191	Identifier	op		2435552	0					
ANR	2440192	PrimaryExpression	1		2435552	1					
ANR	2440193	ExpressionStatement	"tcg_gen_sari_i32 ( tmp , tmp , shift )"	1601:32:31969:32002	2435552	1	True				
ANR	2440194	CallExpression	"tcg_gen_sari_i32 ( tmp , tmp , shift )"		2435552	0					
ANR	2440195	Callee	tcg_gen_sari_i32		2435552	0					
ANR	2440196	Identifier	tcg_gen_sari_i32		2435552	0					
ANR	2440197	ArgumentList	tmp		2435552	1					
ANR	2440198	Argument	tmp		2435552	0					
ANR	2440199	Identifier	tmp		2435552	0					
ANR	2440200	Argument	tmp		2435552	1					
ANR	2440201	Identifier	tmp		2435552	0					
ANR	2440202	Argument	shift		2435552	2					
ANR	2440203	Identifier	shift		2435552	0					
ANR	2440204	ElseStatement	else		2435552	0					
ANR	2440205	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , tmp , shift )"	1605:32:32071:32104	2435552	0	True				
ANR	2440206	CallExpression	"tcg_gen_shli_i32 ( tmp , tmp , shift )"		2435552	0					
ANR	2440207	Callee	tcg_gen_shli_i32		2435552	0					
ANR	2440208	Identifier	tcg_gen_shli_i32		2435552	0					
ANR	2440209	ArgumentList	tmp		2435552	1					
ANR	2440210	Argument	tmp		2435552	0					
ANR	2440211	Identifier	tmp		2435552	0					
ANR	2440212	Argument	tmp		2435552	1					
ANR	2440213	Identifier	tmp		2435552	0					
ANR	2440214	Argument	shift		2435552	2					
ANR	2440215	Identifier	shift		2435552	0					
ANR	2440216	ExpressionStatement	tmp2 = tcg_const_i32 ( imm )	1609:24:32158:32183	2435552	19	True				
ANR	2440217	AssignmentExpression	tmp2 = tcg_const_i32 ( imm )		2435552	0		=			
ANR	2440218	Identifier	tmp2		2435552	0					
ANR	2440219	CallExpression	tcg_const_i32 ( imm )		2435552	1					
ANR	2440220	Callee	tcg_const_i32		2435552	0					
ANR	2440221	Identifier	tcg_const_i32		2435552	0					
ANR	2440222	ArgumentList	imm		2435552	1					
ANR	2440223	Argument	imm		2435552	0					
ANR	2440224	Identifier	imm		2435552	0					
ANR	2440225	IfStatement	if ( op & 4 )		2435552	20					
ANR	2440226	Condition	op & 4	1611:28:32214:32219	2435552	0	True				
ANR	2440227	BitAndExpression	op & 4		2435552	0		&			
ANR	2440228	Identifier	op		2435552	0					
ANR	2440229	PrimaryExpression	4		2435552	1					
ANR	2440230	CompoundStatement		1609:36:32140:32140	2435552	1					
ANR	2440231	IfStatement	if ( ( op & 1 ) && shift == 0 )		2435552	0					
ANR	2440232	Condition	( op & 1 ) && shift == 0	1615:32:32303:32324	2435552	0	True				
ANR	2440233	AndExpression	( op & 1 ) && shift == 0		2435552	0		&&			
ANR	2440234	BitAndExpression	op & 1		2435552	0		&			
ANR	2440235	Identifier	op		2435552	0					
ANR	2440236	PrimaryExpression	1		2435552	1					
ANR	2440237	EqualityExpression	shift == 0		2435552	1		==			
ANR	2440238	Identifier	shift		2435552	0					
ANR	2440239	PrimaryExpression	0		2435552	1					
ANR	2440240	ExpressionStatement	"gen_helper_usat16 ( tmp , tmp , tmp2 )"	1617:32:32360:32393	2435552	1	True				
ANR	2440241	CallExpression	"gen_helper_usat16 ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2440242	Callee	gen_helper_usat16		2435552	0					
ANR	2440243	Identifier	gen_helper_usat16		2435552	0					
ANR	2440244	ArgumentList	tmp		2435552	1					
ANR	2440245	Argument	tmp		2435552	0					
ANR	2440246	Identifier	tmp		2435552	0					
ANR	2440247	Argument	tmp		2435552	1					
ANR	2440248	Identifier	tmp		2435552	0					
ANR	2440249	Argument	tmp2		2435552	2					
ANR	2440250	Identifier	tmp2		2435552	0					
ANR	2440251	ElseStatement	else		2435552	0					
ANR	2440252	ExpressionStatement	"gen_helper_usat ( tmp , tmp , tmp2 )"	1621:32:32462:32493	2435552	0	True				
ANR	2440253	CallExpression	"gen_helper_usat ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2440254	Callee	gen_helper_usat		2435552	0					
ANR	2440255	Identifier	gen_helper_usat		2435552	0					
ANR	2440256	ArgumentList	tmp		2435552	1					
ANR	2440257	Argument	tmp		2435552	0					
ANR	2440258	Identifier	tmp		2435552	0					
ANR	2440259	Argument	tmp		2435552	1					
ANR	2440260	Identifier	tmp		2435552	0					
ANR	2440261	Argument	tmp2		2435552	2					
ANR	2440262	Identifier	tmp2		2435552	0					
ANR	2440263	ElseStatement	else		2435552	0					
ANR	2440264	CompoundStatement		1621:31:32445:32445	2435552	0					
ANR	2440265	IfStatement	if ( ( op & 1 ) && shift == 0 )		2435552	0					
ANR	2440266	Condition	( op & 1 ) && shift == 0	1627:32:32606:32627	2435552	0	True				
ANR	2440267	AndExpression	( op & 1 ) && shift == 0		2435552	0		&&			
ANR	2440268	BitAndExpression	op & 1		2435552	0		&			
ANR	2440269	Identifier	op		2435552	0					
ANR	2440270	PrimaryExpression	1		2435552	1					
ANR	2440271	EqualityExpression	shift == 0		2435552	1		==			
ANR	2440272	Identifier	shift		2435552	0					
ANR	2440273	PrimaryExpression	0		2435552	1					
ANR	2440274	ExpressionStatement	"gen_helper_ssat16 ( tmp , tmp , tmp2 )"	1629:32:32663:32696	2435552	1	True				
ANR	2440275	CallExpression	"gen_helper_ssat16 ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2440276	Callee	gen_helper_ssat16		2435552	0					
ANR	2440277	Identifier	gen_helper_ssat16		2435552	0					
ANR	2440278	ArgumentList	tmp		2435552	1					
ANR	2440279	Argument	tmp		2435552	0					
ANR	2440280	Identifier	tmp		2435552	0					
ANR	2440281	Argument	tmp		2435552	1					
ANR	2440282	Identifier	tmp		2435552	0					
ANR	2440283	Argument	tmp2		2435552	2					
ANR	2440284	Identifier	tmp2		2435552	0					
ANR	2440285	ElseStatement	else		2435552	0					
ANR	2440286	ExpressionStatement	"gen_helper_ssat ( tmp , tmp , tmp2 )"	1633:32:32765:32796	2435552	0	True				
ANR	2440287	CallExpression	"gen_helper_ssat ( tmp , tmp , tmp2 )"		2435552	0					
ANR	2440288	Callee	gen_helper_ssat		2435552	0					
ANR	2440289	Identifier	gen_helper_ssat		2435552	0					
ANR	2440290	ArgumentList	tmp		2435552	1					
ANR	2440291	Argument	tmp		2435552	0					
ANR	2440292	Identifier	tmp		2435552	0					
ANR	2440293	Argument	tmp		2435552	1					
ANR	2440294	Identifier	tmp		2435552	0					
ANR	2440295	Argument	tmp2		2435552	2					
ANR	2440296	Identifier	tmp2		2435552	0					
ANR	2440297	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1637:24:32850:32873	2435552	21	True				
ANR	2440298	CallExpression	tcg_temp_free_i32 ( tmp2 )		2435552	0					
ANR	2440299	Callee	tcg_temp_free_i32		2435552	0					
ANR	2440300	Identifier	tcg_temp_free_i32		2435552	0					
ANR	2440301	ArgumentList	tmp2		2435552	1					
ANR	2440302	Argument	tmp2		2435552	0					
ANR	2440303	Identifier	tmp2		2435552	0					
ANR	2440304	BreakStatement	break ;	1639:24:32900:32905	2435552	22	True				
ANR	2440305	ExpressionStatement	"store_reg ( s , rd , tmp )"	1643:20:32951:32972	2435552	6	True				
ANR	2440306	CallExpression	"store_reg ( s , rd , tmp )"		2435552	0					
ANR	2440307	Callee	store_reg		2435552	0					
ANR	2440308	Identifier	store_reg		2435552	0					
ANR	2440309	ArgumentList	s		2435552	1					
ANR	2440310	Argument	s		2435552	0					
ANR	2440311	Identifier	s		2435552	0					
ANR	2440312	Argument	rd		2435552	1					
ANR	2440313	Identifier	rd		2435552	0					
ANR	2440314	Argument	tmp		2435552	2					
ANR	2440315	Identifier	tmp		2435552	0					
ANR	2440316	ElseStatement	else		2435552	0					
ANR	2440317	CompoundStatement		1643:23:32916:32916	2435552	0					
ANR	2440318	ExpressionStatement	imm = ( ( insn & 0x04000000 ) >> 15 ) | ( ( insn & 0x7000 ) >> 4 ) | ( insn & 0xff )	1647:20:33021:33122	2435552	0	True				
ANR	2440319	AssignmentExpression	imm = ( ( insn & 0x04000000 ) >> 15 ) | ( ( insn & 0x7000 ) >> 4 ) | ( insn & 0xff )		2435552	0		=			
ANR	2440320	Identifier	imm		2435552	0					
ANR	2440321	InclusiveOrExpression	( ( insn & 0x04000000 ) >> 15 ) | ( ( insn & 0x7000 ) >> 4 ) | ( insn & 0xff )		2435552	1		|			
ANR	2440322	ShiftExpression	( insn & 0x04000000 ) >> 15		2435552	0		>>			
ANR	2440323	BitAndExpression	insn & 0x04000000		2435552	0		&			
ANR	2440324	Identifier	insn		2435552	0					
ANR	2440325	PrimaryExpression	0x04000000		2435552	1					
ANR	2440326	PrimaryExpression	15		2435552	1					
ANR	2440327	InclusiveOrExpression	( ( insn & 0x7000 ) >> 4 ) | ( insn & 0xff )		2435552	1		|			
ANR	2440328	ShiftExpression	( insn & 0x7000 ) >> 4		2435552	0		>>			
ANR	2440329	BitAndExpression	insn & 0x7000		2435552	0		&			
ANR	2440330	Identifier	insn		2435552	0					
ANR	2440331	PrimaryExpression	0x7000		2435552	1					
ANR	2440332	PrimaryExpression	4		2435552	1					
ANR	2440333	BitAndExpression	insn & 0xff		2435552	1		&			
ANR	2440334	Identifier	insn		2435552	0					
ANR	2440335	PrimaryExpression	0xff		2435552	1					
ANR	2440336	IfStatement	if ( insn & ( 1 << 22 ) )		2435552	1					
ANR	2440337	Condition	insn & ( 1 << 22 )	1651:24:33149:33164	2435552	0	True				
ANR	2440338	BitAndExpression	insn & ( 1 << 22 )		2435552	0		&			
ANR	2440339	Identifier	insn		2435552	0					
ANR	2440340	ShiftExpression	1 << 22		2435552	1		<<			
ANR	2440341	PrimaryExpression	1		2435552	0					
ANR	2440342	PrimaryExpression	22		2435552	1					
ANR	2440343	CompoundStatement		1649:42:33085:33085	2435552	1					
ANR	2440344	ExpressionStatement	imm |= ( insn >> 4 ) & 0xf000	1655:24:33244:33271	2435552	0	True				
ANR	2440345	AssignmentExpression	imm |= ( insn >> 4 ) & 0xf000		2435552	0		|=			
ANR	2440346	Identifier	imm		2435552	0					
ANR	2440347	BitAndExpression	( insn >> 4 ) & 0xf000		2435552	1		&			
ANR	2440348	ShiftExpression	insn >> 4		2435552	0		>>			
ANR	2440349	Identifier	insn		2435552	0					
ANR	2440350	PrimaryExpression	4		2435552	1					
ANR	2440351	PrimaryExpression	0xf000		2435552	1					
ANR	2440352	IfStatement	if ( insn & ( 1 << 23 ) )		2435552	1					
ANR	2440353	Condition	insn & ( 1 << 23 )	1657:28:33302:33317	2435552	0	True				
ANR	2440354	BitAndExpression	insn & ( 1 << 23 )		2435552	0		&			
ANR	2440355	Identifier	insn		2435552	0					
ANR	2440356	ShiftExpression	1 << 23		2435552	1		<<			
ANR	2440357	PrimaryExpression	1		2435552	0					
ANR	2440358	PrimaryExpression	23		2435552	1					
ANR	2440359	CompoundStatement		1655:46:33238:33238	2435552	1					
ANR	2440360	ExpressionStatement	"tmp = load_reg ( s , rd )"	1661:28:33391:33412	2435552	0	True				
ANR	2440361	AssignmentExpression	"tmp = load_reg ( s , rd )"		2435552	0		=			
ANR	2440362	Identifier	tmp		2435552	0					
ANR	2440363	CallExpression	"load_reg ( s , rd )"		2435552	1					
ANR	2440364	Callee	load_reg		2435552	0					
ANR	2440365	Identifier	load_reg		2435552	0					
ANR	2440366	ArgumentList	s		2435552	1					
ANR	2440367	Argument	s		2435552	0					
ANR	2440368	Identifier	s		2435552	0					
ANR	2440369	Argument	rd		2435552	1					
ANR	2440370	Identifier	rd		2435552	0					
ANR	2440371	ExpressionStatement	"tcg_gen_ext16u_i32 ( tmp , tmp )"	1663:28:33443:33471	2435552	1	True				
ANR	2440372	CallExpression	"tcg_gen_ext16u_i32 ( tmp , tmp )"		2435552	0					
ANR	2440373	Callee	tcg_gen_ext16u_i32		2435552	0					
ANR	2440374	Identifier	tcg_gen_ext16u_i32		2435552	0					
ANR	2440375	ArgumentList	tmp		2435552	1					
ANR	2440376	Argument	tmp		2435552	0					
ANR	2440377	Identifier	tmp		2435552	0					
ANR	2440378	Argument	tmp		2435552	1					
ANR	2440379	Identifier	tmp		2435552	0					
ANR	2440380	ExpressionStatement	"tcg_gen_ori_i32 ( tmp , tmp , imm << 16 )"	1665:28:33502:33538	2435552	2	True				
ANR	2440381	CallExpression	"tcg_gen_ori_i32 ( tmp , tmp , imm << 16 )"		2435552	0					
ANR	2440382	Callee	tcg_gen_ori_i32		2435552	0					
ANR	2440383	Identifier	tcg_gen_ori_i32		2435552	0					
ANR	2440384	ArgumentList	tmp		2435552	1					
ANR	2440385	Argument	tmp		2435552	0					
ANR	2440386	Identifier	tmp		2435552	0					
ANR	2440387	Argument	tmp		2435552	1					
ANR	2440388	Identifier	tmp		2435552	0					
ANR	2440389	Argument	imm << 16		2435552	2					
ANR	2440390	ShiftExpression	imm << 16		2435552	0		<<			
ANR	2440391	Identifier	imm		2435552	0					
ANR	2440392	PrimaryExpression	16		2435552	1					
ANR	2440393	ElseStatement	else		2435552	0					
ANR	2440394	CompoundStatement		1665:31:33490:33490	2435552	0					
ANR	2440395	ExpressionStatement	tmp = new_tmp ( )	1671:28:33643:33658	2435552	0	True				
ANR	2440396	AssignmentExpression	tmp = new_tmp ( )		2435552	0		=			
ANR	2440397	Identifier	tmp		2435552	0					
ANR	2440398	CallExpression	new_tmp ( )		2435552	1					
ANR	2440399	Callee	new_tmp		2435552	0					
ANR	2440400	Identifier	new_tmp		2435552	0					
ANR	2440401	ArgumentList			2435552	1					
ANR	2440402	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , imm )"	1673:28:33689:33715	2435552	1	True				
ANR	2440403	CallExpression	"tcg_gen_movi_i32 ( tmp , imm )"		2435552	0					
ANR	2440404	Callee	tcg_gen_movi_i32		2435552	0					
ANR	2440405	Identifier	tcg_gen_movi_i32		2435552	0					
ANR	2440406	ArgumentList	tmp		2435552	1					
ANR	2440407	Argument	tmp		2435552	0					
ANR	2440408	Identifier	tmp		2435552	0					
ANR	2440409	Argument	imm		2435552	1					
ANR	2440410	Identifier	imm		2435552	0					
ANR	2440411	ElseStatement	else		2435552	0					
ANR	2440412	CompoundStatement		1675:27:33690:33690	2435552	0					
ANR	2440413	IfStatement	if ( rn == 15 )		2435552	0					
ANR	2440414	Condition	rn == 15	1681:28:33861:33868	2435552	0	True				
ANR	2440415	EqualityExpression	rn == 15		2435552	0		==			
ANR	2440416	Identifier	rn		2435552	0					
ANR	2440417	PrimaryExpression	15		2435552	1					
ANR	2440418	CompoundStatement		1679:38:33789:33789	2435552	1					
ANR	2440419	ExpressionStatement	offset = s -> pc & ~ ( uint32_t ) 3	1683:28:33902:33931	2435552	0	True				
ANR	2440420	AssignmentExpression	offset = s -> pc & ~ ( uint32_t ) 3		2435552	0		=			
ANR	2440421	Identifier	offset		2435552	0					
ANR	2440422	BitAndExpression	s -> pc & ~ ( uint32_t ) 3		2435552	1		&			
ANR	2440423	PtrMemberAccess	s -> pc		2435552	0					
ANR	2440424	Identifier	s		2435552	0					
ANR	2440425	Identifier	pc		2435552	1					
ANR	2440426	UnaryOperationExpression	~ ( uint32_t ) 3		2435552	1					
ANR	2440427	UnaryOperator	~		2435552	0					
ANR	2440428	CastExpression	( uint32_t ) 3		2435552	1					
ANR	2440429	CastTarget	uint32_t		2435552	0					
ANR	2440430	PrimaryExpression	3		2435552	1					
ANR	2440431	IfStatement	if ( insn & ( 1 << 23 ) )		2435552	1					
ANR	2440432	Condition	insn & ( 1 << 23 )	1685:32:33966:33981	2435552	0	True				
ANR	2440433	BitAndExpression	insn & ( 1 << 23 )		2435552	0		&			
ANR	2440434	Identifier	insn		2435552	0					
ANR	2440435	ShiftExpression	1 << 23		2435552	1		<<			
ANR	2440436	PrimaryExpression	1		2435552	0					
ANR	2440437	PrimaryExpression	23		2435552	1					
ANR	2440438	ExpressionStatement	offset -= imm	1687:32:34017:34030	2435552	1	True				
ANR	2440439	AssignmentExpression	offset -= imm		2435552	0		-=			
ANR	2440440	Identifier	offset		2435552	0					
ANR	2440441	Identifier	imm		2435552	1					
ANR	2440442	ElseStatement	else		2435552	0					
ANR	2440443	ExpressionStatement	offset += imm	1691:32:34099:34112	2435552	0	True				
ANR	2440444	AssignmentExpression	offset += imm		2435552	0		+=			
ANR	2440445	Identifier	offset		2435552	0					
ANR	2440446	Identifier	imm		2435552	1					
ANR	2440447	ExpressionStatement	tmp = new_tmp ( )	1693:28:34143:34158	2435552	2	True				
ANR	2440448	AssignmentExpression	tmp = new_tmp ( )		2435552	0		=			
ANR	2440449	Identifier	tmp		2435552	0					
ANR	2440450	CallExpression	new_tmp ( )		2435552	1					
ANR	2440451	Callee	new_tmp		2435552	0					
ANR	2440452	Identifier	new_tmp		2435552	0					
ANR	2440453	ArgumentList			2435552	1					
ANR	2440454	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , offset )"	1695:28:34189:34218	2435552	3	True				
ANR	2440455	CallExpression	"tcg_gen_movi_i32 ( tmp , offset )"		2435552	0					
ANR	2440456	Callee	tcg_gen_movi_i32		2435552	0					
ANR	2440457	Identifier	tcg_gen_movi_i32		2435552	0					
ANR	2440458	ArgumentList	tmp		2435552	1					
ANR	2440459	Argument	tmp		2435552	0					
ANR	2440460	Identifier	tmp		2435552	0					
ANR	2440461	Argument	offset		2435552	1					
ANR	2440462	Identifier	offset		2435552	0					
ANR	2440463	ElseStatement	else		2435552	0					
ANR	2440464	CompoundStatement		1695:31:34170:34170	2435552	0					
ANR	2440465	ExpressionStatement	"tmp = load_reg ( s , rn )"	1699:28:34283:34304	2435552	0	True				
ANR	2440466	AssignmentExpression	"tmp = load_reg ( s , rn )"		2435552	0		=			
ANR	2440467	Identifier	tmp		2435552	0					
ANR	2440468	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2440469	Callee	load_reg		2435552	0					
ANR	2440470	Identifier	load_reg		2435552	0					
ANR	2440471	ArgumentList	s		2435552	1					
ANR	2440472	Argument	s		2435552	0					
ANR	2440473	Identifier	s		2435552	0					
ANR	2440474	Argument	rn		2435552	1					
ANR	2440475	Identifier	rn		2435552	0					
ANR	2440476	IfStatement	if ( insn & ( 1 << 23 ) )		2435552	1					
ANR	2440477	Condition	insn & ( 1 << 23 )	1701:32:34339:34354	2435552	0	True				
ANR	2440478	BitAndExpression	insn & ( 1 << 23 )		2435552	0		&			
ANR	2440479	Identifier	insn		2435552	0					
ANR	2440480	ShiftExpression	1 << 23		2435552	1		<<			
ANR	2440481	PrimaryExpression	1		2435552	0					
ANR	2440482	PrimaryExpression	23		2435552	1					
ANR	2440483	ExpressionStatement	"tcg_gen_subi_i32 ( tmp , tmp , imm )"	1703:32:34390:34421	2435552	1	True				
ANR	2440484	CallExpression	"tcg_gen_subi_i32 ( tmp , tmp , imm )"		2435552	0					
ANR	2440485	Callee	tcg_gen_subi_i32		2435552	0					
ANR	2440486	Identifier	tcg_gen_subi_i32		2435552	0					
ANR	2440487	ArgumentList	tmp		2435552	1					
ANR	2440488	Argument	tmp		2435552	0					
ANR	2440489	Identifier	tmp		2435552	0					
ANR	2440490	Argument	tmp		2435552	1					
ANR	2440491	Identifier	tmp		2435552	0					
ANR	2440492	Argument	imm		2435552	2					
ANR	2440493	Identifier	imm		2435552	0					
ANR	2440494	ElseStatement	else		2435552	0					
ANR	2440495	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , imm )"	1707:32:34490:34521	2435552	0	True				
ANR	2440496	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , imm )"		2435552	0					
ANR	2440497	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2440498	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2440499	ArgumentList	tmp		2435552	1					
ANR	2440500	Argument	tmp		2435552	0					
ANR	2440501	Identifier	tmp		2435552	0					
ANR	2440502	Argument	tmp		2435552	1					
ANR	2440503	Identifier	tmp		2435552	0					
ANR	2440504	Argument	imm		2435552	2					
ANR	2440505	Identifier	imm		2435552	0					
ANR	2440506	ExpressionStatement	"store_reg ( s , rd , tmp )"	1713:20:34594:34615	2435552	2	True				
ANR	2440507	CallExpression	"store_reg ( s , rd , tmp )"		2435552	0					
ANR	2440508	Callee	store_reg		2435552	0					
ANR	2440509	Identifier	store_reg		2435552	0					
ANR	2440510	ArgumentList	s		2435552	1					
ANR	2440511	Argument	s		2435552	0					
ANR	2440512	Identifier	s		2435552	0					
ANR	2440513	Argument	rd		2435552	1					
ANR	2440514	Identifier	rd		2435552	0					
ANR	2440515	Argument	tmp		2435552	2					
ANR	2440516	Identifier	tmp		2435552	0					
ANR	2440517	ElseStatement	else		2435552	0					
ANR	2440518	CompoundStatement		1717:16:34593:34612	2435552	0					
ANR	2440519	IdentifierDeclStatement	int shifter_out = 0 ;	1719:16:34675:34694	2435552	0	True				
ANR	2440520	IdentifierDecl	shifter_out = 0		2435552	0					
ANR	2440521	IdentifierDeclType	int		2435552	0					
ANR	2440522	Identifier	shifter_out		2435552	1					
ANR	2440523	AssignmentExpression	shifter_out = 0		2435552	2		=			
ANR	2440524	Identifier	shifter_out		2435552	0					
ANR	2440525	PrimaryExpression	0		2435552	1					
ANR	2440526	ExpressionStatement	shift = ( ( insn & 0x04000000 ) >> 23 ) | ( ( insn & 0x7000 ) >> 12 )	1723:16:34764:34825	2435552	1	True				
ANR	2440527	AssignmentExpression	shift = ( ( insn & 0x04000000 ) >> 23 ) | ( ( insn & 0x7000 ) >> 12 )		2435552	0		=			
ANR	2440528	Identifier	shift		2435552	0					
ANR	2440529	InclusiveOrExpression	( ( insn & 0x04000000 ) >> 23 ) | ( ( insn & 0x7000 ) >> 12 )		2435552	1		|			
ANR	2440530	ShiftExpression	( insn & 0x04000000 ) >> 23		2435552	0		>>			
ANR	2440531	BitAndExpression	insn & 0x04000000		2435552	0		&			
ANR	2440532	Identifier	insn		2435552	0					
ANR	2440533	PrimaryExpression	0x04000000		2435552	1					
ANR	2440534	PrimaryExpression	23		2435552	1					
ANR	2440535	ShiftExpression	( insn & 0x7000 ) >> 12		2435552	1		>>			
ANR	2440536	BitAndExpression	insn & 0x7000		2435552	0		&			
ANR	2440537	Identifier	insn		2435552	0					
ANR	2440538	PrimaryExpression	0x7000		2435552	1					
ANR	2440539	PrimaryExpression	12		2435552	1					
ANR	2440540	ExpressionStatement	imm = ( insn & 0xff )	1725:16:34844:34863	2435552	2	True				
ANR	2440541	AssignmentExpression	imm = ( insn & 0xff )		2435552	0		=			
ANR	2440542	Identifier	imm		2435552	0					
ANR	2440543	BitAndExpression	insn & 0xff		2435552	1		&			
ANR	2440544	Identifier	insn		2435552	0					
ANR	2440545	PrimaryExpression	0xff		2435552	1					
ANR	2440546	SwitchStatement	switch ( shift )		2435552	3					
ANR	2440547	Condition	shift	1727:24:34890:34894	2435552	0	True				
ANR	2440548	Identifier	shift		2435552	0					
ANR	2440549	CompoundStatement		1725:31:34815:34815	2435552	1					
ANR	2440550	Label	case 0 :	1729:16:34916:34922	2435552	0	True				
ANR	2440551	BreakStatement	break ;	1733:20:34997:35002	2435552	1	True				
ANR	2440552	Label	case 1 :	1735:16:35021:35027	2435552	2	True				
ANR	2440553	ExpressionStatement	imm |= imm << 16	1737:20:35065:35081	2435552	3	True				
ANR	2440554	AssignmentExpression	imm |= imm << 16		2435552	0		|=			
ANR	2440555	Identifier	imm		2435552	0					
ANR	2440556	ShiftExpression	imm << 16		2435552	1		<<			
ANR	2440557	Identifier	imm		2435552	0					
ANR	2440558	PrimaryExpression	16		2435552	1					
ANR	2440559	BreakStatement	break ;	1739:20:35104:35109	2435552	4	True				
ANR	2440560	Label	case 2 :	1741:16:35128:35134	2435552	5	True				
ANR	2440561	ExpressionStatement	imm |= imm << 16	1743:20:35172:35188	2435552	6	True				
ANR	2440562	AssignmentExpression	imm |= imm << 16		2435552	0		|=			
ANR	2440563	Identifier	imm		2435552	0					
ANR	2440564	ShiftExpression	imm << 16		2435552	1		<<			
ANR	2440565	Identifier	imm		2435552	0					
ANR	2440566	PrimaryExpression	16		2435552	1					
ANR	2440567	ExpressionStatement	imm <<= 8	1745:20:35211:35220	2435552	7	True				
ANR	2440568	AssignmentExpression	imm <<= 8		2435552	0		<<=			
ANR	2440569	Identifier	imm		2435552	0					
ANR	2440570	PrimaryExpression	8		2435552	1					
ANR	2440571	BreakStatement	break ;	1747:20:35243:35248	2435552	8	True				
ANR	2440572	Label	case 3 :	1749:16:35267:35273	2435552	9	True				
ANR	2440573	ExpressionStatement	imm |= imm << 16	1751:20:35311:35327	2435552	10	True				
ANR	2440574	AssignmentExpression	imm |= imm << 16		2435552	0		|=			
ANR	2440575	Identifier	imm		2435552	0					
ANR	2440576	ShiftExpression	imm << 16		2435552	1		<<			
ANR	2440577	Identifier	imm		2435552	0					
ANR	2440578	PrimaryExpression	16		2435552	1					
ANR	2440579	ExpressionStatement	imm |= imm << 8	1753:20:35350:35365	2435552	11	True				
ANR	2440580	AssignmentExpression	imm |= imm << 8		2435552	0		|=			
ANR	2440581	Identifier	imm		2435552	0					
ANR	2440582	ShiftExpression	imm << 8		2435552	1		<<			
ANR	2440583	Identifier	imm		2435552	0					
ANR	2440584	PrimaryExpression	8		2435552	1					
ANR	2440585	BreakStatement	break ;	1755:20:35388:35393	2435552	12	True				
ANR	2440586	Label	default :	1757:16:35412:35419	2435552	13	True				
ANR	2440587	Identifier	default		2435552	0					
ANR	2440588	ExpressionStatement	shift = ( shift << 1 ) | ( imm >> 7 )	1759:20:35467:35500	2435552	14	True				
ANR	2440589	AssignmentExpression	shift = ( shift << 1 ) | ( imm >> 7 )		2435552	0		=			
ANR	2440590	Identifier	shift		2435552	0					
ANR	2440591	InclusiveOrExpression	( shift << 1 ) | ( imm >> 7 )		2435552	1		|			
ANR	2440592	ShiftExpression	shift << 1		2435552	0		<<			
ANR	2440593	Identifier	shift		2435552	0					
ANR	2440594	PrimaryExpression	1		2435552	1					
ANR	2440595	ShiftExpression	imm >> 7		2435552	1		>>			
ANR	2440596	Identifier	imm		2435552	0					
ANR	2440597	PrimaryExpression	7		2435552	1					
ANR	2440598	ExpressionStatement	imm |= 0x80	1761:20:35523:35534	2435552	15	True				
ANR	2440599	AssignmentExpression	imm |= 0x80		2435552	0		|=			
ANR	2440600	Identifier	imm		2435552	0					
ANR	2440601	PrimaryExpression	0x80		2435552	1					
ANR	2440602	ExpressionStatement	imm = imm << ( 32 - shift )	1763:20:35557:35582	2435552	16	True				
ANR	2440603	AssignmentExpression	imm = imm << ( 32 - shift )		2435552	0		=			
ANR	2440604	Identifier	imm		2435552	0					
ANR	2440605	ShiftExpression	imm << ( 32 - shift )		2435552	1		<<			
ANR	2440606	Identifier	imm		2435552	0					
ANR	2440607	AdditiveExpression	32 - shift		2435552	1		-			
ANR	2440608	PrimaryExpression	32		2435552	0					
ANR	2440609	Identifier	shift		2435552	1					
ANR	2440610	ExpressionStatement	shifter_out = 1	1765:20:35605:35620	2435552	17	True				
ANR	2440611	AssignmentExpression	shifter_out = 1		2435552	0		=			
ANR	2440612	Identifier	shifter_out		2435552	0					
ANR	2440613	PrimaryExpression	1		2435552	1					
ANR	2440614	BreakStatement	break ;	1767:20:35643:35648	2435552	18	True				
ANR	2440615	ExpressionStatement	tmp2 = new_tmp ( )	1771:16:35686:35702	2435552	4	True				
ANR	2440616	AssignmentExpression	tmp2 = new_tmp ( )		2435552	0		=			
ANR	2440617	Identifier	tmp2		2435552	0					
ANR	2440618	CallExpression	new_tmp ( )		2435552	1					
ANR	2440619	Callee	new_tmp		2435552	0					
ANR	2440620	Identifier	new_tmp		2435552	0					
ANR	2440621	ArgumentList			2435552	1					
ANR	2440622	ExpressionStatement	"tcg_gen_movi_i32 ( tmp2 , imm )"	1773:16:35721:35748	2435552	5	True				
ANR	2440623	CallExpression	"tcg_gen_movi_i32 ( tmp2 , imm )"		2435552	0					
ANR	2440624	Callee	tcg_gen_movi_i32		2435552	0					
ANR	2440625	Identifier	tcg_gen_movi_i32		2435552	0					
ANR	2440626	ArgumentList	tmp2		2435552	1					
ANR	2440627	Argument	tmp2		2435552	0					
ANR	2440628	Identifier	tmp2		2435552	0					
ANR	2440629	Argument	imm		2435552	1					
ANR	2440630	Identifier	imm		2435552	0					
ANR	2440631	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	1775:16:35767:35790	2435552	6	True				
ANR	2440632	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2435552	0		=			
ANR	2440633	Identifier	rn		2435552	0					
ANR	2440634	BitAndExpression	( insn >> 16 ) & 0xf		2435552	1		&			
ANR	2440635	ShiftExpression	insn >> 16		2435552	0		>>			
ANR	2440636	Identifier	insn		2435552	0					
ANR	2440637	PrimaryExpression	16		2435552	1					
ANR	2440638	PrimaryExpression	0xf		2435552	1					
ANR	2440639	IfStatement	if ( rn == 15 )		2435552	7					
ANR	2440640	Condition	rn == 15	1777:20:35813:35820	2435552	0	True				
ANR	2440641	EqualityExpression	rn == 15		2435552	0		==			
ANR	2440642	Identifier	rn		2435552	0					
ANR	2440643	PrimaryExpression	15		2435552	1					
ANR	2440644	CompoundStatement		1775:30:35741:35741	2435552	1					
ANR	2440645	ExpressionStatement	tmp = new_tmp ( )	1779:20:35846:35861	2435552	0	True				
ANR	2440646	AssignmentExpression	tmp = new_tmp ( )		2435552	0		=			
ANR	2440647	Identifier	tmp		2435552	0					
ANR	2440648	CallExpression	new_tmp ( )		2435552	1					
ANR	2440649	Callee	new_tmp		2435552	0					
ANR	2440650	Identifier	new_tmp		2435552	0					
ANR	2440651	ArgumentList			2435552	1					
ANR	2440652	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , 0 )"	1781:20:35884:35908	2435552	1	True				
ANR	2440653	CallExpression	"tcg_gen_movi_i32 ( tmp , 0 )"		2435552	0					
ANR	2440654	Callee	tcg_gen_movi_i32		2435552	0					
ANR	2440655	Identifier	tcg_gen_movi_i32		2435552	0					
ANR	2440656	ArgumentList	tmp		2435552	1					
ANR	2440657	Argument	tmp		2435552	0					
ANR	2440658	Identifier	tmp		2435552	0					
ANR	2440659	Argument	0		2435552	1					
ANR	2440660	PrimaryExpression	0		2435552	0					
ANR	2440661	ElseStatement	else		2435552	0					
ANR	2440662	CompoundStatement		1781:23:35852:35852	2435552	0					
ANR	2440663	ExpressionStatement	"tmp = load_reg ( s , rn )"	1785:20:35957:35978	2435552	0	True				
ANR	2440664	AssignmentExpression	"tmp = load_reg ( s , rn )"		2435552	0		=			
ANR	2440665	Identifier	tmp		2435552	0					
ANR	2440666	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2440667	Callee	load_reg		2435552	0					
ANR	2440668	Identifier	load_reg		2435552	0					
ANR	2440669	ArgumentList	s		2435552	1					
ANR	2440670	Argument	s		2435552	0					
ANR	2440671	Identifier	s		2435552	0					
ANR	2440672	Argument	rn		2435552	1					
ANR	2440673	Identifier	rn		2435552	0					
ANR	2440674	ExpressionStatement	op = ( insn >> 21 ) & 0xf	1789:16:36016:36039	2435552	8	True				
ANR	2440675	AssignmentExpression	op = ( insn >> 21 ) & 0xf		2435552	0		=			
ANR	2440676	Identifier	op		2435552	0					
ANR	2440677	BitAndExpression	( insn >> 21 ) & 0xf		2435552	1		&			
ANR	2440678	ShiftExpression	insn >> 21		2435552	0		>>			
ANR	2440679	Identifier	insn		2435552	0					
ANR	2440680	PrimaryExpression	21		2435552	1					
ANR	2440681	PrimaryExpression	0xf		2435552	1					
ANR	2440682	IfStatement	"if ( gen_thumb2_data_op ( s , op , ( insn & ( 1 << 20 ) ) != 0 , shifter_out , tmp , tmp2 ) )"		2435552	9					
ANR	2440683	Condition	"gen_thumb2_data_op ( s , op , ( insn & ( 1 << 20 ) ) != 0 , shifter_out , tmp , tmp2 )"	1791:20:36062:36175	2435552	0	True				
ANR	2440684	CallExpression	"gen_thumb2_data_op ( s , op , ( insn & ( 1 << 20 ) ) != 0 , shifter_out , tmp , tmp2 )"		2435552	0					
ANR	2440685	Callee	gen_thumb2_data_op		2435552	0					
ANR	2440686	Identifier	gen_thumb2_data_op		2435552	0					
ANR	2440687	ArgumentList	s		2435552	1					
ANR	2440688	Argument	s		2435552	0					
ANR	2440689	Identifier	s		2435552	0					
ANR	2440690	Argument	op		2435552	1					
ANR	2440691	Identifier	op		2435552	0					
ANR	2440692	Argument	( insn & ( 1 << 20 ) ) != 0		2435552	2					
ANR	2440693	EqualityExpression	( insn & ( 1 << 20 ) ) != 0		2435552	0		!=			
ANR	2440694	BitAndExpression	insn & ( 1 << 20 )		2435552	0		&			
ANR	2440695	Identifier	insn		2435552	0					
ANR	2440696	ShiftExpression	1 << 20		2435552	1		<<			
ANR	2440697	PrimaryExpression	1		2435552	0					
ANR	2440698	PrimaryExpression	20		2435552	1					
ANR	2440699	PrimaryExpression	0		2435552	1					
ANR	2440700	Argument	shifter_out		2435552	3					
ANR	2440701	Identifier	shifter_out		2435552	0					
ANR	2440702	Argument	tmp		2435552	4					
ANR	2440703	Identifier	tmp		2435552	0					
ANR	2440704	Argument	tmp2		2435552	5					
ANR	2440705	Identifier	tmp2		2435552	0					
ANR	2440706	GotoStatement	goto illegal_op ;	1795:20:36199:36214	2435552	1	True				
ANR	2440707	Identifier	illegal_op		2435552	0					
ANR	2440708	ExpressionStatement	dead_tmp ( tmp2 )	1797:16:36233:36247	2435552	10	True				
ANR	2440709	CallExpression	dead_tmp ( tmp2 )		2435552	0					
ANR	2440710	Callee	dead_tmp		2435552	0					
ANR	2440711	Identifier	dead_tmp		2435552	0					
ANR	2440712	ArgumentList	tmp2		2435552	1					
ANR	2440713	Argument	tmp2		2435552	0					
ANR	2440714	Identifier	tmp2		2435552	0					
ANR	2440715	ExpressionStatement	rd = ( insn >> 8 ) & 0xf	1799:16:36266:36288	2435552	11	True				
ANR	2440716	AssignmentExpression	rd = ( insn >> 8 ) & 0xf		2435552	0		=			
ANR	2440717	Identifier	rd		2435552	0					
ANR	2440718	BitAndExpression	( insn >> 8 ) & 0xf		2435552	1		&			
ANR	2440719	ShiftExpression	insn >> 8		2435552	0		>>			
ANR	2440720	Identifier	insn		2435552	0					
ANR	2440721	PrimaryExpression	8		2435552	1					
ANR	2440722	PrimaryExpression	0xf		2435552	1					
ANR	2440723	IfStatement	if ( rd != 15 )		2435552	12					
ANR	2440724	Condition	rd != 15	1801:20:36311:36318	2435552	0	True				
ANR	2440725	EqualityExpression	rd != 15		2435552	0		!=			
ANR	2440726	Identifier	rd		2435552	0					
ANR	2440727	PrimaryExpression	15		2435552	1					
ANR	2440728	CompoundStatement		1799:30:36239:36239	2435552	1					
ANR	2440729	ExpressionStatement	"store_reg ( s , rd , tmp )"	1803:20:36344:36365	2435552	0	True				
ANR	2440730	CallExpression	"store_reg ( s , rd , tmp )"		2435552	0					
ANR	2440731	Callee	store_reg		2435552	0					
ANR	2440732	Identifier	store_reg		2435552	0					
ANR	2440733	ArgumentList	s		2435552	1					
ANR	2440734	Argument	s		2435552	0					
ANR	2440735	Identifier	s		2435552	0					
ANR	2440736	Argument	rd		2435552	1					
ANR	2440737	Identifier	rd		2435552	0					
ANR	2440738	Argument	tmp		2435552	2					
ANR	2440739	Identifier	tmp		2435552	0					
ANR	2440740	ElseStatement	else		2435552	0					
ANR	2440741	CompoundStatement		1803:23:36309:36309	2435552	0					
ANR	2440742	ExpressionStatement	dead_tmp ( tmp )	1807:20:36414:36427	2435552	0	True				
ANR	2440743	CallExpression	dead_tmp ( tmp )		2435552	0					
ANR	2440744	Callee	dead_tmp		2435552	0					
ANR	2440745	Identifier	dead_tmp		2435552	0					
ANR	2440746	ArgumentList	tmp		2435552	1					
ANR	2440747	Argument	tmp		2435552	0					
ANR	2440748	Identifier	tmp		2435552	0					
ANR	2440749	BreakStatement	break ;	1815:8:36483:36488	2435552	28	True				
ANR	2440750	Label	case 12 :	1817:4:36495:36502	2435552	29	True				
ANR	2440751	CompoundStatement		1823:8:36532:36540	2435552	30					
ANR	2440752	IdentifierDeclStatement	int postinc = 0 ;	1821:8:36560:36575	2435552	0	True				
ANR	2440753	IdentifierDecl	postinc = 0		2435552	0					
ANR	2440754	IdentifierDeclType	int		2435552	0					
ANR	2440755	Identifier	postinc		2435552	1					
ANR	2440756	AssignmentExpression	postinc = 0		2435552	2		=			
ANR	2440757	Identifier	postinc		2435552	0					
ANR	2440758	PrimaryExpression	0		2435552	1					
ANR	2440759	IdentifierDeclStatement	int writeback = 0 ;	1823:8:36586:36603	2435552	1	True				
ANR	2440760	IdentifierDecl	writeback = 0		2435552	0					
ANR	2440761	IdentifierDeclType	int		2435552	0					
ANR	2440762	Identifier	writeback		2435552	1					
ANR	2440763	AssignmentExpression	writeback = 0		2435552	2		=			
ANR	2440764	Identifier	writeback		2435552	0					
ANR	2440765	PrimaryExpression	0		2435552	1					
ANR	2440766	IdentifierDeclStatement	int user ;	1825:8:36614:36622	2435552	2	True				
ANR	2440767	IdentifierDecl	user		2435552	0					
ANR	2440768	IdentifierDeclType	int		2435552	0					
ANR	2440769	Identifier	user		2435552	1					
ANR	2440770	IfStatement	if ( ( insn & 0x01100000 ) == 0x01000000 )		2435552	3					
ANR	2440771	Condition	( insn & 0x01100000 ) == 0x01000000	1827:12:36637:36669	2435552	0	True				
ANR	2440772	EqualityExpression	( insn & 0x01100000 ) == 0x01000000		2435552	0		==			
ANR	2440773	BitAndExpression	insn & 0x01100000		2435552	0		&			
ANR	2440774	Identifier	insn		2435552	0					
ANR	2440775	PrimaryExpression	0x01100000		2435552	1					
ANR	2440776	PrimaryExpression	0x01000000		2435552	1					
ANR	2440777	CompoundStatement		1825:47:36590:36590	2435552	1					
ANR	2440778	IfStatement	"if ( disas_neon_ls_insn ( env , s , insn ) )"		2435552	0					
ANR	2440779	Condition	"disas_neon_ls_insn ( env , s , insn )"	1829:16:36691:36722	2435552	0	True				
ANR	2440780	CallExpression	"disas_neon_ls_insn ( env , s , insn )"		2435552	0					
ANR	2440781	Callee	disas_neon_ls_insn		2435552	0					
ANR	2440782	Identifier	disas_neon_ls_insn		2435552	0					
ANR	2440783	ArgumentList	env		2435552	1					
ANR	2440784	Argument	env		2435552	0					
ANR	2440785	Identifier	env		2435552	0					
ANR	2440786	Argument	s		2435552	1					
ANR	2440787	Identifier	s		2435552	0					
ANR	2440788	Argument	insn		2435552	2					
ANR	2440789	Identifier	insn		2435552	0					
ANR	2440790	GotoStatement	goto illegal_op ;	1831:16:36742:36757	2435552	1	True				
ANR	2440791	Identifier	illegal_op		2435552	0					
ANR	2440792	BreakStatement	break ;	1833:12:36772:36777	2435552	1	True				
ANR	2440793	ExpressionStatement	user = IS_USER ( s )	1837:8:36799:36816	2435552	4	True				
ANR	2440794	AssignmentExpression	user = IS_USER ( s )		2435552	0		=			
ANR	2440795	Identifier	user		2435552	0					
ANR	2440796	CallExpression	IS_USER ( s )		2435552	1					
ANR	2440797	Callee	IS_USER		2435552	0					
ANR	2440798	Identifier	IS_USER		2435552	0					
ANR	2440799	ArgumentList	s		2435552	1					
ANR	2440800	Argument	s		2435552	0					
ANR	2440801	Identifier	s		2435552	0					
ANR	2440802	IfStatement	if ( rn == 15 )		2435552	5					
ANR	2440803	Condition	rn == 15	1839:12:36831:36838	2435552	0	True				
ANR	2440804	EqualityExpression	rn == 15		2435552	0		==			
ANR	2440805	Identifier	rn		2435552	0					
ANR	2440806	PrimaryExpression	15		2435552	1					
ANR	2440807	CompoundStatement		1837:22:36759:36759	2435552	1					
ANR	2440808	ExpressionStatement	addr = new_tmp ( )	1841:12:36856:36872	2435552	0	True				
ANR	2440809	AssignmentExpression	addr = new_tmp ( )		2435552	0		=			
ANR	2440810	Identifier	addr		2435552	0					
ANR	2440811	CallExpression	new_tmp ( )		2435552	1					
ANR	2440812	Callee	new_tmp		2435552	0					
ANR	2440813	Identifier	new_tmp		2435552	0					
ANR	2440814	ArgumentList			2435552	1					
ANR	2440815	ExpressionStatement	imm = s -> pc & 0xfffffffc	1847:12:36981:37005	2435552	1	True				
ANR	2440816	AssignmentExpression	imm = s -> pc & 0xfffffffc		2435552	0		=			
ANR	2440817	Identifier	imm		2435552	0					
ANR	2440818	BitAndExpression	s -> pc & 0xfffffffc		2435552	1		&			
ANR	2440819	PtrMemberAccess	s -> pc		2435552	0					
ANR	2440820	Identifier	s		2435552	0					
ANR	2440821	Identifier	pc		2435552	1					
ANR	2440822	PrimaryExpression	0xfffffffc		2435552	1					
ANR	2440823	IfStatement	if ( insn & ( 1 << 23 ) )		2435552	2					
ANR	2440824	Condition	insn & ( 1 << 23 )	1849:16:37024:37039	2435552	0	True				
ANR	2440825	BitAndExpression	insn & ( 1 << 23 )		2435552	0		&			
ANR	2440826	Identifier	insn		2435552	0					
ANR	2440827	ShiftExpression	1 << 23		2435552	1		<<			
ANR	2440828	PrimaryExpression	1		2435552	0					
ANR	2440829	PrimaryExpression	23		2435552	1					
ANR	2440830	ExpressionStatement	imm += insn & 0xfff	1851:16:37059:37078	2435552	1	True				
ANR	2440831	AssignmentExpression	imm += insn & 0xfff		2435552	0		+=			
ANR	2440832	Identifier	imm		2435552	0					
ANR	2440833	BitAndExpression	insn & 0xfff		2435552	1		&			
ANR	2440834	Identifier	insn		2435552	0					
ANR	2440835	PrimaryExpression	0xfff		2435552	1					
ANR	2440836	ElseStatement	else		2435552	0					
ANR	2440837	ExpressionStatement	imm -= insn & 0xfff	1855:16:37115:37134	2435552	0	True				
ANR	2440838	AssignmentExpression	imm -= insn & 0xfff		2435552	0		-=			
ANR	2440839	Identifier	imm		2435552	0					
ANR	2440840	BitAndExpression	insn & 0xfff		2435552	1		&			
ANR	2440841	Identifier	insn		2435552	0					
ANR	2440842	PrimaryExpression	0xfff		2435552	1					
ANR	2440843	ExpressionStatement	"tcg_gen_movi_i32 ( addr , imm )"	1857:12:37149:37176	2435552	3	True				
ANR	2440844	CallExpression	"tcg_gen_movi_i32 ( addr , imm )"		2435552	0					
ANR	2440845	Callee	tcg_gen_movi_i32		2435552	0					
ANR	2440846	Identifier	tcg_gen_movi_i32		2435552	0					
ANR	2440847	ArgumentList	addr		2435552	1					
ANR	2440848	Argument	addr		2435552	0					
ANR	2440849	Identifier	addr		2435552	0					
ANR	2440850	Argument	imm		2435552	1					
ANR	2440851	Identifier	imm		2435552	0					
ANR	2440852	ElseStatement	else		2435552	0					
ANR	2440853	CompoundStatement		1857:15:37112:37112	2435552	0					
ANR	2440854	ExpressionStatement	"addr = load_reg ( s , rn )"	1861:12:37209:37231	2435552	0	True				
ANR	2440855	AssignmentExpression	"addr = load_reg ( s , rn )"		2435552	0		=			
ANR	2440856	Identifier	addr		2435552	0					
ANR	2440857	CallExpression	"load_reg ( s , rn )"		2435552	1					
ANR	2440858	Callee	load_reg		2435552	0					
ANR	2440859	Identifier	load_reg		2435552	0					
ANR	2440860	ArgumentList	s		2435552	1					
ANR	2440861	Argument	s		2435552	0					
ANR	2440862	Identifier	s		2435552	0					
ANR	2440863	Argument	rn		2435552	1					
ANR	2440864	Identifier	rn		2435552	0					
ANR	2440865	IfStatement	if ( insn & ( 1 << 23 ) )		2435552	1					
ANR	2440866	Condition	insn & ( 1 << 23 )	1863:16:37250:37265	2435552	0	True				
ANR	2440867	BitAndExpression	insn & ( 1 << 23 )		2435552	0		&			
ANR	2440868	Identifier	insn		2435552	0					
ANR	2440869	ShiftExpression	1 << 23		2435552	1		<<			
ANR	2440870	PrimaryExpression	1		2435552	0					
ANR	2440871	PrimaryExpression	23		2435552	1					
ANR	2440872	CompoundStatement		1861:34:37186:37186	2435552	1					
ANR	2440873	ExpressionStatement	imm = insn & 0xfff	1867:16:37328:37346	2435552	0	True				
ANR	2440874	AssignmentExpression	imm = insn & 0xfff		2435552	0		=			
ANR	2440875	Identifier	imm		2435552	0					
ANR	2440876	BitAndExpression	insn & 0xfff		2435552	1		&			
ANR	2440877	Identifier	insn		2435552	0					
ANR	2440878	PrimaryExpression	0xfff		2435552	1					
ANR	2440879	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , imm )"	1869:16:37365:37398	2435552	1	True				
ANR	2440880	CallExpression	"tcg_gen_addi_i32 ( addr , addr , imm )"		2435552	0					
ANR	2440881	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2440882	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2440883	ArgumentList	addr		2435552	1					
ANR	2440884	Argument	addr		2435552	0					
ANR	2440885	Identifier	addr		2435552	0					
ANR	2440886	Argument	addr		2435552	1					
ANR	2440887	Identifier	addr		2435552	0					
ANR	2440888	Argument	imm		2435552	2					
ANR	2440889	Identifier	imm		2435552	0					
ANR	2440890	ElseStatement	else		2435552	0					
ANR	2440891	CompoundStatement		1869:19:37338:37338	2435552	0					
ANR	2440892	ExpressionStatement	op = ( insn >> 8 ) & 7	1873:16:37439:37459	2435552	0	True				
ANR	2440893	AssignmentExpression	op = ( insn >> 8 ) & 7		2435552	0		=			
ANR	2440894	Identifier	op		2435552	0					
ANR	2440895	BitAndExpression	( insn >> 8 ) & 7		2435552	1		&			
ANR	2440896	ShiftExpression	insn >> 8		2435552	0		>>			
ANR	2440897	Identifier	insn		2435552	0					
ANR	2440898	PrimaryExpression	8		2435552	1					
ANR	2440899	PrimaryExpression	7		2435552	1					
ANR	2440900	ExpressionStatement	imm = insn & 0xff	1875:16:37478:37495	2435552	1	True				
ANR	2440901	AssignmentExpression	imm = insn & 0xff		2435552	0		=			
ANR	2440902	Identifier	imm		2435552	0					
ANR	2440903	BitAndExpression	insn & 0xff		2435552	1		&			
ANR	2440904	Identifier	insn		2435552	0					
ANR	2440905	PrimaryExpression	0xff		2435552	1					
ANR	2440906	SwitchStatement	switch ( op )		2435552	2					
ANR	2440907	Condition	op	1877:24:37522:37523	2435552	0	True				
ANR	2440908	Identifier	op		2435552	0					
ANR	2440909	CompoundStatement		1875:28:37444:37444	2435552	1					
ANR	2440910	Label	case 0 :	1879:16:37545:37551	2435552	0	True				
ANR	2440911	Label	case 8 :	1879:24:37553:37559	2435552	1	True				
ANR	2440912	ExpressionStatement	shift = ( insn >> 4 ) & 0xf	1881:20:37607:37632	2435552	2	True				
ANR	2440913	AssignmentExpression	shift = ( insn >> 4 ) & 0xf		2435552	0		=			
ANR	2440914	Identifier	shift		2435552	0					
ANR	2440915	BitAndExpression	( insn >> 4 ) & 0xf		2435552	1		&			
ANR	2440916	ShiftExpression	insn >> 4		2435552	0		>>			
ANR	2440917	Identifier	insn		2435552	0					
ANR	2440918	PrimaryExpression	4		2435552	1					
ANR	2440919	PrimaryExpression	0xf		2435552	1					
ANR	2440920	IfStatement	if ( shift > 3 )		2435552	3					
ANR	2440921	Condition	shift > 3	1883:24:37659:37667	2435552	0	True				
ANR	2440922	RelationalExpression	shift > 3		2435552	0		>			
ANR	2440923	Identifier	shift		2435552	0					
ANR	2440924	PrimaryExpression	3		2435552	1					
ANR	2440925	GotoStatement	goto illegal_op ;	1885:24:37695:37710	2435552	1	True				
ANR	2440926	Identifier	illegal_op		2435552	0					
ANR	2440927	ExpressionStatement	"tmp = load_reg ( s , rm )"	1887:20:37733:37754	2435552	4	True				
ANR	2440928	AssignmentExpression	"tmp = load_reg ( s , rm )"		2435552	0		=			
ANR	2440929	Identifier	tmp		2435552	0					
ANR	2440930	CallExpression	"load_reg ( s , rm )"		2435552	1					
ANR	2440931	Callee	load_reg		2435552	0					
ANR	2440932	Identifier	load_reg		2435552	0					
ANR	2440933	ArgumentList	s		2435552	1					
ANR	2440934	Argument	s		2435552	0					
ANR	2440935	Identifier	s		2435552	0					
ANR	2440936	Argument	rm		2435552	1					
ANR	2440937	Identifier	rm		2435552	0					
ANR	2440938	IfStatement	if ( shift )		2435552	5					
ANR	2440939	Condition	shift	1889:24:37781:37785	2435552	0	True				
ANR	2440940	Identifier	shift		2435552	0					
ANR	2440941	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , tmp , shift )"	1891:24:37813:37846	2435552	1	True				
ANR	2440942	CallExpression	"tcg_gen_shli_i32 ( tmp , tmp , shift )"		2435552	0					
ANR	2440943	Callee	tcg_gen_shli_i32		2435552	0					
ANR	2440944	Identifier	tcg_gen_shli_i32		2435552	0					
ANR	2440945	ArgumentList	tmp		2435552	1					
ANR	2440946	Argument	tmp		2435552	0					
ANR	2440947	Identifier	tmp		2435552	0					
ANR	2440948	Argument	tmp		2435552	1					
ANR	2440949	Identifier	tmp		2435552	0					
ANR	2440950	Argument	shift		2435552	2					
ANR	2440951	Identifier	shift		2435552	0					
ANR	2440952	ExpressionStatement	"tcg_gen_add_i32 ( addr , addr , tmp )"	1893:20:37869:37901	2435552	6	True				
ANR	2440953	CallExpression	"tcg_gen_add_i32 ( addr , addr , tmp )"		2435552	0					
ANR	2440954	Callee	tcg_gen_add_i32		2435552	0					
ANR	2440955	Identifier	tcg_gen_add_i32		2435552	0					
ANR	2440956	ArgumentList	addr		2435552	1					
ANR	2440957	Argument	addr		2435552	0					
ANR	2440958	Identifier	addr		2435552	0					
ANR	2440959	Argument	addr		2435552	1					
ANR	2440960	Identifier	addr		2435552	0					
ANR	2440961	Argument	tmp		2435552	2					
ANR	2440962	Identifier	tmp		2435552	0					
ANR	2440963	ExpressionStatement	dead_tmp ( tmp )	1895:20:37924:37937	2435552	7	True				
ANR	2440964	CallExpression	dead_tmp ( tmp )		2435552	0					
ANR	2440965	Callee	dead_tmp		2435552	0					
ANR	2440966	Identifier	dead_tmp		2435552	0					
ANR	2440967	ArgumentList	tmp		2435552	1					
ANR	2440968	Argument	tmp		2435552	0					
ANR	2440969	Identifier	tmp		2435552	0					
ANR	2440970	BreakStatement	break ;	1897:20:37960:37965	2435552	8	True				
ANR	2440971	Label	case 4 :	1899:16:37984:37990	2435552	9	True				
ANR	2440972	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - imm )"	1901:20:38037:38071	2435552	10	True				
ANR	2440973	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - imm )"		2435552	0					
ANR	2440974	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2440975	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2440976	ArgumentList	addr		2435552	1					
ANR	2440977	Argument	addr		2435552	0					
ANR	2440978	Identifier	addr		2435552	0					
ANR	2440979	Argument	addr		2435552	1					
ANR	2440980	Identifier	addr		2435552	0					
ANR	2440981	Argument	- imm		2435552	2					
ANR	2440982	UnaryOperationExpression	- imm		2435552	0					
ANR	2440983	UnaryOperator	-		2435552	0					
ANR	2440984	Identifier	imm		2435552	1					
ANR	2440985	BreakStatement	break ;	1903:20:38094:38099	2435552	11	True				
ANR	2440986	Label	case 6 :	1905:16:38118:38124	2435552	12	True				
ANR	2440987	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , imm )"	1907:20:38170:38203	2435552	13	True				
ANR	2440988	CallExpression	"tcg_gen_addi_i32 ( addr , addr , imm )"		2435552	0					
ANR	2440989	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2440990	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2440991	ArgumentList	addr		2435552	1					
ANR	2440992	Argument	addr		2435552	0					
ANR	2440993	Identifier	addr		2435552	0					
ANR	2440994	Argument	addr		2435552	1					
ANR	2440995	Identifier	addr		2435552	0					
ANR	2440996	Argument	imm		2435552	2					
ANR	2440997	Identifier	imm		2435552	0					
ANR	2440998	ExpressionStatement	user = 1	1909:20:38226:38234	2435552	14	True				
ANR	2440999	AssignmentExpression	user = 1		2435552	0		=			
ANR	2441000	Identifier	user		2435552	0					
ANR	2441001	PrimaryExpression	1		2435552	1					
ANR	2441002	BreakStatement	break ;	1911:20:38257:38262	2435552	15	True				
ANR	2441003	Label	case 1 :	1913:16:38281:38287	2435552	16	True				
ANR	2441004	ExpressionStatement	imm = - imm	1915:20:38333:38343	2435552	17	True				
ANR	2441005	AssignmentExpression	imm = - imm		2435552	0		=			
ANR	2441006	Identifier	imm		2435552	0					
ANR	2441007	UnaryOperationExpression	- imm		2435552	1					
ANR	2441008	UnaryOperator	-		2435552	0					
ANR	2441009	Identifier	imm		2435552	1					
ANR	2441010	Label	case 3 :	1919:16:38404:38410	2435552	18	True				
ANR	2441011	ExpressionStatement	postinc = 1	1921:20:38456:38467	2435552	19	True				
ANR	2441012	AssignmentExpression	postinc = 1		2435552	0		=			
ANR	2441013	Identifier	postinc		2435552	0					
ANR	2441014	PrimaryExpression	1		2435552	1					
ANR	2441015	ExpressionStatement	writeback = 1	1923:20:38490:38503	2435552	20	True				
ANR	2441016	AssignmentExpression	writeback = 1		2435552	0		=			
ANR	2441017	Identifier	writeback		2435552	0					
ANR	2441018	PrimaryExpression	1		2435552	1					
ANR	2441019	BreakStatement	break ;	1925:20:38526:38531	2435552	21	True				
ANR	2441020	Label	case 5 :	1927:16:38550:38556	2435552	22	True				
ANR	2441021	ExpressionStatement	imm = - imm	1929:20:38601:38611	2435552	23	True				
ANR	2441022	AssignmentExpression	imm = - imm		2435552	0		=			
ANR	2441023	Identifier	imm		2435552	0					
ANR	2441024	UnaryOperationExpression	- imm		2435552	1					
ANR	2441025	UnaryOperator	-		2435552	0					
ANR	2441026	Identifier	imm		2435552	1					
ANR	2441027	Label	case 7 :	1933:16:38672:38678	2435552	24	True				
ANR	2441028	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , imm )"	1935:20:38723:38756	2435552	25	True				
ANR	2441029	CallExpression	"tcg_gen_addi_i32 ( addr , addr , imm )"		2435552	0					
ANR	2441030	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2441031	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2441032	ArgumentList	addr		2435552	1					
ANR	2441033	Argument	addr		2435552	0					
ANR	2441034	Identifier	addr		2435552	0					
ANR	2441035	Argument	addr		2435552	1					
ANR	2441036	Identifier	addr		2435552	0					
ANR	2441037	Argument	imm		2435552	2					
ANR	2441038	Identifier	imm		2435552	0					
ANR	2441039	ExpressionStatement	writeback = 1	1937:20:38779:38792	2435552	26	True				
ANR	2441040	AssignmentExpression	writeback = 1		2435552	0		=			
ANR	2441041	Identifier	writeback		2435552	0					
ANR	2441042	PrimaryExpression	1		2435552	1					
ANR	2441043	BreakStatement	break ;	1939:20:38815:38820	2435552	27	True				
ANR	2441044	Label	default :	1941:16:38839:38846	2435552	28	True				
ANR	2441045	Identifier	default		2435552	0					
ANR	2441046	GotoStatement	goto illegal_op ;	1943:20:38869:38884	2435552	29	True				
ANR	2441047	Identifier	illegal_op		2435552	0					
ANR	2441048	ExpressionStatement	op = ( ( insn >> 21 ) & 3 ) | ( ( insn >> 22 ) & 4 )	1951:8:38940:38984	2435552	6	True				
ANR	2441049	AssignmentExpression	op = ( ( insn >> 21 ) & 3 ) | ( ( insn >> 22 ) & 4 )		2435552	0		=			
ANR	2441050	Identifier	op		2435552	0					
ANR	2441051	InclusiveOrExpression	( ( insn >> 21 ) & 3 ) | ( ( insn >> 22 ) & 4 )		2435552	1		|			
ANR	2441052	BitAndExpression	( insn >> 21 ) & 3		2435552	0		&			
ANR	2441053	ShiftExpression	insn >> 21		2435552	0		>>			
ANR	2441054	Identifier	insn		2435552	0					
ANR	2441055	PrimaryExpression	21		2435552	1					
ANR	2441056	PrimaryExpression	3		2435552	1					
ANR	2441057	BitAndExpression	( insn >> 22 ) & 4		2435552	1		&			
ANR	2441058	ShiftExpression	insn >> 22		2435552	0		>>			
ANR	2441059	Identifier	insn		2435552	0					
ANR	2441060	PrimaryExpression	22		2435552	1					
ANR	2441061	PrimaryExpression	4		2435552	1					
ANR	2441062	IfStatement	if ( insn & ( 1 << 20 ) )		2435552	7					
ANR	2441063	Condition	insn & ( 1 << 20 )	1953:12:38999:39014	2435552	0	True				
ANR	2441064	BitAndExpression	insn & ( 1 << 20 )		2435552	0		&			
ANR	2441065	Identifier	insn		2435552	0					
ANR	2441066	ShiftExpression	1 << 20		2435552	1		<<			
ANR	2441067	PrimaryExpression	1		2435552	0					
ANR	2441068	PrimaryExpression	20		2435552	1					
ANR	2441069	CompoundStatement		1951:30:38935:38935	2435552	1					
ANR	2441070	IfStatement	if ( rs == 15 && op != 2 )		2435552	0					
ANR	2441071	Condition	rs == 15 && op != 2	1957:16:39062:39080	2435552	0	True				
ANR	2441072	AndExpression	rs == 15 && op != 2		2435552	0		&&			
ANR	2441073	EqualityExpression	rs == 15		2435552	0		==			
ANR	2441074	Identifier	rs		2435552	0					
ANR	2441075	PrimaryExpression	15		2435552	1					
ANR	2441076	EqualityExpression	op != 2		2435552	1		!=			
ANR	2441077	Identifier	op		2435552	0					
ANR	2441078	PrimaryExpression	2		2435552	1					
ANR	2441079	CompoundStatement		1955:37:39001:39001	2435552	1					
ANR	2441080	IfStatement	if ( op & 2 )		2435552	0					
ANR	2441081	Condition	op & 2	1959:20:39106:39111	2435552	0	True				
ANR	2441082	BitAndExpression	op & 2		2435552	0		&			
ANR	2441083	Identifier	op		2435552	0					
ANR	2441084	PrimaryExpression	2		2435552	1					
ANR	2441085	GotoStatement	goto illegal_op ;	1961:20:39135:39150	2435552	1	True				
ANR	2441086	Identifier	illegal_op		2435552	0					
ANR	2441087	ElseStatement	else		2435552	0					
ANR	2441088	CompoundStatement		1963:19:39148:39148	2435552	0					
ANR	2441089	SwitchStatement	switch ( op )		2435552	0					
ANR	2441090	Condition	op	1967:24:39257:39258	2435552	0	True				
ANR	2441091	Identifier	op		2435552	0					
ANR	2441092	CompoundStatement		1965:28:39179:39179	2435552	1					
ANR	2441093	Label	case 0 :	1969:16:39280:39286	2435552	0	True				
ANR	2441094	ExpressionStatement	"tmp = gen_ld8u ( addr , user )"	1969:24:39288:39314	2435552	1	True				
ANR	2441095	AssignmentExpression	"tmp = gen_ld8u ( addr , user )"		2435552	0		=			
ANR	2441096	Identifier	tmp		2435552	0					
ANR	2441097	CallExpression	"gen_ld8u ( addr , user )"		2435552	1					
ANR	2441098	Callee	gen_ld8u		2435552	0					
ANR	2441099	Identifier	gen_ld8u		2435552	0					
ANR	2441100	ArgumentList	addr		2435552	1					
ANR	2441101	Argument	addr		2435552	0					
ANR	2441102	Identifier	addr		2435552	0					
ANR	2441103	Argument	user		2435552	1					
ANR	2441104	Identifier	user		2435552	0					
ANR	2441105	BreakStatement	break ;	1969:52:39316:39321	2435552	2	True				
ANR	2441106	Label	case 4 :	1971:16:39340:39346	2435552	3	True				
ANR	2441107	ExpressionStatement	"tmp = gen_ld8s ( addr , user )"	1971:24:39348:39374	2435552	4	True				
ANR	2441108	AssignmentExpression	"tmp = gen_ld8s ( addr , user )"		2435552	0		=			
ANR	2441109	Identifier	tmp		2435552	0					
ANR	2441110	CallExpression	"gen_ld8s ( addr , user )"		2435552	1					
ANR	2441111	Callee	gen_ld8s		2435552	0					
ANR	2441112	Identifier	gen_ld8s		2435552	0					
ANR	2441113	ArgumentList	addr		2435552	1					
ANR	2441114	Argument	addr		2435552	0					
ANR	2441115	Identifier	addr		2435552	0					
ANR	2441116	Argument	user		2435552	1					
ANR	2441117	Identifier	user		2435552	0					
ANR	2441118	BreakStatement	break ;	1971:52:39376:39381	2435552	5	True				
ANR	2441119	Label	case 1 :	1973:16:39400:39406	2435552	6	True				
ANR	2441120	ExpressionStatement	"tmp = gen_ld16u ( addr , user )"	1973:24:39408:39435	2435552	7	True				
ANR	2441121	AssignmentExpression	"tmp = gen_ld16u ( addr , user )"		2435552	0		=			
ANR	2441122	Identifier	tmp		2435552	0					
ANR	2441123	CallExpression	"gen_ld16u ( addr , user )"		2435552	1					
ANR	2441124	Callee	gen_ld16u		2435552	0					
ANR	2441125	Identifier	gen_ld16u		2435552	0					
ANR	2441126	ArgumentList	addr		2435552	1					
ANR	2441127	Argument	addr		2435552	0					
ANR	2441128	Identifier	addr		2435552	0					
ANR	2441129	Argument	user		2435552	1					
ANR	2441130	Identifier	user		2435552	0					
ANR	2441131	BreakStatement	break ;	1973:53:39437:39442	2435552	8	True				
ANR	2441132	Label	case 5 :	1975:16:39461:39467	2435552	9	True				
ANR	2441133	ExpressionStatement	"tmp = gen_ld16s ( addr , user )"	1975:24:39469:39496	2435552	10	True				
ANR	2441134	AssignmentExpression	"tmp = gen_ld16s ( addr , user )"		2435552	0		=			
ANR	2441135	Identifier	tmp		2435552	0					
ANR	2441136	CallExpression	"gen_ld16s ( addr , user )"		2435552	1					
ANR	2441137	Callee	gen_ld16s		2435552	0					
ANR	2441138	Identifier	gen_ld16s		2435552	0					
ANR	2441139	ArgumentList	addr		2435552	1					
ANR	2441140	Argument	addr		2435552	0					
ANR	2441141	Identifier	addr		2435552	0					
ANR	2441142	Argument	user		2435552	1					
ANR	2441143	Identifier	user		2435552	0					
ANR	2441144	BreakStatement	break ;	1975:53:39498:39503	2435552	11	True				
ANR	2441145	Label	case 2 :	1977:16:39522:39528	2435552	12	True				
ANR	2441146	ExpressionStatement	"tmp = gen_ld32 ( addr , user )"	1977:24:39530:39556	2435552	13	True				
ANR	2441147	AssignmentExpression	"tmp = gen_ld32 ( addr , user )"		2435552	0		=			
ANR	2441148	Identifier	tmp		2435552	0					
ANR	2441149	CallExpression	"gen_ld32 ( addr , user )"		2435552	1					
ANR	2441150	Callee	gen_ld32		2435552	0					
ANR	2441151	Identifier	gen_ld32		2435552	0					
ANR	2441152	ArgumentList	addr		2435552	1					
ANR	2441153	Argument	addr		2435552	0					
ANR	2441154	Identifier	addr		2435552	0					
ANR	2441155	Argument	user		2435552	1					
ANR	2441156	Identifier	user		2435552	0					
ANR	2441157	BreakStatement	break ;	1977:52:39558:39563	2435552	14	True				
ANR	2441158	Label	default :	1979:16:39582:39589	2435552	15	True				
ANR	2441159	Identifier	default		2435552	0					
ANR	2441160	GotoStatement	goto illegal_op ;	1979:25:39591:39606	2435552	16	True				
ANR	2441161	Identifier	illegal_op		2435552	0					
ANR	2441162	IfStatement	if ( rs == 15 )		2435552	1					
ANR	2441163	Condition	rs == 15	1983:20:39648:39655	2435552	0	True				
ANR	2441164	EqualityExpression	rs == 15		2435552	0		==			
ANR	2441165	Identifier	rs		2435552	0					
ANR	2441166	PrimaryExpression	15		2435552	1					
ANR	2441167	CompoundStatement		1981:30:39576:39576	2435552	1					
ANR	2441168	ExpressionStatement	"gen_bx ( s , tmp )"	1985:20:39681:39695	2435552	0	True				
ANR	2441169	CallExpression	"gen_bx ( s , tmp )"		2435552	0					
ANR	2441170	Callee	gen_bx		2435552	0					
ANR	2441171	Identifier	gen_bx		2435552	0					
ANR	2441172	ArgumentList	s		2435552	1					
ANR	2441173	Argument	s		2435552	0					
ANR	2441174	Identifier	s		2435552	0					
ANR	2441175	Argument	tmp		2435552	1					
ANR	2441176	Identifier	tmp		2435552	0					
ANR	2441177	ElseStatement	else		2435552	0					
ANR	2441178	CompoundStatement		1985:23:39639:39639	2435552	0					
ANR	2441179	ExpressionStatement	"store_reg ( s , rs , tmp )"	1989:20:39744:39765	2435552	0	True				
ANR	2441180	CallExpression	"store_reg ( s , rs , tmp )"		2435552	0					
ANR	2441181	Callee	store_reg		2435552	0					
ANR	2441182	Identifier	store_reg		2435552	0					
ANR	2441183	ArgumentList	s		2435552	1					
ANR	2441184	Argument	s		2435552	0					
ANR	2441185	Identifier	s		2435552	0					
ANR	2441186	Argument	rs		2435552	1					
ANR	2441187	Identifier	rs		2435552	0					
ANR	2441188	Argument	tmp		2435552	2					
ANR	2441189	Identifier	tmp		2435552	0					
ANR	2441190	ElseStatement	else		2435552	0					
ANR	2441191	CompoundStatement		1993:15:39735:39735	2435552	0					
ANR	2441192	IfStatement	if ( rs == 15 )		2435552	0					
ANR	2441193	Condition	rs == 15	1999:16:39863:39870	2435552	0	True				
ANR	2441194	EqualityExpression	rs == 15		2435552	0		==			
ANR	2441195	Identifier	rs		2435552	0					
ANR	2441196	PrimaryExpression	15		2435552	1					
ANR	2441197	GotoStatement	goto illegal_op ;	2001:16:39890:39905	2435552	1	True				
ANR	2441198	Identifier	illegal_op		2435552	0					
ANR	2441199	ExpressionStatement	"tmp = load_reg ( s , rs )"	2003:12:39920:39941	2435552	1	True				
ANR	2441200	AssignmentExpression	"tmp = load_reg ( s , rs )"		2435552	0		=			
ANR	2441201	Identifier	tmp		2435552	0					
ANR	2441202	CallExpression	"load_reg ( s , rs )"		2435552	1					
ANR	2441203	Callee	load_reg		2435552	0					
ANR	2441204	Identifier	load_reg		2435552	0					
ANR	2441205	ArgumentList	s		2435552	1					
ANR	2441206	Argument	s		2435552	0					
ANR	2441207	Identifier	s		2435552	0					
ANR	2441208	Argument	rs		2435552	1					
ANR	2441209	Identifier	rs		2435552	0					
ANR	2441210	SwitchStatement	switch ( op )		2435552	2					
ANR	2441211	Condition	op	2005:20:39964:39965	2435552	0	True				
ANR	2441212	Identifier	op		2435552	0					
ANR	2441213	CompoundStatement		2003:24:39886:39886	2435552	1					
ANR	2441214	Label	case 0 :	2007:12:39983:39989	2435552	0	True				
ANR	2441215	ExpressionStatement	"gen_st8 ( tmp , addr , user )"	2007:20:39991:40015	2435552	1	True				
ANR	2441216	CallExpression	"gen_st8 ( tmp , addr , user )"		2435552	0					
ANR	2441217	Callee	gen_st8		2435552	0					
ANR	2441218	Identifier	gen_st8		2435552	0					
ANR	2441219	ArgumentList	tmp		2435552	1					
ANR	2441220	Argument	tmp		2435552	0					
ANR	2441221	Identifier	tmp		2435552	0					
ANR	2441222	Argument	addr		2435552	1					
ANR	2441223	Identifier	addr		2435552	0					
ANR	2441224	Argument	user		2435552	2					
ANR	2441225	Identifier	user		2435552	0					
ANR	2441226	BreakStatement	break ;	2007:46:40017:40022	2435552	2	True				
ANR	2441227	Label	case 1 :	2009:12:40037:40043	2435552	3	True				
ANR	2441228	ExpressionStatement	"gen_st16 ( tmp , addr , user )"	2009:20:40045:40070	2435552	4	True				
ANR	2441229	CallExpression	"gen_st16 ( tmp , addr , user )"		2435552	0					
ANR	2441230	Callee	gen_st16		2435552	0					
ANR	2441231	Identifier	gen_st16		2435552	0					
ANR	2441232	ArgumentList	tmp		2435552	1					
ANR	2441233	Argument	tmp		2435552	0					
ANR	2441234	Identifier	tmp		2435552	0					
ANR	2441235	Argument	addr		2435552	1					
ANR	2441236	Identifier	addr		2435552	0					
ANR	2441237	Argument	user		2435552	2					
ANR	2441238	Identifier	user		2435552	0					
ANR	2441239	BreakStatement	break ;	2009:47:40072:40077	2435552	5	True				
ANR	2441240	Label	case 2 :	2011:12:40092:40098	2435552	6	True				
ANR	2441241	ExpressionStatement	"gen_st32 ( tmp , addr , user )"	2011:20:40100:40125	2435552	7	True				
ANR	2441242	CallExpression	"gen_st32 ( tmp , addr , user )"		2435552	0					
ANR	2441243	Callee	gen_st32		2435552	0					
ANR	2441244	Identifier	gen_st32		2435552	0					
ANR	2441245	ArgumentList	tmp		2435552	1					
ANR	2441246	Argument	tmp		2435552	0					
ANR	2441247	Identifier	tmp		2435552	0					
ANR	2441248	Argument	addr		2435552	1					
ANR	2441249	Identifier	addr		2435552	0					
ANR	2441250	Argument	user		2435552	2					
ANR	2441251	Identifier	user		2435552	0					
ANR	2441252	BreakStatement	break ;	2011:47:40127:40132	2435552	8	True				
ANR	2441253	Label	default :	2013:12:40147:40154	2435552	9	True				
ANR	2441254	Identifier	default		2435552	0					
ANR	2441255	GotoStatement	goto illegal_op ;	2013:21:40156:40171	2435552	10	True				
ANR	2441256	Identifier	illegal_op		2435552	0					
ANR	2441257	IfStatement	if ( postinc )		2435552	8					
ANR	2441258	Condition	postinc	2019:12:40212:40218	2435552	0	True				
ANR	2441259	Identifier	postinc		2435552	0					
ANR	2441260	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , imm )"	2021:12:40234:40267	2435552	1	True				
ANR	2441261	CallExpression	"tcg_gen_addi_i32 ( addr , addr , imm )"		2435552	0					
ANR	2441262	Callee	tcg_gen_addi_i32		2435552	0					
ANR	2441263	Identifier	tcg_gen_addi_i32		2435552	0					
ANR	2441264	ArgumentList	addr		2435552	1					
ANR	2441265	Argument	addr		2435552	0					
ANR	2441266	Identifier	addr		2435552	0					
ANR	2441267	Argument	addr		2435552	1					
ANR	2441268	Identifier	addr		2435552	0					
ANR	2441269	Argument	imm		2435552	2					
ANR	2441270	Identifier	imm		2435552	0					
ANR	2441271	IfStatement	if ( writeback )		2435552	9					
ANR	2441272	Condition	writeback	2023:12:40282:40290	2435552	0	True				
ANR	2441273	Identifier	writeback		2435552	0					
ANR	2441274	CompoundStatement		2021:23:40211:40211	2435552	1					
ANR	2441275	ExpressionStatement	"store_reg ( s , rn , addr )"	2025:12:40308:40330	2435552	0	True				
ANR	2441276	CallExpression	"store_reg ( s , rn , addr )"		2435552	0					
ANR	2441277	Callee	store_reg		2435552	0					
ANR	2441278	Identifier	store_reg		2435552	0					
ANR	2441279	ArgumentList	s		2435552	1					
ANR	2441280	Argument	s		2435552	0					
ANR	2441281	Identifier	s		2435552	0					
ANR	2441282	Argument	rn		2435552	1					
ANR	2441283	Identifier	rn		2435552	0					
ANR	2441284	Argument	addr		2435552	2					
ANR	2441285	Identifier	addr		2435552	0					
ANR	2441286	ElseStatement	else		2435552	0					
ANR	2441287	CompoundStatement		2025:15:40266:40266	2435552	0					
ANR	2441288	ExpressionStatement	dead_tmp ( addr )	2029:12:40363:40377	2435552	0	True				
ANR	2441289	CallExpression	dead_tmp ( addr )		2435552	0					
ANR	2441290	Callee	dead_tmp		2435552	0					
ANR	2441291	Identifier	dead_tmp		2435552	0					
ANR	2441292	ArgumentList	addr		2435552	1					
ANR	2441293	Argument	addr		2435552	0					
ANR	2441294	Identifier	addr		2435552	0					
ANR	2441295	BreakStatement	break ;	2035:8:40410:40415	2435552	31	True				
ANR	2441296	Label	default :	2037:4:40422:40429	2435552	32	True				
ANR	2441297	Identifier	default		2435552	0					
ANR	2441298	GotoStatement	goto illegal_op ;	2039:8:40440:40455	2435552	33	True				
ANR	2441299	Identifier	illegal_op		2435552	0					
ANR	2441300	ReturnStatement	return 0 ;	2043:4:40469:40477	2435552	21	True				
ANR	2441301	PrimaryExpression	0		2435552	0					
ANR	2441302	Label	illegal_op :	2045:0:40480:40490	2435552	22	True				
ANR	2441303	Identifier	illegal_op		2435552	0					
ANR	2441304	ReturnStatement	return 1 ;	2047:4:40497:40505	2435552	23	True				
ANR	2441305	PrimaryExpression	1		2435552	0					
ANR	2441306	ReturnType	static int		2435552	1					
ANR	2441307	Identifier	disas_thumb2_insn		2435552	2					
ANR	2441308	ParameterList	"CPUState * env , DisasContext * s , uint16_t insn_hw1"		2435552	3					
ANR	2441309	Parameter	CPUState * env	1:29:29:41	2435552	0	True				
ANR	2441310	ParameterType	CPUState *		2435552	0					
ANR	2441311	Identifier	env		2435552	1					
ANR	2441312	Parameter	DisasContext * s	1:44:44:58	2435552	1	True				
ANR	2441313	ParameterType	DisasContext *		2435552	0					
ANR	2441314	Identifier	s		2435552	1					
ANR	2441315	Parameter	uint16_t insn_hw1	1:61:61:77	2435552	2	True				
ANR	2441316	ParameterType	uint16_t		2435552	0					
ANR	2441317	Identifier	insn_hw1		2435552	1					
ANR	2441318	CFGEntryNode	ENTRY		2435552		True				
ANR	2441319	CFGExitNode	EXIT		2435552		True				
ANR	2441320	Symbol	tmp64		2435552						
ANR	2441321	Symbol	ARM_FEATURE_DIV		2435552						
ANR	2441322	Symbol	shift		2435552						
ANR	2441323	Symbol	* cpu_R		2435552						
ANR	2441324	Symbol	postinc		2435552						
ANR	2441325	Symbol	gen_muls_i64_i32		2435552						
ANR	2441326	Symbol	disas_neon_ls_insn		2435552						
ANR	2441327	Symbol	cpu_env		2435552						
ANR	2441328	Symbol	tmp		2435552						
ANR	2441329	Symbol	ARM_FEATURE_THUMB2		2435552						
ANR	2441330	Symbol	arm_feature		2435552						
ANR	2441331	Symbol	gen_addq_msw		2435552						
ANR	2441332	Symbol	offset		2435552						
ANR	2441333	Symbol	disas_neon_data_insn		2435552						
ANR	2441334	Symbol	* env		2435552						
ANR	2441335	Symbol	tcg_temp_new_i64		2435552						
ANR	2441336	Symbol	CPSR_A		2435552						
ANR	2441337	Symbol	~TARGET_PAGE_MASK		2435552						
ANR	2441338	Symbol	env -> uncached_cpsr		2435552						
ANR	2441339	Symbol	tcg_const_i32		2435552						
ANR	2441340	Symbol	CPSR_F		2435552						
ANR	2441341	Symbol	rd		2435552						
ANR	2441342	Symbol	CPSR_I		2435552						
ANR	2441343	Symbol	gen_new_label		2435552						
ANR	2441344	Symbol	conds		2435552						
ANR	2441345	Symbol	CPSR_M		2435552						
ANR	2441346	Symbol	gen_subq_msw		2435552						
ANR	2441347	Symbol	rm		2435552						
ANR	2441348	Symbol	rn		2435552						
ANR	2441349	Symbol	s -> condjmp		2435552						
ANR	2441350	Symbol	load_reg		2435552						
ANR	2441351	Symbol	shiftop		2435552						
ANR	2441352	Symbol	gen_ld16u		2435552						
ANR	2441353	Symbol	rs		2435552						
ANR	2441354	Symbol	insn_hw1		2435552						
ANR	2441355	Symbol	thumb2_logic_op		2435552						
ANR	2441356	Symbol	shifter_out		2435552						
ANR	2441357	Symbol	imm		2435552						
ANR	2441358	Symbol	gen_set_psr		2435552						
ANR	2441359	Symbol	spsr		2435552						
ANR	2441360	Symbol	tmp3		2435552						
ANR	2441361	Symbol	s -> pc		2435552						
ANR	2441362	Symbol	tmp2		2435552						
ANR	2441363	Symbol	gen_ld16s		2435552						
ANR	2441364	Symbol	tcg_temp_local_new		2435552						
ANR	2441365	Symbol	gen_ld8s		2435552						
ANR	2441366	Symbol	gen_ld8u		2435552						
ANR	2441367	Symbol	offsetof		2435552						
ANR	2441368	Symbol	IS_M		2435552						
ANR	2441369	Symbol	addr		2435552						
ANR	2441370	Symbol	cpu_R		2435552						
ANR	2441371	Symbol	CPUState		2435552						
ANR	2441372	Symbol	GE		2435552						
ANR	2441373	Symbol	disas_coproc_insn		2435552						
ANR	2441374	Symbol	ARM_FEATURE_M		2435552						
ANR	2441375	Symbol	op		2435552						
ANR	2441376	Symbol	s -> condlabel		2435552						
ANR	2441377	Symbol	i		2435552						
ANR	2441378	Symbol	gen_thumb2_data_op		2435552						
ANR	2441379	Symbol	logic_cc		2435552						
ANR	2441380	Symbol	IS_USER		2435552						
ANR	2441381	Symbol	env		2435552						
ANR	2441382	Symbol	load_cpu_field		2435552						
ANR	2441383	Symbol	insn		2435552						
ANR	2441384	Symbol	s		2435552						
ANR	2441385	Symbol	gen_mulu_i64_i32		2435552						
ANR	2441386	Symbol	lduw_code		2435552						
ANR	2441387	Symbol	~3		2435552						
ANR	2441388	Symbol	writeback		2435552						
ANR	2441389	Symbol	gen_ld32		2435552						
ANR	2441390	Symbol	new_tmp		2435552						
ANR	2441391	Symbol	* s		2435552						
ANR	2441392	Symbol	msr_mask		2435552						
ANR	2441393	Symbol	user		2435552						
