{
  "module_name": "regs.h",
  "hash_id": "54df001ca83f5f23bc299d3ddb6239fae1df89bbc6f118f2499aa8d77f1dd8b5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/mediatek/mt76/mt7915/regs.h",
  "human_readable_source": " \n \n\n#ifndef __MT7915_REGS_H\n#define __MT7915_REGS_H\n\n \nstruct mt7915_reg_desc {\n\tconst u32 *reg_rev;\n\tconst u32 *offs_rev;\n\tconst struct mt76_connac_reg_map *map;\n\tu32 map_size;\n};\n\nenum reg_rev {\n\tINT_SOURCE_CSR,\n\tINT_MASK_CSR,\n\tINT1_SOURCE_CSR,\n\tINT1_MASK_CSR,\n\tINT_MCU_CMD_SOURCE,\n\tINT_MCU_CMD_EVENT,\n\tWFDMA0_ADDR,\n\tWFDMA0_PCIE1_ADDR,\n\tWFDMA_EXT_CSR_ADDR,\n\tCBTOP1_PHY_END,\n\tINFRA_MCU_ADDR_END,\n\tFW_ASSERT_STAT_ADDR,\n\tFW_EXCEPT_TYPE_ADDR,\n\tFW_EXCEPT_COUNT_ADDR,\n\tFW_CIRQ_COUNT_ADDR,\n\tFW_CIRQ_IDX_ADDR,\n\tFW_CIRQ_LISR_ADDR,\n\tFW_TASK_ID_ADDR,\n\tFW_TASK_IDX_ADDR,\n\tFW_TASK_QID1_ADDR,\n\tFW_TASK_QID2_ADDR,\n\tFW_TASK_START_ADDR,\n\tFW_TASK_END_ADDR,\n\tFW_TASK_SIZE_ADDR,\n\tFW_LAST_MSG_ID_ADDR,\n\tFW_EINT_INFO_ADDR,\n\tFW_SCHED_INFO_ADDR,\n\tSWDEF_BASE_ADDR,\n\tTXQ_WED_RING_BASE,\n\tRXQ_WED_RING_BASE,\n\tRXQ_WED_DATA_RING_BASE,\n\t__MT_REG_MAX,\n};\n\nenum offs_rev {\n\tTMAC_CDTR,\n\tTMAC_ODTR,\n\tTMAC_ATCR,\n\tTMAC_TRCR0,\n\tTMAC_ICR0,\n\tTMAC_ICR1,\n\tTMAC_CTCR0,\n\tTMAC_TFCR0,\n\tMDP_BNRCFR0,\n\tMDP_BNRCFR1,\n\tARB_DRNGR0,\n\tARB_SCR,\n\tRMAC_MIB_AIRTIME14,\n\tAGG_AWSCR0,\n\tAGG_PCR0,\n\tAGG_ACR0,\n\tAGG_ACR4,\n\tAGG_MRCR,\n\tAGG_ATCR1,\n\tAGG_ATCR3,\n\tLPON_UTTR0,\n\tLPON_UTTR1,\n\tLPON_FRCR,\n\tMIB_SDR3,\n\tMIB_SDR4,\n\tMIB_SDR5,\n\tMIB_SDR7,\n\tMIB_SDR8,\n\tMIB_SDR9,\n\tMIB_SDR10,\n\tMIB_SDR11,\n\tMIB_SDR12,\n\tMIB_SDR13,\n\tMIB_SDR14,\n\tMIB_SDR15,\n\tMIB_SDR16,\n\tMIB_SDR17,\n\tMIB_SDR18,\n\tMIB_SDR19,\n\tMIB_SDR20,\n\tMIB_SDR21,\n\tMIB_SDR22,\n\tMIB_SDR23,\n\tMIB_SDR24,\n\tMIB_SDR25,\n\tMIB_SDR27,\n\tMIB_SDR28,\n\tMIB_SDR29,\n\tMIB_SDRVEC,\n\tMIB_SDR31,\n\tMIB_SDR32,\n\tMIB_SDRMUBF,\n\tMIB_DR8,\n\tMIB_DR9,\n\tMIB_DR11,\n\tMIB_MB_SDR0,\n\tMIB_MB_SDR1,\n\tTX_AGG_CNT,\n\tTX_AGG_CNT2,\n\tMIB_ARNG,\n\tWTBLON_TOP_WDUCR,\n\tWTBL_UPDATE,\n\tPLE_FL_Q_EMPTY,\n\tPLE_FL_Q_CTRL,\n\tPLE_AC_QEMPTY,\n\tPLE_FREEPG_CNT,\n\tPLE_FREEPG_HEAD_TAIL,\n\tPLE_PG_HIF_GROUP,\n\tPLE_HIF_PG_INFO,\n\tAC_OFFSET,\n\tETBF_PAR_RPT0,\n\t__MT_OFFS_MAX,\n};\n\n#define __REG(id)\t\t\t(dev->reg.reg_rev[(id)])\n#define __OFFS(id)\t\t\t(dev->reg.offs_rev[(id)])\n\n \n#define MT_MCU_WFDMA0_BASE\t\t0x2000\n#define MT_MCU_WFDMA0(ofs)\t\t(MT_MCU_WFDMA0_BASE + (ofs))\n\n#define MT_MCU_WFDMA0_DUMMY_CR\t\tMT_MCU_WFDMA0(0x120)\n\n \n#define MT_MCU_WFDMA1_BASE\t\t0x3000\n#define MT_MCU_WFDMA1(ofs)\t\t(MT_MCU_WFDMA1_BASE + (ofs))\n\n#define MT_MCU_INT_EVENT\t\t__REG(INT_MCU_CMD_EVENT)\n#define MT_MCU_INT_EVENT_DMA_STOPPED\tBIT(0)\n#define MT_MCU_INT_EVENT_DMA_INIT\tBIT(1)\n#define MT_MCU_INT_EVENT_SER_TRIGGER\tBIT(2)\n#define MT_MCU_INT_EVENT_RESET_DONE\tBIT(3)\n\n \n#define MT_PLE_BASE\t\t\t0x820c0000\n#define MT_PLE(ofs)\t\t\t(MT_PLE_BASE + (ofs))\n\n#define MT_PLE_HOST_RPT0\t\tMT_PLE(0x030)\n#define MT_PLE_HOST_RPT0_TX_LATENCY\tBIT(3)\n\n#define MT_FL_Q_EMPTY\t\t\tMT_PLE(__OFFS(PLE_FL_Q_EMPTY))\n#define MT_FL_Q0_CTRL\t\t\tMT_PLE(__OFFS(PLE_FL_Q_CTRL))\n#define MT_FL_Q2_CTRL\t\t\tMT_PLE(__OFFS(PLE_FL_Q_CTRL) + 0x8)\n#define MT_FL_Q3_CTRL\t\t\tMT_PLE(__OFFS(PLE_FL_Q_CTRL) + 0xc)\n\n#define MT_PLE_FREEPG_CNT\t\tMT_PLE(__OFFS(PLE_FREEPG_CNT))\n#define MT_PLE_FREEPG_HEAD_TAIL\t\tMT_PLE(__OFFS(PLE_FREEPG_HEAD_TAIL))\n#define MT_PLE_PG_HIF_GROUP\t\tMT_PLE(__OFFS(PLE_PG_HIF_GROUP))\n#define MT_PLE_HIF_PG_INFO\t\tMT_PLE(__OFFS(PLE_HIF_PG_INFO))\n\n#define MT_PLE_AC_QEMPTY(ac, n)\t\tMT_PLE(__OFFS(PLE_AC_QEMPTY) +\t\\\n\t\t\t\t\t       __OFFS(AC_OFFSET) *\t\\\n\t\t\t\t\t       (ac) + ((n) << 2))\n#define MT_PLE_AMSDU_PACK_MSDU_CNT(n)\tMT_PLE(0x10e0 + ((n) << 2))\n\n#define MT_PSE_BASE\t\t\t0x820c8000\n#define MT_PSE(ofs)\t\t\t(MT_PSE_BASE + (ofs))\n\n \n#define MT_MDP_BASE\t\t\t0x820cd000\n#define MT_MDP(ofs)\t\t\t(MT_MDP_BASE + (ofs))\n\n#define MT_MDP_DCR0\t\t\tMT_MDP(0x000)\n#define MT_MDP_DCR0_DAMSDU_EN\t\tBIT(15)\n\n#define MT_MDP_DCR1\t\t\tMT_MDP(0x004)\n#define MT_MDP_DCR1_MAX_RX_LEN\t\tGENMASK(15, 3)\n\n#define MT_MDP_DCR2\t\t\tMT_MDP(0x0e8)\n#define MT_MDP_DCR2_RX_TRANS_SHORT\tBIT(2)\n\n#define MT_MDP_BNRCFR0(_band)\t\tMT_MDP(__OFFS(MDP_BNRCFR0) + \\\n\t\t\t\t\t       ((_band) << 8))\n#define MT_MDP_RCFR0_MCU_RX_MGMT\tGENMASK(5, 4)\n#define MT_MDP_RCFR0_MCU_RX_CTL_NON_BAR\tGENMASK(7, 6)\n#define MT_MDP_RCFR0_MCU_RX_CTL_BAR\tGENMASK(9, 8)\n\n#define MT_MDP_BNRCFR1(_band)\t\tMT_MDP(__OFFS(MDP_BNRCFR1) + \\\n\t\t\t\t\t       ((_band) << 8))\n#define MT_MDP_RCFR1_MCU_RX_BYPASS\tGENMASK(23, 22)\n#define MT_MDP_RCFR1_RX_DROPPED_UCAST\tGENMASK(28, 27)\n#define MT_MDP_RCFR1_RX_DROPPED_MCAST\tGENMASK(30, 29)\n#define MT_MDP_TO_HIF\t\t\t0\n#define MT_MDP_TO_WM\t\t\t1\n\n \n#define MT_WF_TRB_BASE(_band)\t\t((_band) ? 0x820f1000 : 0x820e1000)\n#define MT_WF_TRB(_band, ofs)\t\t(MT_WF_TRB_BASE(_band) + (ofs))\n\n#define MT_TRB_RXPSR0(_band)\t\tMT_WF_TRB(_band, 0x03c)\n#define MT_TRB_RXPSR0_RX_WTBL_PTR\tGENMASK(25, 16)\n#define MT_TRB_RXPSR0_RX_RMAC_PTR\tGENMASK(9, 0)\n\n \n#define MT_WF_TMAC_BASE(_band)\t\t((_band) ? 0x820f4000 : 0x820e4000)\n#define MT_WF_TMAC(_band, ofs)\t\t(MT_WF_TMAC_BASE(_band) + (ofs))\n\n#define MT_TMAC_TCR0(_band)\t\tMT_WF_TMAC(_band, 0)\n#define MT_TMAC_TCR0_TX_BLINK\t\tGENMASK(7, 6)\n#define MT_TMAC_TCR0_TBTT_STOP_CTRL\tBIT(25)\n\n#define MT_TMAC_CDTR(_band)\t\tMT_WF_TMAC(_band, __OFFS(TMAC_CDTR))\n #define MT_TMAC_ODTR(_band)\t\tMT_WF_TMAC(_band, __OFFS(TMAC_ODTR))\n#define MT_TIMEOUT_VAL_PLCP\t\tGENMASK(15, 0)\n#define MT_TIMEOUT_VAL_CCA\t\tGENMASK(31, 16)\n\n#define MT_TMAC_ATCR(_band)\t\tMT_WF_TMAC(_band, __OFFS(TMAC_ATCR))\n#define MT_TMAC_ATCR_TXV_TOUT\t\tGENMASK(7, 0)\n\n#define MT_TMAC_TRCR0(_band)\t\tMT_WF_TMAC(_band, __OFFS(TMAC_TRCR0))\n#define MT_TMAC_TRCR0_TR2T_CHK\t\tGENMASK(8, 0)\n#define MT_TMAC_TRCR0_I2T_CHK\t\tGENMASK(24, 16)\n\n#define MT_TMAC_ICR0(_band)\t\tMT_WF_TMAC(_band, __OFFS(TMAC_ICR0))\n#define MT_IFS_EIFS_OFDM\t\tGENMASK(8, 0)\n#define MT_IFS_RIFS\t\t\tGENMASK(14, 10)\n#define MT_IFS_SIFS\t\t\tGENMASK(22, 16)\n#define MT_IFS_SLOT\t\t\tGENMASK(30, 24)\n\n#define MT_TMAC_ICR1(_band)\t\tMT_WF_TMAC(_band, __OFFS(TMAC_ICR1))\n#define MT_IFS_EIFS_CCK\t\t\tGENMASK(8, 0)\n\n#define MT_TMAC_CTCR0(_band)\t\tMT_WF_TMAC(_band, __OFFS(TMAC_CTCR0))\n#define MT_TMAC_CTCR0_INS_DDLMT_REFTIME\t\tGENMASK(5, 0)\n#define MT_TMAC_CTCR0_INS_DDLMT_EN\t\tBIT(17)\n#define MT_TMAC_CTCR0_INS_DDLMT_VHT_SMPDU_EN\tBIT(18)\n\n#define MT_TMAC_TFCR0(_band)\t\tMT_WF_TMAC(_band, __OFFS(TMAC_TFCR0))\n\n \n#define MT_WF_DMA_BASE(_band)\t\t((_band) ? 0x820f7000 : 0x820e7000)\n#define MT_WF_DMA(_band, ofs)\t\t(MT_WF_DMA_BASE(_band) + (ofs))\n\n#define MT_DMA_DCR0(_band)\t\tMT_WF_DMA(_band, 0x000)\n#define MT_DMA_DCR0_MAX_RX_LEN\t\tGENMASK(15, 3)\n#define MT_DMA_DCR0_RXD_G5_EN\t\tBIT(23)\n\n \n#define MT_WTBLOFF_TOP_BASE(_band)\t((_band) ? 0x820f9000 : 0x820e9000)\n#define MT_WTBLOFF_TOP(_band, ofs)\t(MT_WTBLOFF_TOP_BASE(_band) + (ofs))\n\n#define MT_WTBLOFF_TOP_RSCR(_band)\tMT_WTBLOFF_TOP(_band, 0x008)\n#define MT_WTBLOFF_TOP_RSCR_RCPI_MODE\tGENMASK(31, 30)\n#define MT_WTBLOFF_TOP_RSCR_RCPI_PARAM\tGENMASK(25, 24)\n\n \n#define MT_WF_ETBF_BASE(_band)\t\t((_band) ? 0x820fa000 : 0x820ea000)\n#define MT_WF_ETBF(_band, ofs)\t\t(MT_WF_ETBF_BASE(_band) + (ofs))\n\n#define MT_ETBF_TX_NDP_BFRP(_band)\tMT_WF_ETBF(_band, 0x040)\n#define MT_ETBF_TX_FB_CPL\t\tGENMASK(31, 16)\n#define MT_ETBF_TX_FB_TRI\t\tGENMASK(15, 0)\n\n#define MT_ETBF_PAR_RPT0(_band)\t\tMT_WF_ETBF(_band, __OFFS(ETBF_PAR_RPT0))\n#define MT_ETBF_PAR_RPT0_FB_BW\t\tGENMASK(7, 6)\n#define MT_ETBF_PAR_RPT0_FB_NC\t\tGENMASK(5, 3)\n#define MT_ETBF_PAR_RPT0_FB_NR\t\tGENMASK(2, 0)\n\n#define MT_ETBF_TX_APP_CNT(_band)\tMT_WF_ETBF(_band, 0x0f0)\n#define MT_ETBF_TX_IBF_CNT\t\tGENMASK(31, 16)\n#define MT_ETBF_TX_EBF_CNT\t\tGENMASK(15, 0)\n\n#define MT_ETBF_RX_FB_CNT(_band)\tMT_WF_ETBF(_band, 0x0f8)\n#define MT_ETBF_RX_FB_ALL\t\tGENMASK(31, 24)\n#define MT_ETBF_RX_FB_HE\t\tGENMASK(23, 16)\n#define MT_ETBF_RX_FB_VHT\t\tGENMASK(15, 8)\n#define MT_ETBF_RX_FB_HT\t\tGENMASK(7, 0)\n\n \n#define MT_WF_LPON_BASE(_band)\t\t((_band) ? 0x820fb000 : 0x820eb000)\n#define MT_WF_LPON(_band, ofs)\t\t(MT_WF_LPON_BASE(_band) + (ofs))\n\n#define MT_LPON_UTTR0(_band)\t\tMT_WF_LPON(_band, __OFFS(LPON_UTTR0))\n#define MT_LPON_UTTR1(_band)\t\tMT_WF_LPON(_band, __OFFS(LPON_UTTR1))\n#define MT_LPON_FRCR(_band)\t\tMT_WF_LPON(_band, __OFFS(LPON_FRCR))\n\n#define MT_LPON_TCR(_band, n)\t\tMT_WF_LPON(_band, 0x0a8 +\t\\\n\t\t\t\t\t\t   (((n) * 4) << 1))\n#define MT_LPON_TCR_MT7916(_band, n)\tMT_WF_LPON(_band, 0x0a8 +\t\\\n\t\t\t\t\t\t   (((n) * 4) << 4))\n#define MT_LPON_TCR_SW_MODE\t\tGENMASK(1, 0)\n#define MT_LPON_TCR_SW_WRITE\t\tBIT(0)\n#define MT_LPON_TCR_SW_ADJUST\t\tBIT(1)\n#define MT_LPON_TCR_SW_READ\t\tGENMASK(1, 0)\n\n \n \n#define MT_WF_MIB_BASE(_band)\t\t((_band) ? 0x820fd000 : 0x820ed000)\n#define MT_WF_MIB(_band, ofs)\t\t(MT_WF_MIB_BASE(_band) + (ofs))\n\n#define MT_MIB_SDR0(_band)\t\tMT_WF_MIB(_band, 0x010)\n#define MT_MIB_SDR0_BERACON_TX_CNT_MASK\tGENMASK(15, 0)\n\n#define MT_MIB_SDR3(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR3))\n#define MT_MIB_SDR3_FCS_ERR_MASK\tGENMASK(15, 0)\n#define MT_MIB_SDR3_FCS_ERR_MASK_MT7916\tGENMASK(31, 16)\n\n#define MT_MIB_SDR4(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR4))\n#define MT_MIB_SDR4_RX_FIFO_FULL_MASK\tGENMASK(15, 0)\n\n \n#define MT_MIB_SDR5(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR5))\n\n#define MT_MIB_SDR6(_band)\t\tMT_WF_MIB(_band, 0x020)\n#define MT_MIB_SDR6_CHANNEL_IDL_CNT_MASK\tGENMASK(15, 0)\n\n#define MT_MIB_SDR7(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR7))\n#define MT_MIB_SDR7_RX_VECTOR_MISMATCH_CNT_MASK\tGENMASK(15, 0)\n\n#define MT_MIB_SDR8(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR8))\n#define MT_MIB_SDR8_RX_DELIMITER_FAIL_CNT_MASK\tGENMASK(15, 0)\n\n \n#define MT_MIB_SDR9_DNR(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR9))\n#define MT_MIB_SDR9_CCA_BUSY_TIME_MASK\t\tGENMASK(23, 0)\n\n#define MT_MIB_SDR10(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR10))\n#define MT_MIB_SDR10_MRDY_COUNT_MASK\t\tGENMASK(25, 0)\n#define MT_MIB_SDR10_MRDY_COUNT_MASK_MT7916\tGENMASK(31, 0)\n\n#define MT_MIB_SDR11(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR11))\n#define MT_MIB_SDR11_RX_LEN_MISMATCH_CNT_MASK\tGENMASK(15, 0)\n\n \n#define MT_MIB_SDR12(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR12))\n\n#define MT_MIB_SDR13(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR13))\n#define MT_MIB_SDR13_TX_STOP_Q_EMPTY_CNT_MASK\tGENMASK(15, 0)\n\n \n#define MT_MIB_SDR14(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR14))\n#define MT_MIB_SDR14_TX_MPDU_ATTEMPTS_CNT_MASK\tGENMASK(23, 0)\n#define MT_MIB_SDR14_TX_MPDU_ATTEMPTS_CNT_MASK_MT7916\tGENMASK(31, 0)\n\n \n#define MT_MIB_SDR15(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR15))\n#define MT_MIB_SDR15_TX_MPDU_SUCCESS_CNT_MASK\tGENMASK(23, 0)\n#define MT_MIB_SDR15_TX_MPDU_SUCCESS_CNT_MASK_MT7916\tGENMASK(31, 0)\n\n \n#define MT_MIB_SDR16(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR16))\n#define MT_MIB_SDR16_PRIMARY_CCA_BUSY_TIME_MASK\tGENMASK(23, 0)\n\n#define MT_MIB_SDR17(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR17))\n#define MT_MIB_SDR17_SECONDARY_CCA_BUSY_TIME_MASK\tGENMASK(23, 0)\n\n#define MT_MIB_SDR18(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR18))\n#define MT_MIB_SDR18_PRIMARY_ENERGY_DETECT_TIME_MASK\tGENMASK(23, 0)\n\n \n#define MT_MIB_SDR19(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR19))\n#define MT_MIB_SDR19_CCK_MDRDY_TIME_MASK\tGENMASK(23, 0)\n\n#define MT_MIB_SDR20(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR20))\n#define MT_MIB_SDR20_OFDM_VHT_MDRDY_TIME_MASK\tGENMASK(23, 0)\n\n#define MT_MIB_SDR21(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR21))\n#define MT_MIB_SDR21_GREEN_MDRDY_TIME_MASK\tGENMASK(23, 0)\n\n \n#define MT_MIB_SDR22(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR22))\n\n \n#define MT_MIB_SDR23(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR23))\n\n \n#define MT_MIB_SDR24(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR24))\n#define MT_MIB_SDR24_RX_AMPDU_SF_CNT_MASK\tGENMASK(23, 0)\n#define MT_MIB_SDR24_RX_AMPDU_SF_CNT_MASK_MT7916\tGENMASK(31, 0)\n\n \n#define MT_MIB_SDR25(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR25))\n\n \n#define MT_MIB_SDR27(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR27))\n#define MT_MIB_SDR27_TX_RWP_FAIL_CNT_MASK\tGENMASK(15, 0)\n\n#define MT_MIB_SDR28(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR28))\n#define MT_MIB_SDR28_TX_RWP_NEED_CNT_MASK\tGENMASK(15, 0)\n\n#define MT_MIB_SDR29(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR29))\n#define MT_MIB_SDR29_RX_PFDROP_CNT_MASK\t\tGENMASK(7, 0)\n#define MT_MIB_SDR29_RX_PFDROP_CNT_MASK_MT7916\tGENMASK(15, 0)\n\n#define MT_MIB_SDRVEC(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDRVEC))\n#define MT_MIB_SDR30_RX_VEC_QUEUE_OVERFLOW_DROP_CNT_MASK\tGENMASK(15, 0)\n#define MT_MIB_SDR30_RX_VEC_QUEUE_OVERFLOW_DROP_CNT_MASK_MT7916\tGENMASK(31, 16)\n\n \n#define MT_MIB_SDR31(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR31))\n\n#define MT_MIB_SDR32(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDR32))\n#define MT_MIB_SDR32_TX_PKT_EBF_CNT\tGENMASK(15, 0)\n#define MT_MIB_SDR32_TX_PKT_IBF_CNT\tGENMASK(31, 16)\n\n#define MT_MIB_SDR33(_band)\t\tMT_WF_MIB(_band, 0x088)\n#define MT_MIB_SDR33_TX_PKT_IBF_CNT\tGENMASK(15, 0)\n\n#define MT_MIB_SDRMUBF(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_SDRMUBF))\n#define MT_MIB_MU_BF_TX_CNT\t\tGENMASK(15, 0)\n\n \n\n#define MT_MIB_DR8(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_DR8))\n#define MT_MIB_DR9(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_DR9))\n#define MT_MIB_DR11(_band)\t\tMT_WF_MIB(_band, __OFFS(MIB_DR11))\n\n#define MT_MIB_MB_SDR0(_band, n)\tMT_WF_MIB(_band, __OFFS(MIB_MB_SDR0) + (n))\n#define MT_MIB_RTS_RETRIES_COUNT_MASK\tGENMASK(31, 16)\n#define MT_MIB_RTS_COUNT_MASK\t\tGENMASK(15, 0)\n\n#define MT_MIB_MB_SDR1(_band, n)\tMT_WF_MIB(_band, __OFFS(MIB_MB_SDR1) + (n))\n#define MT_MIB_BA_MISS_COUNT_MASK\tGENMASK(15, 0)\n#define MT_MIB_ACK_FAIL_COUNT_MASK\tGENMASK(31, 16)\n\n#define MT_MIB_MB_SDR2(_band, n)\tMT_WF_MIB(_band, 0x518 + (n))\n#define MT_MIB_MB_BFTF(_band, n)\tMT_WF_MIB(_band, 0x510 + (n))\n\n#define MT_TX_AGG_CNT(_band, n)\t\tMT_WF_MIB(_band, __OFFS(TX_AGG_CNT) +\t\\\n\t\t\t\t\t\t  ((n) << 2))\n#define MT_TX_AGG_CNT2(_band, n)\tMT_WF_MIB(_band, __OFFS(TX_AGG_CNT2) +\t\\\n\t\t\t\t\t\t  ((n) << 2))\n#define MT_MIB_ARNG(_band, n)\t\tMT_WF_MIB(_band, __OFFS(MIB_ARNG) +\t\\\n\t\t\t\t\t\t  ((n) << 2))\n#define MT_MIB_ARNCR_RANGE(val, n)\t(((val) >> ((n) << 3)) & GENMASK(7, 0))\n\n#define MT_MIB_BFCR0(_band)\t\tMT_WF_MIB(_band, 0x7b0)\n#define MT_MIB_BFCR0_RX_FB_HT\t\tGENMASK(15, 0)\n#define MT_MIB_BFCR0_RX_FB_VHT\t\tGENMASK(31, 16)\n\n#define MT_MIB_BFCR1(_band)\t\tMT_WF_MIB(_band, 0x7b4)\n#define MT_MIB_BFCR1_RX_FB_HE\t\tGENMASK(15, 0)\n\n#define MT_MIB_BFCR2(_band)\t\tMT_WF_MIB(_band, 0x7b8)\n#define MT_MIB_BFCR2_BFEE_TX_FB_TRIG\tGENMASK(15, 0)\n\n#define MT_MIB_BFCR7(_band)\t\tMT_WF_MIB(_band, 0x7cc)\n#define MT_MIB_BFCR7_BFEE_TX_FB_CPL\tGENMASK(15, 0)\n\n \n#define MT_WTBLON_TOP_BASE\t\t0x820d4000\n#define MT_WTBLON_TOP(ofs)\t\t(MT_WTBLON_TOP_BASE + (ofs))\n#define MT_WTBLON_TOP_WDUCR\t\tMT_WTBLON_TOP(__OFFS(WTBLON_TOP_WDUCR))\n#define MT_WTBLON_TOP_WDUCR_GROUP\tGENMASK(2, 0)\n\n#define MT_WTBL_UPDATE\t\t\tMT_WTBLON_TOP(__OFFS(WTBL_UPDATE))\n#define MT_WTBL_UPDATE_WLAN_IDX\t\tGENMASK(9, 0)\n#define MT_WTBL_UPDATE_ADM_COUNT_CLEAR\tBIT(12)\n#define MT_WTBL_UPDATE_BUSY\t\tBIT(31)\n\n \n#define MT_WTBL_BASE\t\t\t0x820d8000\n#define MT_WTBL_LMAC_ID\t\t\tGENMASK(14, 8)\n#define MT_WTBL_LMAC_DW\t\t\tGENMASK(7, 2)\n#define MT_WTBL_LMAC_OFFS(_id, _dw)\t(MT_WTBL_BASE | \\\n\t\t\t\t\t FIELD_PREP(MT_WTBL_LMAC_ID, _id) | \\\n\t\t\t\t\t FIELD_PREP(MT_WTBL_LMAC_DW, _dw))\n\n \n#define MT_WF_AGG_BASE(_band)\t\t((_band) ? 0x820f2000 : 0x820e2000)\n#define MT_WF_AGG(_band, ofs)\t\t(MT_WF_AGG_BASE(_band) + (ofs))\n\n#define MT_AGG_AWSCR0(_band, _n)\tMT_WF_AGG(_band, (__OFFS(AGG_AWSCR0) +\t\\\n\t\t\t\t\t\t\t  (_n) * 4))\n#define MT_AGG_PCR0(_band, _n)\t\tMT_WF_AGG(_band, (__OFFS(AGG_PCR0) +\t\\\n\t\t\t\t\t\t\t  (_n) * 4))\n#define MT_AGG_PCR0_MM_PROT\t\tBIT(0)\n#define MT_AGG_PCR0_GF_PROT\t\tBIT(1)\n#define MT_AGG_PCR0_BW20_PROT\t\tBIT(2)\n#define MT_AGG_PCR0_BW40_PROT\t\tBIT(4)\n#define MT_AGG_PCR0_BW80_PROT\t\tBIT(6)\n#define MT_AGG_PCR0_ERP_PROT\t\tGENMASK(12, 8)\n#define MT_AGG_PCR0_VHT_PROT\t\tBIT(13)\n#define MT_AGG_PCR0_PTA_WIN_DIS\t\tBIT(15)\n\n#define MT_AGG_PCR1_RTS0_NUM_THRES\tGENMASK(31, 23)\n#define MT_AGG_PCR1_RTS0_LEN_THRES\tGENMASK(19, 0)\n\n#define MT_AGG_ACR0(_band)\t\tMT_WF_AGG(_band, __OFFS(AGG_ACR0))\n#define MT_AGG_ACR_CFEND_RATE\t\tGENMASK(13, 0)\n#define MT_AGG_ACR_BAR_RATE\t\tGENMASK(29, 16)\n\n#define MT_AGG_ACR4(_band)\t\tMT_WF_AGG(_band, __OFFS(AGG_ACR4))\n#define MT_AGG_ACR_PPDU_TXS2H\t\tBIT(1)\n\n#define MT_AGG_MRCR(_band)\t\tMT_WF_AGG(_band, __OFFS(AGG_MRCR))\n#define MT_AGG_MRCR_BAR_CNT_LIMIT\t\tGENMASK(15, 12)\n#define MT_AGG_MRCR_LAST_RTS_CTS_RN\t\tBIT(6)\n#define MT_AGG_MRCR_RTS_FAIL_LIMIT\t\tGENMASK(11, 7)\n#define MT_AGG_MRCR_TXCMD_RTS_FAIL_LIMIT\tGENMASK(28, 24)\n\n#define MT_AGG_ATCR1(_band)\t\tMT_WF_AGG(_band, __OFFS(AGG_ATCR1))\n#define MT_AGG_ATCR3(_band)\t\tMT_WF_AGG(_band, __OFFS(AGG_ATCR3))\n\n \n#define MT_WF_ARB_BASE(_band)\t\t((_band) ? 0x820f3000 : 0x820e3000)\n#define MT_WF_ARB(_band, ofs)\t\t(MT_WF_ARB_BASE(_band) + (ofs))\n\n#define MT_ARB_SCR(_band)\t\tMT_WF_ARB(_band, __OFFS(ARB_SCR))\n#define MT_ARB_SCR_TX_DISABLE\t\tBIT(8)\n#define MT_ARB_SCR_RX_DISABLE\t\tBIT(9)\n\n#define MT_ARB_DRNGR0(_band, _n)\tMT_WF_ARB(_band, (__OFFS(ARB_DRNGR0) +\t\\\n\t\t\t\t\t\t\t  (_n) * 4))\n\n \n#define MT_WF_RMAC_BASE(_band)\t\t((_band) ? 0x820f5000 : 0x820e5000)\n#define MT_WF_RMAC(_band, ofs)\t\t(MT_WF_RMAC_BASE(_band) + (ofs))\n\n#define MT_WF_RFCR(_band)\t\tMT_WF_RMAC(_band, 0x000)\n#define MT_WF_RFCR_DROP_STBC_MULTI\tBIT(0)\n#define MT_WF_RFCR_DROP_FCSFAIL\t\tBIT(1)\n#define MT_WF_RFCR_DROP_VERSION\t\tBIT(3)\n#define MT_WF_RFCR_DROP_PROBEREQ\tBIT(4)\n#define MT_WF_RFCR_DROP_MCAST\t\tBIT(5)\n#define MT_WF_RFCR_DROP_BCAST\t\tBIT(6)\n#define MT_WF_RFCR_DROP_MCAST_FILTERED\tBIT(7)\n#define MT_WF_RFCR_DROP_A3_MAC\t\tBIT(8)\n#define MT_WF_RFCR_DROP_A3_BSSID\tBIT(9)\n#define MT_WF_RFCR_DROP_A2_BSSID\tBIT(10)\n#define MT_WF_RFCR_DROP_OTHER_BEACON\tBIT(11)\n#define MT_WF_RFCR_DROP_FRAME_REPORT\tBIT(12)\n#define MT_WF_RFCR_DROP_CTL_RSV\t\tBIT(13)\n#define MT_WF_RFCR_DROP_CTS\t\tBIT(14)\n#define MT_WF_RFCR_DROP_RTS\t\tBIT(15)\n#define MT_WF_RFCR_DROP_DUPLICATE\tBIT(16)\n#define MT_WF_RFCR_DROP_OTHER_BSS\tBIT(17)\n#define MT_WF_RFCR_DROP_OTHER_UC\tBIT(18)\n#define MT_WF_RFCR_DROP_OTHER_TIM\tBIT(19)\n#define MT_WF_RFCR_DROP_NDPA\t\tBIT(20)\n#define MT_WF_RFCR_DROP_UNWANTED_CTL\tBIT(21)\n\n#define MT_WF_RFCR1(_band)\t\tMT_WF_RMAC(_band, 0x004)\n#define MT_WF_RFCR1_DROP_ACK\t\tBIT(4)\n#define MT_WF_RFCR1_DROP_BF_POLL\tBIT(5)\n#define MT_WF_RFCR1_DROP_BA\t\tBIT(6)\n#define MT_WF_RFCR1_DROP_CFEND\t\tBIT(7)\n#define MT_WF_RFCR1_DROP_CFACK\t\tBIT(8)\n\n#define MT_WF_RMAC_RSVD0(_band)\tMT_WF_RMAC(_band, 0x02e0)\n#define MT_WF_RMAC_RSVD0_EIFS_CLR\tBIT(21)\n\n#define MT_WF_RMAC_MIB_AIRTIME0(_band)\tMT_WF_RMAC(_band, 0x0380)\n#define MT_WF_RMAC_MIB_RXTIME_CLR\tBIT(31)\n#define MT_WF_RMAC_MIB_OBSS_BACKOFF\tGENMASK(15, 0)\n#define MT_WF_RMAC_MIB_ED_OFFSET\tGENMASK(20, 16)\n\n#define MT_WF_RMAC_MIB_AIRTIME1(_band)\tMT_WF_RMAC(_band, 0x0384)\n#define MT_WF_RMAC_MIB_NONQOSD_BACKOFF\tGENMASK(31, 16)\n\n#define MT_WF_RMAC_MIB_AIRTIME3(_band)\tMT_WF_RMAC(_band, 0x038c)\n#define MT_WF_RMAC_MIB_QOS01_BACKOFF\tGENMASK(31, 0)\n\n#define MT_WF_RMAC_MIB_AIRTIME4(_band)\tMT_WF_RMAC(_band, 0x0390)\n#define MT_WF_RMAC_MIB_QOS23_BACKOFF\tGENMASK(31, 0)\n\n \n#define MT_WFDMA0_BASE\t\t\t__REG(WFDMA0_ADDR)\n#define MT_WFDMA0(ofs)\t\t\t(MT_WFDMA0_BASE + (ofs))\n\n#define MT_WFDMA0_RST\t\t\tMT_WFDMA0(0x100)\n#define MT_WFDMA0_RST_LOGIC_RST\t\tBIT(4)\n#define MT_WFDMA0_RST_DMASHDL_ALL_RST\tBIT(5)\n\n#define MT_WFDMA0_BUSY_ENA\t\tMT_WFDMA0(0x13c)\n#define MT_WFDMA0_BUSY_ENA_TX_FIFO0\tBIT(0)\n#define MT_WFDMA0_BUSY_ENA_TX_FIFO1\tBIT(1)\n#define MT_WFDMA0_BUSY_ENA_RX_FIFO\tBIT(2)\n\n#define MT_WFDMA0_MCU_HOST_INT_ENA\tMT_WFDMA0(0x1f4)\n\n#define MT_WFDMA0_GLO_CFG\t\tMT_WFDMA0(0x208)\n#define MT_WFDMA0_GLO_CFG_TX_DMA_EN\tBIT(0)\n#define MT_WFDMA0_GLO_CFG_RX_DMA_EN\tBIT(2)\n#define MT_WFDMA0_GLO_CFG_OMIT_TX_INFO\tBIT(28)\n#define MT_WFDMA0_GLO_CFG_OMIT_RX_INFO\tBIT(27)\n#define MT_WFDMA0_GLO_CFG_OMIT_RX_INFO_PFET2\tBIT(21)\n\n#define MT_WFDMA0_RST_DTX_PTR\t\tMT_WFDMA0(0x20c)\n\n#define MT_WFDMA0_EXT0_CFG\t\tMT_WFDMA0(0x2b0)\n#define MT_WFDMA0_EXT0_RXWB_KEEP\tBIT(10)\n\n#define MT_WFDMA0_PRI_DLY_INT_CFG0\tMT_WFDMA0(0x2f0)\n#define MT_WFDMA0_PRI_DLY_INT_CFG1\tMT_WFDMA0(0x2f4)\n#define MT_WFDMA0_PRI_DLY_INT_CFG2\tMT_WFDMA0(0x2f8)\n#define MT_WPDMA_GLO_CFG\t\tMT_WFDMA0(0x208)\n\n \n#define MT_WFDMA1_BASE\t\t\t0xd5000\n#define MT_WFDMA1(ofs)\t\t\t(MT_WFDMA1_BASE + (ofs))\n\n#define MT_WFDMA1_RST\t\t\tMT_WFDMA1(0x100)\n#define MT_WFDMA1_RST_LOGIC_RST\t\tBIT(4)\n#define MT_WFDMA1_RST_DMASHDL_ALL_RST\tBIT(5)\n\n#define MT_WFDMA1_BUSY_ENA\t\tMT_WFDMA1(0x13c)\n#define MT_WFDMA1_BUSY_ENA_TX_FIFO0\tBIT(0)\n#define MT_WFDMA1_BUSY_ENA_TX_FIFO1\tBIT(1)\n#define MT_WFDMA1_BUSY_ENA_RX_FIFO\tBIT(2)\n\n#define MT_WFDMA1_GLO_CFG\t\tMT_WFDMA1(0x208)\n#define MT_WFDMA1_GLO_CFG_TX_DMA_EN\tBIT(0)\n#define MT_WFDMA1_GLO_CFG_RX_DMA_EN\tBIT(2)\n#define MT_WFDMA1_GLO_CFG_OMIT_TX_INFO\tBIT(28)\n#define MT_WFDMA1_GLO_CFG_OMIT_RX_INFO\tBIT(27)\n#define MT_WFDMA1_GLO_CFG_OMIT_RX_INFO_PFET2\tBIT(21)\n\n#define MT_WFDMA1_RST_DTX_PTR\t\tMT_WFDMA1(0x20c)\n#define MT_WFDMA1_PRI_DLY_INT_CFG0\tMT_WFDMA1(0x2f0)\n\n \n#define MT_WFDMA_EXT_CSR_BASE\t\t__REG(WFDMA_EXT_CSR_ADDR)\n#define MT_WFDMA_EXT_CSR_PHYS_BASE\t0x18027000\n#define MT_WFDMA_EXT_CSR(ofs)\t\t(MT_WFDMA_EXT_CSR_BASE + (ofs))\n#define MT_WFDMA_EXT_CSR_PHYS(ofs)\t(MT_WFDMA_EXT_CSR_PHYS_BASE + (ofs))\n\n#define MT_WFDMA_HOST_CONFIG\t\tMT_WFDMA_EXT_CSR_PHYS(0x30)\n#define MT_WFDMA_HOST_CONFIG_PDMA_BAND\tBIT(0)\n#define MT_WFDMA_HOST_CONFIG_WED\tBIT(1)\n\n#define MT_WFDMA_WED_RING_CONTROL\tMT_WFDMA_EXT_CSR_PHYS(0x34)\n#define MT_WFDMA_WED_RING_CONTROL_TX0\tGENMASK(4, 0)\n#define MT_WFDMA_WED_RING_CONTROL_TX1\tGENMASK(12, 8)\n#define MT_WFDMA_WED_RING_CONTROL_RX1\tGENMASK(20, 16)\n\n#define MT_WFDMA_EXT_CSR_HIF_MISC\tMT_WFDMA_EXT_CSR_PHYS(0x44)\n#define MT_WFDMA_EXT_CSR_HIF_MISC_BUSY\tBIT(0)\n\n#define MT_PCIE_RECOG_ID\t\t0xd7090\n#define MT_PCIE_RECOG_ID_MASK\t\tGENMASK(30, 0)\n#define MT_PCIE_RECOG_ID_SEM\t\tBIT(31)\n\n#define MT_INT_WED_SOURCE_CSR\t\tMT_WFDMA_EXT_CSR(0x200)\n#define MT_INT_WED_MASK_CSR\t\tMT_WFDMA_EXT_CSR(0x204)\n\n#define MT_WED_TX_RING_BASE\t\tMT_WFDMA_EXT_CSR(0x300)\n#define MT_WED_RX_RING_BASE\t\tMT_WFDMA_EXT_CSR(0x400)\n\n \n#define MT_WFDMA0_PCIE1_BASE\t\t__REG(WFDMA0_PCIE1_ADDR)\n#define MT_WFDMA0_PCIE1(ofs)\t\t(MT_WFDMA0_PCIE1_BASE + (ofs))\n\n#define MT_WFDMA0_PCIE1_BUSY_ENA\tMT_WFDMA0_PCIE1(0x13c)\n#define MT_WFDMA0_PCIE1_BUSY_ENA_TX_FIFO0\tBIT(0)\n#define MT_WFDMA0_PCIE1_BUSY_ENA_TX_FIFO1\tBIT(1)\n#define MT_WFDMA0_PCIE1_BUSY_ENA_RX_FIFO\tBIT(2)\n\n \n#define MT_WFDMA1_PCIE1_BASE\t\t0xd9000\n#define MT_WFDMA1_PCIE1(ofs)\t\t(MT_WFDMA1_PCIE1_BASE + (ofs))\n\n#define MT_WFDMA1_PCIE1_BUSY_ENA\tMT_WFDMA1_PCIE1(0x13c)\n#define MT_WFDMA1_PCIE1_BUSY_ENA_TX_FIFO0\tBIT(0)\n#define MT_WFDMA1_PCIE1_BUSY_ENA_TX_FIFO1\tBIT(1)\n#define MT_WFDMA1_PCIE1_BUSY_ENA_RX_FIFO\tBIT(2)\n\n \n#define __RXQ(q)\t\t\t((q) + __MT_MCUQ_MAX)\n#define __TXQ(q)\t\t\t(__RXQ(q) + MT_RXQ_BAND2)\n\n#define MT_Q_ID(q)\t\t\t(dev->q_id[(q)])\n#define MT_Q_BASE(q)\t\t\t((dev->wfdma_mask >> (q)) & 0x1 ?\t\\\n\t\t\t\t\t MT_WFDMA1_BASE : MT_WFDMA0_BASE)\n\n#define MT_MCUQ_ID(q)\t\t\tMT_Q_ID(q)\n#define MT_TXQ_ID(q)\t\t\tMT_Q_ID(__TXQ(q))\n#define MT_RXQ_ID(q)\t\t\tMT_Q_ID(__RXQ(q))\n\n#define MT_MCUQ_RING_BASE(q)\t\t(MT_Q_BASE(q) + 0x300)\n#define MT_TXQ_RING_BASE(q)\t\t(MT_Q_BASE(__TXQ(q)) + 0x300)\n#define MT_RXQ_RING_BASE(q)\t\t(MT_Q_BASE(__RXQ(q)) + 0x500)\n\n#define MT_MCUQ_EXT_CTRL(q)\t\t(MT_Q_BASE(q) +\t0x600 +\t\\\n\t\t\t\t\t MT_MCUQ_ID(q)* 0x4)\n#define MT_RXQ_BAND1_CTRL(q)\t\t(MT_Q_BASE(__RXQ(q)) + 0x680 +\t\\\n\t\t\t\t\t MT_RXQ_ID(q)* 0x4)\n#define MT_TXQ_EXT_CTRL(q)\t\t(MT_Q_BASE(__TXQ(q)) + 0x600 +\t\\\n\t\t\t\t\t MT_TXQ_ID(q)* 0x4)\n\n#define MT_TXQ_WED_RING_BASE\t\t__REG(TXQ_WED_RING_BASE)\n#define MT_RXQ_WED_RING_BASE\t\t__REG(RXQ_WED_RING_BASE)\n#define MT_RXQ_WED_DATA_RING_BASE\t__REG(RXQ_WED_DATA_RING_BASE)\n\n#define MT_INT_SOURCE_CSR\t\t__REG(INT_SOURCE_CSR)\n#define MT_INT_MASK_CSR\t\t\t__REG(INT_MASK_CSR)\n\n#define MT_INT1_SOURCE_CSR\t\t__REG(INT1_SOURCE_CSR)\n#define MT_INT1_MASK_CSR\t\t__REG(INT1_MASK_CSR)\n\n#define MT_INT_RX_DONE_BAND0\t\tBIT(16)\n#define MT_INT_RX_DONE_BAND1\t\tBIT(17)\n#define MT_INT_RX_DONE_WM\t\tBIT(0)\n#define MT_INT_RX_DONE_WA\t\tBIT(1)\n#define MT_INT_RX_DONE_WA_MAIN\t\tBIT(1)\n#define MT_INT_RX_DONE_WA_EXT\t\tBIT(2)\n#define MT_INT_MCU_CMD\t\t\tBIT(29)\n#define MT_INT_RX_DONE_BAND0_MT7916\tBIT(22)\n#define MT_INT_RX_DONE_BAND1_MT7916\tBIT(23)\n#define MT_INT_RX_DONE_WA_MAIN_MT7916\tBIT(2)\n#define MT_INT_RX_DONE_WA_EXT_MT7916\tBIT(3)\n\n#define MT_INT_WED_RX_DONE_BAND0_MT7916\t\tBIT(18)\n#define MT_INT_WED_RX_DONE_BAND1_MT7916\t\tBIT(19)\n#define MT_INT_WED_RX_DONE_WA_MAIN_MT7916\tBIT(1)\n#define MT_INT_WED_RX_DONE_WA_MT7916\t\tBIT(17)\n\n#define MT_INT_RX(q)\t\t\t(dev->q_int_mask[__RXQ(q)])\n#define MT_INT_TX_MCU(q)\t\t(dev->q_int_mask[(q)])\n\n#define MT_INT_RX_DONE_MCU\t\t(MT_INT_RX(MT_RXQ_MCU) |\t\\\n\t\t\t\t\t MT_INT_RX(MT_RXQ_MCU_WA))\n\n#define MT_INT_BAND0_RX_DONE\t\t(MT_INT_RX(MT_RXQ_MAIN) |\t\\\n\t\t\t\t\t MT_INT_RX(MT_RXQ_MAIN_WA))\n\n#define MT_INT_BAND1_RX_DONE\t\t(MT_INT_RX(MT_RXQ_BAND1) |\t\\\n\t\t\t\t\t MT_INT_RX(MT_RXQ_BAND1_WA) |\t\\\n\t\t\t\t\t MT_INT_RX(MT_RXQ_MAIN_WA))\n\n#define MT_INT_RX_DONE_ALL\t\t(MT_INT_RX_DONE_MCU |\t\t\\\n\t\t\t\t\t MT_INT_BAND0_RX_DONE |\t\t\\\n\t\t\t\t\t MT_INT_BAND1_RX_DONE)\n\n#define MT_INT_TX_DONE_FWDL\t\tBIT(26)\n#define MT_INT_TX_DONE_MCU_WM\t\tBIT(27)\n#define MT_INT_TX_DONE_MCU_WA\t\tBIT(15)\n#define MT_INT_TX_DONE_BAND0\t\tBIT(30)\n#define MT_INT_TX_DONE_BAND1\t\tBIT(31)\n#define MT_INT_TX_DONE_MCU_WA_MT7916\tBIT(25)\n#define MT_INT_WED_TX_DONE_BAND0\tBIT(4)\n#define MT_INT_WED_TX_DONE_BAND1\tBIT(5)\n\n#define MT_INT_TX_DONE_MCU\t\t(MT_INT_TX_MCU(MT_MCUQ_WA) |\t\\\n\t\t\t\t\t MT_INT_TX_MCU(MT_MCUQ_WM) |\t\\\n\t\t\t\t\t MT_INT_TX_MCU(MT_MCUQ_FWDL))\n\n#define MT_MCU_CMD\t\t\t__REG(INT_MCU_CMD_SOURCE)\n#define MT_MCU_CMD_STOP_DMA_FW_RELOAD\tBIT(1)\n#define MT_MCU_CMD_STOP_DMA\t\tBIT(2)\n#define MT_MCU_CMD_RESET_DONE\t\tBIT(3)\n#define MT_MCU_CMD_RECOVERY_DONE\tBIT(4)\n#define MT_MCU_CMD_NORMAL_STATE\t\tBIT(5)\n#define MT_MCU_CMD_ERROR_MASK\t\tGENMASK(5, 1)\n\n#define MT_MCU_CMD_WA_WDT\t\tBIT(31)\n#define MT_MCU_CMD_WM_WDT\t\tBIT(30)\n#define MT_MCU_CMD_WDT_MASK\t\tGENMASK(31, 30)\n\n \n#define MT_TOP_RGU_BASE\t\t\t0x18000000\n#define MT_TOP_PWR_CTRL\t\t\t(MT_TOP_RGU_BASE + (0x0))\n#define MT_TOP_PWR_KEY\t\t\t(0x5746 << 16)\n#define MT_TOP_PWR_SW_RST\t\tBIT(0)\n#define MT_TOP_PWR_SW_PWR_ON\t\tGENMASK(3, 2)\n#define MT_TOP_PWR_HW_CTRL\t\tBIT(4)\n#define MT_TOP_PWR_PWR_ON\t\tBIT(7)\n\n#define MT_TOP_RGU_SYSRAM_PDN\t\t(MT_TOP_RGU_BASE + 0x050)\n#define MT_TOP_RGU_SYSRAM_SLP\t\t(MT_TOP_RGU_BASE + 0x054)\n#define MT_TOP_WFSYS_PWR\t\t(MT_TOP_RGU_BASE + 0x010)\n#define MT_TOP_PWR_EN_MASK\t\tBIT(7)\n#define MT_TOP_PWR_ACK_MASK\t\tBIT(6)\n#define MT_TOP_PWR_KEY_MASK\t\tGENMASK(31, 16)\n\n#define MT7986_TOP_WM_RESET\t\t(MT_TOP_RGU_BASE + 0x120)\n#define MT7986_TOP_WM_RESET_MASK\tBIT(0)\n\n \n#define MT_HIF_REMAP_L1\t\t\t0xf11ac\n#define MT_HIF_REMAP_L1_MT7916\t\t0xfe260\n#define MT_HIF_REMAP_L1_MASK\t\tGENMASK(15, 0)\n#define MT_HIF_REMAP_L1_OFFSET\t\tGENMASK(15, 0)\n#define MT_HIF_REMAP_L1_BASE\t\tGENMASK(31, 16)\n#define MT_HIF_REMAP_BASE_L1\t\t0xe0000\n\n#define MT_HIF_REMAP_L2\t\t\t0xf11b0\n#define MT_HIF_REMAP_L2_MASK\t\tGENMASK(19, 0)\n#define MT_HIF_REMAP_L2_OFFSET\t\tGENMASK(11, 0)\n#define MT_HIF_REMAP_L2_BASE\t\tGENMASK(31, 12)\n#define MT_HIF_REMAP_L2_MT7916\t\t0x1b8\n#define MT_HIF_REMAP_L2_MASK_MT7916\tGENMASK(31, 16)\n#define MT_HIF_REMAP_L2_OFFSET_MT7916\tGENMASK(15, 0)\n#define MT_HIF_REMAP_L2_BASE_MT7916\tGENMASK(31, 16)\n#define MT_HIF_REMAP_BASE_L2_MT7916\t0x40000\n\n#define MT_INFRA_BASE\t\t\t0x18000000\n#define MT_WFSYS0_PHY_START\t\t0x18400000\n#define MT_WFSYS1_PHY_START\t\t0x18800000\n#define MT_WFSYS1_PHY_END\t\t0x18bfffff\n#define MT_CBTOP1_PHY_START\t\t0x70000000\n#define MT_CBTOP1_PHY_END\t\t__REG(CBTOP1_PHY_END)\n#define MT_CBTOP2_PHY_START\t\t0xf0000000\n#define MT_INFRA_MCU_START\t\t0x7c000000\n#define MT_INFRA_MCU_END\t\t__REG(INFRA_MCU_ADDR_END)\n#define MT_CONN_INFRA_OFFSET(p)\t\t((p) - MT_INFRA_BASE)\n\n \n#define MT_CONN_INFRA_BASE\t\t0x18001000\n#define MT_CONN_INFRA(ofs)\t\t(MT_CONN_INFRA_BASE + (ofs))\n\n#define MT_CONN_INFRA_EFUSE\t\tMT_CONN_INFRA(0x020)\n\n#define MT_CONN_INFRA_ADIE_RESET\tMT_CONN_INFRA(0x030)\n#define MT_CONN_INFRA_ADIE1_RESET_MASK\tBIT(0)\n#define MT_CONN_INFRA_ADIE2_RESET_MASK\tBIT(2)\n\n#define MT_CONN_INFRA_OSC_RC_EN\t\tMT_CONN_INFRA(0x380)\n\n#define MT_CONN_INFRA_OSC_CTRL\t\tMT_CONN_INFRA(0x300)\n#define MT_CONN_INFRA_OSC_RC_EN_MASK\tBIT(7)\n#define MT_CONN_INFRA_OSC_STB_TIME_MASK\tGENMASK(23, 0)\n\n#define MT_CONN_INFRA_HW_CTRL\t\tMT_CONN_INFRA(0x200)\n#define MT_CONN_INFRA_HW_CTRL_MASK\tBIT(0)\n\n#define MT_CONN_INFRA_WF_SLP_PROT\tMT_CONN_INFRA(0x540)\n#define MT_CONN_INFRA_WF_SLP_PROT_MASK\tBIT(0)\n\n#define MT_CONN_INFRA_WF_SLP_PROT_RDY\tMT_CONN_INFRA(0x544)\n#define MT_CONN_INFRA_CONN_WF_MASK\t(BIT(29) | BIT(31))\n#define MT_CONN_INFRA_CONN\t\t(BIT(25) | BIT(29) | BIT(31))\n\n#define MT_CONN_INFRA_EMI_REQ\t\tMT_CONN_INFRA(0x414)\n#define MT_CONN_INFRA_EMI_REQ_MASK\tBIT(0)\n#define MT_CONN_INFRA_INFRA_REQ_MASK\tBIT(5)\n\n \n#define MT_AFE_CTRL_BASE(_band)\t\t(0x18003000 + ((_band) << 19))\n#define MT_AFE_CTRL(_band, ofs)\t\t(MT_AFE_CTRL_BASE(_band) + (ofs))\n\n#define MT_AFE_DIG_EN_01(_band)\t\tMT_AFE_CTRL(_band, 0x00)\n#define MT_AFE_DIG_EN_02(_band)\t\tMT_AFE_CTRL(_band, 0x04)\n#define MT_AFE_DIG_EN_03(_band)\t\tMT_AFE_CTRL(_band, 0x08)\n#define MT_AFE_DIG_TOP_01(_band)\tMT_AFE_CTRL(_band, 0x0c)\n\n#define MT_AFE_PLL_STB_TIME(_band)\tMT_AFE_CTRL(_band, 0xf4)\n#define MT_AFE_PLL_STB_TIME_MASK\t(GENMASK(30, 16) | GENMASK(14, 0))\n#define MT_AFE_PLL_STB_TIME_VAL\t\t(FIELD_PREP(GENMASK(30, 16), 0x4bc) | \\\n\t\t\t\t\t FIELD_PREP(GENMASK(14, 0), 0x7e4))\n#define MT_AFE_BPLL_CFG_MASK\t\tGENMASK(7, 6)\n#define MT_AFE_WPLL_CFG_MASK\t\tGENMASK(1, 0)\n#define MT_AFE_MCU_WPLL_CFG_MASK\tGENMASK(3, 2)\n#define MT_AFE_MCU_BPLL_CFG_MASK\tGENMASK(17, 16)\n#define MT_AFE_PLL_CFG_MASK\t\t(MT_AFE_BPLL_CFG_MASK | \\\n\t\t\t\t\t MT_AFE_WPLL_CFG_MASK | \\\n\t\t\t\t\t MT_AFE_MCU_WPLL_CFG_MASK | \\\n\t\t\t\t\t MT_AFE_MCU_BPLL_CFG_MASK)\n#define MT_AFE_PLL_CFG_VAL\t\t(FIELD_PREP(MT_AFE_BPLL_CFG_MASK, 0x1) | \\\n\t\t\t\t\t FIELD_PREP(MT_AFE_WPLL_CFG_MASK, 0x2) | \\\n\t\t\t\t\t FIELD_PREP(MT_AFE_MCU_WPLL_CFG_MASK, 0x1) | \\\n\t\t\t\t\t FIELD_PREP(MT_AFE_MCU_BPLL_CFG_MASK, 0x2))\n\n#define MT_AFE_DIG_TOP_01_MASK\t\tGENMASK(18, 15)\n#define MT_AFE_DIG_TOP_01_VAL\t\tFIELD_PREP(MT_AFE_DIG_TOP_01_MASK, 0x9)\n\n#define MT_AFE_RG_WBG_EN_RCK_MASK\tBIT(0)\n#define MT_AFE_RG_WBG_EN_BPLL_UP_MASK\tBIT(21)\n#define MT_AFE_RG_WBG_EN_WPLL_UP_MASK\tBIT(20)\n#define MT_AFE_RG_WBG_EN_PLL_UP_MASK\t(MT_AFE_RG_WBG_EN_BPLL_UP_MASK | \\\n\t\t\t\t\t MT_AFE_RG_WBG_EN_WPLL_UP_MASK)\n#define MT_AFE_RG_WBG_EN_TXCAL_WF4\tBIT(29)\n#define MT_AFE_RG_WBG_EN_TXCAL_BT\tBIT(21)\n#define MT_AFE_RG_WBG_EN_TXCAL_WF3\tBIT(20)\n#define MT_AFE_RG_WBG_EN_TXCAL_WF2\tBIT(19)\n#define MT_AFE_RG_WBG_EN_TXCAL_WF1\tBIT(18)\n#define MT_AFE_RG_WBG_EN_TXCAL_WF0\tBIT(17)\n\n#define MT_ADIE_SLP_CTRL_BASE(_band)\t(0x18005000 + ((_band) << 19))\n#define MT_ADIE_SLP_CTRL(_band, ofs)\t(MT_ADIE_SLP_CTRL_BASE(_band) + (ofs))\n\n#define MT_ADIE_SLP_CTRL_CK0(_band)\tMT_ADIE_SLP_CTRL(_band, 0x120)\n\n \n#define MT_ADIE_CHIP_ID\t\t\t0x02c\n#define MT_ADIE_VERSION_MASK\t\tGENMASK(15, 0)\n#define MT_ADIE_CHIP_ID_MASK\t\tGENMASK(31, 16)\n#define MT_ADIE_IDX0\t\t\tGENMASK(15, 0)\n#define MT_ADIE_IDX1\t\t\tGENMASK(31, 16)\n\n#define MT_ADIE_RG_TOP_THADC_BG\t\t0x034\n#define MT_ADIE_VRPI_SEL_CR_MASK\tGENMASK(15, 12)\n#define MT_ADIE_VRPI_SEL_EFUSE_MASK\tGENMASK(6, 3)\n\n#define MT_ADIE_RG_TOP_THADC\t\t0x038\n#define MT_ADIE_PGA_GAIN_MASK\t\tGENMASK(25, 23)\n#define MT_ADIE_PGA_GAIN_EFUSE_MASK\tGENMASK(2, 0)\n#define MT_ADIE_LDO_CTRL_MASK\t\tGENMASK(27, 26)\n#define MT_ADIE_LDO_CTRL_EFUSE_MASK\tGENMASK(6, 5)\n\n#define MT_AFE_RG_ENCAL_WBTAC_IF_SW\t0x070\n#define MT_ADIE_EFUSE_RDATA0\t\t0x130\n\n#define MT_ADIE_EFUSE2_CTRL\t\t0x148\n#define MT_ADIE_EFUSE_CTRL_MASK\t\tBIT(1)\n\n#define MT_ADIE_EFUSE_CFG\t\t0x144\n#define MT_ADIE_EFUSE_MODE_MASK\t\tGENMASK(7, 6)\n#define MT_ADIE_EFUSE_ADDR_MASK\t\tGENMASK(25, 16)\n#define MT_ADIE_EFUSE_VALID_MASK\tBIT(29)\n#define MT_ADIE_EFUSE_KICK_MASK\t\tBIT(30)\n\n#define MT_ADIE_THADC_ANALOG\t\t0x3a6\n\n#define MT_ADIE_THADC_SLOP\t\t0x3a7\n#define MT_ADIE_ANA_EN_MASK\t\tBIT(7)\n\n#define MT_ADIE_7975_XTAL_CAL\t\t0x3a1\n#define MT_ADIE_TRIM_MASK\t\tGENMASK(6, 0)\n#define MT_ADIE_EFUSE_TRIM_MASK\t\tGENMASK(5, 0)\n#define MT_ADIE_XO_TRIM_EN_MASK\t\tBIT(7)\n#define MT_ADIE_XTAL_DECREASE_MASK\tBIT(6)\n\n#define MT_ADIE_7975_XO_TRIM2\t\t0x3a2\n#define MT_ADIE_7975_XO_TRIM3\t\t0x3a3\n#define MT_ADIE_7975_XO_TRIM4\t\t0x3a4\n#define MT_ADIE_7975_XTAL_EN\t\t0x3a5\n\n#define MT_ADIE_XO_TRIM_FLOW\t\t0x3ac\n#define MT_ADIE_XTAL_AXM_80M_OSC\t0x390\n#define MT_ADIE_XTAL_AXM_40M_OSC\t0x391\n#define MT_ADIE_XTAL_TRIM1_80M_OSC\t0x398\n#define MT_ADIE_XTAL_TRIM1_40M_OSC\t0x399\n#define MT_ADIE_WRI_CK_SEL\t\t0x4ac\n#define MT_ADIE_RG_STRAP_PIN_IN\t\t0x4fc\n#define MT_ADIE_XTAL_C1\t\t\t0x654\n#define MT_ADIE_XTAL_C2\t\t\t0x658\n#define MT_ADIE_RG_XO_01\t\t0x65c\n#define MT_ADIE_RG_XO_03\t\t0x664\n\n#define MT_ADIE_CLK_EN\t\t\t0xa00\n\n#define MT_ADIE_7975_XTAL\t\t0xa18\n#define MT_ADIE_7975_XTAL_EN_MASK\tBIT(29)\n\n#define MT_ADIE_7975_COCLK\t\t0xa1c\n#define MT_ADIE_7975_XO_2\t\t0xa84\n#define MT_ADIE_7975_XO_2_FIX_EN\tBIT(31)\n\n#define MT_ADIE_7975_XO_CTRL2\t\t0xa94\n#define MT_ADIE_7975_XO_CTRL2_C1_MASK\tGENMASK(26, 20)\n#define MT_ADIE_7975_XO_CTRL2_C2_MASK\tGENMASK(18, 12)\n#define MT_ADIE_7975_XO_CTRL2_MASK\t(MT_ADIE_7975_XO_CTRL2_C1_MASK | \\\n\t\t\t\t\t MT_ADIE_7975_XO_CTRL2_C2_MASK)\n\n#define MT_ADIE_7975_XO_CTRL6\t\t0xaa4\n#define MT_ADIE_7975_XO_CTRL6_MASK\tBIT(16)\n\n \n#define MT_TOP_SPI_ADIE_BASE(_band)\t(0x18004000 + ((_band) << 19))\n#define MT_TOP_SPI_ADIE(_band, ofs)\t(MT_TOP_SPI_ADIE_BASE(_band) + (ofs))\n\n#define MT_TOP_SPI_BUSY_CR(_band)\tMT_TOP_SPI_ADIE(_band, 0)\n#define MT_TOP_SPI_POLLING_BIT\t\tBIT(5)\n\n#define MT_TOP_SPI_ADDR_CR(_band)\tMT_TOP_SPI_ADIE(_band, 0x50)\n#define MT_TOP_SPI_READ_ADDR_FORMAT\t(BIT(12) | BIT(13) | BIT(15))\n#define MT_TOP_SPI_WRITE_ADDR_FORMAT\t(BIT(13) | BIT(15))\n\n#define MT_TOP_SPI_WRITE_DATA_CR(_band)\tMT_TOP_SPI_ADIE(_band, 0x54)\n#define MT_TOP_SPI_READ_DATA_CR(_band)\tMT_TOP_SPI_ADIE(_band, 0x58)\n\n \n#define MT_INFRA_CKGEN_BASE\t\t0x18009000\n#define MT_INFRA_CKGEN(ofs)\t\t(MT_INFRA_CKGEN_BASE + (ofs))\n\n#define MT_INFRA_CKGEN_BUS\t\tMT_INFRA_CKGEN(0xa00)\n#define MT_INFRA_CKGEN_BUS_CLK_SEL_MASK\tBIT(23)\n#define MT_INFRA_CKGEN_BUS_RDY_SEL_MASK\tBIT(29)\n\n#define MT_INFRA_CKGEN_BUS_WPLL_DIV_1\tMT_INFRA_CKGEN(0x008)\n#define MT_INFRA_CKGEN_BUS_WPLL_DIV_2\tMT_INFRA_CKGEN(0x00c)\n\n#define MT_INFRA_CKGEN_RFSPI_WPLL_DIV\tMT_INFRA_CKGEN(0x040)\n#define MT_INFRA_CKGEN_DIV_SEL_MASK\tGENMASK(7, 2)\n#define MT_INFRA_CKGEN_DIV_EN_MASK\tBIT(0)\n\n \n#define MT_INFRA_BUS_BASE\t\t0x1800e000\n#define MT_INFRA_BUS(ofs)\t\t(MT_INFRA_BUS_BASE + (ofs))\n\n#define MT_INFRA_BUS_OFF_TIMEOUT\tMT_INFRA_BUS(0x300)\n#define MT_INFRA_BUS_TIMEOUT_LIMIT_MASK\tGENMASK(14, 7)\n#define MT_INFRA_BUS_TIMEOUT_EN_MASK\tGENMASK(3, 0)\n\n#define MT_INFRA_BUS_ON_TIMEOUT\t\tMT_INFRA_BUS(0x31c)\n#define MT_INFRA_BUS_EMI_START\t\tMT_INFRA_BUS(0x360)\n#define MT_INFRA_BUS_EMI_END\t\tMT_INFRA_BUS(0x364)\n\n \n#define MT_CONNINFRA_SKU_DEC_ADDR\t0x18050000\n#define MT_CONNINFRA_SKU_MASK\t\tGENMASK(15, 0)\n#define MT_ADIE_TYPE_MASK\t\tBIT(1)\n\n \n#define MT_FW_ASSERT_STAT\t\t__REG(FW_ASSERT_STAT_ADDR)\n#define MT_FW_EXCEPT_TYPE\t\t__REG(FW_EXCEPT_TYPE_ADDR)\n#define MT_FW_EXCEPT_COUNT\t\t__REG(FW_EXCEPT_COUNT_ADDR)\n#define MT_FW_CIRQ_COUNT\t\t__REG(FW_CIRQ_COUNT_ADDR)\n#define MT_FW_CIRQ_IDX\t\t\t__REG(FW_CIRQ_IDX_ADDR)\n#define MT_FW_CIRQ_LISR\t\t\t__REG(FW_CIRQ_LISR_ADDR)\n#define MT_FW_TASK_ID\t\t\t__REG(FW_TASK_ID_ADDR)\n#define MT_FW_TASK_IDX\t\t\t__REG(FW_TASK_IDX_ADDR)\n#define MT_FW_TASK_QID1\t\t\t__REG(FW_TASK_QID1_ADDR)\n#define MT_FW_TASK_QID2\t\t\t__REG(FW_TASK_QID2_ADDR)\n#define MT_FW_TASK_START\t\t__REG(FW_TASK_START_ADDR)\n#define MT_FW_TASK_END\t\t\t__REG(FW_TASK_END_ADDR)\n#define MT_FW_TASK_SIZE\t\t\t__REG(FW_TASK_SIZE_ADDR)\n#define MT_FW_LAST_MSG_ID\t\t__REG(FW_LAST_MSG_ID_ADDR)\n#define MT_FW_EINT_INFO\t\t\t__REG(FW_EINT_INFO_ADDR)\n#define MT_FW_SCHED_INFO\t\t__REG(FW_SCHED_INFO_ADDR)\n\n#define MT_SWDEF_BASE\t\t\t__REG(SWDEF_BASE_ADDR)\n\n#define MT_SWDEF(ofs)\t\t\t(MT_SWDEF_BASE + (ofs))\n#define MT_SWDEF_MODE\t\t\tMT_SWDEF(0x3c)\n#define MT_SWDEF_NORMAL_MODE\t\t0\n#define MT_SWDEF_ICAP_MODE\t\t1\n#define MT_SWDEF_SPECTRUM_MODE\t\t2\n\n#define MT_SWDEF_SER_STATS\t\tMT_SWDEF(0x040)\n#define MT_SWDEF_PLE_STATS\t\tMT_SWDEF(0x044)\n#define MT_SWDEF_PLE1_STATS\t\tMT_SWDEF(0x048)\n#define MT_SWDEF_PLE_AMSDU_STATS\tMT_SWDEF(0x04C)\n#define MT_SWDEF_PSE_STATS\t\tMT_SWDEF(0x050)\n#define MT_SWDEF_PSE1_STATS\t\tMT_SWDEF(0x054)\n#define MT_SWDEF_LAMC_WISR6_BN0_STATS\tMT_SWDEF(0x058)\n#define MT_SWDEF_LAMC_WISR6_BN1_STATS\tMT_SWDEF(0x05C)\n#define MT_SWDEF_LAMC_WISR7_BN0_STATS\tMT_SWDEF(0x060)\n#define MT_SWDEF_LAMC_WISR7_BN1_STATS\tMT_SWDEF(0x064)\n\n#define MT_DIC_CMD_REG_BASE\t\t0x41f000\n#define MT_DIC_CMD_REG(ofs)\t\t(MT_DIC_CMD_REG_BASE + (ofs))\n#define MT_DIC_CMD_REG_CMD\t\tMT_DIC_CMD_REG(0x10)\n\n#define MT_CPU_UTIL_BASE\t\t0x41f030\n#define MT_CPU_UTIL(ofs)\t\t(MT_CPU_UTIL_BASE + (ofs))\n#define MT_CPU_UTIL_BUSY_PCT\t\tMT_CPU_UTIL(0x00)\n#define MT_CPU_UTIL_PEAK_BUSY_PCT\tMT_CPU_UTIL(0x04)\n#define MT_CPU_UTIL_IDLE_CNT\t\tMT_CPU_UTIL(0x08)\n#define MT_CPU_UTIL_PEAK_IDLE_CNT\tMT_CPU_UTIL(0x0c)\n#define MT_CPU_UTIL_CTRL\t\tMT_CPU_UTIL(0x1c)\n\n \n#define MT_LED_TOP_BASE\t\t\t0x18013000\n#define MT_LED_PHYS(_n)\t\t\t(MT_LED_TOP_BASE + (_n))\n\n#define MT_LED_CTRL(_n)\t\t\tMT_LED_PHYS(0x00 + ((_n) * 4))\n#define MT_LED_CTRL_KICK\t\tBIT(7)\n#define MT_LED_CTRL_BAND\t\tBIT(4)\n#define MT_LED_CTRL_BLINK_MODE\t\tBIT(2)\n#define MT_LED_CTRL_POLARITY\t\tBIT(1)\n\n#define MT_LED_TX_BLINK(_n)\t\tMT_LED_PHYS(0x10 + ((_n) * 4))\n#define MT_LED_TX_BLINK_ON_MASK\t\tGENMASK(7, 0)\n#define MT_LED_TX_BLINK_OFF_MASK        GENMASK(15, 8)\n\n#define MT_LED_STATUS_0(_n)\t\tMT_LED_PHYS(0x20 + ((_n) * 8))\n#define MT_LED_STATUS_1(_n)\t\tMT_LED_PHYS(0x24 + ((_n) * 8))\n#define MT_LED_STATUS_OFF\t\tGENMASK(31, 24)\n#define MT_LED_STATUS_ON\t\tGENMASK(23, 16)\n#define MT_LED_STATUS_DURATION\t\tGENMASK(15, 0)\n\n#define MT_LED_EN(_n)\t\t\tMT_LED_PHYS(0x40 + ((_n) * 4))\n\n#define MT_LED_GPIO_MUX0\t\t0x70005050  \n#define MT_LED_GPIO_MUX1\t\t0x70005054  \n#define MT_LED_GPIO_MUX2                0x70005058  \n#define MT_LED_GPIO_MUX3\t\t0x7000505c  \n\n \n#define MT_TOP_BASE\t\t\t0x18060000\n#define MT_TOP(ofs)\t\t\t(MT_TOP_BASE + (ofs))\n\n#define MT_TOP_LPCR_HOST_BAND(_band)\tMT_TOP(0x10 + ((_band) * 0x10))\n#define MT_TOP_LPCR_HOST_FW_OWN\t\tBIT(0)\n#define MT_TOP_LPCR_HOST_DRV_OWN\tBIT(1)\n#define MT_TOP_LPCR_HOST_FW_OWN_STAT\tBIT(2)\n\n#define MT_TOP_LPCR_HOST_BAND_IRQ_STAT(_band)\tMT_TOP(0x14 + ((_band) * 0x10))\n#define MT_TOP_LPCR_HOST_BAND_STAT\tBIT(0)\n\n#define MT_TOP_MISC\t\t\tMT_TOP(0xf0)\n#define MT_TOP_MISC_FW_STATE\t\tGENMASK(2, 0)\n\n#define MT_TOP_WFSYS_WAKEUP\t\tMT_TOP(0x1a4)\n#define MT_TOP_WFSYS_WAKEUP_MASK\tBIT(0)\n\n#define MT_TOP_MCU_EMI_BASE\t\tMT_TOP(0x1c4)\n#define MT_TOP_MCU_EMI_BASE_MASK\tGENMASK(19, 0)\n\n#define MT_TOP_WF_AP_PERI_BASE\t\tMT_TOP(0x1c8)\n#define MT_TOP_WF_AP_PERI_BASE_MASK\tGENMASK(19, 0)\n\n#define MT_TOP_EFUSE_BASE\t\tMT_TOP(0x1cc)\n#define MT_TOP_EFUSE_BASE_MASK\t\tGENMASK(19, 0)\n\n#define MT_TOP_CONN_INFRA_WAKEUP\tMT_TOP(0x1a0)\n#define MT_TOP_CONN_INFRA_WAKEUP_MASK\tBIT(0)\n\n#define MT_TOP_WFSYS_RESET_STATUS\tMT_TOP(0x2cc)\n#define MT_TOP_WFSYS_RESET_STATUS_MASK\tBIT(30)\n\n \n#define MT_SEMA_BASE\t\t\t0x18070000\n#define MT_SEMA(ofs)\t\t\t(MT_SEMA_BASE + (ofs))\n\n#define MT_SEMA_RFSPI_STATUS\t\t(MT_SEMA(0x2000) + (11 * 4))\n#define MT_SEMA_RFSPI_RELEASE\t\t(MT_SEMA(0x2200) + (11 * 4))\n#define MT_SEMA_RFSPI_STATUS_MASK\tBIT(1)\n\n \n#define MT_MCU_BUS_BASE\t\t\t0x18400000\n#define MT_MCU_BUS(ofs)\t\t\t(MT_MCU_BUS_BASE + (ofs))\n\n#define MT_MCU_BUS_TIMEOUT\t\tMT_MCU_BUS(0xf0440)\n#define MT_MCU_BUS_TIMEOUT_SET_MASK\tGENMASK(7, 0)\n#define MT_MCU_BUS_TIMEOUT_CG_EN_MASK\tBIT(28)\n#define MT_MCU_BUS_TIMEOUT_EN_MASK\tBIT(31)\n\n#define MT_MCU_BUS_REMAP\t\tMT_MCU_BUS(0x120)\n\n \n#define MT_TOP_CFG_BASE\t\t\t0x184b0000\n#define MT_TOP_CFG(ofs)\t\t\t(MT_TOP_CFG_BASE + (ofs))\n\n#define MT_TOP_CFG_IP_VERSION_ADDR\tMT_TOP_CFG(0x010)\n\n \n#define MT_TOP_CFG_ON_BASE\t\t0x184c1000\n#define MT_TOP_CFG_ON(ofs)\t\t(MT_TOP_CFG_ON_BASE + (ofs))\n\n#define MT_TOP_CFG_ON_ROM_IDX\t\tMT_TOP_CFG_ON(0x604)\n\n \n#define MT_SLP_BASE\t\t\t0x184c3000\n#define MT_SLP(ofs)\t\t\t(MT_SLP_BASE + (ofs))\n\n#define MT_SLP_STATUS\t\t\tMT_SLP(0x00c)\n#define MT_SLP_WFDMA2CONN_MASK\t\t(BIT(21) | BIT(23))\n#define MT_SLP_CTRL_EN_MASK\t\tBIT(0)\n#define MT_SLP_CTRL_BSY_MASK\t\tBIT(1)\n\n \n#define MT_MCU_BUS_DBG_BASE\t\t0x18500000\n#define MT_MCU_BUS_DBG(ofs)\t\t(MT_MCU_BUS_DBG_BASE + (ofs))\n\n#define MT_MCU_BUS_DBG_TIMEOUT\t\tMT_MCU_BUS_DBG(0x0)\n#define MT_MCU_BUS_DBG_TIMEOUT_SET_MASK GENMASK(31, 16)\n#define MT_MCU_BUS_DBG_TIMEOUT_CK_EN_MASK BIT(3)\n#define MT_MCU_BUS_DBG_TIMEOUT_EN_MASK\tBIT(2)\n\n#define MT_HW_BOUND\t\t\t0x70010020\n#define MT_HW_REV\t\t\t0x70010204\n#define MT_WF_SUBSYS_RST\t\t0x70002600\n\n \n#define MT_PCIE_MAC_BASE\t\t0x74030000\n#define MT_PCIE_MAC(ofs)\t\t(MT_PCIE_MAC_BASE + (ofs))\n#define MT_PCIE_MAC_INT_ENABLE\t\tMT_PCIE_MAC(0x188)\n\n#define MT_PCIE1_MAC_INT_ENABLE\t\t0x74020188\n#define MT_PCIE1_MAC_INT_ENABLE_MT7916\t0x74090188\n\n#define MT_WM_MCU_PC\t\t\t0x7c060204\n#define MT_WA_MCU_PC\t\t\t0x7c06020c\n\n \n#define MT_WF_PP_TOP_BASE\t\t0x820cc000\n#define MT_WF_PP_TOP(ofs)\t\t(MT_WF_PP_TOP_BASE + (ofs))\n\n#define MT_WF_PP_TOP_RXQ_WFDMA_CF_5\tMT_WF_PP_TOP(0x0e8)\n#define MT_WF_PP_TOP_RXQ_QID6_WFDMA_HIF_SEL_MASK\tBIT(6)\n\n#define MT_WF_IRPI_BASE\t\t\t0x83000000\n#define MT_WF_IRPI(ofs)\t\t\t(MT_WF_IRPI_BASE + (ofs))\n\n#define MT_WF_IRPI_NSS(phy, nss)\tMT_WF_IRPI(0x6000 + ((phy) << 20) + ((nss) << 16))\n#define MT_WF_IRPI_NSS_MT7916(phy, nss)\tMT_WF_IRPI(0x1000 + ((phy) << 20) + ((nss) << 16))\n\n \n#define MT_WF_PHY_BASE\t\t\t0x83080000\n#define MT_WF_PHY(ofs)\t\t\t(MT_WF_PHY_BASE + (ofs))\n\n#define MT_WF_PHY_RX_CTRL1(_phy)\tMT_WF_PHY(0x2004 + ((_phy) << 16))\n#define MT_WF_PHY_RX_CTRL1_MT7916(_phy)\tMT_WF_PHY(0x2004 + ((_phy) << 20))\n#define MT_WF_PHY_RX_CTRL1_IPI_EN\tGENMASK(2, 0)\n#define MT_WF_PHY_RX_CTRL1_STSCNT_EN\tGENMASK(11, 9)\n\n#define MT_WF_PHY_RXTD12(_phy)\t\tMT_WF_PHY(0x8230 + ((_phy) << 16))\n#define MT_WF_PHY_RXTD12_MT7916(_phy)\tMT_WF_PHY(0x8230 + ((_phy) << 20))\n#define MT_WF_PHY_RXTD12_IRPI_SW_CLR_ONLY\tBIT(18)\n#define MT_WF_PHY_RXTD12_IRPI_SW_CLR\t\tBIT(29)\n\n#define MT_WF_PHY_TPC_CTRL_STAT(_phy)\t\tMT_WF_PHY(0xe7a0 + ((_phy) << 16))\n#define MT_WF_PHY_TPC_CTRL_STAT_MT7916(_phy)\tMT_WF_PHY(0xe7a0 + ((_phy) << 20))\n#define MT_WF_PHY_TPC_POWER\t\t\tGENMASK(15, 8)\n\n#define MT_MCU_WM_CIRQ_BASE\t\t\t0x89010000\n#define MT_MCU_WM_CIRQ(ofs)\t\t\t(MT_MCU_WM_CIRQ_BASE + (ofs))\n#define MT_MCU_WM_CIRQ_IRQ_MASK_CLR_ADDR\tMT_MCU_WM_CIRQ(0x80)\n#define MT_MCU_WM_CIRQ_IRQ_SOFT_ADDR\t\tMT_MCU_WM_CIRQ(0xc0)\n#define MT_MCU_WM_CIRQ_EINT_MASK_CLR_ADDR\tMT_MCU_WM_CIRQ(0x108)\n#define MT_MCU_WM_CIRQ_EINT_SOFT_ADDR\t\tMT_MCU_WM_CIRQ(0x118)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}