// Seed: 1757583839
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input logic id_7,
    input id_8
);
  logic id_9 = id_2;
  assign id_0 = 1;
  assign id_3[1'd0] = id_4;
endmodule
`define pp_9 0
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  inout id_5;
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  type_9(
      1'h0
  );
endmodule
