

================================================================
== Vivado HLS Report for 'shuffle_24_l_p'
================================================================
* Date:           Sat Dec 22 04:10:36 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_final_solution
* Solution:       final_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.46|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32929|  48481|  32929|  48481|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+------------+-----------+-----------+------+----------+
        |                 |    Latency    |  Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+------------+-----------+-----------+------+----------+
        |- Loop 1         |  32928|  48480| 686 ~ 1010 |          -|          -|    48|    no    |
        | + Loop 1.1      |    684|   1008|   38 ~ 56  |          -|          -|    18|    no    |
        |  ++ Loop 1.1.1  |     36|     54|    2 ~ 3   |          -|          -|    18|    no    |
        +-----------------+-------+-------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond & !tmp_1519)
	6  / (!exitcond & tmp_1519)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_7 (26)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:440
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (28)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_31, %.loopexit.loopexit ]

ST_2: tmp_1519 (29)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:440
.loopexit:1  %tmp_1519 = trunc i6 %co to i1

ST_2: tmp_s (30)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:440
.loopexit:2  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

ST_2: p_shl_cast (31)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:440
.loopexit:3  %p_shl_cast = zext i10 %tmp_s to i11

ST_2: tmp_525 (32)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:440
.loopexit:4  %tmp_525 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl1_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:443
.loopexit:5  %p_shl1_cast = zext i7 %tmp_525 to i11

ST_2: tmp_526 (34)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:443
.loopexit:6  %tmp_526 = add i11 %p_shl_cast, %p_shl1_cast

ST_2: exitcond3 (35)  [1/1] 3.88ns  loc: acceleartor_hls_final_solution/components.cpp:440
.loopexit:7  %exitcond3 = icmp eq i6 %co, -16

ST_2: empty (36)  [1/1] 0.00ns
.loopexit:8  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_31 (37)  [1/1] 2.31ns  loc: acceleartor_hls_final_solution/components.cpp:440
.loopexit:9  %co_31 = add i6 1, %co

ST_2: StgValue_18 (38)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:440
.loopexit:10  br i1 %exitcond3, label %3, label %.preheader4.preheader

ST_2: tmp_64 (40)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:443
.preheader4.preheader:0  %tmp_64 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %co, i32 1, i32 5)

ST_2: StgValue_20 (41)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader4.preheader:1  br label %.preheader4

ST_2: StgValue_21 (135)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:448
:0  ret void


 <State 3>: 4.68ns
ST_3: h (43)  [1/1] 0.00ns
.preheader4:0  %h = phi i5 [ 0, %.preheader4.preheader ], [ %h_28, %.preheader4.loopexit ]

ST_3: h_cast2_cast (44)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:443
.preheader4:1  %h_cast2_cast = zext i5 %h to i11

ST_3: tmp_527 (45)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:443
.preheader4:2  %tmp_527 = add i11 %h_cast2_cast, %tmp_526

ST_3: p_shl4_cast (46)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:443
.preheader4:3  %p_shl4_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_527, i4 0)

ST_3: tmp_1520 (47)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:443
.preheader4:4  %tmp_1520 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_527, i1 false)

ST_3: p_shl5_cast (48)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:443
.preheader4:5  %p_shl5_cast = zext i12 %tmp_1520 to i15

ST_3: tmp_528 (49)  [1/1] 2.35ns  loc: acceleartor_hls_final_solution/components.cpp:443
.preheader4:6  %tmp_528 = add i15 %p_shl4_cast, %p_shl5_cast

ST_3: tmp_529 (50)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader4:7  %tmp_529 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h, i4 0)

ST_3: p_shl2_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader4:8  %p_shl2_cast = zext i9 %tmp_529 to i10

ST_3: tmp_530 (52)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader4:9  %tmp_530 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h, i1 false)

ST_3: p_shl3_cast (53)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader4:10  %p_shl3_cast = zext i6 %tmp_530 to i10

ST_3: tmp_531 (54)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader4:11  %tmp_531 = add i10 %p_shl2_cast, %p_shl3_cast

ST_3: exitcond2 (55)  [1/1] 3.31ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader4:12  %exitcond2 = icmp eq i5 %h, -14

ST_3: empty_350 (56)  [1/1] 0.00ns
.preheader4:13  %empty_350 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_3: h_28 (57)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader4:14  %h_28 = add i5 %h, 1

ST_3: StgValue_37 (58)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader4:15  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: StgValue_38 (60)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:443
.preheader.preheader:0  br label %.preheader

ST_3: StgValue_39 (133)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.58ns
ST_4: w (62)  [1/1] 0.00ns
.preheader:0  %w = phi i5 [ %w_34, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_4: w_cast1_cast6 (63)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:443
.preheader:1  %w_cast1_cast6 = zext i5 %w to i10

ST_4: w_cast1_cast (64)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:443
.preheader:2  %w_cast1_cast = zext i5 %w to i15

ST_4: tmp_532 (65)  [1/1] 2.35ns  loc: acceleartor_hls_final_solution/components.cpp:443
.preheader:3  %tmp_532 = add i15 %tmp_528, %w_cast1_cast

ST_4: tmp_1517_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:443
.preheader:4  %tmp_1517_cast = zext i15 %tmp_532 to i32

ST_4: output_V_addr (67)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:443
.preheader:5  %output_V_addr = getelementptr [15552 x i8]* %output_V, i32 0, i32 %tmp_1517_cast

ST_4: tmp_533 (68)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:6  %tmp_533 = add i10 %tmp_531, %w_cast1_cast6

ST_4: tmp_1518_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:7  %tmp_1518_cast = zext i10 %tmp_533 to i32

ST_4: buffer1_1_24_16x16_p (70)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:8  %buffer1_1_24_16x16_p = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_19, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_285 (71)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:9  %buffer1_1_24_16x16_p_285 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_9, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_286 (72)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:10  %buffer1_1_24_16x16_p_286 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_10, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_287 (73)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:11  %buffer1_1_24_16x16_p_287 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_6, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_288 (74)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:12  %buffer1_1_24_16x16_p_288 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_7, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_289 (75)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:13  %buffer1_1_24_16x16_p_289 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_11, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_290 (76)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:14  %buffer1_1_24_16x16_p_290 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_5, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_291 (77)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:15  %buffer1_1_24_16x16_p_291 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_21, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_292 (78)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:16  %buffer1_1_24_16x16_p_292 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_4, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_293 (79)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:17  %buffer1_1_24_16x16_p_293 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_8, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_294 (80)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:18  %buffer1_1_24_16x16_p_294 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_12, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_295 (81)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:19  %buffer1_1_24_16x16_p_295 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_13, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_296 (82)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:20  %buffer1_1_24_16x16_p_296 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_14, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_297 (83)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:21  %buffer1_1_24_16x16_p_297 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_15, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_298 (84)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:22  %buffer1_1_24_16x16_p_298 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_22, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_299 (85)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:23  %buffer1_1_24_16x16_p_299 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_23, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_300 (86)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:24  %buffer1_1_24_16x16_p_300 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_20, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_301 (87)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:25  %buffer1_1_24_16x16_p_301 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_17, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_302 (88)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:26  %buffer1_1_24_16x16_p_302 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_303 (89)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:27  %buffer1_1_24_16x16_p_303 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_1, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_304 (90)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:28  %buffer1_1_24_16x16_p_304 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_2, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_305 (91)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:29  %buffer1_1_24_16x16_p_305 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_18, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_306 (92)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:30  %buffer1_1_24_16x16_p_306 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_16, i32 0, i32 %tmp_1518_cast

ST_4: buffer1_1_24_16x16_p_307 (93)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:441
.preheader:31  %buffer1_1_24_16x16_p_307 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_3, i32 0, i32 %tmp_1518_cast

ST_4: exitcond (94)  [1/1] 3.31ns  loc: acceleartor_hls_final_solution/components.cpp:442
.preheader:32  %exitcond = icmp eq i5 %w, -14

ST_4: empty_351 (95)  [1/1] 0.00ns
.preheader:33  %empty_351 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_4: w_34 (96)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:442
.preheader:34  %w_34 = add i5 %w, 1

ST_4: StgValue_75 (97)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:442
.preheader:35  br i1 %exitcond, label %.preheader4.loopexit, label %1

ST_4: StgValue_76 (99)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:443
:0  br i1 %tmp_1519, label %._crit_edge, label %2

ST_4: buffer1_1_24_16x16_p_308 (101)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:0  %buffer1_1_24_16x16_p_308 = load i8* %buffer1_1_24_16x16_p_299, align 1

ST_4: buffer1_1_24_16x16_p_309 (102)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:1  %buffer1_1_24_16x16_p_309 = load i8* %buffer1_1_24_16x16_p_298, align 1

ST_4: buffer1_1_24_16x16_p_310 (103)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:2  %buffer1_1_24_16x16_p_310 = load i8* %buffer1_1_24_16x16_p_289, align 1

ST_4: buffer1_1_24_16x16_p_311 (104)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:3  %buffer1_1_24_16x16_p_311 = load i8* %buffer1_1_24_16x16_p_287, align 1

ST_4: buffer1_1_24_16x16_p_312 (105)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:4  %buffer1_1_24_16x16_p_312 = load i8* %buffer1_1_24_16x16_p_290, align 1

ST_4: buffer1_1_24_16x16_p_313 (106)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:5  %buffer1_1_24_16x16_p_313 = load i8* %buffer1_1_24_16x16_p_292, align 1

ST_4: buffer1_1_24_16x16_p_314 (107)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:6  %buffer1_1_24_16x16_p_314 = load i8* %buffer1_1_24_16x16_p_307, align 1

ST_4: buffer1_1_24_16x16_p_315 (108)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:7  %buffer1_1_24_16x16_p_315 = load i8* %buffer1_1_24_16x16_p_304, align 1

ST_4: buffer1_1_24_16x16_p_316 (109)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:8  %buffer1_1_24_16x16_p_316 = load i8* %buffer1_1_24_16x16_p_303, align 1

ST_4: buffer1_1_24_16x16_p_317 (110)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:9  %buffer1_1_24_16x16_p_317 = load i8* %buffer1_1_24_16x16_p_302, align 1

ST_4: buffer1_1_24_16x16_p_318 (111)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:10  %buffer1_1_24_16x16_p_318 = load i8* %buffer1_1_24_16x16_p_291, align 1

ST_4: buffer1_1_24_16x16_p_319 (112)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:11  %buffer1_1_24_16x16_p_319 = load i8* %buffer1_1_24_16x16_p_300, align 1

ST_4: buffer1_1_24_16x16_p_320 (113)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:12  %buffer1_1_24_16x16_p_320 = load i8* %buffer1_1_24_16x16_p, align 1

ST_4: buffer1_1_24_16x16_p_321 (114)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:13  %buffer1_1_24_16x16_p_321 = load i8* %buffer1_1_24_16x16_p_305, align 1

ST_4: buffer1_1_24_16x16_p_322 (115)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:14  %buffer1_1_24_16x16_p_322 = load i8* %buffer1_1_24_16x16_p_301, align 1

ST_4: buffer1_1_24_16x16_p_323 (116)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:15  %buffer1_1_24_16x16_p_323 = load i8* %buffer1_1_24_16x16_p_306, align 1

ST_4: buffer1_1_24_16x16_p_324 (117)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:16  %buffer1_1_24_16x16_p_324 = load i8* %buffer1_1_24_16x16_p_297, align 1

ST_4: buffer1_1_24_16x16_p_325 (118)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:17  %buffer1_1_24_16x16_p_325 = load i8* %buffer1_1_24_16x16_p_296, align 1

ST_4: buffer1_1_24_16x16_p_326 (119)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:18  %buffer1_1_24_16x16_p_326 = load i8* %buffer1_1_24_16x16_p_295, align 1

ST_4: buffer1_1_24_16x16_p_327 (120)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:19  %buffer1_1_24_16x16_p_327 = load i8* %buffer1_1_24_16x16_p_294, align 1

ST_4: buffer1_1_24_16x16_p_328 (121)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:20  %buffer1_1_24_16x16_p_328 = load i8* %buffer1_1_24_16x16_p_286, align 1

ST_4: buffer1_1_24_16x16_p_329 (122)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:21  %buffer1_1_24_16x16_p_329 = load i8* %buffer1_1_24_16x16_p_285, align 1

ST_4: buffer1_1_24_16x16_p_330 (123)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:22  %buffer1_1_24_16x16_p_330 = load i8* %buffer1_1_24_16x16_p_293, align 1

ST_4: buffer1_1_24_16x16_p_331 (124)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:23  %buffer1_1_24_16x16_p_331 = load i8* %buffer1_1_24_16x16_p_288, align 1

ST_4: StgValue_101 (131)  [1/1] 0.00ns
.preheader4.loopexit:0  br label %.preheader4


 <State 5>: 6.46ns
ST_5: buffer1_1_24_16x16_p_308 (101)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:0  %buffer1_1_24_16x16_p_308 = load i8* %buffer1_1_24_16x16_p_299, align 1

ST_5: buffer1_1_24_16x16_p_309 (102)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:1  %buffer1_1_24_16x16_p_309 = load i8* %buffer1_1_24_16x16_p_298, align 1

ST_5: buffer1_1_24_16x16_p_310 (103)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:2  %buffer1_1_24_16x16_p_310 = load i8* %buffer1_1_24_16x16_p_289, align 1

ST_5: buffer1_1_24_16x16_p_311 (104)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:3  %buffer1_1_24_16x16_p_311 = load i8* %buffer1_1_24_16x16_p_287, align 1

ST_5: buffer1_1_24_16x16_p_312 (105)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:4  %buffer1_1_24_16x16_p_312 = load i8* %buffer1_1_24_16x16_p_290, align 1

ST_5: buffer1_1_24_16x16_p_313 (106)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:5  %buffer1_1_24_16x16_p_313 = load i8* %buffer1_1_24_16x16_p_292, align 1

ST_5: buffer1_1_24_16x16_p_314 (107)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:6  %buffer1_1_24_16x16_p_314 = load i8* %buffer1_1_24_16x16_p_307, align 1

ST_5: buffer1_1_24_16x16_p_315 (108)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:7  %buffer1_1_24_16x16_p_315 = load i8* %buffer1_1_24_16x16_p_304, align 1

ST_5: buffer1_1_24_16x16_p_316 (109)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:8  %buffer1_1_24_16x16_p_316 = load i8* %buffer1_1_24_16x16_p_303, align 1

ST_5: buffer1_1_24_16x16_p_317 (110)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:9  %buffer1_1_24_16x16_p_317 = load i8* %buffer1_1_24_16x16_p_302, align 1

ST_5: buffer1_1_24_16x16_p_318 (111)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:10  %buffer1_1_24_16x16_p_318 = load i8* %buffer1_1_24_16x16_p_291, align 1

ST_5: buffer1_1_24_16x16_p_319 (112)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:11  %buffer1_1_24_16x16_p_319 = load i8* %buffer1_1_24_16x16_p_300, align 1

ST_5: buffer1_1_24_16x16_p_320 (113)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:12  %buffer1_1_24_16x16_p_320 = load i8* %buffer1_1_24_16x16_p, align 1

ST_5: buffer1_1_24_16x16_p_321 (114)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:13  %buffer1_1_24_16x16_p_321 = load i8* %buffer1_1_24_16x16_p_305, align 1

ST_5: buffer1_1_24_16x16_p_322 (115)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:14  %buffer1_1_24_16x16_p_322 = load i8* %buffer1_1_24_16x16_p_301, align 1

ST_5: buffer1_1_24_16x16_p_323 (116)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:15  %buffer1_1_24_16x16_p_323 = load i8* %buffer1_1_24_16x16_p_306, align 1

ST_5: buffer1_1_24_16x16_p_324 (117)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:16  %buffer1_1_24_16x16_p_324 = load i8* %buffer1_1_24_16x16_p_297, align 1

ST_5: buffer1_1_24_16x16_p_325 (118)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:17  %buffer1_1_24_16x16_p_325 = load i8* %buffer1_1_24_16x16_p_296, align 1

ST_5: buffer1_1_24_16x16_p_326 (119)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:18  %buffer1_1_24_16x16_p_326 = load i8* %buffer1_1_24_16x16_p_295, align 1

ST_5: buffer1_1_24_16x16_p_327 (120)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:19  %buffer1_1_24_16x16_p_327 = load i8* %buffer1_1_24_16x16_p_294, align 1

ST_5: buffer1_1_24_16x16_p_328 (121)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:20  %buffer1_1_24_16x16_p_328 = load i8* %buffer1_1_24_16x16_p_286, align 1

ST_5: buffer1_1_24_16x16_p_329 (122)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:21  %buffer1_1_24_16x16_p_329 = load i8* %buffer1_1_24_16x16_p_285, align 1

ST_5: buffer1_1_24_16x16_p_330 (123)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:22  %buffer1_1_24_16x16_p_330 = load i8* %buffer1_1_24_16x16_p_293, align 1

ST_5: buffer1_1_24_16x16_p_331 (124)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:441
:23  %buffer1_1_24_16x16_p_331 = load i8* %buffer1_1_24_16x16_p_288, align 1

ST_5: tmp (125)  [1/1] 3.20ns  loc: acceleartor_hls_final_solution/components.cpp:441
:24  %tmp = call i8 @_ssdm_op_Mux.ap_auto.24i8.i5(i8 %buffer1_1_24_16x16_p_308, i8 %buffer1_1_24_16x16_p_309, i8 %buffer1_1_24_16x16_p_310, i8 %buffer1_1_24_16x16_p_311, i8 %buffer1_1_24_16x16_p_312, i8 %buffer1_1_24_16x16_p_313, i8 %buffer1_1_24_16x16_p_314, i8 %buffer1_1_24_16x16_p_315, i8 %buffer1_1_24_16x16_p_316, i8 %buffer1_1_24_16x16_p_317, i8 %buffer1_1_24_16x16_p_318, i8 %buffer1_1_24_16x16_p_319, i8 %buffer1_1_24_16x16_p_320, i8 %buffer1_1_24_16x16_p_321, i8 %buffer1_1_24_16x16_p_322, i8 %buffer1_1_24_16x16_p_323, i8 %buffer1_1_24_16x16_p_324, i8 %buffer1_1_24_16x16_p_325, i8 %buffer1_1_24_16x16_p_326, i8 %buffer1_1_24_16x16_p_327, i8 %buffer1_1_24_16x16_p_328, i8 %buffer1_1_24_16x16_p_329, i8 %buffer1_1_24_16x16_p_330, i8 %buffer1_1_24_16x16_p_331, i5 %tmp_64)


 <State 6>: 3.25ns
ST_6: StgValue_127 (126)  [1/1] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:443
:25  store i8 %tmp, i8* %output_V_addr, align 1

ST_6: StgValue_128 (127)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:443
:26  br label %._crit_edge

ST_6: StgValue_129 (129)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:442
._crit_edge:0  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_final_solution/components.cpp:440) [28]  (1.59 ns)

 <State 2>: 3.88ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_final_solution/components.cpp:440) [28]  (0 ns)
	'icmp' operation ('exitcond3', acceleartor_hls_final_solution/components.cpp:440) [35]  (3.88 ns)

 <State 3>: 4.68ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_final_solution/components.cpp:441) [43]  (0 ns)
	'add' operation ('tmp_527', acceleartor_hls_final_solution/components.cpp:443) [45]  (2.33 ns)
	'add' operation ('tmp_528', acceleartor_hls_final_solution/components.cpp:443) [49]  (2.35 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_final_solution/components.cpp:442) [62]  (0 ns)
	'add' operation ('tmp_533', acceleartor_hls_final_solution/components.cpp:441) [68]  (2.32 ns)
	'getelementptr' operation ('buffer1_1_24_16x16_p_297', acceleartor_hls_final_solution/components.cpp:441) [83]  (0 ns)
	'load' operation ('buffer1_1_24_16x16_p_324', acceleartor_hls_final_solution/components.cpp:441) on array 'buffer1_1_24_16x16_p_15' [117]  (3.25 ns)

 <State 5>: 6.46ns
The critical path consists of the following:
	'load' operation ('buffer1_1_24_16x16_p_308', acceleartor_hls_final_solution/components.cpp:441) on array 'buffer1_1_24_16x16_p_23' [101]  (3.25 ns)
	'mux' operation ('tmp', acceleartor_hls_final_solution/components.cpp:441) [125]  (3.2 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'store' operation (acceleartor_hls_final_solution/components.cpp:443) of variable 'tmp', acceleartor_hls_final_solution/components.cpp:441 on array 'output_V' [126]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
