{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729527781852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729527781857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 23:23:01 2024 " "Processing started: Mon Oct 21 23:23:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729527781857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729527781857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729527781857 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1729527782531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/ksa_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/ksa_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa_adder " "Found entity 1: ksa_adder" {  } { { "../00_src/ksa_adder.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/ksa_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729527792726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729527792726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../00_src/lsu.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729527792728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729527792728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/black_block.sv 3 3 " "Found 3 design units, including 3 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/black_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pg_block " "Found entity 1: pg_block" {  } { { "../00_src/black_block.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/black_block.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729527792730 ""} { "Info" "ISGN_ENTITY_NAME" "2 fco_block " "Found entity 2: fco_block" {  } { { "../00_src/black_block.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/black_block.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729527792730 ""} { "Info" "ISGN_ENTITY_NAME" "3 sum_block " "Found entity 3: sum_block" {  } { { "../00_src/black_block.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/black_block.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729527792730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729527792730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/add_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../00_src/add_sub.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/add_sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729527792732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729527792732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../00_src/PC.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729527792734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729527792734 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regfile.sv(17) " "Verilog HDL information at regfile.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "../00_src/regfile.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/regfile.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1729527792744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../00_src/regfile.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729527792745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729527792745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "../00_src/brc.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/brc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729527792747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729527792747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729527792773 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729527793875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729527794514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729527794514 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1777 " "Implemented 1777 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729527794626 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729527794626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1663 " "Implemented 1663 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729527794626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729527794626 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/214/ctmt/lab/Milestone2_Single Cycle/quartus/output_files/single_cycle.map.smsg " "Generated suppressed messages file D:/214/ctmt/lab/Milestone2_Single Cycle/quartus/output_files/single_cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729527794646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729527794657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 23:23:14 2024 " "Processing ended: Mon Oct 21 23:23:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729527794657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729527794657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729527794657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729527794657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729527801881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729527801888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 23:23:21 2024 " "Processing started: Mon Oct 21 23:23:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729527801888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1729527801888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp single_cycle -c single_cycle --netlist_type=sgate " "Command: quartus_npp single_cycle -c single_cycle --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1729527801888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729527802355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 23:23:22 2024 " "Processing ended: Mon Oct 21 23:23:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729527802355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729527802355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729527802355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1729527802355 ""}
