0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/Wrelks/FPGA/artyLogicExamples/artyLogicExamples.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Wrelks/FPGA/artyLogicExamples/artyLogicExamples.srcs/sources_1/new/logicEx.sv,1623682085,systemVerilog,,,,simpleAdder,,uvm,,,,,,
