
f437_fc_v4.3_megaloop_with_ejection.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014bac  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000950  08014d60  08014d60  00024d60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080156b0  080156b0  000301fc  2**0
                  CONTENTS
  4 .ARM          00000008  080156b0  080156b0  000256b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080156b8  080156b8  000301fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080156b8  080156b8  000256b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080156bc  080156bc  000256bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  080156c0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301fc  2**0
                  CONTENTS
 10 .bss          00001a1c  20000200  20000200  00030200  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20001c1c  20001c1c  00030200  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003c906  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006061  00000000  00000000  0006cb32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002568  00000000  00000000  00072b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000022c8  00000000  00000000  00075100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002cbf5  00000000  00000000  000773c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002a55c  00000000  00000000  000a3fbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f4f52  00000000  00000000  000ce519  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001c346b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000b5d8  00000000  00000000  001c34c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000200 	.word	0x20000200
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08014d44 	.word	0x08014d44

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000204 	.word	0x20000204
 80001ec:	08014d44 	.word	0x08014d44

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a4 	b.w	8001028 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468c      	mov	ip, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8083 	bne.w	8000e7a <__udivmoddi4+0x116>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d947      	bls.n	8000e0a <__udivmoddi4+0xa6>
 8000d7a:	fab2 f282 	clz	r2, r2
 8000d7e:	b142      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	f1c2 0020 	rsb	r0, r2, #32
 8000d84:	fa24 f000 	lsr.w	r0, r4, r0
 8000d88:	4091      	lsls	r1, r2
 8000d8a:	4097      	lsls	r7, r2
 8000d8c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d90:	4094      	lsls	r4, r2
 8000d92:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d96:	0c23      	lsrs	r3, r4, #16
 8000d98:	fbbc f6f8 	udiv	r6, ip, r8
 8000d9c:	fa1f fe87 	uxth.w	lr, r7
 8000da0:	fb08 c116 	mls	r1, r8, r6, ip
 8000da4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dac:	4299      	cmp	r1, r3
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x60>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000db6:	f080 8119 	bcs.w	8000fec <__udivmoddi4+0x288>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 8116 	bls.w	8000fec <__udivmoddi4+0x288>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dcc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d909      	bls.n	8000df0 <__udivmoddi4+0x8c>
 8000ddc:	193c      	adds	r4, r7, r4
 8000dde:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de2:	f080 8105 	bcs.w	8000ff0 <__udivmoddi4+0x28c>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f240 8102 	bls.w	8000ff0 <__udivmoddi4+0x28c>
 8000dec:	3802      	subs	r0, #2
 8000dee:	443c      	add	r4, r7
 8000df0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df4:	eba4 040e 	sub.w	r4, r4, lr
 8000df8:	2600      	movs	r6, #0
 8000dfa:	b11d      	cbz	r5, 8000e04 <__udivmoddi4+0xa0>
 8000dfc:	40d4      	lsrs	r4, r2
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e9c5 4300 	strd	r4, r3, [r5]
 8000e04:	4631      	mov	r1, r6
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	b902      	cbnz	r2, 8000e0e <__udivmoddi4+0xaa>
 8000e0c:	deff      	udf	#255	; 0xff
 8000e0e:	fab2 f282 	clz	r2, r2
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	d150      	bne.n	8000eb8 <__udivmoddi4+0x154>
 8000e16:	1bcb      	subs	r3, r1, r7
 8000e18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1c:	fa1f f887 	uxth.w	r8, r7
 8000e20:	2601      	movs	r6, #1
 8000e22:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e26:	0c21      	lsrs	r1, r4, #16
 8000e28:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb08 f30c 	mul.w	r3, r8, ip
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d907      	bls.n	8000e48 <__udivmoddi4+0xe4>
 8000e38:	1879      	adds	r1, r7, r1
 8000e3a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0xe2>
 8000e40:	428b      	cmp	r3, r1
 8000e42:	f200 80e9 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e46:	4684      	mov	ip, r0
 8000e48:	1ac9      	subs	r1, r1, r3
 8000e4a:	b2a3      	uxth	r3, r4
 8000e4c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e50:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e54:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e58:	fb08 f800 	mul.w	r8, r8, r0
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	d907      	bls.n	8000e70 <__udivmoddi4+0x10c>
 8000e60:	193c      	adds	r4, r7, r4
 8000e62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x10a>
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	f200 80d9 	bhi.w	8001020 <__udivmoddi4+0x2bc>
 8000e6e:	4618      	mov	r0, r3
 8000e70:	eba4 0408 	sub.w	r4, r4, r8
 8000e74:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e78:	e7bf      	b.n	8000dfa <__udivmoddi4+0x96>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d909      	bls.n	8000e92 <__udivmoddi4+0x12e>
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	f000 80b1 	beq.w	8000fe6 <__udivmoddi4+0x282>
 8000e84:	2600      	movs	r6, #0
 8000e86:	e9c5 0100 	strd	r0, r1, [r5]
 8000e8a:	4630      	mov	r0, r6
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	fab3 f683 	clz	r6, r3
 8000e96:	2e00      	cmp	r6, #0
 8000e98:	d14a      	bne.n	8000f30 <__udivmoddi4+0x1cc>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d302      	bcc.n	8000ea4 <__udivmoddi4+0x140>
 8000e9e:	4282      	cmp	r2, r0
 8000ea0:	f200 80b8 	bhi.w	8001014 <__udivmoddi4+0x2b0>
 8000ea4:	1a84      	subs	r4, r0, r2
 8000ea6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eaa:	2001      	movs	r0, #1
 8000eac:	468c      	mov	ip, r1
 8000eae:	2d00      	cmp	r5, #0
 8000eb0:	d0a8      	beq.n	8000e04 <__udivmoddi4+0xa0>
 8000eb2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eb6:	e7a5      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ec0:	4097      	lsls	r7, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eca:	40d9      	lsrs	r1, r3
 8000ecc:	4330      	orrs	r0, r6
 8000ece:	0c03      	lsrs	r3, r0, #16
 8000ed0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ed4:	fa1f f887 	uxth.w	r8, r7
 8000ed8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000edc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ee0:	fb06 f108 	mul.w	r1, r6, r8
 8000ee4:	4299      	cmp	r1, r3
 8000ee6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eea:	d909      	bls.n	8000f00 <__udivmoddi4+0x19c>
 8000eec:	18fb      	adds	r3, r7, r3
 8000eee:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ef2:	f080 808d 	bcs.w	8001010 <__udivmoddi4+0x2ac>
 8000ef6:	4299      	cmp	r1, r3
 8000ef8:	f240 808a 	bls.w	8001010 <__udivmoddi4+0x2ac>
 8000efc:	3e02      	subs	r6, #2
 8000efe:	443b      	add	r3, r7
 8000f00:	1a5b      	subs	r3, r3, r1
 8000f02:	b281      	uxth	r1, r0
 8000f04:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f08:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f10:	fb00 f308 	mul.w	r3, r0, r8
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d907      	bls.n	8000f28 <__udivmoddi4+0x1c4>
 8000f18:	1879      	adds	r1, r7, r1
 8000f1a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f1e:	d273      	bcs.n	8001008 <__udivmoddi4+0x2a4>
 8000f20:	428b      	cmp	r3, r1
 8000f22:	d971      	bls.n	8001008 <__udivmoddi4+0x2a4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4439      	add	r1, r7
 8000f28:	1acb      	subs	r3, r1, r3
 8000f2a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f2e:	e778      	b.n	8000e22 <__udivmoddi4+0xbe>
 8000f30:	f1c6 0c20 	rsb	ip, r6, #32
 8000f34:	fa03 f406 	lsl.w	r4, r3, r6
 8000f38:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f3c:	431c      	orrs	r4, r3
 8000f3e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f42:	fa01 f306 	lsl.w	r3, r1, r6
 8000f46:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f4a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f4e:	431f      	orrs	r7, r3
 8000f50:	0c3b      	lsrs	r3, r7, #16
 8000f52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f56:	fa1f f884 	uxth.w	r8, r4
 8000f5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f62:	fb09 fa08 	mul.w	sl, r9, r8
 8000f66:	458a      	cmp	sl, r1
 8000f68:	fa02 f206 	lsl.w	r2, r2, r6
 8000f6c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x220>
 8000f72:	1861      	adds	r1, r4, r1
 8000f74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f78:	d248      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000f7a:	458a      	cmp	sl, r1
 8000f7c:	d946      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000f7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f82:	4421      	add	r1, r4
 8000f84:	eba1 010a 	sub.w	r1, r1, sl
 8000f88:	b2bf      	uxth	r7, r7
 8000f8a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f8e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f92:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f96:	fb00 f808 	mul.w	r8, r0, r8
 8000f9a:	45b8      	cmp	r8, r7
 8000f9c:	d907      	bls.n	8000fae <__udivmoddi4+0x24a>
 8000f9e:	19e7      	adds	r7, r4, r7
 8000fa0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fa4:	d22e      	bcs.n	8001004 <__udivmoddi4+0x2a0>
 8000fa6:	45b8      	cmp	r8, r7
 8000fa8:	d92c      	bls.n	8001004 <__udivmoddi4+0x2a0>
 8000faa:	3802      	subs	r0, #2
 8000fac:	4427      	add	r7, r4
 8000fae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fb2:	eba7 0708 	sub.w	r7, r7, r8
 8000fb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fba:	454f      	cmp	r7, r9
 8000fbc:	46c6      	mov	lr, r8
 8000fbe:	4649      	mov	r1, r9
 8000fc0:	d31a      	bcc.n	8000ff8 <__udivmoddi4+0x294>
 8000fc2:	d017      	beq.n	8000ff4 <__udivmoddi4+0x290>
 8000fc4:	b15d      	cbz	r5, 8000fde <__udivmoddi4+0x27a>
 8000fc6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fca:	eb67 0701 	sbc.w	r7, r7, r1
 8000fce:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fd2:	40f2      	lsrs	r2, r6
 8000fd4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fd8:	40f7      	lsrs	r7, r6
 8000fda:	e9c5 2700 	strd	r2, r7, [r5]
 8000fde:	2600      	movs	r6, #0
 8000fe0:	4631      	mov	r1, r6
 8000fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e70b      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e9      	b.n	8000dc4 <__udivmoddi4+0x60>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6fd      	b.n	8000df0 <__udivmoddi4+0x8c>
 8000ff4:	4543      	cmp	r3, r8
 8000ff6:	d2e5      	bcs.n	8000fc4 <__udivmoddi4+0x260>
 8000ff8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ffc:	eb69 0104 	sbc.w	r1, r9, r4
 8001000:	3801      	subs	r0, #1
 8001002:	e7df      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001004:	4608      	mov	r0, r1
 8001006:	e7d2      	b.n	8000fae <__udivmoddi4+0x24a>
 8001008:	4660      	mov	r0, ip
 800100a:	e78d      	b.n	8000f28 <__udivmoddi4+0x1c4>
 800100c:	4681      	mov	r9, r0
 800100e:	e7b9      	b.n	8000f84 <__udivmoddi4+0x220>
 8001010:	4666      	mov	r6, ip
 8001012:	e775      	b.n	8000f00 <__udivmoddi4+0x19c>
 8001014:	4630      	mov	r0, r6
 8001016:	e74a      	b.n	8000eae <__udivmoddi4+0x14a>
 8001018:	f1ac 0c02 	sub.w	ip, ip, #2
 800101c:	4439      	add	r1, r7
 800101e:	e713      	b.n	8000e48 <__udivmoddi4+0xe4>
 8001020:	3802      	subs	r0, #2
 8001022:	443c      	add	r4, r7
 8001024:	e724      	b.n	8000e70 <__udivmoddi4+0x10c>
 8001026:	bf00      	nop

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <Max31855_Read_Temp>:
uint32_t sign=0;									  	// Sign bit
uint8_t DATARX[4];                                    	// Raw Data from MAX6675
//uint8_t DATATX = {0xFF, 0xFF, 0xFF, 0xFF};         	// Raw Data from MAX6675

// ------------------- Functions ----------------
float Max31855_Read_Temp(void) {
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_RESET); 	// Low State for SPI Communication
 8001032:	2200      	movs	r2, #0
 8001034:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001038:	482c      	ldr	r0, [pc, #176]	; (80010ec <Max31855_Read_Temp+0xc0>)
 800103a:	f005 fc87 	bl	800694c <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi4, DATARX, 4, 1000);         	// DATA Transfer
 800103e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001042:	2204      	movs	r2, #4
 8001044:	492a      	ldr	r1, [pc, #168]	; (80010f0 <Max31855_Read_Temp+0xc4>)
 8001046:	482b      	ldr	r0, [pc, #172]	; (80010f4 <Max31855_Read_Temp+0xc8>)
 8001048:	f007 ff14 	bl	8008e74 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_SET);   	// High State for SPI Communication
 800104c:	2201      	movs	r2, #1
 800104e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001052:	4826      	ldr	r0, [pc, #152]	; (80010ec <Max31855_Read_Temp+0xc0>)
 8001054:	f005 fc7a 	bl	800694c <HAL_GPIO_WritePin>

	uint32_t v = DATARX[3] | (DATARX[2] << 8) | (DATARX[1] << 16) | (DATARX[0] << 24);
 8001058:	4b25      	ldr	r3, [pc, #148]	; (80010f0 <Max31855_Read_Temp+0xc4>)
 800105a:	78db      	ldrb	r3, [r3, #3]
 800105c:	461a      	mov	r2, r3
 800105e:	4b24      	ldr	r3, [pc, #144]	; (80010f0 <Max31855_Read_Temp+0xc4>)
 8001060:	789b      	ldrb	r3, [r3, #2]
 8001062:	021b      	lsls	r3, r3, #8
 8001064:	431a      	orrs	r2, r3
 8001066:	4b22      	ldr	r3, [pc, #136]	; (80010f0 <Max31855_Read_Temp+0xc4>)
 8001068:	785b      	ldrb	r3, [r3, #1]
 800106a:	041b      	lsls	r3, r3, #16
 800106c:	431a      	orrs	r2, r3
 800106e:	4b20      	ldr	r3, [pc, #128]	; (80010f0 <Max31855_Read_Temp+0xc4>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	061b      	lsls	r3, r3, #24
 8001074:	4313      	orrs	r3, r2
 8001076:	60fb      	str	r3, [r7, #12]

	Error = v & 0x07;								  	// Error Detection
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	b2db      	uxtb	r3, r3
 800107c:	f003 0307 	and.w	r3, r3, #7
 8001080:	b2da      	uxtb	r2, r3
 8001082:	4b1d      	ldr	r3, [pc, #116]	; (80010f8 <Max31855_Read_Temp+0xcc>)
 8001084:	701a      	strb	r2, [r3, #0]

	if (v & 0x7) {
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	f003 0307 	and.w	r3, r3, #7
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <Max31855_Read_Temp+0x68>
		// uh oh, a serious problem!
		return -99999;
 8001090:	4b1a      	ldr	r3, [pc, #104]	; (80010fc <Max31855_Read_Temp+0xd0>)
 8001092:	e024      	b.n	80010de <Max31855_Read_Temp+0xb2>
	}

	if (v & 0x80000000) {
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	2b00      	cmp	r3, #0
 8001098:	da07      	bge.n	80010aa <Max31855_Read_Temp+0x7e>
		// Negative value, drop the lower 18 bits and explicitly extend sign bits.
		v = 0xFFFFC000 | ((v >> 18) & 0x00003FFF);
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	0c9b      	lsrs	r3, r3, #18
 800109e:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 80010a2:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	e002      	b.n	80010b0 <Max31855_Read_Temp+0x84>
	} else {
		// Positive value, just drop the lower 18 bits.
		v >>= 18;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	0c9b      	lsrs	r3, r3, #18
 80010ae:	60fb      	str	r3, [r7, #12]
	}

	double centigrade = v;
 80010b0:	68f8      	ldr	r0, [r7, #12]
 80010b2:	f7ff fa47 	bl	8000544 <__aeabi_ui2d>
 80010b6:	4602      	mov	r2, r0
 80010b8:	460b      	mov	r3, r1
 80010ba:	e9c7 2300 	strd	r2, r3, [r7]

	// LSB = 0.25 degrees C
	centigrade *= 0.25;
 80010be:	f04f 0200 	mov.w	r2, #0
 80010c2:	4b0f      	ldr	r3, [pc, #60]	; (8001100 <Max31855_Read_Temp+0xd4>)
 80010c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80010c8:	f7ff fab6 	bl	8000638 <__aeabi_dmul>
 80010cc:	4602      	mov	r2, r0
 80010ce:	460b      	mov	r3, r1
 80010d0:	e9c7 2300 	strd	r2, r3, [r7]
	return centigrade;
 80010d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80010d8:	f7ff fda6 	bl	8000c28 <__aeabi_d2f>
 80010dc:	4603      	mov	r3, r0
 80010de:	ee07 3a90 	vmov	s15, r3
}
 80010e2:	eeb0 0a67 	vmov.f32	s0, s15
 80010e6:	3710      	adds	r7, #16
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	40021000 	.word	0x40021000
 80010f0:	20000508 	.word	0x20000508
 80010f4:	2000050c 	.word	0x2000050c
 80010f8:	2000021c 	.word	0x2000021c
 80010fc:	c7c34f80 	.word	0xc7c34f80
 8001100:	3fd00000 	.word	0x3fd00000

08001104 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800110a:	463b      	mov	r3, r7
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001116:	4b21      	ldr	r3, [pc, #132]	; (800119c <MX_ADC1_Init+0x98>)
 8001118:	4a21      	ldr	r2, [pc, #132]	; (80011a0 <MX_ADC1_Init+0x9c>)
 800111a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800111c:	4b1f      	ldr	r3, [pc, #124]	; (800119c <MX_ADC1_Init+0x98>)
 800111e:	2200      	movs	r2, #0
 8001120:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001122:	4b1e      	ldr	r3, [pc, #120]	; (800119c <MX_ADC1_Init+0x98>)
 8001124:	2200      	movs	r2, #0
 8001126:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001128:	4b1c      	ldr	r3, [pc, #112]	; (800119c <MX_ADC1_Init+0x98>)
 800112a:	2200      	movs	r2, #0
 800112c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800112e:	4b1b      	ldr	r3, [pc, #108]	; (800119c <MX_ADC1_Init+0x98>)
 8001130:	2200      	movs	r2, #0
 8001132:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001134:	4b19      	ldr	r3, [pc, #100]	; (800119c <MX_ADC1_Init+0x98>)
 8001136:	2200      	movs	r2, #0
 8001138:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800113c:	4b17      	ldr	r3, [pc, #92]	; (800119c <MX_ADC1_Init+0x98>)
 800113e:	2200      	movs	r2, #0
 8001140:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001142:	4b16      	ldr	r3, [pc, #88]	; (800119c <MX_ADC1_Init+0x98>)
 8001144:	4a17      	ldr	r2, [pc, #92]	; (80011a4 <MX_ADC1_Init+0xa0>)
 8001146:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001148:	4b14      	ldr	r3, [pc, #80]	; (800119c <MX_ADC1_Init+0x98>)
 800114a:	2200      	movs	r2, #0
 800114c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800114e:	4b13      	ldr	r3, [pc, #76]	; (800119c <MX_ADC1_Init+0x98>)
 8001150:	2201      	movs	r2, #1
 8001152:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001154:	4b11      	ldr	r3, [pc, #68]	; (800119c <MX_ADC1_Init+0x98>)
 8001156:	2200      	movs	r2, #0
 8001158:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800115c:	4b0f      	ldr	r3, [pc, #60]	; (800119c <MX_ADC1_Init+0x98>)
 800115e:	2201      	movs	r2, #1
 8001160:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001162:	480e      	ldr	r0, [pc, #56]	; (800119c <MX_ADC1_Init+0x98>)
 8001164:	f004 f98e 	bl	8005484 <HAL_ADC_Init>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800116e:	f002 fda9 	bl	8003cc4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001172:	2306      	movs	r3, #6
 8001174:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001176:	2301      	movs	r3, #1
 8001178:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 800117a:	2302      	movs	r3, #2
 800117c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800117e:	463b      	mov	r3, r7
 8001180:	4619      	mov	r1, r3
 8001182:	4806      	ldr	r0, [pc, #24]	; (800119c <MX_ADC1_Init+0x98>)
 8001184:	f004 fb4c 	bl	8005820 <HAL_ADC_ConfigChannel>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800118e:	f002 fd99 	bl	8003cc4 <Error_Handler>
  }

}
 8001192:	bf00      	nop
 8001194:	3710      	adds	r7, #16
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20000564 	.word	0x20000564
 80011a0:	40012000 	.word	0x40012000
 80011a4:	0f000001 	.word	0x0f000001

080011a8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08a      	sub	sp, #40	; 0x28
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b0:	f107 0314 	add.w	r3, r7, #20
 80011b4:	2200      	movs	r2, #0
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	605a      	str	r2, [r3, #4]
 80011ba:	609a      	str	r2, [r3, #8]
 80011bc:	60da      	str	r2, [r3, #12]
 80011be:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a2f      	ldr	r2, [pc, #188]	; (8001284 <HAL_ADC_MspInit+0xdc>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d157      	bne.n	800127a <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	613b      	str	r3, [r7, #16]
 80011ce:	4b2e      	ldr	r3, [pc, #184]	; (8001288 <HAL_ADC_MspInit+0xe0>)
 80011d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011d2:	4a2d      	ldr	r2, [pc, #180]	; (8001288 <HAL_ADC_MspInit+0xe0>)
 80011d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011d8:	6453      	str	r3, [r2, #68]	; 0x44
 80011da:	4b2b      	ldr	r3, [pc, #172]	; (8001288 <HAL_ADC_MspInit+0xe0>)
 80011dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011e2:	613b      	str	r3, [r7, #16]
 80011e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	4b27      	ldr	r3, [pc, #156]	; (8001288 <HAL_ADC_MspInit+0xe0>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	4a26      	ldr	r2, [pc, #152]	; (8001288 <HAL_ADC_MspInit+0xe0>)
 80011f0:	f043 0301 	orr.w	r3, r3, #1
 80011f4:	6313      	str	r3, [r2, #48]	; 0x30
 80011f6:	4b24      	ldr	r3, [pc, #144]	; (8001288 <HAL_ADC_MspInit+0xe0>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC1_IN6_PropulsionPressureTransducer_Pin;
 8001202:	2340      	movs	r3, #64	; 0x40
 8001204:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001206:	2303      	movs	r3, #3
 8001208:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN6_PropulsionPressureTransducer_GPIO_Port, &GPIO_InitStruct);
 800120e:	f107 0314 	add.w	r3, r7, #20
 8001212:	4619      	mov	r1, r3
 8001214:	481d      	ldr	r0, [pc, #116]	; (800128c <HAL_ADC_MspInit+0xe4>)
 8001216:	f005 f9d5 	bl	80065c4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800121a:	4b1d      	ldr	r3, [pc, #116]	; (8001290 <HAL_ADC_MspInit+0xe8>)
 800121c:	4a1d      	ldr	r2, [pc, #116]	; (8001294 <HAL_ADC_MspInit+0xec>)
 800121e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001220:	4b1b      	ldr	r3, [pc, #108]	; (8001290 <HAL_ADC_MspInit+0xe8>)
 8001222:	2200      	movs	r2, #0
 8001224:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001226:	4b1a      	ldr	r3, [pc, #104]	; (8001290 <HAL_ADC_MspInit+0xe8>)
 8001228:	2200      	movs	r2, #0
 800122a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800122c:	4b18      	ldr	r3, [pc, #96]	; (8001290 <HAL_ADC_MspInit+0xe8>)
 800122e:	2200      	movs	r2, #0
 8001230:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001232:	4b17      	ldr	r3, [pc, #92]	; (8001290 <HAL_ADC_MspInit+0xe8>)
 8001234:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001238:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800123a:	4b15      	ldr	r3, [pc, #84]	; (8001290 <HAL_ADC_MspInit+0xe8>)
 800123c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001240:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001242:	4b13      	ldr	r3, [pc, #76]	; (8001290 <HAL_ADC_MspInit+0xe8>)
 8001244:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001248:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800124a:	4b11      	ldr	r3, [pc, #68]	; (8001290 <HAL_ADC_MspInit+0xe8>)
 800124c:	2200      	movs	r2, #0
 800124e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001250:	4b0f      	ldr	r3, [pc, #60]	; (8001290 <HAL_ADC_MspInit+0xe8>)
 8001252:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001256:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001258:	4b0d      	ldr	r3, [pc, #52]	; (8001290 <HAL_ADC_MspInit+0xe8>)
 800125a:	2200      	movs	r2, #0
 800125c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800125e:	480c      	ldr	r0, [pc, #48]	; (8001290 <HAL_ADC_MspInit+0xe8>)
 8001260:	f004 fe1e 	bl	8005ea0 <HAL_DMA_Init>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800126a:	f002 fd2b 	bl	8003cc4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a07      	ldr	r2, [pc, #28]	; (8001290 <HAL_ADC_MspInit+0xe8>)
 8001272:	639a      	str	r2, [r3, #56]	; 0x38
 8001274:	4a06      	ldr	r2, [pc, #24]	; (8001290 <HAL_ADC_MspInit+0xe8>)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800127a:	bf00      	nop
 800127c:	3728      	adds	r7, #40	; 0x28
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40012000 	.word	0x40012000
 8001288:	40023800 	.word	0x40023800
 800128c:	40020000 	.word	0x40020000
 8001290:	200005ac 	.word	0x200005ac
 8001294:	40026410 	.word	0x40026410

08001298 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	607b      	str	r3, [r7, #4]
 80012a2:	4b1f      	ldr	r3, [pc, #124]	; (8001320 <MX_DMA_Init+0x88>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	4a1e      	ldr	r2, [pc, #120]	; (8001320 <MX_DMA_Init+0x88>)
 80012a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012ac:	6313      	str	r3, [r2, #48]	; 0x30
 80012ae:	4b1c      	ldr	r3, [pc, #112]	; (8001320 <MX_DMA_Init+0x88>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	603b      	str	r3, [r7, #0]
 80012be:	4b18      	ldr	r3, [pc, #96]	; (8001320 <MX_DMA_Init+0x88>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	4a17      	ldr	r2, [pc, #92]	; (8001320 <MX_DMA_Init+0x88>)
 80012c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012c8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ca:	4b15      	ldr	r3, [pc, #84]	; (8001320 <MX_DMA_Init+0x88>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012d2:	603b      	str	r3, [r7, #0]
 80012d4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 15, 0);
 80012d6:	2200      	movs	r2, #0
 80012d8:	210f      	movs	r1, #15
 80012da:	200c      	movs	r0, #12
 80012dc:	f004 fda9 	bl	8005e32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80012e0:	200c      	movs	r0, #12
 80012e2:	f004 fdc2 	bl	8005e6a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80012e6:	2200      	movs	r2, #0
 80012e8:	2100      	movs	r1, #0
 80012ea:	200e      	movs	r0, #14
 80012ec:	f004 fda1 	bl	8005e32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80012f0:	200e      	movs	r0, #14
 80012f2:	f004 fdba 	bl	8005e6a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80012f6:	2200      	movs	r2, #0
 80012f8:	2100      	movs	r1, #0
 80012fa:	2038      	movs	r0, #56	; 0x38
 80012fc:	f004 fd99 	bl	8005e32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001300:	2038      	movs	r0, #56	; 0x38
 8001302:	f004 fdb2 	bl	8005e6a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2100      	movs	r1, #0
 800130a:	2039      	movs	r0, #57	; 0x39
 800130c:	f004 fd91 	bl	8005e32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001310:	2039      	movs	r0, #57	; 0x39
 8001312:	f004 fdaa 	bl	8005e6a <HAL_NVIC_EnableIRQ>

}
 8001316:	bf00      	nop
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40023800 	.word	0x40023800

08001324 <runAltitudeMeasurements>:

// Private functions
void storeAltitude(float new_altitude, float cTime);

// Public function implementation
float runAltitudeMeasurements(uint32_t currTick, uint16_t currAlt){
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	460b      	mov	r3, r1
 800132e:	807b      	strh	r3, [r7, #2]
  T = (float)(currTick - prevTick);
 8001330:	4b17      	ldr	r3, [pc, #92]	; (8001390 <runAltitudeMeasurements+0x6c>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	ee07 3a90 	vmov	s15, r3
 800133c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001340:	4b14      	ldr	r3, [pc, #80]	; (8001394 <runAltitudeMeasurements+0x70>)
 8001342:	edc3 7a00 	vstr	s15, [r3]

  prevTick = currTick;
 8001346:	4a12      	ldr	r2, [pc, #72]	; (8001390 <runAltitudeMeasurements+0x6c>)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6013      	str	r3, [r2, #0]
  float alt_meas = currAlt - alt_ground; // Measures AGL altitude in feet
 800134c:	887b      	ldrh	r3, [r7, #2]
 800134e:	ee07 3a90 	vmov	s15, r3
 8001352:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001356:	4b10      	ldr	r3, [pc, #64]	; (8001398 <runAltitudeMeasurements+0x74>)
 8001358:	edd3 7a00 	vldr	s15, [r3]
 800135c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001360:	edc7 7a03 	vstr	s15, [r7, #12]
//  alt_filtered = filterAltitude(alt_meas);
  float alt_filtered = alt_meas; // disable filtering for now
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	60bb      	str	r3, [r7, #8]
  storeAltitude(alt_filtered, currTick);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	ee07 3a90 	vmov	s15, r3
 800136e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001372:	eef0 0a67 	vmov.f32	s1, s15
 8001376:	ed97 0a02 	vldr	s0, [r7, #8]
 800137a:	f000 f80f 	bl	800139c <storeAltitude>
  return alt_filtered;
 800137e:	68bb      	ldr	r3, [r7, #8]
 8001380:	ee07 3a90 	vmov	s15, r3
}
 8001384:	eeb0 0a67 	vmov.f32	s0, s15
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000220 	.word	0x20000220
 8001394:	200006d4 	.word	0x200006d4
 8001398:	20000394 	.word	0x20000394

0800139c <storeAltitude>:
float filterAltitude(float altitude) {
	SmoothData -= LPF_Beta * (SmoothData - altitude);
	return SmoothData;
}

void storeAltitude(float new_altitude, float cTime) {
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	ed87 0a01 	vstr	s0, [r7, #4]
 80013a6:	edc7 0a00 	vstr	s1, [r7]

	alt_previous[currElem] = new_altitude;
 80013aa:	4b1d      	ldr	r3, [pc, #116]	; (8001420 <storeAltitude+0x84>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	4a1d      	ldr	r2, [pc, #116]	; (8001424 <storeAltitude+0x88>)
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	4413      	add	r3, r2
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	601a      	str	r2, [r3, #0]
	time_previous[currElem] = cTime;
 80013b8:	4b19      	ldr	r3, [pc, #100]	; (8001420 <storeAltitude+0x84>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	4a1a      	ldr	r2, [pc, #104]	; (8001428 <storeAltitude+0x8c>)
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	4413      	add	r3, r2
 80013c2:	683a      	ldr	r2, [r7, #0]
 80013c4:	601a      	str	r2, [r3, #0]
	timalt_previous[currElem] = cTime * new_altitude;
 80013c6:	4b16      	ldr	r3, [pc, #88]	; (8001420 <storeAltitude+0x84>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	ed97 7a00 	vldr	s14, [r7]
 80013ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80013d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013d6:	4a15      	ldr	r2, [pc, #84]	; (800142c <storeAltitude+0x90>)
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	4413      	add	r3, r2
 80013dc:	edc3 7a00 	vstr	s15, [r3]
	timsqr_previous[currElem] = cTime * cTime;
 80013e0:	4b0f      	ldr	r3, [pc, #60]	; (8001420 <storeAltitude+0x84>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	edd7 7a00 	vldr	s15, [r7]
 80013e8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80013ec:	4a10      	ldr	r2, [pc, #64]	; (8001430 <storeAltitude+0x94>)
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	4413      	add	r3, r2
 80013f2:	edc3 7a00 	vstr	s15, [r3]

	if (currElem == (NUM_MEAS_REG - 1)) {
 80013f6:	4b0a      	ldr	r3, [pc, #40]	; (8001420 <storeAltitude+0x84>)
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	2b31      	cmp	r3, #49	; 0x31
 80013fc:	d103      	bne.n	8001406 <storeAltitude+0x6a>
		currElem = 0;
 80013fe:	4b08      	ldr	r3, [pc, #32]	; (8001420 <storeAltitude+0x84>)
 8001400:	2200      	movs	r2, #0
 8001402:	701a      	strb	r2, [r3, #0]
	}
	else {
		currElem += 1;
	}
}
 8001404:	e005      	b.n	8001412 <storeAltitude+0x76>
		currElem += 1;
 8001406:	4b06      	ldr	r3, [pc, #24]	; (8001420 <storeAltitude+0x84>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	3301      	adds	r3, #1
 800140c:	b2da      	uxtb	r2, r3
 800140e:	4b04      	ldr	r3, [pc, #16]	; (8001420 <storeAltitude+0x84>)
 8001410:	701a      	strb	r2, [r3, #0]
}
 8001412:	bf00      	nop
 8001414:	370c      	adds	r7, #12
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	20000224 	.word	0x20000224
 8001424:	200006d8 	.word	0x200006d8
 8001428:	2000060c 	.word	0x2000060c
 800142c:	20000868 	.word	0x20000868
 8001430:	200007a0 	.word	0x200007a0

08001434 <LSLinRegression>:

float LSLinRegression() {
 8001434:	b480      	push	{r7}
 8001436:	b087      	sub	sp, #28
 8001438:	af00      	add	r7, sp, #0
	float xsum = 0, ysum = 0, xy = 0, xsqr = 0;
 800143a:	f04f 0300 	mov.w	r3, #0
 800143e:	617b      	str	r3, [r7, #20]
 8001440:	f04f 0300 	mov.w	r3, #0
 8001444:	613b      	str	r3, [r7, #16]
 8001446:	f04f 0300 	mov.w	r3, #0
 800144a:	60fb      	str	r3, [r7, #12]
 800144c:	f04f 0300 	mov.w	r3, #0
 8001450:	60bb      	str	r3, [r7, #8]

	for (uint8_t i = 0; i < NUM_MEAS_REG; i++) {
 8001452:	2300      	movs	r3, #0
 8001454:	71fb      	strb	r3, [r7, #7]
 8001456:	e032      	b.n	80014be <LSLinRegression+0x8a>
		xsum += time_previous[i];
 8001458:	79fb      	ldrb	r3, [r7, #7]
 800145a:	4a2d      	ldr	r2, [pc, #180]	; (8001510 <LSLinRegression+0xdc>)
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	4413      	add	r3, r2
 8001460:	edd3 7a00 	vldr	s15, [r3]
 8001464:	ed97 7a05 	vldr	s14, [r7, #20]
 8001468:	ee77 7a27 	vadd.f32	s15, s14, s15
 800146c:	edc7 7a05 	vstr	s15, [r7, #20]
	    ysum += alt_previous[i];
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	4a28      	ldr	r2, [pc, #160]	; (8001514 <LSLinRegression+0xe0>)
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	4413      	add	r3, r2
 8001478:	edd3 7a00 	vldr	s15, [r3]
 800147c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001480:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001484:	edc7 7a04 	vstr	s15, [r7, #16]
	    xy += timalt_previous[i];
 8001488:	79fb      	ldrb	r3, [r7, #7]
 800148a:	4a23      	ldr	r2, [pc, #140]	; (8001518 <LSLinRegression+0xe4>)
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	4413      	add	r3, r2
 8001490:	edd3 7a00 	vldr	s15, [r3]
 8001494:	ed97 7a03 	vldr	s14, [r7, #12]
 8001498:	ee77 7a27 	vadd.f32	s15, s14, s15
 800149c:	edc7 7a03 	vstr	s15, [r7, #12]
	    xsqr += timsqr_previous[i];
 80014a0:	79fb      	ldrb	r3, [r7, #7]
 80014a2:	4a1e      	ldr	r2, [pc, #120]	; (800151c <LSLinRegression+0xe8>)
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	4413      	add	r3, r2
 80014a8:	edd3 7a00 	vldr	s15, [r3]
 80014ac:	ed97 7a02 	vldr	s14, [r7, #8]
 80014b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014b4:	edc7 7a02 	vstr	s15, [r7, #8]
	for (uint8_t i = 0; i < NUM_MEAS_REG; i++) {
 80014b8:	79fb      	ldrb	r3, [r7, #7]
 80014ba:	3301      	adds	r3, #1
 80014bc:	71fb      	strb	r3, [r7, #7]
 80014be:	79fb      	ldrb	r3, [r7, #7]
 80014c0:	2b31      	cmp	r3, #49	; 0x31
 80014c2:	d9c9      	bls.n	8001458 <LSLinRegression+0x24>
	}

	return (float)(NUM_MEAS_REG*xy - (xsum*ysum))/(NUM_MEAS_REG*xsqr - (xsum*xsum));
 80014c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80014c8:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001520 <LSLinRegression+0xec>
 80014cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014d0:	edd7 6a05 	vldr	s13, [r7, #20]
 80014d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80014d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80014e4:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8001520 <LSLinRegression+0xec>
 80014e8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80014ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80014f0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80014f4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80014f8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80014fc:	eef0 7a66 	vmov.f32	s15, s13
}
 8001500:	eeb0 0a67 	vmov.f32	s0, s15
 8001504:	371c      	adds	r7, #28
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	2000060c 	.word	0x2000060c
 8001514:	200006d8 	.word	0x200006d8
 8001518:	20000868 	.word	0x20000868
 800151c:	200007a0 	.word	0x200007a0
 8001520:	42480000 	.word	0x42480000

08001524 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b08e      	sub	sp, #56	; 0x38
 8001528:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800152a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	605a      	str	r2, [r3, #4]
 8001534:	609a      	str	r2, [r3, #8]
 8001536:	60da      	str	r2, [r3, #12]
 8001538:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	623b      	str	r3, [r7, #32]
 800153e:	4bb4      	ldr	r3, [pc, #720]	; (8001810 <MX_GPIO_Init+0x2ec>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	4ab3      	ldr	r2, [pc, #716]	; (8001810 <MX_GPIO_Init+0x2ec>)
 8001544:	f043 0310 	orr.w	r3, r3, #16
 8001548:	6313      	str	r3, [r2, #48]	; 0x30
 800154a:	4bb1      	ldr	r3, [pc, #708]	; (8001810 <MX_GPIO_Init+0x2ec>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	f003 0310 	and.w	r3, r3, #16
 8001552:	623b      	str	r3, [r7, #32]
 8001554:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	61fb      	str	r3, [r7, #28]
 800155a:	4bad      	ldr	r3, [pc, #692]	; (8001810 <MX_GPIO_Init+0x2ec>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155e:	4aac      	ldr	r2, [pc, #688]	; (8001810 <MX_GPIO_Init+0x2ec>)
 8001560:	f043 0304 	orr.w	r3, r3, #4
 8001564:	6313      	str	r3, [r2, #48]	; 0x30
 8001566:	4baa      	ldr	r3, [pc, #680]	; (8001810 <MX_GPIO_Init+0x2ec>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156a:	f003 0304 	and.w	r3, r3, #4
 800156e:	61fb      	str	r3, [r7, #28]
 8001570:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	61bb      	str	r3, [r7, #24]
 8001576:	4ba6      	ldr	r3, [pc, #664]	; (8001810 <MX_GPIO_Init+0x2ec>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	4aa5      	ldr	r2, [pc, #660]	; (8001810 <MX_GPIO_Init+0x2ec>)
 800157c:	f043 0320 	orr.w	r3, r3, #32
 8001580:	6313      	str	r3, [r2, #48]	; 0x30
 8001582:	4ba3      	ldr	r3, [pc, #652]	; (8001810 <MX_GPIO_Init+0x2ec>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001586:	f003 0320 	and.w	r3, r3, #32
 800158a:	61bb      	str	r3, [r7, #24]
 800158c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	617b      	str	r3, [r7, #20]
 8001592:	4b9f      	ldr	r3, [pc, #636]	; (8001810 <MX_GPIO_Init+0x2ec>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	4a9e      	ldr	r2, [pc, #632]	; (8001810 <MX_GPIO_Init+0x2ec>)
 8001598:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800159c:	6313      	str	r3, [r2, #48]	; 0x30
 800159e:	4b9c      	ldr	r3, [pc, #624]	; (8001810 <MX_GPIO_Init+0x2ec>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015a6:	617b      	str	r3, [r7, #20]
 80015a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	613b      	str	r3, [r7, #16]
 80015ae:	4b98      	ldr	r3, [pc, #608]	; (8001810 <MX_GPIO_Init+0x2ec>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b2:	4a97      	ldr	r2, [pc, #604]	; (8001810 <MX_GPIO_Init+0x2ec>)
 80015b4:	f043 0301 	orr.w	r3, r3, #1
 80015b8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ba:	4b95      	ldr	r3, [pc, #596]	; (8001810 <MX_GPIO_Init+0x2ec>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	613b      	str	r3, [r7, #16]
 80015c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	60fb      	str	r3, [r7, #12]
 80015ca:	4b91      	ldr	r3, [pc, #580]	; (8001810 <MX_GPIO_Init+0x2ec>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ce:	4a90      	ldr	r2, [pc, #576]	; (8001810 <MX_GPIO_Init+0x2ec>)
 80015d0:	f043 0302 	orr.w	r3, r3, #2
 80015d4:	6313      	str	r3, [r2, #48]	; 0x30
 80015d6:	4b8e      	ldr	r3, [pc, #568]	; (8001810 <MX_GPIO_Init+0x2ec>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	60bb      	str	r3, [r7, #8]
 80015e6:	4b8a      	ldr	r3, [pc, #552]	; (8001810 <MX_GPIO_Init+0x2ec>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	4a89      	ldr	r2, [pc, #548]	; (8001810 <MX_GPIO_Init+0x2ec>)
 80015ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015f0:	6313      	str	r3, [r2, #48]	; 0x30
 80015f2:	4b87      	ldr	r3, [pc, #540]	; (8001810 <MX_GPIO_Init+0x2ec>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015fa:	60bb      	str	r3, [r7, #8]
 80015fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	607b      	str	r3, [r7, #4]
 8001602:	4b83      	ldr	r3, [pc, #524]	; (8001810 <MX_GPIO_Init+0x2ec>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001606:	4a82      	ldr	r2, [pc, #520]	; (8001810 <MX_GPIO_Init+0x2ec>)
 8001608:	f043 0308 	orr.w	r3, r3, #8
 800160c:	6313      	str	r3, [r2, #48]	; 0x30
 800160e:	4b80      	ldr	r3, [pc, #512]	; (8001810 <MX_GPIO_Init+0x2ec>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001612:	f003 0308 	and.w	r3, r3, #8
 8001616:	607b      	str	r3, [r7, #4]
 8001618:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, PM_12V_EN_Pin|Vent_Valve_EN_Pin|TH_CS_Pin|Iridium_RST_Pin, GPIO_PIN_RESET);
 800161a:	2200      	movs	r2, #0
 800161c:	f248 4184 	movw	r1, #33924	; 0x8484
 8001620:	487c      	ldr	r0, [pc, #496]	; (8001814 <MX_GPIO_Init+0x2f0>)
 8001622:	f005 f993 	bl	800694c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8001626:	2201      	movs	r2, #1
 8001628:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800162c:	487a      	ldr	r0, [pc, #488]	; (8001818 <MX_GPIO_Init+0x2f4>)
 800162e:	f005 f98d 	bl	800694c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|LED3_Pin|SX_AMPLIFIER_Pin, GPIO_PIN_RESET);
 8001632:	2200      	movs	r2, #0
 8001634:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8001638:	4878      	ldr	r0, [pc, #480]	; (800181c <MX_GPIO_Init+0x2f8>)
 800163a:	f005 f987 	bl	800694c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LEDF_GPIO_Port, LEDF_Pin, GPIO_PIN_RESET);
 800163e:	2200      	movs	r2, #0
 8001640:	2108      	movs	r1, #8
 8001642:	4877      	ldr	r0, [pc, #476]	; (8001820 <MX_GPIO_Init+0x2fc>)
 8001644:	f005 f982 	bl	800694c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Prop_Gate_2_Pin|Prop_Gate_1_Pin, GPIO_PIN_RESET);
 8001648:	2200      	movs	r2, #0
 800164a:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800164e:	4872      	ldr	r0, [pc, #456]	; (8001818 <MX_GPIO_Init+0x2f4>)
 8001650:	f005 f97c 	bl	800694c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, Prop_Pyro_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|VR_CTRL_PWR_Pin
 8001654:	2200      	movs	r2, #0
 8001656:	f645 2126 	movw	r1, #23078	; 0x5a26
 800165a:	4872      	ldr	r0, [pc, #456]	; (8001824 <MX_GPIO_Init+0x300>)
 800165c:	f005 f976 	bl	800694c <HAL_GPIO_WritePin>
                          |Rcov_Gate_Main_Pin|Rcov_Gate_Drogue_Pin|Rcov_Arm_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SX_NSS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001660:	2200      	movs	r2, #0
 8001662:	f44f 5198 	mov.w	r1, #4864	; 0x1300
 8001666:	4870      	ldr	r0, [pc, #448]	; (8001828 <MX_GPIO_Init+0x304>)
 8001668:	f005 f970 	bl	800694c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 800166c:	2200      	movs	r2, #0
 800166e:	f44f 41f9 	mov.w	r1, #31872	; 0x7c80
 8001672:	486e      	ldr	r0, [pc, #440]	; (800182c <MX_GPIO_Init+0x308>)
 8001674:	f005 f96a 	bl	800694c <HAL_GPIO_WritePin>
                          |XTend_TX_PWR_Pin|VR_CTRL_REC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, FLASH_IO3_Pin|FLASH_WP_Pin|FLASH_CS_Pin, GPIO_PIN_SET);
 8001678:	2201      	movs	r2, #1
 800167a:	2170      	movs	r1, #112	; 0x70
 800167c:	486b      	ldr	r0, [pc, #428]	; (800182c <MX_GPIO_Init+0x308>)
 800167e:	f005 f965 	bl	800694c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = PM_12V_EN_Pin|Vent_Valve_EN_Pin|TH_CS_Pin|Iridium_RST_Pin;
 8001682:	f248 4384 	movw	r3, #33924	; 0x8484
 8001686:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001688:	2301      	movs	r3, #1
 800168a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001690:	2300      	movs	r3, #0
 8001692:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001694:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001698:	4619      	mov	r1, r3
 800169a:	485e      	ldr	r0, [pc, #376]	; (8001814 <MX_GPIO_Init+0x2f0>)
 800169c:	f004 ff92 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GPIO_EXTI_SW4_Pin;
 80016a0:	2310      	movs	r3, #16
 80016a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016a4:	4b62      	ldr	r3, [pc, #392]	; (8001830 <MX_GPIO_Init+0x30c>)
 80016a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a8:	2300      	movs	r3, #0
 80016aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIO_EXTI_SW4_GPIO_Port, &GPIO_InitStruct);
 80016ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016b0:	4619      	mov	r1, r3
 80016b2:	4858      	ldr	r0, [pc, #352]	; (8001814 <MX_GPIO_Init+0x2f0>)
 80016b4:	f004 ff86 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80016b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016be:	2301      	movs	r3, #1
 80016c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016c2:	2301      	movs	r3, #1
 80016c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c6:	2303      	movs	r3, #3
 80016c8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80016ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016ce:	4619      	mov	r1, r3
 80016d0:	4851      	ldr	r0, [pc, #324]	; (8001818 <MX_GPIO_Init+0x2f4>)
 80016d2:	f004 ff77 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN_Button_Pin;
 80016d6:	2301      	movs	r3, #1
 80016d8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016da:	4b55      	ldr	r3, [pc, #340]	; (8001830 <MX_GPIO_Init+0x30c>)
 80016dc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Button_GPIO_Port, &GPIO_InitStruct);
 80016e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016e6:	4619      	mov	r1, r3
 80016e8:	484c      	ldr	r0, [pc, #304]	; (800181c <MX_GPIO_Init+0x2f8>)
 80016ea:	f004 ff6b 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|SX_AMPLIFIER_Pin;
 80016ee:	f44f 7387 	mov.w	r3, #270	; 0x10e
 80016f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f4:	2301      	movs	r3, #1
 80016f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fc:	2300      	movs	r3, #0
 80016fe:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001700:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001704:	4619      	mov	r1, r3
 8001706:	4845      	ldr	r0, [pc, #276]	; (800181c <MX_GPIO_Init+0x2f8>)
 8001708:	f004 ff5c 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LEDF_Pin;
 800170c:	2308      	movs	r3, #8
 800170e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001710:	2301      	movs	r3, #1
 8001712:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001714:	2300      	movs	r3, #0
 8001716:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001718:	2300      	movs	r3, #0
 800171a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LEDF_GPIO_Port, &GPIO_InitStruct);
 800171c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001720:	4619      	mov	r1, r3
 8001722:	483f      	ldr	r0, [pc, #252]	; (8001820 <MX_GPIO_Init+0x2fc>)
 8001724:	f004 ff4e 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = IN_Prop_PyroTurboValve_LimitSwitch_Pin|IN_SD_CARD_DETECT_Pin;
 8001728:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 800172c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800172e:	2300      	movs	r3, #0
 8001730:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	2300      	movs	r3, #0
 8001734:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001736:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800173a:	4619      	mov	r1, r3
 800173c:	4837      	ldr	r0, [pc, #220]	; (800181c <MX_GPIO_Init+0x2f8>)
 800173e:	f004 ff41 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN_Prop_ActuatedVent_Feedback_Pin;
 8001742:	2302      	movs	r3, #2
 8001744:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001746:	2300      	movs	r3, #0
 8001748:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Prop_ActuatedVent_Feedback_GPIO_Port, &GPIO_InitStruct);
 800174e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001752:	4619      	mov	r1, r3
 8001754:	4834      	ldr	r0, [pc, #208]	; (8001828 <MX_GPIO_Init+0x304>)
 8001756:	f004 ff35 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Prop_Cont_2_Pin;
 800175a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800175e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001760:	2300      	movs	r3, #0
 8001762:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Prop_Cont_2_GPIO_Port, &GPIO_InitStruct);
 8001768:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800176c:	4619      	mov	r1, r3
 800176e:	482a      	ldr	r0, [pc, #168]	; (8001818 <MX_GPIO_Init+0x2f4>)
 8001770:	f004 ff28 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = Prop_Gate_2_Pin|Prop_Gate_1_Pin;
 8001774:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001778:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800177a:	2301      	movs	r3, #1
 800177c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177e:	2300      	movs	r3, #0
 8001780:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001782:	2300      	movs	r3, #0
 8001784:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001786:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800178a:	4619      	mov	r1, r3
 800178c:	4822      	ldr	r0, [pc, #136]	; (8001818 <MX_GPIO_Init+0x2f4>)
 800178e:	f004 ff19 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin */
  GPIO_InitStruct.Pin = Prop_Cont_1_Pin|SX_BUSY_Pin|SX_DIO_Pin|Rcov_Cont_Main_Pin
 8001792:	f242 4319 	movw	r3, #9241	; 0x2419
 8001796:	627b      	str	r3, [r7, #36]	; 0x24
                          |Rcov_Cont_Drogue_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001798:	2300      	movs	r3, #0
 800179a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017a4:	4619      	mov	r1, r3
 80017a6:	481f      	ldr	r0, [pc, #124]	; (8001824 <MX_GPIO_Init+0x300>)
 80017a8:	f004 ff0c 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = Prop_Pyro_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|VR_CTRL_PWR_Pin
 80017ac:	f645 2326 	movw	r3, #23078	; 0x5a26
 80017b0:	627b      	str	r3, [r7, #36]	; 0x24
                          |Rcov_Gate_Main_Pin|Rcov_Gate_Drogue_Pin|Rcov_Arm_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b2:	2301      	movs	r3, #1
 80017b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ba:	2300      	movs	r3, #0
 80017bc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017c2:	4619      	mov	r1, r3
 80017c4:	4817      	ldr	r0, [pc, #92]	; (8001824 <MX_GPIO_Init+0x300>)
 80017c6:	f004 fefd 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = Payload_EN_Pin|IN_XTend_Continuity_Pin;
 80017ca:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80017ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017d0:	2300      	movs	r3, #0
 80017d2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d4:	2300      	movs	r3, #0
 80017d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017dc:	4619      	mov	r1, r3
 80017de:	480d      	ldr	r0, [pc, #52]	; (8001814 <MX_GPIO_Init+0x2f0>)
 80017e0:	f004 fef0 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SX_NSS_Pin;
 80017e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ea:	2301      	movs	r3, #1
 80017ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017ee:	2301      	movs	r3, #1
 80017f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f2:	2300      	movs	r3, #0
 80017f4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SX_NSS_GPIO_Port, &GPIO_InitStruct);
 80017f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017fa:	4619      	mov	r1, r3
 80017fc:	480a      	ldr	r0, [pc, #40]	; (8001828 <MX_GPIO_Init+0x304>)
 80017fe:	f004 fee1 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 8001802:	f44f 43f9 	mov.w	r3, #31872	; 0x7c80
 8001806:	627b      	str	r3, [r7, #36]	; 0x24
                          |XTend_TX_PWR_Pin|VR_CTRL_REC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001808:	2301      	movs	r3, #1
 800180a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	e011      	b.n	8001834 <MX_GPIO_Init+0x310>
 8001810:	40023800 	.word	0x40023800
 8001814:	40021000 	.word	0x40021000
 8001818:	40021400 	.word	0x40021400
 800181c:	40020800 	.word	0x40020800
 8001820:	40020000 	.word	0x40020000
 8001824:	40021800 	.word	0x40021800
 8001828:	40020400 	.word	0x40020400
 800182c:	40020c00 	.word	0x40020c00
 8001830:	10110000 	.word	0x10110000
 8001834:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001836:	2300      	movs	r3, #0
 8001838:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800183a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800183e:	4619      	mov	r1, r3
 8001840:	482d      	ldr	r0, [pc, #180]	; (80018f8 <MX_GPIO_Init+0x3d4>)
 8001842:	f004 febf 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SX_BANDPASS_FILTER_Pin;
 8001846:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800184a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800184c:	2300      	movs	r3, #0
 800184e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001850:	2300      	movs	r3, #0
 8001852:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SX_BANDPASS_FILTER_GPIO_Port, &GPIO_InitStruct);
 8001854:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001858:	4619      	mov	r1, r3
 800185a:	4827      	ldr	r0, [pc, #156]	; (80018f8 <MX_GPIO_Init+0x3d4>)
 800185c:	f004 feb2 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = EXTI_LPS22HH_DRDY_Pin|EXTI_ISM330DCL_INT2_Pin|EXTI_ISM330DLC_INT1_Pin;
 8001860:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001864:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001866:	4b25      	ldr	r3, [pc, #148]	; (80018fc <MX_GPIO_Init+0x3d8>)
 8001868:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800186e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001872:	4619      	mov	r1, r3
 8001874:	4822      	ldr	r0, [pc, #136]	; (8001900 <MX_GPIO_Init+0x3dc>)
 8001876:	f004 fea5 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = FLASH_IO3_Pin|FLASH_WP_Pin;
 800187a:	2330      	movs	r3, #48	; 0x30
 800187c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187e:	2301      	movs	r3, #1
 8001880:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001882:	2301      	movs	r3, #1
 8001884:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001886:	2302      	movs	r3, #2
 8001888:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800188a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800188e:	4619      	mov	r1, r3
 8001890:	4819      	ldr	r0, [pc, #100]	; (80018f8 <MX_GPIO_Init+0x3d4>)
 8001892:	f004 fe97 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 8001896:	2340      	movs	r3, #64	; 0x40
 8001898:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189a:	2301      	movs	r3, #1
 800189c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800189e:	2301      	movs	r3, #1
 80018a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a2:	2303      	movs	r3, #3
 80018a4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 80018a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018aa:	4619      	mov	r1, r3
 80018ac:	4812      	ldr	r0, [pc, #72]	; (80018f8 <MX_GPIO_Init+0x3d4>)
 80018ae:	f004 fe89 	bl	80065c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018b2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b8:	2301      	movs	r3, #1
 80018ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018bc:	2300      	movs	r3, #0
 80018be:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c0:	2300      	movs	r3, #0
 80018c2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018c8:	4619      	mov	r1, r3
 80018ca:	480e      	ldr	r0, [pc, #56]	; (8001904 <MX_GPIO_Init+0x3e0>)
 80018cc:	f004 fe7a 	bl	80065c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80018d0:	2200      	movs	r2, #0
 80018d2:	2100      	movs	r1, #0
 80018d4:	2006      	movs	r0, #6
 80018d6:	f004 faac 	bl	8005e32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80018da:	2006      	movs	r0, #6
 80018dc:	f004 fac5 	bl	8005e6a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80018e0:	2200      	movs	r2, #0
 80018e2:	2100      	movs	r1, #0
 80018e4:	200a      	movs	r0, #10
 80018e6:	f004 faa4 	bl	8005e32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80018ea:	200a      	movs	r0, #10
 80018ec:	f004 fabd 	bl	8005e6a <HAL_NVIC_EnableIRQ>

}
 80018f0:	bf00      	nop
 80018f2:	3738      	adds	r7, #56	; 0x38
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	40020c00 	.word	0x40020c00
 80018fc:	10110000 	.word	0x10110000
 8001900:	40021800 	.word	0x40021800
 8001904:	40020400 	.word	0x40020400

08001908 <GPS_ParseBuffer>:
 * 		2. use memcpy to extract string between '$' and '\n' found
 * 		3. parse
 * 				a. if valid gps coordinates are found, stop
 * 				b. else repeat with rest of buffer
 */
void GPS_ParseBuffer(double *latitude, double *longitude, float *time) {
 8001908:	b580      	push	{r7, lr}
 800190a:	b0ba      	sub	sp, #232	; 0xe8
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
	// debugging: print full buffer first
	HAL_UART_Transmit(&huart8, rx_buf, strlen(rx_buf), HAL_MAX_DELAY);
	#endif

	// limits on the DMA buffer
	uint16_t buf_end = GPS_RX_DMA_BUF_LEN + 1; // +1 for null terminator
 8001914:	23b0      	movs	r3, #176	; 0xb0
 8001916:	f8a7 30e2 	strh.w	r3, [r7, #226]	; 0xe2

	// for extracting substrings to be parsed
	char current_substring[200]; // max size of valid NMEA string is 75 for the validate function
	memset(current_substring, 0, 200);
 800191a:	f107 0310 	add.w	r3, r7, #16
 800191e:	22c8      	movs	r2, #200	; 0xc8
 8001920:	2100      	movs	r1, #0
 8001922:	4618      	mov	r0, r3
 8001924:	f00d f9ba 	bl	800ec9c <memset>

	// need to know where we are in the buffer to be able to loop automatically
	char *head_of_parse_buffer = gps_rx_buf;
 8001928:	4b33      	ldr	r3, [pc, #204]	; (80019f8 <GPS_ParseBuffer+0xf0>)
 800192a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
	char *dollar;
	char *newline;

	while (head_of_parse_buffer != NULL) {
 800192e:	e054      	b.n	80019da <GPS_ParseBuffer+0xd2>

		// get index of '$' and '\n'. note: gps_rx_buf MUST be null terminated!
		dollar = strchr(head_of_parse_buffer, '$');
 8001930:	2124      	movs	r1, #36	; 0x24
 8001932:	f8d7 00e4 	ldr.w	r0, [r7, #228]	; 0xe4
 8001936:	f00e f984 	bl	800fc42 <strchr>
 800193a:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
		newline = strchr(dollar, '\n'); // start after $ sign
 800193e:	210a      	movs	r1, #10
 8001940:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8001944:	f00e f97d 	bl	800fc42 <strchr>
 8001948:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8

		if (dollar != NULL && newline != NULL) {
 800194c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001950:	2b00      	cmp	r3, #0
 8001952:	d046      	beq.n	80019e2 <GPS_ParseBuffer+0xda>
 8001954:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001958:	2b00      	cmp	r3, #0
 800195a:	d042      	beq.n	80019e2 <GPS_ParseBuffer+0xda>
			// copy substring into string
			memcpy(current_substring, dollar, (newline - dollar));
 800195c:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 8001960:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	461a      	mov	r2, r3
 8001968:	f107 0310 	add.w	r3, r7, #16
 800196c:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8001970:	4618      	mov	r0, r3
 8001972:	f00d f985 	bl	800ec80 <memcpy>
		else {
			break;
		}

		// parse
		if (GPS_validate((char*) current_substring)) {
 8001976:	f107 0310 	add.w	r3, r7, #16
 800197a:	4618      	mov	r0, r3
 800197c:	f000 f840 	bl	8001a00 <GPS_validate>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d018      	beq.n	80019b8 <GPS_ParseBuffer+0xb0>
			if (GPS_parse((char*) current_substring)) {
 8001986:	f107 0310 	add.w	r3, r7, #16
 800198a:	4618      	mov	r0, r3
 800198c:	f000 f89a 	bl	8001ac4 <GPS_parse>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d010      	beq.n	80019b8 <GPS_ParseBuffer+0xb0>
				*latitude = GPS.dec_latitude;
 8001996:	4b19      	ldr	r3, [pc, #100]	; (80019fc <GPS_ParseBuffer+0xf4>)
 8001998:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800199c:	68f9      	ldr	r1, [r7, #12]
 800199e:	e9c1 2300 	strd	r2, r3, [r1]
				*longitude = GPS.dec_longitude;
 80019a2:	4b16      	ldr	r3, [pc, #88]	; (80019fc <GPS_ParseBuffer+0xf4>)
 80019a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a8:	68b9      	ldr	r1, [r7, #8]
 80019aa:	e9c1 2300 	strd	r2, r3, [r1]
				*time = GPS.utc_time;
 80019ae:	4b13      	ldr	r3, [pc, #76]	; (80019fc <GPS_ParseBuffer+0xf4>)
 80019b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	601a      	str	r2, [r3, #0]

				break; // got valid coordinates, stop parsing
 80019b6:	e014      	b.n	80019e2 <GPS_ParseBuffer+0xda>
			}
		}

		memset(current_substring, 0, (newline - dollar) + 10);
 80019b8:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 80019bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	330a      	adds	r3, #10
 80019c4:	461a      	mov	r2, r3
 80019c6:	f107 0310 	add.w	r3, r7, #16
 80019ca:	2100      	movs	r1, #0
 80019cc:	4618      	mov	r0, r3
 80019ce:	f00d f965 	bl	800ec9c <memset>
		head_of_parse_buffer = newline; // move head of buffer to newline character found
 80019d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80019d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
	while (head_of_parse_buffer != NULL) {
 80019da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d1a6      	bne.n	8001930 <GPS_ParseBuffer+0x28>
	}


	memset(gps_rx_buf, 0, buf_end);
 80019e2:	f8b7 30e2 	ldrh.w	r3, [r7, #226]	; 0xe2
 80019e6:	461a      	mov	r2, r3
 80019e8:	2100      	movs	r1, #0
 80019ea:	4803      	ldr	r0, [pc, #12]	; (80019f8 <GPS_ParseBuffer+0xf0>)
 80019ec:	f00d f956 	bl	800ec9c <memset>

}
 80019f0:	bf00      	nop
 80019f2:	37e8      	adds	r7, #232	; 0xe8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	20000c84 	.word	0x20000c84
 80019fc:	20000930 	.word	0x20000930

08001a00 <GPS_validate>:

int GPS_validate(char *nmeastr){
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$'){
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	4413      	add	r3, r2
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b24      	cmp	r3, #36	; 0x24
 8001a1a:	d103      	bne.n	8001a24 <GPS_validate+0x24>
        i++;
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	617b      	str	r3, [r7, #20]
    } else {
        return 0;
    }

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 8001a22:	e00c      	b.n	8001a3e <GPS_validate+0x3e>
        return 0;
 8001a24:	2300      	movs	r3, #0
 8001a26:	e047      	b.n	8001ab8 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	687a      	ldr	r2, [r7, #4]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	461a      	mov	r2, r3
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	4053      	eors	r3, r2
 8001a36:	613b      	str	r3, [r7, #16]
        i++;
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	4413      	add	r3, r2
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d008      	beq.n	8001a5c <GPS_validate+0x5c>
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	4413      	add	r3, r2
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b2a      	cmp	r3, #42	; 0x2a
 8001a54:	d002      	beq.n	8001a5c <GPS_validate+0x5c>
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	2b4a      	cmp	r3, #74	; 0x4a
 8001a5a:	dde5      	ble.n	8001a28 <GPS_validate+0x28>
    }

    if(i >= 75){
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	2b4a      	cmp	r3, #74	; 0x4a
 8001a60:	dd01      	ble.n	8001a66 <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 8001a62:	2300      	movs	r3, #0
 8001a64:	e028      	b.n	8001ab8 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	4413      	add	r3, r2
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	2b2a      	cmp	r3, #42	; 0x2a
 8001a70:	d119      	bne.n	8001aa6 <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	3301      	adds	r3, #1
 8001a76:	687a      	ldr	r2, [r7, #4]
 8001a78:	4413      	add	r3, r2
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	3302      	adds	r3, #2
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	4413      	add	r3, r2
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 8001a8e:	f107 0308 	add.w	r3, r7, #8
 8001a92:	693a      	ldr	r2, [r7, #16]
 8001a94:	490a      	ldr	r1, [pc, #40]	; (8001ac0 <GPS_validate+0xc0>)
 8001a96:	4618      	mov	r0, r3
 8001a98:	f00e f842 	bl	800fb20 <siprintf>
    return((checkcalcstr[0] == check[0])
 8001a9c:	7a3a      	ldrb	r2, [r7, #8]
 8001a9e:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d108      	bne.n	8001ab6 <GPS_validate+0xb6>
 8001aa4:	e001      	b.n	8001aaa <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	e006      	b.n	8001ab8 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001aaa:	7a7a      	ldrb	r2, [r7, #9]
 8001aac:	7b7b      	ldrb	r3, [r7, #13]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d101      	bne.n	8001ab6 <GPS_validate+0xb6>
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e000      	b.n	8001ab8 <GPS_validate+0xb8>
 8001ab6:	2300      	movs	r3, #0
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3718      	adds	r7, #24
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	08014d60 	.word	0x08014d60

08001ac4 <GPS_parse>:

int GPS_parse(char *GPSstrParse){
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b08a      	sub	sp, #40	; 0x28
 8001ac8:	af08      	add	r7, sp, #32
 8001aca:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GNGGA", 6)){
 8001acc:	2206      	movs	r2, #6
 8001ace:	497d      	ldr	r1, [pc, #500]	; (8001cc4 <GPS_parse+0x200>)
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f00e f8cb 	bl	800fc6c <strncmp>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d143      	bne.n	8001b64 <GPS_parse+0xa0>
    	if (sscanf(GPSstrParse, "$GNGGA,%f,%lf,%c,%lf,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 8001adc:	4b7a      	ldr	r3, [pc, #488]	; (8001cc8 <GPS_parse+0x204>)
 8001ade:	9307      	str	r3, [sp, #28]
 8001ae0:	4b7a      	ldr	r3, [pc, #488]	; (8001ccc <GPS_parse+0x208>)
 8001ae2:	9306      	str	r3, [sp, #24]
 8001ae4:	4b7a      	ldr	r3, [pc, #488]	; (8001cd0 <GPS_parse+0x20c>)
 8001ae6:	9305      	str	r3, [sp, #20]
 8001ae8:	4b7a      	ldr	r3, [pc, #488]	; (8001cd4 <GPS_parse+0x210>)
 8001aea:	9304      	str	r3, [sp, #16]
 8001aec:	4b7a      	ldr	r3, [pc, #488]	; (8001cd8 <GPS_parse+0x214>)
 8001aee:	9303      	str	r3, [sp, #12]
 8001af0:	4b7a      	ldr	r3, [pc, #488]	; (8001cdc <GPS_parse+0x218>)
 8001af2:	9302      	str	r3, [sp, #8]
 8001af4:	4b7a      	ldr	r3, [pc, #488]	; (8001ce0 <GPS_parse+0x21c>)
 8001af6:	9301      	str	r3, [sp, #4]
 8001af8:	4b7a      	ldr	r3, [pc, #488]	; (8001ce4 <GPS_parse+0x220>)
 8001afa:	9300      	str	r3, [sp, #0]
 8001afc:	4b7a      	ldr	r3, [pc, #488]	; (8001ce8 <GPS_parse+0x224>)
 8001afe:	4a7b      	ldr	r2, [pc, #492]	; (8001cec <GPS_parse+0x228>)
 8001b00:	497b      	ldr	r1, [pc, #492]	; (8001cf0 <GPS_parse+0x22c>)
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f00e f82c 	bl	800fb60 <siscanf>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	f340 80d4 	ble.w	8001cb8 <GPS_parse+0x1f4>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8001b10:	4b78      	ldr	r3, [pc, #480]	; (8001cf4 <GPS_parse+0x230>)
 8001b12:	ed93 7b08 	vldr	d7, [r3, #32]
 8001b16:	4b77      	ldr	r3, [pc, #476]	; (8001cf4 <GPS_parse+0x230>)
 8001b18:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	eeb0 0a47 	vmov.f32	s0, s14
 8001b22:	eef0 0a67 	vmov.f32	s1, s15
 8001b26:	f000 f909 	bl	8001d3c <GPS_nmea_to_dec>
 8001b2a:	eeb0 7a40 	vmov.f32	s14, s0
 8001b2e:	eef0 7a60 	vmov.f32	s15, s1
 8001b32:	4b70      	ldr	r3, [pc, #448]	; (8001cf4 <GPS_parse+0x230>)
 8001b34:	ed83 7b02 	vstr	d7, [r3, #8]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8001b38:	4b6e      	ldr	r3, [pc, #440]	; (8001cf4 <GPS_parse+0x230>)
 8001b3a:	ed93 7b06 	vldr	d7, [r3, #24]
 8001b3e:	4b6d      	ldr	r3, [pc, #436]	; (8001cf4 <GPS_parse+0x230>)
 8001b40:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8001b44:	4618      	mov	r0, r3
 8001b46:	eeb0 0a47 	vmov.f32	s0, s14
 8001b4a:	eef0 0a67 	vmov.f32	s1, s15
 8001b4e:	f000 f8f5 	bl	8001d3c <GPS_nmea_to_dec>
 8001b52:	eeb0 7a40 	vmov.f32	s14, s0
 8001b56:	eef0 7a60 	vmov.f32	s15, s1
 8001b5a:	4b66      	ldr	r3, [pc, #408]	; (8001cf4 <GPS_parse+0x230>)
 8001b5c:	ed83 7b00 	vstr	d7, [r3]
    		return 1;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e0aa      	b.n	8001cba <GPS_parse+0x1f6>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GNRMC", 6)){
 8001b64:	2206      	movs	r2, #6
 8001b66:	4964      	ldr	r1, [pc, #400]	; (8001cf8 <GPS_parse+0x234>)
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f00e f87f 	bl	800fc6c <strncmp>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d13f      	bne.n	8001bf4 <GPS_parse+0x130>
    	if(sscanf(GPSstrParse, "$GNRMC,%f,%lf,%c,%lf,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1){
 8001b74:	4b61      	ldr	r3, [pc, #388]	; (8001cfc <GPS_parse+0x238>)
 8001b76:	9305      	str	r3, [sp, #20]
 8001b78:	4b61      	ldr	r3, [pc, #388]	; (8001d00 <GPS_parse+0x23c>)
 8001b7a:	9304      	str	r3, [sp, #16]
 8001b7c:	4b61      	ldr	r3, [pc, #388]	; (8001d04 <GPS_parse+0x240>)
 8001b7e:	9303      	str	r3, [sp, #12]
 8001b80:	4b56      	ldr	r3, [pc, #344]	; (8001cdc <GPS_parse+0x218>)
 8001b82:	9302      	str	r3, [sp, #8]
 8001b84:	4b56      	ldr	r3, [pc, #344]	; (8001ce0 <GPS_parse+0x21c>)
 8001b86:	9301      	str	r3, [sp, #4]
 8001b88:	4b56      	ldr	r3, [pc, #344]	; (8001ce4 <GPS_parse+0x220>)
 8001b8a:	9300      	str	r3, [sp, #0]
 8001b8c:	4b56      	ldr	r3, [pc, #344]	; (8001ce8 <GPS_parse+0x224>)
 8001b8e:	4a57      	ldr	r2, [pc, #348]	; (8001cec <GPS_parse+0x228>)
 8001b90:	495d      	ldr	r1, [pc, #372]	; (8001d08 <GPS_parse+0x244>)
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f00d ffe4 	bl	800fb60 <siscanf>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	f340 808c 	ble.w	8001cb8 <GPS_parse+0x1f4>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8001ba0:	4b54      	ldr	r3, [pc, #336]	; (8001cf4 <GPS_parse+0x230>)
 8001ba2:	ed93 7b08 	vldr	d7, [r3, #32]
 8001ba6:	4b53      	ldr	r3, [pc, #332]	; (8001cf4 <GPS_parse+0x230>)
 8001ba8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001bac:	4618      	mov	r0, r3
 8001bae:	eeb0 0a47 	vmov.f32	s0, s14
 8001bb2:	eef0 0a67 	vmov.f32	s1, s15
 8001bb6:	f000 f8c1 	bl	8001d3c <GPS_nmea_to_dec>
 8001bba:	eeb0 7a40 	vmov.f32	s14, s0
 8001bbe:	eef0 7a60 	vmov.f32	s15, s1
 8001bc2:	4b4c      	ldr	r3, [pc, #304]	; (8001cf4 <GPS_parse+0x230>)
 8001bc4:	ed83 7b02 	vstr	d7, [r3, #8]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8001bc8:	4b4a      	ldr	r3, [pc, #296]	; (8001cf4 <GPS_parse+0x230>)
 8001bca:	ed93 7b06 	vldr	d7, [r3, #24]
 8001bce:	4b49      	ldr	r3, [pc, #292]	; (8001cf4 <GPS_parse+0x230>)
 8001bd0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	eeb0 0a47 	vmov.f32	s0, s14
 8001bda:	eef0 0a67 	vmov.f32	s1, s15
 8001bde:	f000 f8ad 	bl	8001d3c <GPS_nmea_to_dec>
 8001be2:	eeb0 7a40 	vmov.f32	s14, s0
 8001be6:	eef0 7a60 	vmov.f32	s15, s1
 8001bea:	4b42      	ldr	r3, [pc, #264]	; (8001cf4 <GPS_parse+0x230>)
 8001bec:	ed83 7b00 	vstr	d7, [r3]
    		return 1;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e062      	b.n	8001cba <GPS_parse+0x1f6>
    	}


    }
    else if (!strncmp(GPSstrParse, "$GNGLL", 6)){
 8001bf4:	2206      	movs	r2, #6
 8001bf6:	4945      	ldr	r1, [pc, #276]	; (8001d0c <GPS_parse+0x248>)
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f00e f837 	bl	800fc6c <strncmp>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d13a      	bne.n	8001c7a <GPS_parse+0x1b6>
        if(sscanf(GPSstrParse, "$GNGLL,%lf,%c,%lf,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1){
 8001c04:	4b42      	ldr	r3, [pc, #264]	; (8001d10 <GPS_parse+0x24c>)
 8001c06:	9303      	str	r3, [sp, #12]
 8001c08:	4b38      	ldr	r3, [pc, #224]	; (8001cec <GPS_parse+0x228>)
 8001c0a:	9302      	str	r3, [sp, #8]
 8001c0c:	4b33      	ldr	r3, [pc, #204]	; (8001cdc <GPS_parse+0x218>)
 8001c0e:	9301      	str	r3, [sp, #4]
 8001c10:	4b33      	ldr	r3, [pc, #204]	; (8001ce0 <GPS_parse+0x21c>)
 8001c12:	9300      	str	r3, [sp, #0]
 8001c14:	4b33      	ldr	r3, [pc, #204]	; (8001ce4 <GPS_parse+0x220>)
 8001c16:	4a34      	ldr	r2, [pc, #208]	; (8001ce8 <GPS_parse+0x224>)
 8001c18:	493e      	ldr	r1, [pc, #248]	; (8001d14 <GPS_parse+0x250>)
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f00d ffa0 	bl	800fb60 <siscanf>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	dd48      	ble.n	8001cb8 <GPS_parse+0x1f4>
        	GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8001c26:	4b33      	ldr	r3, [pc, #204]	; (8001cf4 <GPS_parse+0x230>)
 8001c28:	ed93 7b08 	vldr	d7, [r3, #32]
 8001c2c:	4b31      	ldr	r3, [pc, #196]	; (8001cf4 <GPS_parse+0x230>)
 8001c2e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001c32:	4618      	mov	r0, r3
 8001c34:	eeb0 0a47 	vmov.f32	s0, s14
 8001c38:	eef0 0a67 	vmov.f32	s1, s15
 8001c3c:	f000 f87e 	bl	8001d3c <GPS_nmea_to_dec>
 8001c40:	eeb0 7a40 	vmov.f32	s14, s0
 8001c44:	eef0 7a60 	vmov.f32	s15, s1
 8001c48:	4b2a      	ldr	r3, [pc, #168]	; (8001cf4 <GPS_parse+0x230>)
 8001c4a:	ed83 7b02 	vstr	d7, [r3, #8]
        	GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8001c4e:	4b29      	ldr	r3, [pc, #164]	; (8001cf4 <GPS_parse+0x230>)
 8001c50:	ed93 7b06 	vldr	d7, [r3, #24]
 8001c54:	4b27      	ldr	r3, [pc, #156]	; (8001cf4 <GPS_parse+0x230>)
 8001c56:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	eeb0 0a47 	vmov.f32	s0, s14
 8001c60:	eef0 0a67 	vmov.f32	s1, s15
 8001c64:	f000 f86a 	bl	8001d3c <GPS_nmea_to_dec>
 8001c68:	eeb0 7a40 	vmov.f32	s14, s0
 8001c6c:	eef0 7a60 	vmov.f32	s15, s1
 8001c70:	4b20      	ldr	r3, [pc, #128]	; (8001cf4 <GPS_parse+0x230>)
 8001c72:	ed83 7b00 	vstr	d7, [r3]
        	return 1;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e01f      	b.n	8001cba <GPS_parse+0x1f6>
        }

    }
    else if (!strncmp(GPSstrParse, "$GNVTG", 6)){
 8001c7a:	2206      	movs	r2, #6
 8001c7c:	4926      	ldr	r1, [pc, #152]	; (8001d18 <GPS_parse+0x254>)
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f00d fff4 	bl	800fc6c <strncmp>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d116      	bne.n	8001cb8 <GPS_parse+0x1f4>
        if(sscanf(GPSstrParse, "$GNVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 8001c8a:	4b24      	ldr	r3, [pc, #144]	; (8001d1c <GPS_parse+0x258>)
 8001c8c:	9305      	str	r3, [sp, #20]
 8001c8e:	4b24      	ldr	r3, [pc, #144]	; (8001d20 <GPS_parse+0x25c>)
 8001c90:	9304      	str	r3, [sp, #16]
 8001c92:	4b24      	ldr	r3, [pc, #144]	; (8001d24 <GPS_parse+0x260>)
 8001c94:	9303      	str	r3, [sp, #12]
 8001c96:	4b1b      	ldr	r3, [pc, #108]	; (8001d04 <GPS_parse+0x240>)
 8001c98:	9302      	str	r3, [sp, #8]
 8001c9a:	4b23      	ldr	r3, [pc, #140]	; (8001d28 <GPS_parse+0x264>)
 8001c9c:	9301      	str	r3, [sp, #4]
 8001c9e:	4b23      	ldr	r3, [pc, #140]	; (8001d2c <GPS_parse+0x268>)
 8001ca0:	9300      	str	r3, [sp, #0]
 8001ca2:	4b23      	ldr	r3, [pc, #140]	; (8001d30 <GPS_parse+0x26c>)
 8001ca4:	4a23      	ldr	r2, [pc, #140]	; (8001d34 <GPS_parse+0x270>)
 8001ca6:	4924      	ldr	r1, [pc, #144]	; (8001d38 <GPS_parse+0x274>)
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f00d ff59 	bl	800fb60 <siscanf>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	dd01      	ble.n	8001cb8 <GPS_parse+0x1f4>
            return 0;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	e000      	b.n	8001cba <GPS_parse+0x1f6>
    }
    return 0;
 8001cb8:	2300      	movs	r3, #0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	08014d68 	.word	0x08014d68
 8001cc8:	20000970 	.word	0x20000970
 8001ccc:	2000096c 	.word	0x2000096c
 8001cd0:	20000968 	.word	0x20000968
 8001cd4:	20000964 	.word	0x20000964
 8001cd8:	20000960 	.word	0x20000960
 8001cdc:	2000095d 	.word	0x2000095d
 8001ce0:	20000948 	.word	0x20000948
 8001ce4:	2000095c 	.word	0x2000095c
 8001ce8:	20000950 	.word	0x20000950
 8001cec:	20000958 	.word	0x20000958
 8001cf0:	08014d70 	.word	0x08014d70
 8001cf4:	20000930 	.word	0x20000930
 8001cf8:	08014d98 	.word	0x08014d98
 8001cfc:	2000097c 	.word	0x2000097c
 8001d00:	20000978 	.word	0x20000978
 8001d04:	20000974 	.word	0x20000974
 8001d08:	08014da0 	.word	0x08014da0
 8001d0c:	08014dc4 	.word	0x08014dc4
 8001d10:	20000980 	.word	0x20000980
 8001d14:	08014dcc 	.word	0x08014dcc
 8001d18:	08014de8 	.word	0x08014de8
 8001d1c:	20000998 	.word	0x20000998
 8001d20:	20000994 	.word	0x20000994
 8001d24:	20000991 	.word	0x20000991
 8001d28:	20000990 	.word	0x20000990
 8001d2c:	2000098c 	.word	0x2000098c
 8001d30:	20000988 	.word	0x20000988
 8001d34:	20000984 	.word	0x20000984
 8001d38:	08014df0 	.word	0x08014df0

08001d3c <GPS_nmea_to_dec>:

double GPS_nmea_to_dec(double deg_coord, char nsew) {
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08c      	sub	sp, #48	; 0x30
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	ed87 0b02 	vstr	d0, [r7, #8]
 8001d46:	4603      	mov	r3, r0
 8001d48:	71fb      	strb	r3, [r7, #7]
    int degree = (int)(deg_coord/100);
 8001d4a:	f04f 0200 	mov.w	r2, #0
 8001d4e:	4b26      	ldr	r3, [pc, #152]	; (8001de8 <GPS_nmea_to_dec+0xac>)
 8001d50:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d54:	f7fe fd9a 	bl	800088c <__aeabi_ddiv>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	4610      	mov	r0, r2
 8001d5e:	4619      	mov	r1, r3
 8001d60:	f7fe ff1a 	bl	8000b98 <__aeabi_d2iz>
 8001d64:	4603      	mov	r3, r0
 8001d66:	627b      	str	r3, [r7, #36]	; 0x24
    double minutes = deg_coord - degree*100;
 8001d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6a:	2264      	movs	r2, #100	; 0x64
 8001d6c:	fb02 f303 	mul.w	r3, r2, r3
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7fe fbf7 	bl	8000564 <__aeabi_i2d>
 8001d76:	4602      	mov	r2, r0
 8001d78:	460b      	mov	r3, r1
 8001d7a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d7e:	f7fe faa3 	bl	80002c8 <__aeabi_dsub>
 8001d82:	4602      	mov	r2, r0
 8001d84:	460b      	mov	r3, r1
 8001d86:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double dec_deg = minutes / 60;
 8001d8a:	f04f 0200 	mov.w	r2, #0
 8001d8e:	4b17      	ldr	r3, [pc, #92]	; (8001dec <GPS_nmea_to_dec+0xb0>)
 8001d90:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d94:	f7fe fd7a 	bl	800088c <__aeabi_ddiv>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    double decimal = degree + dec_deg;
 8001da0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001da2:	f7fe fbdf 	bl	8000564 <__aeabi_i2d>
 8001da6:	4602      	mov	r2, r0
 8001da8:	460b      	mov	r3, r1
 8001daa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001dae:	f7fe fa8d 	bl	80002cc <__adddf3>
 8001db2:	4602      	mov	r2, r0
 8001db4:	460b      	mov	r3, r1
 8001db6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    if (nsew == 'S' || nsew == 'W') { // return negative
 8001dba:	79fb      	ldrb	r3, [r7, #7]
 8001dbc:	2b53      	cmp	r3, #83	; 0x53
 8001dbe:	d002      	beq.n	8001dc6 <GPS_nmea_to_dec+0x8a>
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	2b57      	cmp	r3, #87	; 0x57
 8001dc4:	d105      	bne.n	8001dd2 <GPS_nmea_to_dec+0x96>
        decimal *= -1;
 8001dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8001dca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dcc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    return decimal;
 8001dd2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001dd6:	ec43 2b17 	vmov	d7, r2, r3
}
 8001dda:	eeb0 0a47 	vmov.f32	s0, s14
 8001dde:	eef0 0a67 	vmov.f32	s1, s15
 8001de2:	3730      	adds	r7, #48	; 0x30
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40590000 	.word	0x40590000
 8001dec:	404e0000 	.word	0x404e0000

08001df0 <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8001df4:	4b1b      	ldr	r3, [pc, #108]	; (8001e64 <MX_I2C2_Init+0x74>)
 8001df6:	4a1c      	ldr	r2, [pc, #112]	; (8001e68 <MX_I2C2_Init+0x78>)
 8001df8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001dfa:	4b1a      	ldr	r3, [pc, #104]	; (8001e64 <MX_I2C2_Init+0x74>)
 8001dfc:	4a1b      	ldr	r2, [pc, #108]	; (8001e6c <MX_I2C2_Init+0x7c>)
 8001dfe:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e00:	4b18      	ldr	r3, [pc, #96]	; (8001e64 <MX_I2C2_Init+0x74>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001e06:	4b17      	ldr	r3, [pc, #92]	; (8001e64 <MX_I2C2_Init+0x74>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e0c:	4b15      	ldr	r3, [pc, #84]	; (8001e64 <MX_I2C2_Init+0x74>)
 8001e0e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e12:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e14:	4b13      	ldr	r3, [pc, #76]	; (8001e64 <MX_I2C2_Init+0x74>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001e1a:	4b12      	ldr	r3, [pc, #72]	; (8001e64 <MX_I2C2_Init+0x74>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e20:	4b10      	ldr	r3, [pc, #64]	; (8001e64 <MX_I2C2_Init+0x74>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e26:	4b0f      	ldr	r3, [pc, #60]	; (8001e64 <MX_I2C2_Init+0x74>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001e2c:	480d      	ldr	r0, [pc, #52]	; (8001e64 <MX_I2C2_Init+0x74>)
 8001e2e:	f004 fdd9 	bl	80069e4 <HAL_I2C_Init>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001e38:	f001 ff44 	bl	8003cc4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	4809      	ldr	r0, [pc, #36]	; (8001e64 <MX_I2C2_Init+0x74>)
 8001e40:	f005 fd8f 	bl	8007962 <HAL_I2CEx_ConfigAnalogFilter>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8001e4a:	f001 ff3b 	bl	8003cc4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001e4e:	2100      	movs	r1, #0
 8001e50:	4804      	ldr	r0, [pc, #16]	; (8001e64 <MX_I2C2_Init+0x74>)
 8001e52:	f005 fdc2 	bl	80079da <HAL_I2CEx_ConfigDigitalFilter>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001e5c:	f001 ff32 	bl	8003cc4 <Error_Handler>
  }

}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	200009f4 	.word	0x200009f4
 8001e68:	40005800 	.word	0x40005800
 8001e6c:	000186a0 	.word	0x000186a0

08001e70 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 8001e74:	4b1b      	ldr	r3, [pc, #108]	; (8001ee4 <MX_I2C3_Init+0x74>)
 8001e76:	4a1c      	ldr	r2, [pc, #112]	; (8001ee8 <MX_I2C3_Init+0x78>)
 8001e78:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001e7a:	4b1a      	ldr	r3, [pc, #104]	; (8001ee4 <MX_I2C3_Init+0x74>)
 8001e7c:	4a1b      	ldr	r2, [pc, #108]	; (8001eec <MX_I2C3_Init+0x7c>)
 8001e7e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e80:	4b18      	ldr	r3, [pc, #96]	; (8001ee4 <MX_I2C3_Init+0x74>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001e86:	4b17      	ldr	r3, [pc, #92]	; (8001ee4 <MX_I2C3_Init+0x74>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e8c:	4b15      	ldr	r3, [pc, #84]	; (8001ee4 <MX_I2C3_Init+0x74>)
 8001e8e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e92:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e94:	4b13      	ldr	r3, [pc, #76]	; (8001ee4 <MX_I2C3_Init+0x74>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001e9a:	4b12      	ldr	r3, [pc, #72]	; (8001ee4 <MX_I2C3_Init+0x74>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ea0:	4b10      	ldr	r3, [pc, #64]	; (8001ee4 <MX_I2C3_Init+0x74>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ea6:	4b0f      	ldr	r3, [pc, #60]	; (8001ee4 <MX_I2C3_Init+0x74>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001eac:	480d      	ldr	r0, [pc, #52]	; (8001ee4 <MX_I2C3_Init+0x74>)
 8001eae:	f004 fd99 	bl	80069e4 <HAL_I2C_Init>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001eb8:	f001 ff04 	bl	8003cc4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	4809      	ldr	r0, [pc, #36]	; (8001ee4 <MX_I2C3_Init+0x74>)
 8001ec0:	f005 fd4f 	bl	8007962 <HAL_I2CEx_ConfigAnalogFilter>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001eca:	f001 fefb 	bl	8003cc4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001ece:	2100      	movs	r1, #0
 8001ed0:	4804      	ldr	r0, [pc, #16]	; (8001ee4 <MX_I2C3_Init+0x74>)
 8001ed2:	f005 fd82 	bl	80079da <HAL_I2CEx_ConfigDigitalFilter>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001edc:	f001 fef2 	bl	8003cc4 <Error_Handler>
  }

}
 8001ee0:	bf00      	nop
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	200009a0 	.word	0x200009a0
 8001ee8:	40005c00 	.word	0x40005c00
 8001eec:	000186a0 	.word	0x000186a0

08001ef0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b08c      	sub	sp, #48	; 0x30
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef8:	f107 031c 	add.w	r3, r7, #28
 8001efc:	2200      	movs	r2, #0
 8001efe:	601a      	str	r2, [r3, #0]
 8001f00:	605a      	str	r2, [r3, #4]
 8001f02:	609a      	str	r2, [r3, #8]
 8001f04:	60da      	str	r2, [r3, #12]
 8001f06:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a42      	ldr	r2, [pc, #264]	; (8002018 <HAL_I2C_MspInit+0x128>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d12d      	bne.n	8001f6e <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f12:	2300      	movs	r3, #0
 8001f14:	61bb      	str	r3, [r7, #24]
 8001f16:	4b41      	ldr	r3, [pc, #260]	; (800201c <HAL_I2C_MspInit+0x12c>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1a:	4a40      	ldr	r2, [pc, #256]	; (800201c <HAL_I2C_MspInit+0x12c>)
 8001f1c:	f043 0302 	orr.w	r3, r3, #2
 8001f20:	6313      	str	r3, [r2, #48]	; 0x30
 8001f22:	4b3e      	ldr	r3, [pc, #248]	; (800201c <HAL_I2C_MspInit+0x12c>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	61bb      	str	r3, [r7, #24]
 8001f2c:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001f2e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001f32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f34:	2312      	movs	r3, #18
 8001f36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001f40:	2304      	movs	r3, #4
 8001f42:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f44:	f107 031c 	add.w	r3, r7, #28
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4835      	ldr	r0, [pc, #212]	; (8002020 <HAL_I2C_MspInit+0x130>)
 8001f4c:	f004 fb3a 	bl	80065c4 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f50:	2300      	movs	r3, #0
 8001f52:	617b      	str	r3, [r7, #20]
 8001f54:	4b31      	ldr	r3, [pc, #196]	; (800201c <HAL_I2C_MspInit+0x12c>)
 8001f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f58:	4a30      	ldr	r2, [pc, #192]	; (800201c <HAL_I2C_MspInit+0x12c>)
 8001f5a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f5e:	6413      	str	r3, [r2, #64]	; 0x40
 8001f60:	4b2e      	ldr	r3, [pc, #184]	; (800201c <HAL_I2C_MspInit+0x12c>)
 8001f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f68:	617b      	str	r3, [r7, #20]
 8001f6a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001f6c:	e050      	b.n	8002010 <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C3)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a2c      	ldr	r2, [pc, #176]	; (8002024 <HAL_I2C_MspInit+0x134>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d14b      	bne.n	8002010 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f78:	2300      	movs	r3, #0
 8001f7a:	613b      	str	r3, [r7, #16]
 8001f7c:	4b27      	ldr	r3, [pc, #156]	; (800201c <HAL_I2C_MspInit+0x12c>)
 8001f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f80:	4a26      	ldr	r2, [pc, #152]	; (800201c <HAL_I2C_MspInit+0x12c>)
 8001f82:	f043 0304 	orr.w	r3, r3, #4
 8001f86:	6313      	str	r3, [r2, #48]	; 0x30
 8001f88:	4b24      	ldr	r3, [pc, #144]	; (800201c <HAL_I2C_MspInit+0x12c>)
 8001f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8c:	f003 0304 	and.w	r3, r3, #4
 8001f90:	613b      	str	r3, [r7, #16]
 8001f92:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f94:	2300      	movs	r3, #0
 8001f96:	60fb      	str	r3, [r7, #12]
 8001f98:	4b20      	ldr	r3, [pc, #128]	; (800201c <HAL_I2C_MspInit+0x12c>)
 8001f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9c:	4a1f      	ldr	r2, [pc, #124]	; (800201c <HAL_I2C_MspInit+0x12c>)
 8001f9e:	f043 0301 	orr.w	r3, r3, #1
 8001fa2:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa4:	4b1d      	ldr	r3, [pc, #116]	; (800201c <HAL_I2C_MspInit+0x12c>)
 8001fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa8:	f003 0301 	and.w	r3, r3, #1
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fb0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fb6:	2312      	movs	r3, #18
 8001fb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001fc2:	2304      	movs	r3, #4
 8001fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fc6:	f107 031c 	add.w	r3, r7, #28
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4816      	ldr	r0, [pc, #88]	; (8002028 <HAL_I2C_MspInit+0x138>)
 8001fce:	f004 faf9 	bl	80065c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001fd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fd8:	2312      	movs	r3, #18
 8001fda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001fe4:	2304      	movs	r3, #4
 8001fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe8:	f107 031c 	add.w	r3, r7, #28
 8001fec:	4619      	mov	r1, r3
 8001fee:	480f      	ldr	r0, [pc, #60]	; (800202c <HAL_I2C_MspInit+0x13c>)
 8001ff0:	f004 fae8 	bl	80065c4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	60bb      	str	r3, [r7, #8]
 8001ff8:	4b08      	ldr	r3, [pc, #32]	; (800201c <HAL_I2C_MspInit+0x12c>)
 8001ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffc:	4a07      	ldr	r2, [pc, #28]	; (800201c <HAL_I2C_MspInit+0x12c>)
 8001ffe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002002:	6413      	str	r3, [r2, #64]	; 0x40
 8002004:	4b05      	ldr	r3, [pc, #20]	; (800201c <HAL_I2C_MspInit+0x12c>)
 8002006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002008:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800200c:	60bb      	str	r3, [r7, #8]
 800200e:	68bb      	ldr	r3, [r7, #8]
}
 8002010:	bf00      	nop
 8002012:	3730      	adds	r7, #48	; 0x30
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40005800 	.word	0x40005800
 800201c:	40023800 	.word	0x40023800
 8002020:	40020400 	.word	0x40020400
 8002024:	40005c00 	.word	0x40005c00
 8002028:	40020800 	.word	0x40020800
 800202c:	40020000 	.word	0x40020000

08002030 <lsm6dsl_init>:
                             uint16_t len);
static void platform_delay(uint32_t ms);

/* LSM6DSL Functions ---------------------------------------------------------*/

stmdev_ctx_t lsm6dsl_init(void){
 8002030:	b590      	push	{r4, r7, lr}
 8002032:	b087      	sub	sp, #28
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]

	stmdev_ctx_t dev_ctx_lsm6dsl;

	/* Initialize mems driver interface */
	dev_ctx_lsm6dsl.write_reg = lsm6dsl_write;
 8002038:	4b30      	ldr	r3, [pc, #192]	; (80020fc <lsm6dsl_init+0xcc>)
 800203a:	60fb      	str	r3, [r7, #12]
	dev_ctx_lsm6dsl.read_reg = lsm6dsl_read;
 800203c:	4b30      	ldr	r3, [pc, #192]	; (8002100 <lsm6dsl_init+0xd0>)
 800203e:	613b      	str	r3, [r7, #16]
	dev_ctx_lsm6dsl.handle = &SENSOR_BUS;
 8002040:	4b30      	ldr	r3, [pc, #192]	; (8002104 <lsm6dsl_init+0xd4>)
 8002042:	617b      	str	r3, [r7, #20]

	/* Wait sensor boot time */
	platform_delay(BOOT_TIME);
 8002044:	200a      	movs	r0, #10
 8002046:	f000 f9e7 	bl	8002418 <platform_delay>

	/* Check device ID */
	lsm6dsl_device_id_get(&dev_ctx_lsm6dsl, &whoamI_lsm6dsl);
 800204a:	f107 030c 	add.w	r3, r7, #12
 800204e:	492e      	ldr	r1, [pc, #184]	; (8002108 <lsm6dsl_init+0xd8>)
 8002050:	4618      	mov	r0, r3
 8002052:	f000 fd09 	bl	8002a68 <lsm6dsl_device_id_get>

	if (whoamI_lsm6dsl != LSM6DSL_ID){
 8002056:	4b2c      	ldr	r3, [pc, #176]	; (8002108 <lsm6dsl_init+0xd8>)
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	2b6a      	cmp	r3, #106	; 0x6a
 800205c:	d007      	beq.n	800206e <lsm6dsl_init+0x3e>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800205e:	2201      	movs	r2, #1
 8002060:	2102      	movs	r1, #2
 8002062:	482a      	ldr	r0, [pc, #168]	; (800210c <lsm6dsl_init+0xdc>)
 8002064:	f004 fc72 	bl	800694c <HAL_GPIO_WritePin>
		__BKPT();
 8002068:	be00      	bkpt	0x0000
		Error_Handler();
 800206a:	f001 fe2b 	bl	8003cc4 <Error_Handler>
	}

	/* Restore default configuration */
	lsm6dsl_reset_set(&dev_ctx_lsm6dsl, PROPERTY_ENABLE);
 800206e:	f107 030c 	add.w	r3, r7, #12
 8002072:	2101      	movs	r1, #1
 8002074:	4618      	mov	r0, r3
 8002076:	f000 fd08 	bl	8002a8a <lsm6dsl_reset_set>

	do {
	lsm6dsl_reset_get(&dev_ctx_lsm6dsl, &rst_lsm6dsl);
 800207a:	f107 030c 	add.w	r3, r7, #12
 800207e:	4924      	ldr	r1, [pc, #144]	; (8002110 <lsm6dsl_init+0xe0>)
 8002080:	4618      	mov	r0, r3
 8002082:	f000 fd28 	bl	8002ad6 <lsm6dsl_reset_get>
	} while (rst_lsm6dsl);
 8002086:	4b22      	ldr	r3, [pc, #136]	; (8002110 <lsm6dsl_init+0xe0>)
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d1f5      	bne.n	800207a <lsm6dsl_init+0x4a>

	/* Enable Block Data Update */
	lsm6dsl_block_data_update_set(&dev_ctx_lsm6dsl, PROPERTY_ENABLE);
 800208e:	f107 030c 	add.w	r3, r7, #12
 8002092:	2101      	movs	r1, #1
 8002094:	4618      	mov	r0, r3
 8002096:	f000 fbf9 	bl	800288c <lsm6dsl_block_data_update_set>

	/* Set Output Data Rate */
	lsm6dsl_xl_data_rate_set(&dev_ctx_lsm6dsl, LSM6DSL_XL_ODR_104Hz);
 800209a:	f107 030c 	add.w	r3, r7, #12
 800209e:	2104      	movs	r1, #4
 80020a0:	4618      	mov	r0, r3
 80020a2:	f000 fb81 	bl	80027a8 <lsm6dsl_xl_data_rate_set>
	lsm6dsl_gy_data_rate_set(&dev_ctx_lsm6dsl, LSM6DSL_GY_ODR_104Hz);
 80020a6:	f107 030c 	add.w	r3, r7, #12
 80020aa:	2104      	movs	r1, #4
 80020ac:	4618      	mov	r0, r3
 80020ae:	f000 fbc7 	bl	8002840 <lsm6dsl_gy_data_rate_set>

	/* Set full scale */
	lsm6dsl_xl_full_scale_set(&dev_ctx_lsm6dsl, LSM6DSL_8g);
 80020b2:	f107 030c 	add.w	r3, r7, #12
 80020b6:	2103      	movs	r1, #3
 80020b8:	4618      	mov	r0, r3
 80020ba:	f000 fb4f 	bl	800275c <lsm6dsl_xl_full_scale_set>
	lsm6dsl_gy_full_scale_set(&dev_ctx_lsm6dsl, LSM6DSL_2000dps);
 80020be:	f107 030c 	add.w	r3, r7, #12
 80020c2:	2106      	movs	r1, #6
 80020c4:	4618      	mov	r0, r3
 80020c6:	f000 fb95 	bl	80027f4 <lsm6dsl_gy_full_scale_set>

	/* Configure filtering chain(No aux interface)
	* Accelerometer - LPF1 + LPF2 path
	*/
	lsm6dsl_xl_lp2_bandwidth_set(&dev_ctx_lsm6dsl, LSM6DSL_XL_LOW_NOISE_LP_ODR_DIV_100);
 80020ca:	f107 030c 	add.w	r3, r7, #12
 80020ce:	2111      	movs	r1, #17
 80020d0:	4618      	mov	r0, r3
 80020d2:	f000 fd19 	bl	8002b08 <lsm6dsl_xl_lp2_bandwidth_set>
	/* Accelerometer - High Pass / Slope path */
	//lsm6dsl_xl_reference_mode_set(&dev_ctx_lsm, PROPERTY_DISABLE);
	//lsm6dsl_xl_hp_bandwidth_set(&dev_ctx_lsm, LSM6DSL_XL_HP_ODR_DIV_100);
	/* Gyroscope - filtering chain */
	lsm6dsl_gy_band_pass_set(&dev_ctx_lsm6dsl, LSM6DSL_HP_260mHz_LP1_STRONG);
 80020d6:	f107 030c 	add.w	r3, r7, #12
 80020da:	21a8      	movs	r1, #168	; 0xa8
 80020dc:	4618      	mov	r0, r3
 80020de:	f000 fd4a 	bl	8002b76 <lsm6dsl_gy_band_pass_set>

	return dev_ctx_lsm6dsl;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	461c      	mov	r4, r3
 80020e6:	f107 030c 	add.w	r3, r7, #12
 80020ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80020ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	371c      	adds	r7, #28
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd90      	pop	{r4, r7, pc}
 80020fa:	bf00      	nop
 80020fc:	08002331 	.word	0x08002331
 8002100:	0800236b 	.word	0x0800236b
 8002104:	200009a0 	.word	0x200009a0
 8002108:	20000236 	.word	0x20000236
 800210c:	40020800 	.word	0x40020800
 8002110:	20000237 	.word	0x20000237

08002114 <get_acceleration>:

void get_acceleration(stmdev_ctx_t dev_ctx_lsm6dsl, float *acceleration_mg){
 8002114:	b590      	push	{r4, r7, lr}
 8002116:	b087      	sub	sp, #28
 8002118:	af00      	add	r7, sp, #0
 800211a:	1d3c      	adds	r4, r7, #4
 800211c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002120:	603b      	str	r3, [r7, #0]

	uint8_t reg;

	/* Read output only if new xl value is available */
	lsm6dsl_xl_flag_data_ready_get(&dev_ctx_lsm6dsl, &reg);
 8002122:	f107 0217 	add.w	r2, r7, #23
 8002126:	1d3b      	adds	r3, r7, #4
 8002128:	4611      	mov	r1, r2
 800212a:	4618      	mov	r0, r3
 800212c:	f000 fbd4 	bl	80028d8 <lsm6dsl_xl_flag_data_ready_get>

	if (reg) {
 8002130:	7dfb      	ldrb	r3, [r7, #23]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d02d      	beq.n	8002192 <get_acceleration+0x7e>
	  /* Read acceleration field data */
	  memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 8002136:	2206      	movs	r2, #6
 8002138:	2100      	movs	r1, #0
 800213a:	4818      	ldr	r0, [pc, #96]	; (800219c <get_acceleration+0x88>)
 800213c:	f00c fdae 	bl	800ec9c <memset>
	  lsm6dsl_acceleration_raw_get(&dev_ctx_lsm6dsl, data_raw_acceleration);
 8002140:	1d3b      	adds	r3, r7, #4
 8002142:	4916      	ldr	r1, [pc, #88]	; (800219c <get_acceleration+0x88>)
 8002144:	4618      	mov	r0, r3
 8002146:	f000 fc44 	bl	80029d2 <lsm6dsl_acceleration_raw_get>
	  acceleration_mg[0] =
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[0]);
 800214a:	4b14      	ldr	r3, [pc, #80]	; (800219c <get_acceleration+0x88>)
 800214c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002150:	4618      	mov	r0, r3
 8002152:	f000 fad3 	bl	80026fc <lsm6dsl_from_fs8g_to_mg>
 8002156:	eef0 7a40 	vmov.f32	s15, s0
	  acceleration_mg[0] =
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	edc3 7a00 	vstr	s15, [r3]
	  acceleration_mg[1] =
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[1]);
 8002160:	4b0e      	ldr	r3, [pc, #56]	; (800219c <get_acceleration+0x88>)
 8002162:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
	  acceleration_mg[1] =
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	1d1c      	adds	r4, r3, #4
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[1]);
 800216a:	4610      	mov	r0, r2
 800216c:	f000 fac6 	bl	80026fc <lsm6dsl_from_fs8g_to_mg>
 8002170:	eef0 7a40 	vmov.f32	s15, s0
	  acceleration_mg[1] =
 8002174:	edc4 7a00 	vstr	s15, [r4]
	  acceleration_mg[2] =
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[2]);
 8002178:	4b08      	ldr	r3, [pc, #32]	; (800219c <get_acceleration+0x88>)
 800217a:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
	  acceleration_mg[2] =
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	f103 0408 	add.w	r4, r3, #8
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[2]);
 8002184:	4610      	mov	r0, r2
 8002186:	f000 fab9 	bl	80026fc <lsm6dsl_from_fs8g_to_mg>
 800218a:	eef0 7a40 	vmov.f32	s15, s0
	  acceleration_mg[2] =
 800218e:	edc4 7a00 	vstr	s15, [r4]
	}

}
 8002192:	bf00      	nop
 8002194:	371c      	adds	r7, #28
 8002196:	46bd      	mov	sp, r7
 8002198:	bd90      	pop	{r4, r7, pc}
 800219a:	bf00      	nop
 800219c:	20000228 	.word	0x20000228

080021a0 <get_angvelocity>:

void get_angvelocity(stmdev_ctx_t dev_ctx_lsm6dsl, float *angular_rate_mdps){
 80021a0:	b590      	push	{r4, r7, lr}
 80021a2:	b087      	sub	sp, #28
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	1d3c      	adds	r4, r7, #4
 80021a8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80021ac:	603b      	str	r3, [r7, #0]
	uint8_t reg;

	/* Read output only if new gyro value is available*/
	lsm6dsl_gy_flag_data_ready_get(&dev_ctx_lsm6dsl, &reg);
 80021ae:	f107 0217 	add.w	r2, r7, #23
 80021b2:	1d3b      	adds	r3, r7, #4
 80021b4:	4611      	mov	r1, r2
 80021b6:	4618      	mov	r0, r3
 80021b8:	f000 fba7 	bl	800290a <lsm6dsl_gy_flag_data_ready_get>

	if (reg) {
 80021bc:	7dfb      	ldrb	r3, [r7, #23]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d02d      	beq.n	800221e <get_angvelocity+0x7e>
	  /* Read angular rate field data */
	  memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 80021c2:	2206      	movs	r2, #6
 80021c4:	2100      	movs	r1, #0
 80021c6:	4818      	ldr	r0, [pc, #96]	; (8002228 <get_angvelocity+0x88>)
 80021c8:	f00c fd68 	bl	800ec9c <memset>
	  lsm6dsl_angular_rate_raw_get(&dev_ctx_lsm6dsl, data_raw_angular_rate);
 80021cc:	1d3b      	adds	r3, r7, #4
 80021ce:	4916      	ldr	r1, [pc, #88]	; (8002228 <get_angvelocity+0x88>)
 80021d0:	4618      	mov	r0, r3
 80021d2:	f000 fbb3 	bl	800293c <lsm6dsl_angular_rate_raw_get>
	  angular_rate_mdps[0] =
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 80021d6:	4b14      	ldr	r3, [pc, #80]	; (8002228 <get_angvelocity+0x88>)
 80021d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021dc:	4618      	mov	r0, r3
 80021de:	f000 faa5 	bl	800272c <lsm6dsl_from_fs2000dps_to_mdps>
 80021e2:	eef0 7a40 	vmov.f32	s15, s0
	  angular_rate_mdps[0] =
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	edc3 7a00 	vstr	s15, [r3]
	  angular_rate_mdps[1] =
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 80021ec:	4b0e      	ldr	r3, [pc, #56]	; (8002228 <get_angvelocity+0x88>)
 80021ee:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
	  angular_rate_mdps[1] =
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	1d1c      	adds	r4, r3, #4
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 80021f6:	4610      	mov	r0, r2
 80021f8:	f000 fa98 	bl	800272c <lsm6dsl_from_fs2000dps_to_mdps>
 80021fc:	eef0 7a40 	vmov.f32	s15, s0
	  angular_rate_mdps[1] =
 8002200:	edc4 7a00 	vstr	s15, [r4]
	  angular_rate_mdps[2] =
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8002204:	4b08      	ldr	r3, [pc, #32]	; (8002228 <get_angvelocity+0x88>)
 8002206:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
	  angular_rate_mdps[2] =
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	f103 0408 	add.w	r4, r3, #8
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8002210:	4610      	mov	r0, r2
 8002212:	f000 fa8b 	bl	800272c <lsm6dsl_from_fs2000dps_to_mdps>
 8002216:	eef0 7a40 	vmov.f32	s15, s0
	  angular_rate_mdps[2] =
 800221a:	edc4 7a00 	vstr	s15, [r4]
	}
}
 800221e:	bf00      	nop
 8002220:	371c      	adds	r7, #28
 8002222:	46bd      	mov	sp, r7
 8002224:	bd90      	pop	{r4, r7, pc}
 8002226:	bf00      	nop
 8002228:	20000230 	.word	0x20000230

0800222c <lps22hh_init>:

/* LPS22HH Functions ---------------------------------------------------------*/
stmdev_ctx_t lps22hh_init(void){
 800222c:	b590      	push	{r4, r7, lr}
 800222e:	b087      	sub	sp, #28
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
	stmdev_ctx_t dev_ctx_lps22hh;

	/* Initialize mems driver interface */
	dev_ctx_lps22hh.write_reg = lps22hh_write;
 8002234:	4b22      	ldr	r3, [pc, #136]	; (80022c0 <lps22hh_init+0x94>)
 8002236:	60fb      	str	r3, [r7, #12]
	dev_ctx_lps22hh.read_reg = lps22hh_read;
 8002238:	4b22      	ldr	r3, [pc, #136]	; (80022c4 <lps22hh_init+0x98>)
 800223a:	613b      	str	r3, [r7, #16]
	dev_ctx_lps22hh.handle = &SENSOR_BUS;
 800223c:	4b22      	ldr	r3, [pc, #136]	; (80022c8 <lps22hh_init+0x9c>)
 800223e:	617b      	str	r3, [r7, #20]


	/* Wait sensor boot time */
	platform_delay(BOOT_TIME);
 8002240:	200a      	movs	r0, #10
 8002242:	f000 f8e9 	bl	8002418 <platform_delay>

	/* Check device ID */
	whoamI_lps22hh = 0;
 8002246:	4b21      	ldr	r3, [pc, #132]	; (80022cc <lps22hh_init+0xa0>)
 8002248:	2200      	movs	r2, #0
 800224a:	701a      	strb	r2, [r3, #0]
	lps22hh_device_id_get(&dev_ctx_lps22hh, &whoamI_lps22hh);
 800224c:	f107 030c 	add.w	r3, r7, #12
 8002250:	491e      	ldr	r1, [pc, #120]	; (80022cc <lps22hh_init+0xa0>)
 8002252:	4618      	mov	r0, r3
 8002254:	f000 f9d1 	bl	80025fa <lps22hh_device_id_get>

	if ( whoamI_lps22hh != LPS22HH_ID ){
 8002258:	4b1c      	ldr	r3, [pc, #112]	; (80022cc <lps22hh_init+0xa0>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	2bb3      	cmp	r3, #179	; 0xb3
 800225e:	d007      	beq.n	8002270 <lps22hh_init+0x44>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8002260:	2201      	movs	r2, #1
 8002262:	2104      	movs	r1, #4
 8002264:	481a      	ldr	r0, [pc, #104]	; (80022d0 <lps22hh_init+0xa4>)
 8002266:	f004 fb71 	bl	800694c <HAL_GPIO_WritePin>
		__BKPT();
 800226a:	be00      	bkpt	0x0000
		Error_Handler();
 800226c:	f001 fd2a 	bl	8003cc4 <Error_Handler>
	}


	/* Restore default configuration */
	lps22hh_reset_set(&dev_ctx_lps22hh, PROPERTY_ENABLE);
 8002270:	f107 030c 	add.w	r3, r7, #12
 8002274:	2101      	movs	r1, #1
 8002276:	4618      	mov	r0, r3
 8002278:	f000 f9d0 	bl	800261c <lps22hh_reset_set>

	do {
		lps22hh_reset_get(&dev_ctx_lps22hh, &rst_lps22hh);
 800227c:	f107 030c 	add.w	r3, r7, #12
 8002280:	4914      	ldr	r1, [pc, #80]	; (80022d4 <lps22hh_init+0xa8>)
 8002282:	4618      	mov	r0, r3
 8002284:	f000 f9f0 	bl	8002668 <lps22hh_reset_get>
	} while (rst_lps22hh);
 8002288:	4b12      	ldr	r3, [pc, #72]	; (80022d4 <lps22hh_init+0xa8>)
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d1f5      	bne.n	800227c <lps22hh_init+0x50>

	/* Enable Block Data Update */
	lps22hh_block_data_update_set(&dev_ctx_lps22hh, PROPERTY_ENABLE);
 8002290:	f107 030c 	add.w	r3, r7, #12
 8002294:	2101      	movs	r1, #1
 8002296:	4618      	mov	r0, r3
 8002298:	f000 f912 	bl	80024c0 <lps22hh_block_data_update_set>

	/* Set Output Data Rate */
	lps22hh_data_rate_set(&dev_ctx_lps22hh, LPS22HH_200_Hz);
 800229c:	f107 030c 	add.w	r3, r7, #12
 80022a0:	2107      	movs	r1, #7
 80022a2:	4618      	mov	r0, r3
 80022a4:	f000 f932 	bl	800250c <lps22hh_data_rate_set>

	return dev_ctx_lps22hh;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	461c      	mov	r4, r3
 80022ac:	f107 030c 	add.w	r3, r7, #12
 80022b0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80022b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	371c      	adds	r7, #28
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd90      	pop	{r4, r7, pc}
 80022c0:	080023a5 	.word	0x080023a5
 80022c4:	080023df 	.word	0x080023df
 80022c8:	200009a0 	.word	0x200009a0
 80022cc:	2000023c 	.word	0x2000023c
 80022d0:	40020800 	.word	0x40020800
 80022d4:	2000023d 	.word	0x2000023d

080022d8 <get_pressure>:

void get_pressure(stmdev_ctx_t dev_ctx_lps22hh, float *pressure){
 80022d8:	b590      	push	{r4, r7, lr}
 80022da:	b087      	sub	sp, #28
 80022dc:	af00      	add	r7, sp, #0
 80022de:	1d3c      	adds	r4, r7, #4
 80022e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80022e4:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	lps22hh_reg_t reg;
	lps22hh_read_reg(&dev_ctx_lps22hh, LPS22HH_STATUS, (uint8_t *)&reg, 1);
 80022e6:	f107 0214 	add.w	r2, r7, #20
 80022ea:	1d38      	adds	r0, r7, #4
 80022ec:	2301      	movs	r3, #1
 80022ee:	2127      	movs	r1, #39	; 0x27
 80022f0:	f000 f89d 	bl	800242e <lps22hh_read_reg>

	if (reg.status.p_da) {
 80022f4:	7d3b      	ldrb	r3, [r7, #20]
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d011      	beq.n	8002324 <get_pressure+0x4c>
 8002300:	4b0a      	ldr	r3, [pc, #40]	; (800232c <get_pressure+0x54>)
 8002302:	2200      	movs	r2, #0
 8002304:	601a      	str	r2, [r3, #0]
	  memset(&data_raw_pressure, 0x00, sizeof(uint32_t));
	  lps22hh_pressure_raw_get(&dev_ctx_lps22hh, &data_raw_pressure);
 8002306:	1d3b      	adds	r3, r7, #4
 8002308:	4908      	ldr	r1, [pc, #32]	; (800232c <get_pressure+0x54>)
 800230a:	4618      	mov	r0, r3
 800230c:	f000 f94c 	bl	80025a8 <lps22hh_pressure_raw_get>
	  *pressure = lps22hh_from_lsb_to_hpa( data_raw_pressure);
 8002310:	4b06      	ldr	r3, [pc, #24]	; (800232c <get_pressure+0x54>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4618      	mov	r0, r3
 8002316:	f000 f8bb 	bl	8002490 <lps22hh_from_lsb_to_hpa>
 800231a:	eef0 7a40 	vmov.f32	s15, s0
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8002324:	bf00      	nop
 8002326:	371c      	adds	r7, #28
 8002328:	46bd      	mov	sp, r7
 800232a:	bd90      	pop	{r4, r7, pc}
 800232c:	20000238 	.word	0x20000238

08002330 <lsm6dsl_write>:
 *
 */
static int32_t lsm6dsl_write(void *handle, uint8_t reg,
                              uint8_t *bufp,
                              uint16_t len)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b088      	sub	sp, #32
 8002334:	af04      	add	r7, sp, #16
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	607a      	str	r2, [r7, #4]
 800233a:	461a      	mov	r2, r3
 800233c:	460b      	mov	r3, r1
 800233e:	72fb      	strb	r3, [r7, #11]
 8002340:	4613      	mov	r3, r2
 8002342:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Write(handle, LSM6DSL_I2C_ADD_L, reg,
 8002344:	7afb      	ldrb	r3, [r7, #11]
 8002346:	b29a      	uxth	r2, r3
 8002348:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800234c:	9302      	str	r3, [sp, #8]
 800234e:	893b      	ldrh	r3, [r7, #8]
 8002350:	9301      	str	r3, [sp, #4]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	2301      	movs	r3, #1
 8002358:	21d5      	movs	r1, #213	; 0xd5
 800235a:	68f8      	ldr	r0, [r7, #12]
 800235c:	f004 fc86 	bl	8006c6c <HAL_I2C_Mem_Write>
                    I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);

  return 0;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <lsm6dsl_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t lsm6dsl_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 800236a:	b580      	push	{r7, lr}
 800236c:	b088      	sub	sp, #32
 800236e:	af04      	add	r7, sp, #16
 8002370:	60f8      	str	r0, [r7, #12]
 8002372:	607a      	str	r2, [r7, #4]
 8002374:	461a      	mov	r2, r3
 8002376:	460b      	mov	r3, r1
 8002378:	72fb      	strb	r3, [r7, #11]
 800237a:	4613      	mov	r3, r2
 800237c:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Read(handle, LSM6DSL_I2C_ADD_L, reg,
 800237e:	7afb      	ldrb	r3, [r7, #11]
 8002380:	b29a      	uxth	r2, r3
 8002382:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002386:	9302      	str	r3, [sp, #8]
 8002388:	893b      	ldrh	r3, [r7, #8]
 800238a:	9301      	str	r3, [sp, #4]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	2301      	movs	r3, #1
 8002392:	21d5      	movs	r1, #213	; 0xd5
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f004 fd63 	bl	8006e60 <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);

  return 0;
 800239a:	2300      	movs	r3, #0
}
 800239c:	4618      	mov	r0, r3
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <lps22hh_write>:
 *
 */
static int32_t lps22hh_write(void *handle, uint8_t reg,
                              uint8_t *bufp,
                              uint16_t len)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b088      	sub	sp, #32
 80023a8:	af04      	add	r7, sp, #16
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	607a      	str	r2, [r7, #4]
 80023ae:	461a      	mov	r2, r3
 80023b0:	460b      	mov	r3, r1
 80023b2:	72fb      	strb	r3, [r7, #11]
 80023b4:	4613      	mov	r3, r2
 80023b6:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Write(handle, LPS22HH_I2C_ADD_L, reg,
 80023b8:	7afb      	ldrb	r3, [r7, #11]
 80023ba:	b29a      	uxth	r2, r3
 80023bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023c0:	9302      	str	r3, [sp, #8]
 80023c2:	893b      	ldrh	r3, [r7, #8]
 80023c4:	9301      	str	r3, [sp, #4]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	9300      	str	r3, [sp, #0]
 80023ca:	2301      	movs	r3, #1
 80023cc:	21b9      	movs	r1, #185	; 0xb9
 80023ce:	68f8      	ldr	r0, [r7, #12]
 80023d0:	f004 fc4c 	bl	8006c6c <HAL_I2C_Mem_Write>
                    I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
  return 0;
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3710      	adds	r7, #16
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}

080023de <lps22hh_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t lps22hh_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 80023de:	b580      	push	{r7, lr}
 80023e0:	b088      	sub	sp, #32
 80023e2:	af04      	add	r7, sp, #16
 80023e4:	60f8      	str	r0, [r7, #12]
 80023e6:	607a      	str	r2, [r7, #4]
 80023e8:	461a      	mov	r2, r3
 80023ea:	460b      	mov	r3, r1
 80023ec:	72fb      	strb	r3, [r7, #11]
 80023ee:	4613      	mov	r3, r2
 80023f0:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LPS22HH_I2C_ADD_L, reg,
 80023f2:	7afb      	ldrb	r3, [r7, #11]
 80023f4:	b29a      	uxth	r2, r3
 80023f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023fa:	9302      	str	r3, [sp, #8]
 80023fc:	893b      	ldrh	r3, [r7, #8]
 80023fe:	9301      	str	r3, [sp, #4]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	9300      	str	r3, [sp, #0]
 8002404:	2301      	movs	r3, #1
 8002406:	21b9      	movs	r1, #185	; 0xb9
 8002408:	68f8      	ldr	r0, [r7, #12]
 800240a:	f004 fd29 	bl	8006e60 <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);

  return 0;
 800240e:	2300      	movs	r3, #0
}
 8002410:	4618      	mov	r0, r3
 8002412:	3710      	adds	r7, #16
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <platform_delay>:
 *
 * @param  ms        delay in ms
 *
 */
static void platform_delay(uint32_t ms)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f003 f80b 	bl	800543c <HAL_Delay>
}
 8002426:	bf00      	nop
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <lps22hh_read_reg>:
  *
  */
int32_t lps22hh_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 800242e:	b590      	push	{r4, r7, lr}
 8002430:	b087      	sub	sp, #28
 8002432:	af00      	add	r7, sp, #0
 8002434:	60f8      	str	r0, [r7, #12]
 8002436:	607a      	str	r2, [r7, #4]
 8002438:	461a      	mov	r2, r3
 800243a:	460b      	mov	r3, r1
 800243c:	72fb      	strb	r3, [r7, #11]
 800243e:	4613      	mov	r3, r2
 8002440:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	685c      	ldr	r4, [r3, #4]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	6898      	ldr	r0, [r3, #8]
 800244a:	893b      	ldrh	r3, [r7, #8]
 800244c:	7af9      	ldrb	r1, [r7, #11]
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	47a0      	blx	r4
 8002452:	6178      	str	r0, [r7, #20]

  return ret;
 8002454:	697b      	ldr	r3, [r7, #20]
}
 8002456:	4618      	mov	r0, r3
 8002458:	371c      	adds	r7, #28
 800245a:	46bd      	mov	sp, r7
 800245c:	bd90      	pop	{r4, r7, pc}

0800245e <lps22hh_write_reg>:
  *
  */
int32_t lps22hh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 800245e:	b590      	push	{r4, r7, lr}
 8002460:	b087      	sub	sp, #28
 8002462:	af00      	add	r7, sp, #0
 8002464:	60f8      	str	r0, [r7, #12]
 8002466:	607a      	str	r2, [r7, #4]
 8002468:	461a      	mov	r2, r3
 800246a:	460b      	mov	r3, r1
 800246c:	72fb      	strb	r3, [r7, #11]
 800246e:	4613      	mov	r3, r2
 8002470:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681c      	ldr	r4, [r3, #0]
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	6898      	ldr	r0, [r3, #8]
 800247a:	893b      	ldrh	r3, [r7, #8]
 800247c:	7af9      	ldrb	r1, [r7, #11]
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	47a0      	blx	r4
 8002482:	6178      	str	r0, [r7, #20]

  return ret;
 8002484:	697b      	ldr	r3, [r7, #20]
}
 8002486:	4618      	mov	r0, r3
 8002488:	371c      	adds	r7, #28
 800248a:	46bd      	mov	sp, r7
 800248c:	bd90      	pop	{r4, r7, pc}
	...

08002490 <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	ee07 3a90 	vmov	s15, r3
 800249e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024a2:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80024bc <lps22hh_from_lsb_to_hpa+0x2c>
 80024a6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80024aa:	eef0 7a66 	vmov.f32	s15, s13
}
 80024ae:	eeb0 0a67 	vmov.f32	s0, s15
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr
 80024bc:	49800000 	.word	0x49800000

080024c0 <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	460b      	mov	r3, r1
 80024ca:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 80024cc:	f107 0208 	add.w	r2, r7, #8
 80024d0:	2301      	movs	r3, #1
 80024d2:	2110      	movs	r1, #16
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f7ff ffaa 	bl	800242e <lps22hh_read_reg>
 80024da:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d10f      	bne.n	8002502 <lps22hh_block_data_update_set+0x42>
  {
    reg.bdu = val;
 80024e2:	78fb      	ldrb	r3, [r7, #3]
 80024e4:	f003 0301 	and.w	r3, r3, #1
 80024e8:	b2da      	uxtb	r2, r3
 80024ea:	7a3b      	ldrb	r3, [r7, #8]
 80024ec:	f362 0341 	bfi	r3, r2, #1, #1
 80024f0:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 80024f2:	f107 0208 	add.w	r2, r7, #8
 80024f6:	2301      	movs	r3, #1
 80024f8:	2110      	movs	r1, #16
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f7ff ffaf 	bl	800245e <lps22hh_write_reg>
 8002500:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002502:	68fb      	ldr	r3, [r7, #12]
}
 8002504:	4618      	mov	r0, r3
 8002506:	3710      	adds	r7, #16
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b086      	sub	sp, #24
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	460b      	mov	r3, r1
 8002516:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8002518:	f107 0210 	add.w	r2, r7, #16
 800251c:	2301      	movs	r3, #1
 800251e:	2110      	movs	r1, #16
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f7ff ff84 	bl	800242e <lps22hh_read_reg>
 8002526:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d107      	bne.n	800253e <lps22hh_data_rate_set+0x32>
  {
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 800252e:	f107 020c 	add.w	r2, r7, #12
 8002532:	2301      	movs	r3, #1
 8002534:	2111      	movs	r1, #17
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f7ff ff79 	bl	800242e <lps22hh_read_reg>
 800253c:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d10f      	bne.n	8002564 <lps22hh_data_rate_set+0x58>
  {
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 8002544:	78fb      	ldrb	r3, [r7, #3]
 8002546:	f003 0307 	and.w	r3, r3, #7
 800254a:	b2da      	uxtb	r2, r3
 800254c:	7c3b      	ldrb	r3, [r7, #16]
 800254e:	f362 1306 	bfi	r3, r2, #4, #3
 8002552:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8002554:	f107 0210 	add.w	r2, r7, #16
 8002558:	2301      	movs	r3, #1
 800255a:	2110      	movs	r1, #16
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f7ff ff7e 	bl	800245e <lps22hh_write_reg>
 8002562:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d119      	bne.n	800259e <lps22hh_data_rate_set+0x92>
  {
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 800256a:	78fb      	ldrb	r3, [r7, #3]
 800256c:	091b      	lsrs	r3, r3, #4
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	b2da      	uxtb	r2, r3
 8002574:	7b3b      	ldrb	r3, [r7, #12]
 8002576:	f362 0341 	bfi	r3, r2, #1, #1
 800257a:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 800257c:	78fb      	ldrb	r3, [r7, #3]
 800257e:	08db      	lsrs	r3, r3, #3
 8002580:	f003 0301 	and.w	r3, r3, #1
 8002584:	b2da      	uxtb	r2, r3
 8002586:	7b3b      	ldrb	r3, [r7, #12]
 8002588:	f362 0300 	bfi	r3, r2, #0, #1
 800258c:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 800258e:	f107 020c 	add.w	r2, r7, #12
 8002592:	2301      	movs	r3, #1
 8002594:	2111      	movs	r1, #17
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f7ff ff61 	bl	800245e <lps22hh_write_reg>
 800259c:	6178      	str	r0, [r7, #20]
  }

  return ret;
 800259e:	697b      	ldr	r3, [r7, #20]
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3718      	adds	r7, #24
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 80025b2:	f107 0208 	add.w	r2, r7, #8
 80025b6:	2303      	movs	r3, #3
 80025b8:	2128      	movs	r1, #40	; 0x28
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f7ff ff37 	bl	800242e <lps22hh_read_reg>
 80025c0:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 80025c2:	7abb      	ldrb	r3, [r7, #10]
 80025c4:	461a      	mov	r2, r3
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	021b      	lsls	r3, r3, #8
 80025d0:	7a7a      	ldrb	r2, [r7, #9]
 80025d2:	441a      	add	r2, r3
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	021b      	lsls	r3, r3, #8
 80025de:	7a3a      	ldrb	r2, [r7, #8]
 80025e0:	441a      	add	r2, r3
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	021a      	lsls	r2, r3, #8
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	601a      	str	r2, [r3, #0]

  return ret;
 80025f0:	68fb      	ldr	r3, [r7, #12]
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b084      	sub	sp, #16
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
 8002602:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 8002604:	2301      	movs	r3, #1
 8002606:	683a      	ldr	r2, [r7, #0]
 8002608:	210f      	movs	r1, #15
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7ff ff0f 	bl	800242e <lps22hh_read_reg>
 8002610:	60f8      	str	r0, [r7, #12]

  return ret;
 8002612:	68fb      	ldr	r3, [r7, #12]
}
 8002614:	4618      	mov	r0, r3
 8002616:	3710      	adds	r7, #16
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}

0800261c <lps22hh_reset_set>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	460b      	mov	r3, r1
 8002626:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8002628:	f107 0208 	add.w	r2, r7, #8
 800262c:	2301      	movs	r3, #1
 800262e:	2111      	movs	r1, #17
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f7ff fefc 	bl	800242e <lps22hh_read_reg>
 8002636:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d10f      	bne.n	800265e <lps22hh_reset_set+0x42>
  {
    reg.swreset = val;
 800263e:	78fb      	ldrb	r3, [r7, #3]
 8002640:	f003 0301 	and.w	r3, r3, #1
 8002644:	b2da      	uxtb	r2, r3
 8002646:	7a3b      	ldrb	r3, [r7, #8]
 8002648:	f362 0382 	bfi	r3, r2, #2, #1
 800264c:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 800264e:	f107 0208 	add.w	r2, r7, #8
 8002652:	2301      	movs	r3, #1
 8002654:	2111      	movs	r1, #17
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f7ff ff01 	bl	800245e <lps22hh_write_reg>
 800265c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800265e:	68fb      	ldr	r3, [r7, #12]
}
 8002660:	4618      	mov	r0, r3
 8002662:	3710      	adds	r7, #16
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <lps22hh_reset_get>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8002672:	f107 0208 	add.w	r2, r7, #8
 8002676:	2301      	movs	r3, #1
 8002678:	2111      	movs	r1, #17
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f7ff fed7 	bl	800242e <lps22hh_read_reg>
 8002680:	60f8      	str	r0, [r7, #12]
  *val = reg.swreset;
 8002682:	7a3b      	ldrb	r3, [r7, #8]
 8002684:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002688:	b2db      	uxtb	r3, r3
 800268a:	461a      	mov	r2, r3
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	701a      	strb	r2, [r3, #0]

  return ret;
 8002690:	68fb      	ldr	r3, [r7, #12]
}
 8002692:	4618      	mov	r0, r3
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <lsm6dsl_read_reg>:
  *
  */
int32_t lsm6dsl_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 800269a:	b590      	push	{r4, r7, lr}
 800269c:	b087      	sub	sp, #28
 800269e:	af00      	add	r7, sp, #0
 80026a0:	60f8      	str	r0, [r7, #12]
 80026a2:	607a      	str	r2, [r7, #4]
 80026a4:	461a      	mov	r2, r3
 80026a6:	460b      	mov	r3, r1
 80026a8:	72fb      	strb	r3, [r7, #11]
 80026aa:	4613      	mov	r3, r2
 80026ac:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	685c      	ldr	r4, [r3, #4]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6898      	ldr	r0, [r3, #8]
 80026b6:	893b      	ldrh	r3, [r7, #8]
 80026b8:	7af9      	ldrb	r1, [r7, #11]
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	47a0      	blx	r4
 80026be:	6178      	str	r0, [r7, #20]

  return ret;
 80026c0:	697b      	ldr	r3, [r7, #20]
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	371c      	adds	r7, #28
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd90      	pop	{r4, r7, pc}

080026ca <lsm6dsl_write_reg>:
  *
  */
int32_t lsm6dsl_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 80026ca:	b590      	push	{r4, r7, lr}
 80026cc:	b087      	sub	sp, #28
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	60f8      	str	r0, [r7, #12]
 80026d2:	607a      	str	r2, [r7, #4]
 80026d4:	461a      	mov	r2, r3
 80026d6:	460b      	mov	r3, r1
 80026d8:	72fb      	strb	r3, [r7, #11]
 80026da:	4613      	mov	r3, r2
 80026dc:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681c      	ldr	r4, [r3, #0]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	6898      	ldr	r0, [r3, #8]
 80026e6:	893b      	ldrh	r3, [r7, #8]
 80026e8:	7af9      	ldrb	r1, [r7, #11]
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	47a0      	blx	r4
 80026ee:	6178      	str	r0, [r7, #20]

  return ret;
 80026f0:	697b      	ldr	r3, [r7, #20]
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	371c      	adds	r7, #28
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd90      	pop	{r4, r7, pc}
	...

080026fc <lsm6dsl_from_fs8g_to_mg>:
{
  return ((float_t)lsb * 0.122f);
}

float_t lsm6dsl_from_fs8g_to_mg(int16_t lsb)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
 8002702:	4603      	mov	r3, r0
 8002704:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.244f);
 8002706:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800270a:	ee07 3a90 	vmov	s15, r3
 800270e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002712:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8002728 <lsm6dsl_from_fs8g_to_mg+0x2c>
 8002716:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800271a:	eeb0 0a67 	vmov.f32	s0, s15
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr
 8002728:	3e79db23 	.word	0x3e79db23

0800272c <lsm6dsl_from_fs2000dps_to_mdps>:
{
  return ((float_t)lsb * 35.0f);
}

float_t lsm6dsl_from_fs2000dps_to_mdps(int16_t lsb)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 70.0f);
 8002736:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800273a:	ee07 3a90 	vmov	s15, r3
 800273e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002742:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8002758 <lsm6dsl_from_fs2000dps_to_mdps+0x2c>
 8002746:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800274a:	eeb0 0a67 	vmov.f32	s0, s15
 800274e:	370c      	adds	r7, #12
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr
 8002758:	428c0000 	.word	0x428c0000

0800275c <lsm6dsl_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t val)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	460b      	mov	r3, r1
 8002766:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8002768:	f107 0208 	add.w	r2, r7, #8
 800276c:	2301      	movs	r3, #1
 800276e:	2110      	movs	r1, #16
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f7ff ff92 	bl	800269a <lsm6dsl_read_reg>
 8002776:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d10f      	bne.n	800279e <lsm6dsl_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t) val;
 800277e:	78fb      	ldrb	r3, [r7, #3]
 8002780:	f003 0303 	and.w	r3, r3, #3
 8002784:	b2da      	uxtb	r2, r3
 8002786:	7a3b      	ldrb	r3, [r7, #8]
 8002788:	f362 0383 	bfi	r3, r2, #2, #2
 800278c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 800278e:	f107 0208 	add.w	r2, r7, #8
 8002792:	2301      	movs	r3, #1
 8002794:	2110      	movs	r1, #16
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f7ff ff97 	bl	80026ca <lsm6dsl_write_reg>
 800279c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800279e:	68fb      	ldr	r3, [r7, #12]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3710      	adds	r7, #16
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <lsm6dsl_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_xl_t val)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	460b      	mov	r3, r1
 80027b2:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80027b4:	f107 0208 	add.w	r2, r7, #8
 80027b8:	2301      	movs	r3, #1
 80027ba:	2110      	movs	r1, #16
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f7ff ff6c 	bl	800269a <lsm6dsl_read_reg>
 80027c2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d10f      	bne.n	80027ea <lsm6dsl_xl_data_rate_set+0x42>
  {
    ctrl1_xl.odr_xl = (uint8_t) val;
 80027ca:	78fb      	ldrb	r3, [r7, #3]
 80027cc:	f003 030f 	and.w	r3, r3, #15
 80027d0:	b2da      	uxtb	r2, r3
 80027d2:	7a3b      	ldrb	r3, [r7, #8]
 80027d4:	f362 1307 	bfi	r3, r2, #4, #4
 80027d8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80027da:	f107 0208 	add.w	r2, r7, #8
 80027de:	2301      	movs	r3, #1
 80027e0:	2110      	movs	r1, #16
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f7ff ff71 	bl	80026ca <lsm6dsl_write_reg>
 80027e8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80027ea:	68fb      	ldr	r3, [r7, #12]
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3710      	adds	r7, #16
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <lsm6dsl_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_g_t val)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	460b      	mov	r3, r1
 80027fe:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8002800:	f107 0208 	add.w	r2, r7, #8
 8002804:	2301      	movs	r3, #1
 8002806:	2111      	movs	r1, #17
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f7ff ff46 	bl	800269a <lsm6dsl_read_reg>
 800280e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d10f      	bne.n	8002836 <lsm6dsl_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t) val;
 8002816:	78fb      	ldrb	r3, [r7, #3]
 8002818:	f003 0307 	and.w	r3, r3, #7
 800281c:	b2da      	uxtb	r2, r3
 800281e:	7a3b      	ldrb	r3, [r7, #8]
 8002820:	f362 0343 	bfi	r3, r2, #1, #3
 8002824:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8002826:	f107 0208 	add.w	r2, r7, #8
 800282a:	2301      	movs	r3, #1
 800282c:	2111      	movs	r1, #17
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f7ff ff4b 	bl	80026ca <lsm6dsl_write_reg>
 8002834:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002836:	68fb      	ldr	r3, [r7, #12]
}
 8002838:	4618      	mov	r0, r3
 800283a:	3710      	adds	r7, #16
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <lsm6dsl_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_g_t val)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	460b      	mov	r3, r1
 800284a:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800284c:	f107 0208 	add.w	r2, r7, #8
 8002850:	2301      	movs	r3, #1
 8002852:	2111      	movs	r1, #17
 8002854:	6878      	ldr	r0, [r7, #4]
 8002856:	f7ff ff20 	bl	800269a <lsm6dsl_read_reg>
 800285a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d10f      	bne.n	8002882 <lsm6dsl_gy_data_rate_set+0x42>
  {
    ctrl2_g.odr_g = (uint8_t) val;
 8002862:	78fb      	ldrb	r3, [r7, #3]
 8002864:	f003 030f 	and.w	r3, r3, #15
 8002868:	b2da      	uxtb	r2, r3
 800286a:	7a3b      	ldrb	r3, [r7, #8]
 800286c:	f362 1307 	bfi	r3, r2, #4, #4
 8002870:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8002872:	f107 0208 	add.w	r2, r7, #8
 8002876:	2301      	movs	r3, #1
 8002878:	2111      	movs	r1, #17
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f7ff ff25 	bl	80026ca <lsm6dsl_write_reg>
 8002880:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002882:	68fb      	ldr	r3, [r7, #12]
}
 8002884:	4618      	mov	r0, r3
 8002886:	3710      	adds	r7, #16
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}

0800288c <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	460b      	mov	r3, r1
 8002896:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002898:	f107 0208 	add.w	r2, r7, #8
 800289c:	2301      	movs	r3, #1
 800289e:	2112      	movs	r1, #18
 80028a0:	6878      	ldr	r0, [r7, #4]
 80028a2:	f7ff fefa 	bl	800269a <lsm6dsl_read_reg>
 80028a6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d10f      	bne.n	80028ce <lsm6dsl_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = val;
 80028ae:	78fb      	ldrb	r3, [r7, #3]
 80028b0:	f003 0301 	and.w	r3, r3, #1
 80028b4:	b2da      	uxtb	r2, r3
 80028b6:	7a3b      	ldrb	r3, [r7, #8]
 80028b8:	f362 1386 	bfi	r3, r2, #6, #1
 80028bc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80028be:	f107 0208 	add.w	r2, r7, #8
 80028c2:	2301      	movs	r3, #1
 80028c4:	2112      	movs	r1, #18
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f7ff feff 	bl	80026ca <lsm6dsl_write_reg>
 80028cc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80028ce:	68fb      	ldr	r3, [r7, #12]
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3710      	adds	r7, #16
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <lsm6dsl_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  lsm6dsl_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_STATUS_REG,
 80028e2:	f107 0208 	add.w	r2, r7, #8
 80028e6:	2301      	movs	r3, #1
 80028e8:	211e      	movs	r1, #30
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f7ff fed5 	bl	800269a <lsm6dsl_read_reg>
 80028f0:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 80028f2:	7a3b      	ldrb	r3, [r7, #8]
 80028f4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	461a      	mov	r2, r3
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	701a      	strb	r2, [r3, #0]

  return ret;
 8002900:	68fb      	ldr	r3, [r7, #12]
}
 8002902:	4618      	mov	r0, r3
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <lsm6dsl_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b084      	sub	sp, #16
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
 8002912:	6039      	str	r1, [r7, #0]
  lsm6dsl_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_STATUS_REG,
 8002914:	f107 0208 	add.w	r2, r7, #8
 8002918:	2301      	movs	r3, #1
 800291a:	211e      	movs	r1, #30
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f7ff febc 	bl	800269a <lsm6dsl_read_reg>
 8002922:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 8002924:	7a3b      	ldrb	r3, [r7, #8]
 8002926:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800292a:	b2db      	uxtb	r3, r3
 800292c:	461a      	mov	r2, r3
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	701a      	strb	r2, [r3, #0]

  return ret;
 8002932:	68fb      	ldr	r3, [r7, #12]
}
 8002934:	4618      	mov	r0, r3
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <lsm6dsl_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b086      	sub	sp, #24
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_G, buff, 6);
 8002946:	f107 020c 	add.w	r2, r7, #12
 800294a:	2306      	movs	r3, #6
 800294c:	2122      	movs	r1, #34	; 0x22
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f7ff fea3 	bl	800269a <lsm6dsl_read_reg>
 8002954:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8002956:	7b7b      	ldrb	r3, [r7, #13]
 8002958:	b21a      	sxth	r2, r3
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002964:	b29b      	uxth	r3, r3
 8002966:	021b      	lsls	r3, r3, #8
 8002968:	b29a      	uxth	r2, r3
 800296a:	7b3b      	ldrb	r3, [r7, #12]
 800296c:	b29b      	uxth	r3, r3
 800296e:	4413      	add	r3, r2
 8002970:	b29b      	uxth	r3, r3
 8002972:	b21a      	sxth	r2, r3
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8002978:	7bfa      	ldrb	r2, [r7, #15]
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	3302      	adds	r3, #2
 800297e:	b212      	sxth	r2, r2
 8002980:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	3302      	adds	r3, #2
 8002986:	f9b3 3000 	ldrsh.w	r3, [r3]
 800298a:	b29b      	uxth	r3, r3
 800298c:	021b      	lsls	r3, r3, #8
 800298e:	b29a      	uxth	r2, r3
 8002990:	7bbb      	ldrb	r3, [r7, #14]
 8002992:	b29b      	uxth	r3, r3
 8002994:	4413      	add	r3, r2
 8002996:	b29a      	uxth	r2, r3
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	3302      	adds	r3, #2
 800299c:	b212      	sxth	r2, r2
 800299e:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80029a0:	7c7a      	ldrb	r2, [r7, #17]
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	3304      	adds	r3, #4
 80029a6:	b212      	sxth	r2, r2
 80029a8:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	3304      	adds	r3, #4
 80029ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	021b      	lsls	r3, r3, #8
 80029b6:	b29a      	uxth	r2, r3
 80029b8:	7c3b      	ldrb	r3, [r7, #16]
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	4413      	add	r3, r2
 80029be:	b29a      	uxth	r2, r3
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	3304      	adds	r3, #4
 80029c4:	b212      	sxth	r2, r2
 80029c6:	801a      	strh	r2, [r3, #0]

  return ret;
 80029c8:	697b      	ldr	r3, [r7, #20]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3718      	adds	r7, #24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b086      	sub	sp, #24
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
 80029da:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 80029dc:	f107 020c 	add.w	r2, r7, #12
 80029e0:	2306      	movs	r3, #6
 80029e2:	2128      	movs	r1, #40	; 0x28
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f7ff fe58 	bl	800269a <lsm6dsl_read_reg>
 80029ea:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80029ec:	7b7b      	ldrb	r3, [r7, #13]
 80029ee:	b21a      	sxth	r2, r3
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029fa:	b29b      	uxth	r3, r3
 80029fc:	021b      	lsls	r3, r3, #8
 80029fe:	b29a      	uxth	r2, r3
 8002a00:	7b3b      	ldrb	r3, [r7, #12]
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	4413      	add	r3, r2
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	b21a      	sxth	r2, r3
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8002a0e:	7bfa      	ldrb	r2, [r7, #15]
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	3302      	adds	r3, #2
 8002a14:	b212      	sxth	r2, r2
 8002a16:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	3302      	adds	r3, #2
 8002a1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	021b      	lsls	r3, r3, #8
 8002a24:	b29a      	uxth	r2, r3
 8002a26:	7bbb      	ldrb	r3, [r7, #14]
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	4413      	add	r3, r2
 8002a2c:	b29a      	uxth	r2, r3
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	3302      	adds	r3, #2
 8002a32:	b212      	sxth	r2, r2
 8002a34:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8002a36:	7c7a      	ldrb	r2, [r7, #17]
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	3304      	adds	r3, #4
 8002a3c:	b212      	sxth	r2, r2
 8002a3e:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	3304      	adds	r3, #4
 8002a44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	021b      	lsls	r3, r3, #8
 8002a4c:	b29a      	uxth	r2, r3
 8002a4e:	7c3b      	ldrb	r3, [r7, #16]
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	4413      	add	r3, r2
 8002a54:	b29a      	uxth	r2, r3
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	3304      	adds	r3, #4
 8002a5a:	b212      	sxth	r2, r2
 8002a5c:	801a      	strh	r2, [r3, #0]

  return ret;
 8002a5e:	697b      	ldr	r3, [r7, #20]
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3718      	adds	r7, #24
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}

08002a68 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 8002a72:	2301      	movs	r3, #1
 8002a74:	683a      	ldr	r2, [r7, #0]
 8002a76:	210f      	movs	r1, #15
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f7ff fe0e 	bl	800269a <lsm6dsl_read_reg>
 8002a7e:	60f8      	str	r0, [r7, #12]

  return ret;
 8002a80:	68fb      	ldr	r3, [r7, #12]
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3710      	adds	r7, #16
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <lsm6dsl_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b084      	sub	sp, #16
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
 8002a92:	460b      	mov	r3, r1
 8002a94:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002a96:	f107 0208 	add.w	r2, r7, #8
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	2112      	movs	r1, #18
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f7ff fdfb 	bl	800269a <lsm6dsl_read_reg>
 8002aa4:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d10f      	bne.n	8002acc <lsm6dsl_reset_set+0x42>
  {
    ctrl3_c.sw_reset = val;
 8002aac:	78fb      	ldrb	r3, [r7, #3]
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	b2da      	uxtb	r2, r3
 8002ab4:	7a3b      	ldrb	r3, [r7, #8]
 8002ab6:	f362 0300 	bfi	r3, r2, #0, #1
 8002aba:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002abc:	f107 0208 	add.w	r2, r7, #8
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	2112      	movs	r1, #18
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f7ff fe00 	bl	80026ca <lsm6dsl_write_reg>
 8002aca:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002acc:	68fb      	ldr	r3, [r7, #12]
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <lsm6dsl_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b084      	sub	sp, #16
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
 8002ade:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8002ae0:	f107 0208 	add.w	r2, r7, #8
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	2112      	movs	r1, #18
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f7ff fdd6 	bl	800269a <lsm6dsl_read_reg>
 8002aee:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 8002af0:	7a3b      	ldrb	r3, [r7, #8]
 8002af2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	461a      	mov	r2, r3
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	701a      	strb	r2, [r3, #0]

  return ret;
 8002afe:	68fb      	ldr	r3, [r7, #12]
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3710      	adds	r7, #16
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <lsm6dsl_xl_lp2_bandwidth_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_lp2_bandwidth_set(stmdev_ctx_t *ctx,
                                     lsm6dsl_input_composite_t val)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	460b      	mov	r3, r1
 8002b12:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl8_xl_t ctrl8_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL8_XL, (uint8_t *)&ctrl8_xl, 1);
 8002b14:	f107 0208 	add.w	r2, r7, #8
 8002b18:	2301      	movs	r3, #1
 8002b1a:	2117      	movs	r1, #23
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f7ff fdbc 	bl	800269a <lsm6dsl_read_reg>
 8002b22:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d120      	bne.n	8002b6c <lsm6dsl_xl_lp2_bandwidth_set+0x64>
  {
    ctrl8_xl.input_composite = ((uint8_t) val & 0x10U) >> 4;
 8002b2a:	78fb      	ldrb	r3, [r7, #3]
 8002b2c:	091b      	lsrs	r3, r3, #4
 8002b2e:	f003 0301 	and.w	r3, r3, #1
 8002b32:	b2da      	uxtb	r2, r3
 8002b34:	7a3b      	ldrb	r3, [r7, #8]
 8002b36:	f362 03c3 	bfi	r3, r2, #3, #1
 8002b3a:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hpcf_xl = (uint8_t) val & 0x03U;
 8002b3c:	78fb      	ldrb	r3, [r7, #3]
 8002b3e:	f003 0303 	and.w	r3, r3, #3
 8002b42:	b2da      	uxtb	r2, r3
 8002b44:	7a3b      	ldrb	r3, [r7, #8]
 8002b46:	f362 1346 	bfi	r3, r2, #5, #2
 8002b4a:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.lpf2_xl_en = 1;
 8002b4c:	7a3b      	ldrb	r3, [r7, #8]
 8002b4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b52:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hp_slope_xl_en = 0;
 8002b54:	7a3b      	ldrb	r3, [r7, #8]
 8002b56:	f36f 0382 	bfc	r3, #2, #1
 8002b5a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL8_XL, (uint8_t *)&ctrl8_xl, 1);
 8002b5c:	f107 0208 	add.w	r2, r7, #8
 8002b60:	2301      	movs	r3, #1
 8002b62:	2117      	movs	r1, #23
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f7ff fdb0 	bl	80026ca <lsm6dsl_write_reg>
 8002b6a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <lsm6dsl_gy_band_pass_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_band_pass_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_lpf1_sel_g_t val)
{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b086      	sub	sp, #24
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
 8002b7e:	460b      	mov	r3, r1
 8002b80:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl4_c_t ctrl4_c;
  lsm6dsl_ctrl6_c_t ctrl6_c;
  lsm6dsl_ctrl7_g_t ctrl7_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL7_G, (uint8_t *)&ctrl7_g, 1);
 8002b82:	f107 0208 	add.w	r2, r7, #8
 8002b86:	2301      	movs	r3, #1
 8002b88:	2116      	movs	r1, #22
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7ff fd85 	bl	800269a <lsm6dsl_read_reg>
 8002b90:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d157      	bne.n	8002c48 <lsm6dsl_gy_band_pass_set+0xd2>
  {
    ctrl7_g.hpm_g  = ((uint8_t)val & 0x30U) >> 4;
 8002b98:	78fb      	ldrb	r3, [r7, #3]
 8002b9a:	091b      	lsrs	r3, r3, #4
 8002b9c:	f003 0303 	and.w	r3, r3, #3
 8002ba0:	b2da      	uxtb	r2, r3
 8002ba2:	7a3b      	ldrb	r3, [r7, #8]
 8002ba4:	f362 1305 	bfi	r3, r2, #4, #2
 8002ba8:	723b      	strb	r3, [r7, #8]
    ctrl7_g.hp_en_g = ((uint8_t)val & 0x80U) >> 7;
 8002baa:	78fb      	ldrb	r3, [r7, #3]
 8002bac:	09db      	lsrs	r3, r3, #7
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	f003 0301 	and.w	r3, r3, #1
 8002bb4:	b2da      	uxtb	r2, r3
 8002bb6:	7a3b      	ldrb	r3, [r7, #8]
 8002bb8:	f362 1386 	bfi	r3, r2, #6, #1
 8002bbc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL7_G, (uint8_t *)&ctrl7_g, 1);
 8002bbe:	f107 0208 	add.w	r2, r7, #8
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	2116      	movs	r1, #22
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f7ff fd7f 	bl	80026ca <lsm6dsl_write_reg>
 8002bcc:	6178      	str	r0, [r7, #20]

    if (ret == 0)
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d139      	bne.n	8002c48 <lsm6dsl_gy_band_pass_set+0xd2>
    {
      ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL6_C, (uint8_t *)&ctrl6_c, 1);
 8002bd4:	f107 020c 	add.w	r2, r7, #12
 8002bd8:	2301      	movs	r3, #1
 8002bda:	2115      	movs	r1, #21
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f7ff fd5c 	bl	800269a <lsm6dsl_read_reg>
 8002be2:	6178      	str	r0, [r7, #20]

      if (ret == 0)
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d12e      	bne.n	8002c48 <lsm6dsl_gy_band_pass_set+0xd2>
      {
        ctrl6_c.ftype = (uint8_t)val & 0x03U;
 8002bea:	78fb      	ldrb	r3, [r7, #3]
 8002bec:	f003 0303 	and.w	r3, r3, #3
 8002bf0:	b2da      	uxtb	r2, r3
 8002bf2:	7b3b      	ldrb	r3, [r7, #12]
 8002bf4:	f362 0301 	bfi	r3, r2, #0, #2
 8002bf8:	733b      	strb	r3, [r7, #12]
        ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL6_C, (uint8_t *)&ctrl6_c, 1);
 8002bfa:	f107 020c 	add.w	r2, r7, #12
 8002bfe:	2301      	movs	r3, #1
 8002c00:	2115      	movs	r1, #21
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f7ff fd61 	bl	80026ca <lsm6dsl_write_reg>
 8002c08:	6178      	str	r0, [r7, #20]

        if (ret == 0)
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d11b      	bne.n	8002c48 <lsm6dsl_gy_band_pass_set+0xd2>
        {
          ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C,
 8002c10:	f107 0210 	add.w	r2, r7, #16
 8002c14:	2301      	movs	r3, #1
 8002c16:	2113      	movs	r1, #19
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f7ff fd3e 	bl	800269a <lsm6dsl_read_reg>
 8002c1e:	6178      	str	r0, [r7, #20]
                                 (uint8_t *)&ctrl4_c, 1);

          if (ret == 0)
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d110      	bne.n	8002c48 <lsm6dsl_gy_band_pass_set+0xd2>
          {
            ctrl4_c.lpf1_sel_g = ((uint8_t)val & 0x08U) >> 3;
 8002c26:	78fb      	ldrb	r3, [r7, #3]
 8002c28:	08db      	lsrs	r3, r3, #3
 8002c2a:	f003 0301 	and.w	r3, r3, #1
 8002c2e:	b2da      	uxtb	r2, r3
 8002c30:	7c3b      	ldrb	r3, [r7, #16]
 8002c32:	f362 0341 	bfi	r3, r2, #1, #1
 8002c36:	743b      	strb	r3, [r7, #16]
            ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL4_C,
 8002c38:	f107 0210 	add.w	r2, r7, #16
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	2113      	movs	r1, #19
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f7ff fd42 	bl	80026ca <lsm6dsl_write_reg>
 8002c46:	6178      	str	r0, [r7, #20]
        }
      }
    }
  }

  return ret;
 8002c48:	697b      	ldr	r3, [r7, #20]
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3718      	adds	r7, #24
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
	...

08002c54 <debug_tx_uart>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//#ifdef DEBUG_MODE
void debug_tx_uart(char *msg) {
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart8, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8002c5c:	6878      	ldr	r0, [r7, #4]
 8002c5e:	f7fd fad1 	bl	8000204 <strlen>
 8002c62:	4603      	mov	r3, r0
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	f04f 33ff 	mov.w	r3, #4294967295
 8002c6a:	6879      	ldr	r1, [r7, #4]
 8002c6c:	4803      	ldr	r0, [pc, #12]	; (8002c7c <debug_tx_uart+0x28>)
 8002c6e:	f007 fcaa 	bl	800a5c6 <HAL_UART_Transmit>
}
 8002c72:	bf00      	nop
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	20001718 	.word	0x20001718

08002c80 <radio_tx>:
//#endif

// radio transmission wrapper
#ifdef USING_XTEND
// reception using UART DMA
void radio_tx(uint8_t *msg_buffer, uint16_t size) {
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	460b      	mov	r3, r1
 8002c8a:	807b      	strh	r3, [r7, #2]
//	HAL_UART_Transmit(&huart3, msg_buffer, size, HAL_MAX_DELAY);
	HAL_UART_Transmit_DMA(&huart3, msg_buffer, size);
 8002c8c:	887b      	ldrh	r3, [r7, #2]
 8002c8e:	461a      	mov	r2, r3
 8002c90:	6879      	ldr	r1, [r7, #4]
 8002c92:	4805      	ldr	r0, [pc, #20]	; (8002ca8 <radio_tx+0x28>)
 8002c94:	f007 fd30 	bl	800a6f8 <HAL_UART_Transmit_DMA>

	#ifdef DEBUG_MODE
	debug_tx_uart(msg_buffer);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f7ff ffdb 	bl	8002c54 <debug_tx_uart>
	#endif
}
 8002c9e:	bf00      	nop
 8002ca0:	3708      	adds	r7, #8
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	20001678 	.word	0x20001678

08002cac <tone_freq>:
			HAL_Delay(duration);
	}
}

// buzz at particular frequency
void tone_freq(uint32_t duration, uint32_t repeats, uint32_t freq) {
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b086      	sub	sp, #24
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
	// TIM2 base frequency is 90 MHz, PSC = 90-1
	// can calculate required ARR value
	TIM2->ARR = 1000000 / freq;
 8002cb8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002cbc:	4916      	ldr	r1, [pc, #88]	; (8002d18 <tone_freq+0x6c>)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cc4:	62d3      	str	r3, [r2, #44]	; 0x2c
	TIM2->EGR |= TIM_EGR_UG;
 8002cc6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002cca:	695b      	ldr	r3, [r3, #20]
 8002ccc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002cd0:	f043 0301 	orr.w	r3, r3, #1
 8002cd4:	6153      	str	r3, [r2, #20]

	for (uint32_t i = 0; i < repeats; i++) {
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	617b      	str	r3, [r7, #20]
 8002cda:	e013      	b.n	8002d04 <tone_freq+0x58>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002cdc:	2108      	movs	r1, #8
 8002cde:	480f      	ldr	r0, [pc, #60]	; (8002d1c <tone_freq+0x70>)
 8002ce0:	f006 fd34 	bl	800974c <HAL_TIM_PWM_Start>
		HAL_Delay(duration);
 8002ce4:	68f8      	ldr	r0, [r7, #12]
 8002ce6:	f002 fba9 	bl	800543c <HAL_Delay>
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8002cea:	2108      	movs	r1, #8
 8002cec:	480b      	ldr	r0, [pc, #44]	; (8002d1c <tone_freq+0x70>)
 8002cee:	f006 fd6b 	bl	80097c8 <HAL_TIM_PWM_Stop>
		if (repeats > 1)
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d902      	bls.n	8002cfe <tone_freq+0x52>
			HAL_Delay(duration);
 8002cf8:	68f8      	ldr	r0, [r7, #12]
 8002cfa:	f002 fb9f 	bl	800543c <HAL_Delay>
	for (uint32_t i = 0; i < repeats; i++) {
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	3301      	adds	r3, #1
 8002d02:	617b      	str	r3, [r7, #20]
 8002d04:	697a      	ldr	r2, [r7, #20]
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d3e7      	bcc.n	8002cdc <tone_freq+0x30>
	}
}
 8002d0c:	bf00      	nop
 8002d0e:	bf00      	nop
 8002d10:	3718      	adds	r7, #24
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	000f4240 	.word	0x000f4240
 8002d1c:	20001578 	.word	0x20001578

08002d20 <buzz_failure>:

void buzz_success(void) { tone_freq(BUZZ_SUCCESS_DURATION, BUZZ_SUCCESS_REPEATS, BUZZ_SUCCESS_FREQ); };
void buzz_failure(void) { tone_freq(BUZZ_FAILURE_DURATION, BUZZ_FAILURE_REPEATS, BUZZ_FAILURE_FREQ); };
 8002d20:	b580      	push	{r7, lr}
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	22dc      	movs	r2, #220	; 0xdc
 8002d26:	2101      	movs	r1, #1
 8002d28:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002d2c:	f7ff ffbe 	bl	8002cac <tone_freq>
 8002d30:	bf00      	nop
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d34:	b590      	push	{r4, r7, lr}
 8002d36:	b0a1      	sub	sp, #132	; 0x84
 8002d38:	af00      	add	r7, sp, #0
	// 0: lsm6dsl/r
	// 1: lps22hh
	// 2: FLASH
	// 3: SD card

	uint8_t startup_errors[4] = {0};
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	677b      	str	r3, [r7, #116]	; 0x74

	// just for debugging adc resolution with averaging
	for (uint8_t i = 0; i < PROP_TANK_PRESSURE_ADC_BUF_LEN; i++) {
 8002d3e:	2300      	movs	r3, #0
 8002d40:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002d44:	e00b      	b.n	8002d5e <main+0x2a>
		tank_pressure_buf[i] = 1940;
 8002d46:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002d4a:	4a84      	ldr	r2, [pc, #528]	; (8002f5c <main+0x228>)
 8002d4c:	f240 7194 	movw	r1, #1940	; 0x794
 8002d50:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (uint8_t i = 0; i < PROP_TANK_PRESSURE_ADC_BUF_LEN; i++) {
 8002d54:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002d58:	3301      	adds	r3, #1
 8002d5a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002d5e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002d62:	2b31      	cmp	r3, #49	; 0x31
 8002d64:	d9ef      	bls.n	8002d46 <main+0x12>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d66:	f002 faf7 	bl	8005358 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d6a:	f000 fa07 	bl	800317c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d6e:	f7fe fbd9 	bl	8001524 <MX_GPIO_Init>
  MX_DMA_Init();
 8002d72:	f7fe fa91 	bl	8001298 <MX_DMA_Init>
  MX_ADC1_Init();
 8002d76:	f7fe f9c5 	bl	8001104 <MX_ADC1_Init>
  MX_I2C2_Init();
 8002d7a:	f7ff f839 	bl	8001df0 <MX_I2C2_Init>
  MX_I2C3_Init();
 8002d7e:	f7ff f877 	bl	8001e70 <MX_I2C3_Init>
  MX_SPI2_Init();
 8002d82:	f001 fbbd 	bl	8004500 <MX_SPI2_Init>
  MX_SPI4_Init();
 8002d86:	f001 fbf1 	bl	800456c <MX_SPI4_Init>
  MX_SPI5_Init();
 8002d8a:	f001 fc25 	bl	80045d8 <MX_SPI5_Init>
  MX_TIM2_Init();
 8002d8e:	f001 fe9f 	bl	8004ad0 <MX_TIM2_Init>
  MX_UART8_Init();
 8002d92:	f002 f8a7 	bl	8004ee4 <MX_UART8_Init>
  MX_USART3_UART_Init();
 8002d96:	f002 f8cf 	bl	8004f38 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8002d9a:	f002 f8f7 	bl	8004f8c <MX_USART6_UART_Init>
  MX_FATFS_Init();
 8002d9e:	f008 fc95 	bl	800b6cc <MX_FATFS_Init>
  MX_RTC_Init();
 8002da2:	f001 f8fd 	bl	8003fa0 <MX_RTC_Init>
  MX_TIM4_Init();
 8002da6:	f001 ff57 	bl	8004c58 <MX_TIM4_Init>
  MX_TIM3_Init();
 8002daa:	f001 ff07 	bl	8004bbc <MX_TIM3_Init>
  MX_TIM8_Init();
 8002dae:	f001 ffa1 	bl	8004cf4 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  // *** IMPORTANT: DMA Init function must be called before peripheral init! *** //

  // FLASH set CS, WP and IO3 pins high
  HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, SET);
 8002db2:	2201      	movs	r2, #1
 8002db4:	2140      	movs	r1, #64	; 0x40
 8002db6:	486a      	ldr	r0, [pc, #424]	; (8002f60 <main+0x22c>)
 8002db8:	f003 fdc8 	bl	800694c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(FLASH_WP_GPIO_Port, FLASH_WP_Pin, SET);
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	2120      	movs	r1, #32
 8002dc0:	4867      	ldr	r0, [pc, #412]	; (8002f60 <main+0x22c>)
 8002dc2:	f003 fdc3 	bl	800694c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(FLASH_IO3_GPIO_Port, FLASH_IO3_Pin, SET);
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	2110      	movs	r1, #16
 8002dca:	4865      	ldr	r0, [pc, #404]	; (8002f60 <main+0x22c>)
 8002dcc:	f003 fdbe 	bl	800694c <HAL_GPIO_WritePin>

  // set other SPI CS pins high
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, SET);
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002dd6:	4863      	ldr	r0, [pc, #396]	; (8002f64 <main+0x230>)
 8002dd8:	f003 fdb8 	bl	800694c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TH_CS_GPIO_Port, TH_CS_Pin, SET);
 8002ddc:	2201      	movs	r2, #1
 8002dde:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002de2:	4861      	ldr	r0, [pc, #388]	; (8002f68 <main+0x234>)
 8002de4:	f003 fdb2 	bl	800694c <HAL_GPIO_WritePin>

  // reset LEDs
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, RESET);
 8002de8:	2200      	movs	r2, #0
 8002dea:	2102      	movs	r1, #2
 8002dec:	485f      	ldr	r0, [pc, #380]	; (8002f6c <main+0x238>)
 8002dee:	f003 fdad 	bl	800694c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 8002df2:	2200      	movs	r2, #0
 8002df4:	2104      	movs	r1, #4
 8002df6:	485d      	ldr	r0, [pc, #372]	; (8002f6c <main+0x238>)
 8002df8:	f003 fda8 	bl	800694c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, RESET);
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	2108      	movs	r1, #8
 8002e00:	485a      	ldr	r0, [pc, #360]	; (8002f6c <main+0x238>)
 8002e02:	f003 fda3 	bl	800694c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LEDF_GPIO_Port, LEDF_Pin, RESET);
 8002e06:	2200      	movs	r2, #0
 8002e08:	2108      	movs	r1, #8
 8002e0a:	4859      	ldr	r0, [pc, #356]	; (8002f70 <main+0x23c>)
 8002e0c:	f003 fd9e 	bl	800694c <HAL_GPIO_WritePin>

  // reset recovery pyro pins
  HAL_GPIO_WritePin(Rcov_Arm_GPIO_Port, Rcov_Arm_Pin, RESET);
 8002e10:	2200      	movs	r2, #0
 8002e12:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002e16:	4857      	ldr	r0, [pc, #348]	; (8002f74 <main+0x240>)
 8002e18:	f003 fd98 	bl	800694c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Rcov_Gate_Drogue_GPIO_Port, Rcov_Gate_Drogue_Pin, RESET);
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e22:	4854      	ldr	r0, [pc, #336]	; (8002f74 <main+0x240>)
 8002e24:	f003 fd92 	bl	800694c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Rcov_Gate_Main_GPIO_Port, Rcov_Gate_Main_Pin, RESET);
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002e2e:	4851      	ldr	r0, [pc, #324]	; (8002f74 <main+0x240>)
 8002e30:	f003 fd8c 	bl	800694c <HAL_GPIO_WritePin>

  // reset prop pyro pins
  HAL_GPIO_WritePin(Prop_Pyro_Arming_GPIO_Port, Prop_Pyro_Arming_Pin, RESET);
 8002e34:	2200      	movs	r2, #0
 8002e36:	2102      	movs	r1, #2
 8002e38:	484e      	ldr	r0, [pc, #312]	; (8002f74 <main+0x240>)
 8002e3a:	f003 fd87 	bl	800694c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Prop_Gate_1_GPIO_Port, Prop_Gate_1_Pin, RESET);
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e44:	4847      	ldr	r0, [pc, #284]	; (8002f64 <main+0x230>)
 8002e46:	f003 fd81 	bl	800694c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Prop_Gate_2_GPIO_Port, Prop_Gate_2_Pin, RESET);
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002e50:	4844      	ldr	r0, [pc, #272]	; (8002f64 <main+0x230>)
 8002e52:	f003 fd7b 	bl	800694c <HAL_GPIO_WritePin>

  // reset 12 V buck converter enable pin (disable converter)
  HAL_GPIO_WritePin(PM_12V_EN_GPIO_Port, PM_12V_EN_Pin, RESET);
 8002e56:	2200      	movs	r2, #0
 8002e58:	2104      	movs	r1, #4
 8002e5a:	4843      	ldr	r0, [pc, #268]	; (8002f68 <main+0x234>)
 8002e5c:	f003 fd76 	bl	800694c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Vent_Valve_EN_GPIO_Port, Vent_Valve_EN_Pin, RESET);
 8002e60:	2200      	movs	r2, #0
 8002e62:	2180      	movs	r1, #128	; 0x80
 8002e64:	4840      	ldr	r0, [pc, #256]	; (8002f68 <main+0x234>)
 8002e66:	f003 fd71 	bl	800694c <HAL_GPIO_WritePin>

  // reset payload EN signal
  HAL_GPIO_WritePin(Payload_EN_GPIO_Port, Payload_EN_Pin, RESET);
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e70:	483d      	ldr	r0, [pc, #244]	; (8002f68 <main+0x234>)
 8002e72:	f003 fd6b 	bl	800694c <HAL_GPIO_WritePin>

  // set power off for VR
  HAL_GPIO_WritePin(VR_CTRL_PWR_GPIO_Port, VR_CTRL_PWR_Pin, RESET);
 8002e76:	2200      	movs	r2, #0
 8002e78:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e7c:	483d      	ldr	r0, [pc, #244]	; (8002f74 <main+0x240>)
 8002e7e:	f003 fd65 	bl	800694c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(VR_CTRL_REC_GPIO_Port, VR_CTRL_REC_Pin, RESET);
 8002e82:	2200      	movs	r2, #0
 8002e84:	2180      	movs	r1, #128	; 0x80
 8002e86:	4836      	ldr	r0, [pc, #216]	; (8002f60 <main+0x22c>)
 8002e88:	f003 fd60 	bl	800694c <HAL_GPIO_WritePin>
  set_DIO1_pin(SX_DIO_GPIO_Port, SX_DIO_Pin);
  Tx_setup();
#endif

  // init i2c sensors and data storage
  dev_ctx_lsm = lsm6dsl_init();
 8002e8c:	4c3a      	ldr	r4, [pc, #232]	; (8002f78 <main+0x244>)
 8002e8e:	463b      	mov	r3, r7
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7ff f8cd 	bl	8002030 <lsm6dsl_init>
 8002e96:	463b      	mov	r3, r7
 8002e98:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002e9c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  dev_ctx_lps = lps22hh_init();
 8002ea0:	4c36      	ldr	r4, [pc, #216]	; (8002f7c <main+0x248>)
 8002ea2:	463b      	mov	r3, r7
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff f9c1 	bl	800222c <lps22hh_init>
 8002eaa:	463b      	mov	r3, r7
 8002eac:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002eb0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  // init FLASH
//  if (!W25qxx_Init()) Error_Handler();
//  buzz_success();

  // check if SD card is inserted
  if (HAL_GPIO_ReadPin(IN_SD_CARD_DETECT_GPIO_Port, IN_SD_CARD_DETECT_Pin) == GPIO_PIN_RESET) {
 8002eb4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002eb8:	482c      	ldr	r0, [pc, #176]	; (8002f6c <main+0x238>)
 8002eba:	f003 fd2f 	bl	800691c <HAL_GPIO_ReadPin>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d10f      	bne.n	8002ee4 <main+0x1b0>
	  // init sd card with dynamic filename
	  fres = sd_init_dynamic_filename("FC", sd_file_header, filename);
 8002ec4:	4a2e      	ldr	r2, [pc, #184]	; (8002f80 <main+0x24c>)
 8002ec6:	492f      	ldr	r1, [pc, #188]	; (8002f84 <main+0x250>)
 8002ec8:	482f      	ldr	r0, [pc, #188]	; (8002f88 <main+0x254>)
 8002eca:	f001 f8f1 	bl	80040b0 <sd_init_dynamic_filename>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	4b2e      	ldr	r3, [pc, #184]	; (8002f8c <main+0x258>)
 8002ed4:	701a      	strb	r2, [r3, #0]
	  if (fres != FR_OK) {
 8002ed6:	4b2d      	ldr	r3, [pc, #180]	; (8002f8c <main+0x258>)
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d004      	beq.n	8002ee8 <main+0x1b4>
			buzz_failure();
 8002ede:	f7ff ff1f 	bl	8002d20 <buzz_failure>
 8002ee2:	e001      	b.n	8002ee8 <main+0x1b4>
	  }
  }
  else {
	  buzz_failure();
 8002ee4:	f7ff ff1c 	bl	8002d20 <buzz_failure>
//  if (save_flash) {
//	  buzz_failure();
//  }

  // get ground altitude
  for (uint8_t i = 0; i < 100; i++) {
 8002ee8:	2300      	movs	r3, #0
 8002eea:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 8002eee:	e010      	b.n	8002f12 <main+0x1de>
	  alt_ground += getAltitude();
 8002ef0:	f000 fa9a 	bl	8003428 <getAltitude>
 8002ef4:	eeb0 7a40 	vmov.f32	s14, s0
 8002ef8:	4b25      	ldr	r3, [pc, #148]	; (8002f90 <main+0x25c>)
 8002efa:	edd3 7a00 	vldr	s15, [r3]
 8002efe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f02:	4b23      	ldr	r3, [pc, #140]	; (8002f90 <main+0x25c>)
 8002f04:	edc3 7a00 	vstr	s15, [r3]
  for (uint8_t i = 0; i < 100; i++) {
 8002f08:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 8002f12:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8002f16:	2b63      	cmp	r3, #99	; 0x63
 8002f18:	d9ea      	bls.n	8002ef0 <main+0x1bc>
  }
  alt_ground /= 100.0;
 8002f1a:	4b1d      	ldr	r3, [pc, #116]	; (8002f90 <main+0x25c>)
 8002f1c:	ed93 7a00 	vldr	s14, [r3]
 8002f20:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8002f94 <main+0x260>
 8002f24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f28:	4b19      	ldr	r3, [pc, #100]	; (8002f90 <main+0x25c>)
 8002f2a:	edc3 7a00 	vstr	s15, [r3]
  alt_current = alt_ground;
 8002f2e:	4b18      	ldr	r3, [pc, #96]	; (8002f90 <main+0x25c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a19      	ldr	r2, [pc, #100]	; (8002f98 <main+0x264>)
 8002f34:	6013      	str	r3, [r2, #0]

  // initial DMA requests:
//  HAL_UART_Receive_DMA(&huart6, gps_rx_buf, GPS_RX_DMA_BUF_LEN); // GPS
  memset(xtend_rx_buf, 0, 10);
 8002f36:	220a      	movs	r2, #10
 8002f38:	2100      	movs	r1, #0
 8002f3a:	4818      	ldr	r0, [pc, #96]	; (8002f9c <main+0x268>)
 8002f3c:	f00b feae 	bl	800ec9c <memset>
//  HAL_UART_Receive_DMA(&huart3, (uint8_t *)xtend_rx_buf, XTEND_RX_DMA_CMD_LEN); // XTend
//  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)tank_pressure_buf, PROP_TANK_PRESSURE_ADC_BUF_LEN); // ADC for propulsion
  HAL_TIM_Base_Start_IT(&htim8);	// drives ADC DMA
 8002f40:	4817      	ldr	r0, [pc, #92]	; (8002fa0 <main+0x26c>)
 8002f42:	f006 fba9 	bl	8009698 <HAL_TIM_Base_Start_IT>

  // initialize avionics and propulsion xtend buffers with *something* so DMA can happen without zero length error
  telemetry_format_avionics();
 8002f46:	f000 fdfb 	bl	8003b40 <telemetry_format_avionics>
  telemetry_format_propulsion();
 8002f4a:	f000 fe81 	bl	8003c50 <telemetry_format_propulsion>
  /* USER CODE BEGIN WHILE */

#ifndef TIMING_ITM
  while (1)
#else
  ITM_Port32(31) = 1;
 8002f4e:	4b15      	ldr	r3, [pc, #84]	; (8002fa4 <main+0x270>)
 8002f50:	2201      	movs	r2, #1
 8002f52:	601a      	str	r2, [r3, #0]
  for (uint32_t i = 2; i < 2+TIMING_ITM_LOOPS; i++)
 8002f54:	2302      	movs	r3, #2
 8002f56:	67bb      	str	r3, [r7, #120]	; 0x78
 8002f58:	e0ce      	b.n	80030f8 <main+0x3c4>
 8002f5a:	bf00      	nop
 8002f5c:	20000d6c 	.word	0x20000d6c
 8002f60:	40020c00 	.word	0x40020c00
 8002f64:	40021400 	.word	0x40021400
 8002f68:	40021000 	.word	0x40021000
 8002f6c:	40020800 	.word	0x40020800
 8002f70:	40020000 	.word	0x40020000
 8002f74:	40021800 	.word	0x40021800
 8002f78:	20000d50 	.word	0x20000d50
 8002f7c:	20000d5c 	.word	0x20000d5c
 8002f80:	20000384 	.word	0x20000384
 8002f84:	080150b0 	.word	0x080150b0
 8002f88:	08014e10 	.word	0x08014e10
 8002f8c:	20000d68 	.word	0x20000d68
 8002f90:	20000394 	.word	0x20000394
 8002f94:	42c80000 	.word	0x42c80000
 8002f98:	20000398 	.word	0x20000398
 8002f9c:	20000a48 	.word	0x20000a48
 8002fa0:	200014b8 	.word	0x200014b8
 8002fa4:	e000007c 	.word	0xe000007c
#endif
  {
//	    buzz_success();
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8002fa8:	2102      	movs	r1, #2
 8002faa:	4858      	ldr	r0, [pc, #352]	; (800310c <main+0x3d8>)
 8002fac:	f003 fce7 	bl	800697e <HAL_GPIO_TogglePin>

		// -----  GATHER TELEMETRY ----- //
		get_acceleration(dev_ctx_lsm, acceleration_mg);
 8002fb0:	4a57      	ldr	r2, [pc, #348]	; (8003110 <main+0x3dc>)
 8002fb2:	4b58      	ldr	r3, [pc, #352]	; (8003114 <main+0x3e0>)
 8002fb4:	ca07      	ldmia	r2, {r0, r1, r2}
 8002fb6:	f7ff f8ad 	bl	8002114 <get_acceleration>
		get_angvelocity(dev_ctx_lsm, angular_rate_mdps);
 8002fba:	4a55      	ldr	r2, [pc, #340]	; (8003110 <main+0x3dc>)
 8002fbc:	4b56      	ldr	r3, [pc, #344]	; (8003118 <main+0x3e4>)
 8002fbe:	ca07      	ldmia	r2, {r0, r1, r2}
 8002fc0:	f7ff f8ee 	bl	80021a0 <get_angvelocity>
		alt_current = runAltitudeMeasurements(HAL_GetTick(), getAltitude());
 8002fc4:	f002 fa2e 	bl	8005424 <HAL_GetTick>
 8002fc8:	4604      	mov	r4, r0
 8002fca:	f000 fa2d 	bl	8003428 <getAltitude>
 8002fce:	eef0 7a40 	vmov.f32	s15, s0
 8002fd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002fd6:	ee17 3a90 	vmov	r3, s15
 8002fda:	b29b      	uxth	r3, r3
 8002fdc:	4619      	mov	r1, r3
 8002fde:	4620      	mov	r0, r4
 8002fe0:	f7fe f9a0 	bl	8001324 <runAltitudeMeasurements>
 8002fe4:	eef0 7a40 	vmov.f32	s15, s0
 8002fe8:	4b4c      	ldr	r3, [pc, #304]	; (800311c <main+0x3e8>)
 8002fea:	edc3 7a00 	vstr	s15, [r3]

		HAL_RTC_GetTime(&hrtc, &stimeget, RTC_FORMAT_BIN);
 8002fee:	2200      	movs	r2, #0
 8002ff0:	494b      	ldr	r1, [pc, #300]	; (8003120 <main+0x3ec>)
 8002ff2:	484c      	ldr	r0, [pc, #304]	; (8003124 <main+0x3f0>)
 8002ff4:	f005 fcf6 	bl	80089e4 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &sdateget, RTC_FORMAT_BIN); // have to call GetDate for the time to be correct
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	494b      	ldr	r1, [pc, #300]	; (8003128 <main+0x3f4>)
 8002ffc:	4849      	ldr	r0, [pc, #292]	; (8003124 <main+0x3f0>)
 8002ffe:	f005 fdf6 	bl	8008bee <HAL_RTC_GetDate>

		continuity = get_continuity();
 8003002:	f000 fa61 	bl	80034c8 <get_continuity>
 8003006:	4603      	mov	r3, r0
 8003008:	461a      	mov	r2, r3
 800300a:	4b48      	ldr	r3, [pc, #288]	; (800312c <main+0x3f8>)
 800300c:	701a      	strb	r2, [r3, #0]

		// gps
		if (gps_dma_ready) {
 800300e:	4b48      	ldr	r3, [pc, #288]	; (8003130 <main+0x3fc>)
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	b2db      	uxtb	r3, r3
 8003014:	2b00      	cmp	r3, #0
 8003016:	d00c      	beq.n	8003032 <main+0x2fe>
			gps_dma_ready = 0;
 8003018:	4b45      	ldr	r3, [pc, #276]	; (8003130 <main+0x3fc>)
 800301a:	2200      	movs	r2, #0
 800301c:	701a      	strb	r2, [r3, #0]
			GPS_ParseBuffer(&latitude, &longitude, &time);
 800301e:	4a45      	ldr	r2, [pc, #276]	; (8003134 <main+0x400>)
 8003020:	4945      	ldr	r1, [pc, #276]	; (8003138 <main+0x404>)
 8003022:	4846      	ldr	r0, [pc, #280]	; (800313c <main+0x408>)
 8003024:	f7fe fc70 	bl	8001908 <GPS_ParseBuffer>

			// start new DMA request
			HAL_UART_Receive_DMA(&huart6, gps_rx_buf, GPS_RX_DMA_BUF_LEN);
 8003028:	22af      	movs	r2, #175	; 0xaf
 800302a:	4945      	ldr	r1, [pc, #276]	; (8003140 <main+0x40c>)
 800302c:	4845      	ldr	r0, [pc, #276]	; (8003144 <main+0x410>)
 800302e:	f007 fbcf 	bl	800a7d0 <HAL_UART_Receive_DMA>
		}

		// propulsion data (not needed after apogee)
		if (state < FLIGHT_STATE_PRE_MAIN) {
 8003032:	4b45      	ldr	r3, [pc, #276]	; (8003148 <main+0x414>)
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	b2db      	uxtb	r3, r3
 8003038:	2b01      	cmp	r3, #1
 800303a:	d829      	bhi.n	8003090 <main+0x35c>
			tank_temperature = Max31855_Read_Temp();
 800303c:	f7fd fff6 	bl	800102c <Max31855_Read_Temp>
 8003040:	eef0 7a40 	vmov.f32	s15, s0
 8003044:	4b41      	ldr	r3, [pc, #260]	; (800314c <main+0x418>)
 8003046:	edc3 7a00 	vstr	s15, [r3]
//				sprintf(msg_buffer_av, "tank pressure = %f\r\n", tank_pressure);
//				debug_tx_uart(msg_buffer_av);
//				HAL_Delay(10);
//			}
			uint8_t prebuf[100];
			sprintf(prebuf, "pressure = %f\r\n", tank_pressure);
 800304a:	4b41      	ldr	r3, [pc, #260]	; (8003150 <main+0x41c>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4618      	mov	r0, r3
 8003050:	f7fd fa9a 	bl	8000588 <__aeabi_f2d>
 8003054:	4602      	mov	r2, r0
 8003056:	460b      	mov	r3, r1
 8003058:	f107 0010 	add.w	r0, r7, #16
 800305c:	493d      	ldr	r1, [pc, #244]	; (8003154 <main+0x420>)
 800305e:	f00c fd5f 	bl	800fb20 <siprintf>
			debug_tx_uart(prebuf);
 8003062:	f107 0310 	add.w	r3, r7, #16
 8003066:	4618      	mov	r0, r3
 8003068:	f7ff fdf4 	bl	8002c54 <debug_tx_uart>

			valve_state = HAL_GPIO_ReadPin(IN_Prop_ActuatedVent_Feedback_GPIO_Port, IN_Prop_ActuatedVent_Feedback_Pin);
 800306c:	2102      	movs	r1, #2
 800306e:	483a      	ldr	r0, [pc, #232]	; (8003158 <main+0x424>)
 8003070:	f003 fc54 	bl	800691c <HAL_GPIO_ReadPin>
 8003074:	4603      	mov	r3, r0
 8003076:	461a      	mov	r2, r3
 8003078:	4b38      	ldr	r3, [pc, #224]	; (800315c <main+0x428>)
 800307a:	701a      	strb	r2, [r3, #0]

			#ifdef TIMING_ITM
				ITM_Port32(31) = 300; // start of pr sprintf
 800307c:	4b38      	ldr	r3, [pc, #224]	; (8003160 <main+0x42c>)
 800307e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003082:	601a      	str	r2, [r3, #0]
			#endif

			telemetry_format_propulsion();
 8003084:	f000 fde4 	bl	8003c50 <telemetry_format_propulsion>

			#ifdef TIMING_ITM
				ITM_Port32(31) = 301; // end of pr sprintf
 8003088:	4b35      	ldr	r3, [pc, #212]	; (8003160 <main+0x42c>)
 800308a:	f240 122d 	movw	r2, #301	; 0x12d
 800308e:	601a      	str	r2, [r3, #0]

		// -----  FORMATTING TELEMETRY ----- //

		// avionics message
		#ifdef TIMING_ITM
			ITM_Port32(31) = 400; // start of av sprintf
 8003090:	4b33      	ldr	r3, [pc, #204]	; (8003160 <main+0x42c>)
 8003092:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8003096:	601a      	str	r2, [r3, #0]
		#endif

		telemetry_format_avionics();
 8003098:	f000 fd52 	bl	8003b40 <telemetry_format_avionics>

		#ifdef TIMING_ITM
			ITM_Port32(31) = 401; // end of av sprintf
 800309c:	4b30      	ldr	r3, [pc, #192]	; (8003160 <main+0x42c>)
 800309e:	f240 1291 	movw	r2, #401	; 0x191
 80030a2:	601a      	str	r2, [r3, #0]
		#endif

		// save to sd and flash
		fres = sd_open_file(filename);
 80030a4:	482f      	ldr	r0, [pc, #188]	; (8003164 <main+0x430>)
 80030a6:	f001 f883 	bl	80041b0 <sd_open_file>
 80030aa:	4603      	mov	r3, r0
 80030ac:	461a      	mov	r2, r3
 80030ae:	4b2e      	ldr	r3, [pc, #184]	; (8003168 <main+0x434>)
 80030b0:	701a      	strb	r2, [r3, #0]
		sd_write(&fil, msg_buffer_av);
 80030b2:	492e      	ldr	r1, [pc, #184]	; (800316c <main+0x438>)
 80030b4:	482e      	ldr	r0, [pc, #184]	; (8003170 <main+0x43c>)
 80030b6:	f001 f893 	bl	80041e0 <sd_write>
		if (state < FLIGHT_STATE_PRE_MAIN) {
 80030ba:	4b23      	ldr	r3, [pc, #140]	; (8003148 <main+0x414>)
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d803      	bhi.n	80030cc <main+0x398>
			sd_write(&fil, msg_buffer_pr);
 80030c4:	492b      	ldr	r1, [pc, #172]	; (8003174 <main+0x440>)
 80030c6:	482a      	ldr	r0, [pc, #168]	; (8003170 <main+0x43c>)
 80030c8:	f001 f88a 	bl	80041e0 <sd_write>
		}
		f_close(&fil);
 80030cc:	4828      	ldr	r0, [pc, #160]	; (8003170 <main+0x43c>)
 80030ce:	f00b fa40 	bl	800e552 <f_close>

		#ifdef TIMING_ITM
			ITM_Port32(31) = 500; // end of SD
 80030d2:	4b23      	ldr	r3, [pc, #140]	; (8003160 <main+0x42c>)
 80030d4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80030d8:	601a      	str	r2, [r3, #0]

//		flash_write((char *)msg_buffer_av);
//		flash_write((char *)msg_buffer_pr);

	  	#ifdef DEBUG_MODE
			debug_tx_uart(msg_buffer_av);
 80030da:	4824      	ldr	r0, [pc, #144]	; (800316c <main+0x438>)
 80030dc:	f7ff fdba 	bl	8002c54 <debug_tx_uart>
			debug_tx_uart(msg_buffer_pr);
 80030e0:	4824      	ldr	r0, [pc, #144]	; (8003174 <main+0x440>)
 80030e2:	f7ff fdb7 	bl	8002c54 <debug_tx_uart>
		#endif

		// check which state of flight we are in
		check_flight_state(&state);
 80030e6:	4818      	ldr	r0, [pc, #96]	; (8003148 <main+0x414>)
 80030e8:	f000 faa6 	bl	8003638 <check_flight_state>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	#ifdef TIMING_ITM
	  ITM_Port32(31) = i;
 80030ec:	4a1c      	ldr	r2, [pc, #112]	; (8003160 <main+0x42c>)
 80030ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80030f0:	6013      	str	r3, [r2, #0]
  for (uint32_t i = 2; i < 2+TIMING_ITM_LOOPS; i++)
 80030f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80030f4:	3301      	adds	r3, #1
 80030f6:	67bb      	str	r3, [r7, #120]	; 0x78
 80030f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80030fa:	f5b3 7ffb 	cmp.w	r3, #502	; 0x1f6
 80030fe:	f4ff af53 	bcc.w	8002fa8 <main+0x274>
	#endif
  }

#ifdef TIMING_ITM
  HAL_TIM_Base_Stop(&htim3);
 8003102:	481d      	ldr	r0, [pc, #116]	; (8003178 <main+0x444>)
 8003104:	f006 fa9d 	bl	8009642 <HAL_TIM_Base_Stop>
  __BKPT();
 8003108:	be00      	bkpt	0x0000
  while (1); // prevent hardfault if main() exits
 800310a:	e7fe      	b.n	800310a <main+0x3d6>
 800310c:	40020800 	.word	0x40020800
 8003110:	20000d50 	.word	0x20000d50
 8003114:	20000240 	.word	0x20000240
 8003118:	2000024c 	.word	0x2000024c
 800311c:	20000398 	.word	0x20000398
 8003120:	20000270 	.word	0x20000270
 8003124:	20001000 	.word	0x20001000
 8003128:	20000284 	.word	0x20000284
 800312c:	2000023f 	.word	0x2000023f
 8003130:	2000025c 	.word	0x2000025c
 8003134:	20000d40 	.word	0x20000d40
 8003138:	20000d38 	.word	0x20000d38
 800313c:	20000d48 	.word	0x20000d48
 8003140:	20000c84 	.word	0x20000c84
 8003144:	20001758 	.word	0x20001758
 8003148:	20000391 	.word	0x20000391
 800314c:	20000260 	.word	0x20000260
 8003150:	20000268 	.word	0x20000268
 8003154:	08014e14 	.word	0x08014e14
 8003158:	40020400 	.word	0x40020400
 800315c:	20000264 	.word	0x20000264
 8003160:	e000007c 	.word	0xe000007c
 8003164:	20000384 	.word	0x20000384
 8003168:	20000d68 	.word	0x20000d68
 800316c:	20000288 	.word	0x20000288
 8003170:	20000dd0 	.word	0x20000dd0
 8003174:	20000350 	.word	0x20000350
 8003178:	20001538 	.word	0x20001538

0800317c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b0a0      	sub	sp, #128	; 0x80
 8003180:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003182:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003186:	2230      	movs	r2, #48	; 0x30
 8003188:	2100      	movs	r1, #0
 800318a:	4618      	mov	r0, r3
 800318c:	f00b fd86 	bl	800ec9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003190:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003194:	2200      	movs	r2, #0
 8003196:	601a      	str	r2, [r3, #0]
 8003198:	605a      	str	r2, [r3, #4]
 800319a:	609a      	str	r2, [r3, #8]
 800319c:	60da      	str	r2, [r3, #12]
 800319e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80031a0:	f107 030c 	add.w	r3, r7, #12
 80031a4:	2230      	movs	r2, #48	; 0x30
 80031a6:	2100      	movs	r1, #0
 80031a8:	4618      	mov	r0, r3
 80031aa:	f00b fd77 	bl	800ec9c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80031ae:	2300      	movs	r3, #0
 80031b0:	60bb      	str	r3, [r7, #8]
 80031b2:	4b34      	ldr	r3, [pc, #208]	; (8003284 <SystemClock_Config+0x108>)
 80031b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b6:	4a33      	ldr	r2, [pc, #204]	; (8003284 <SystemClock_Config+0x108>)
 80031b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031bc:	6413      	str	r3, [r2, #64]	; 0x40
 80031be:	4b31      	ldr	r3, [pc, #196]	; (8003284 <SystemClock_Config+0x108>)
 80031c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031c6:	60bb      	str	r3, [r7, #8]
 80031c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80031ca:	2300      	movs	r3, #0
 80031cc:	607b      	str	r3, [r7, #4]
 80031ce:	4b2e      	ldr	r3, [pc, #184]	; (8003288 <SystemClock_Config+0x10c>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a2d      	ldr	r2, [pc, #180]	; (8003288 <SystemClock_Config+0x10c>)
 80031d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80031d8:	6013      	str	r3, [r2, #0]
 80031da:	4b2b      	ldr	r3, [pc, #172]	; (8003288 <SystemClock_Config+0x10c>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80031e2:	607b      	str	r3, [r7, #4]
 80031e4:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80031e6:	2309      	movs	r3, #9
 80031e8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80031ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80031ee:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80031f0:	2301      	movs	r3, #1
 80031f2:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80031f4:	2302      	movs	r3, #2
 80031f6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80031f8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80031fc:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80031fe:	2308      	movs	r3, #8
 8003200:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 180;
 8003202:	23b4      	movs	r3, #180	; 0xb4
 8003204:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003206:	2302      	movs	r3, #2
 8003208:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800320a:	2304      	movs	r3, #4
 800320c:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800320e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003212:	4618      	mov	r0, r3
 8003214:	f004 fc70 	bl	8007af8 <HAL_RCC_OscConfig>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800321e:	f000 fd51 	bl	8003cc4 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003222:	f004 fc19 	bl	8007a58 <HAL_PWREx_EnableOverDrive>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d001      	beq.n	8003230 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800322c:	f000 fd4a 	bl	8003cc4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003230:	230f      	movs	r3, #15
 8003232:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003234:	2302      	movs	r3, #2
 8003236:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003238:	2300      	movs	r3, #0
 800323a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800323c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003240:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8003242:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003246:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003248:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800324c:	2105      	movs	r1, #5
 800324e:	4618      	mov	r0, r3
 8003250:	f004 fec2 	bl	8007fd8 <HAL_RCC_ClockConfig>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d001      	beq.n	800325e <SystemClock_Config+0xe2>
  {
    Error_Handler();
 800325a:	f000 fd33 	bl	8003cc4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800325e:	2320      	movs	r3, #32
 8003260:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003262:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003266:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003268:	f107 030c 	add.w	r3, r7, #12
 800326c:	4618      	mov	r0, r3
 800326e:	f005 f8ad 	bl	80083cc <HAL_RCCEx_PeriphCLKConfig>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d001      	beq.n	800327c <SystemClock_Config+0x100>
  {
    Error_Handler();
 8003278:	f000 fd24 	bl	8003cc4 <Error_Handler>
  }
}
 800327c:	bf00      	nop
 800327e:	3780      	adds	r7, #128	; 0x80
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	40023800 	.word	0x40023800
 8003288:	40007000 	.word	0x40007000

0800328c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
 8003292:	4603      	mov	r3, r0
 8003294:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == IN_Button_Pin) {
 8003296:	88fb      	ldrh	r3, [r7, #6]
 8003298:	2b01      	cmp	r3, #1
 800329a:	d110      	bne.n	80032be <HAL_GPIO_EXTI_Callback+0x32>
		button_pressed = 1;
 800329c:	4b0d      	ldr	r3, [pc, #52]	; (80032d4 <HAL_GPIO_EXTI_Callback+0x48>)
 800329e:	2201      	movs	r2, #1
 80032a0:	701a      	strb	r2, [r3, #0]
		state++;
 80032a2:	4b0d      	ldr	r3, [pc, #52]	; (80032d8 <HAL_GPIO_EXTI_Callback+0x4c>)
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	3301      	adds	r3, #1
 80032aa:	b2da      	uxtb	r2, r3
 80032ac:	4b0a      	ldr	r3, [pc, #40]	; (80032d8 <HAL_GPIO_EXTI_Callback+0x4c>)
 80032ae:	701a      	strb	r2, [r3, #0]

		__HAL_GPIO_EXTI_GENERATE_SWIT(EXTI_SWIER_SWIER4);
 80032b0:	4b0a      	ldr	r3, [pc, #40]	; (80032dc <HAL_GPIO_EXTI_Callback+0x50>)
 80032b2:	691b      	ldr	r3, [r3, #16]
 80032b4:	4a09      	ldr	r2, [pc, #36]	; (80032dc <HAL_GPIO_EXTI_Callback+0x50>)
 80032b6:	f043 0310 	orr.w	r3, r3, #16
 80032ba:	6113      	str	r3, [r2, #16]
	}
	else if (GPIO_Pin == EXTI_SWIER_SWIER4) { // software interrupt to change timer settings
		update_radio_timer_params(&state);
	}
}
 80032bc:	e005      	b.n	80032ca <HAL_GPIO_EXTI_Callback+0x3e>
	else if (GPIO_Pin == EXTI_SWIER_SWIER4) { // software interrupt to change timer settings
 80032be:	88fb      	ldrh	r3, [r7, #6]
 80032c0:	2b10      	cmp	r3, #16
 80032c2:	d102      	bne.n	80032ca <HAL_GPIO_EXTI_Callback+0x3e>
		update_radio_timer_params(&state);
 80032c4:	4804      	ldr	r0, [pc, #16]	; (80032d8 <HAL_GPIO_EXTI_Callback+0x4c>)
 80032c6:	f000 fbd9 	bl	8003a7c <update_radio_timer_params>
}
 80032ca:	bf00      	nop
 80032cc:	3708      	adds	r7, #8
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	2000023e 	.word	0x2000023e
 80032d8:	20000391 	.word	0x20000391
 80032dc:	40013c00 	.word	0x40013c00

080032e0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
	if (huart == &huart6) { // gps
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	4a14      	ldr	r2, [pc, #80]	; (800333c <HAL_UART_RxCpltCallback+0x5c>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d107      	bne.n	8003300 <HAL_UART_RxCpltCallback+0x20>
		// insert null termination and indicate buffer is ready to parse
		// (total buffer length is GPS_RX_DMA_BUF_LEN + 1)
		gps_rx_buf[GPS_RX_DMA_BUF_LEN] = '\0';
 80032f0:	4b13      	ldr	r3, [pc, #76]	; (8003340 <HAL_UART_RxCpltCallback+0x60>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
		gps_dma_ready = 1;
 80032f8:	4b12      	ldr	r3, [pc, #72]	; (8003344 <HAL_UART_RxCpltCallback+0x64>)
 80032fa:	2201      	movs	r2, #1
 80032fc:	701a      	strb	r2, [r3, #0]
		memset(xtend_rx_buf, 0, 10);
		HAL_UART_Receive_DMA(&huart3, xtend_rx_buf, XTEND_RX_DMA_CMD_LEN);
		xtend_rx_dma_ready = 0;

	}
}
 80032fe:	e018      	b.n	8003332 <HAL_UART_RxCpltCallback+0x52>
	else if (huart == &huart3) { // xtend radio
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	4a11      	ldr	r2, [pc, #68]	; (8003348 <HAL_UART_RxCpltCallback+0x68>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d114      	bne.n	8003332 <HAL_UART_RxCpltCallback+0x52>
		radio_command cmd = xtend_parse_dma_command();
 8003308:	f000 fcea 	bl	8003ce0 <xtend_parse_dma_command>
 800330c:	4603      	mov	r3, r0
 800330e:	73fb      	strb	r3, [r7, #15]
		execute_parsed_command(cmd); // ASSUMING VR IS CONTROLLED BY ATTINY AND VR COMMANDS ARE NON BLOCKING
 8003310:	7bfb      	ldrb	r3, [r7, #15]
 8003312:	4618      	mov	r0, r3
 8003314:	f000 fd4e 	bl	8003db4 <execute_parsed_command>
		memset(xtend_rx_buf, 0, 10);
 8003318:	220a      	movs	r2, #10
 800331a:	2100      	movs	r1, #0
 800331c:	480b      	ldr	r0, [pc, #44]	; (800334c <HAL_UART_RxCpltCallback+0x6c>)
 800331e:	f00b fcbd 	bl	800ec9c <memset>
		HAL_UART_Receive_DMA(&huart3, xtend_rx_buf, XTEND_RX_DMA_CMD_LEN);
 8003322:	2202      	movs	r2, #2
 8003324:	4909      	ldr	r1, [pc, #36]	; (800334c <HAL_UART_RxCpltCallback+0x6c>)
 8003326:	4808      	ldr	r0, [pc, #32]	; (8003348 <HAL_UART_RxCpltCallback+0x68>)
 8003328:	f007 fa52 	bl	800a7d0 <HAL_UART_Receive_DMA>
		xtend_rx_dma_ready = 0;
 800332c:	4b08      	ldr	r3, [pc, #32]	; (8003350 <HAL_UART_RxCpltCallback+0x70>)
 800332e:	2200      	movs	r2, #0
 8003330:	701a      	strb	r2, [r3, #0]
}
 8003332:	bf00      	nop
 8003334:	3710      	adds	r7, #16
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	20001758 	.word	0x20001758
 8003340:	20000c84 	.word	0x20000c84
 8003344:	2000025c 	.word	0x2000025c
 8003348:	20001678 	.word	0x20001678
 800334c:	20000a48 	.word	0x20000a48
 8003350:	200003a9 	.word	0x200003a9

08003354 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
	if (huart == &huart3) {
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4a0f      	ldr	r2, [pc, #60]	; (800339c <HAL_UART_TxCpltCallback+0x48>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d114      	bne.n	800338e <HAL_UART_TxCpltCallback+0x3a>
//		#ifdef TIMING_ITM
//			ITM_Port32(31) = 200;
//		#endif
		// don't care who started it, transmit is complete
		xtend_tx_start_av = 0;
 8003364:	4b0e      	ldr	r3, [pc, #56]	; (80033a0 <HAL_UART_TxCpltCallback+0x4c>)
 8003366:	2200      	movs	r2, #0
 8003368:	701a      	strb	r2, [r3, #0]
		xtend_tx_start_pr = 0;
 800336a:	4b0e      	ldr	r3, [pc, #56]	; (80033a4 <HAL_UART_TxCpltCallback+0x50>)
 800336c:	2200      	movs	r2, #0
 800336e:	701a      	strb	r2, [r3, #0]

		num_radio_transmissions++;
 8003370:	4b0d      	ldr	r3, [pc, #52]	; (80033a8 <HAL_UART_TxCpltCallback+0x54>)
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	b2db      	uxtb	r3, r3
 8003376:	3301      	adds	r3, #1
 8003378:	b2da      	uxtb	r2, r3
 800337a:	4b0b      	ldr	r3, [pc, #44]	; (80033a8 <HAL_UART_TxCpltCallback+0x54>)
 800337c:	701a      	strb	r2, [r3, #0]
		if (num_radio_transmissions == 10) {
 800337e:	4b0a      	ldr	r3, [pc, #40]	; (80033a8 <HAL_UART_TxCpltCallback+0x54>)
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	b2db      	uxtb	r3, r3
 8003384:	2b0a      	cmp	r3, #10
 8003386:	d102      	bne.n	800338e <HAL_UART_TxCpltCallback+0x3a>
			num_radio_transmissions = 0;
 8003388:	4b07      	ldr	r3, [pc, #28]	; (80033a8 <HAL_UART_TxCpltCallback+0x54>)
 800338a:	2200      	movs	r2, #0
 800338c:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800338e:	bf00      	nop
 8003390:	370c      	adds	r7, #12
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	20001678 	.word	0x20001678
 80033a0:	200003aa 	.word	0x200003aa
 80033a4:	200003ab 	.word	0x200003ab
 80033a8:	20000392 	.word	0x20000392

080033ac <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
	if (htim == &htim3) {
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4a14      	ldr	r2, [pc, #80]	; (8003408 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d107      	bne.n	80033cc <HAL_TIM_PeriodElapsedCallback+0x20>
//		#ifdef TIMING_ITM
//			ITM_Port32(31) = 100;
//		#endif

		HAL_GPIO_TogglePin(LEDF_GPIO_Port, LEDF_Pin);
 80033bc:	2108      	movs	r1, #8
 80033be:	4813      	ldr	r0, [pc, #76]	; (800340c <HAL_TIM_PeriodElapsedCallback+0x60>)
 80033c0:	f003 fadd 	bl	800697e <HAL_GPIO_TogglePin>
		xtend_transmit_telemetry(&state);
 80033c4:	4812      	ldr	r0, [pc, #72]	; (8003410 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80033c6:	f000 fabd 	bl	8003944 <xtend_transmit_telemetry>

#ifdef TIMING_ITM
		ITM_Port32(31) = 22;
#endif
	}
}
 80033ca:	e019      	b.n	8003400 <HAL_TIM_PeriodElapsedCallback+0x54>
	else if (htim == &htim8) {
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4a11      	ldr	r2, [pc, #68]	; (8003414 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d115      	bne.n	8003400 <HAL_TIM_PeriodElapsedCallback+0x54>
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80033d4:	2104      	movs	r1, #4
 80033d6:	4810      	ldr	r0, [pc, #64]	; (8003418 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80033d8:	f003 fad1 	bl	800697e <HAL_GPIO_TogglePin>
		ITM_Port32(31) = 20;
 80033dc:	4b0f      	ldr	r3, [pc, #60]	; (800341c <HAL_TIM_PeriodElapsedCallback+0x70>)
 80033de:	2214      	movs	r2, #20
 80033e0:	601a      	str	r2, [r3, #0]
		prop_poll_pressure_transducer();
 80033e2:	f000 f8a9 	bl	8003538 <prop_poll_pressure_transducer>
		ITM_Port32(31) = 21;
 80033e6:	4b0d      	ldr	r3, [pc, #52]	; (800341c <HAL_TIM_PeriodElapsedCallback+0x70>)
 80033e8:	2215      	movs	r2, #21
 80033ea:	601a      	str	r2, [r3, #0]
		tank_pressure = convert_prop_tank_pressure(); // for debug, later move to telemetry_format_prop()
 80033ec:	f000 f8d4 	bl	8003598 <convert_prop_tank_pressure>
 80033f0:	eef0 7a40 	vmov.f32	s15, s0
 80033f4:	4b0a      	ldr	r3, [pc, #40]	; (8003420 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80033f6:	edc3 7a00 	vstr	s15, [r3]
		ITM_Port32(31) = 22;
 80033fa:	4b08      	ldr	r3, [pc, #32]	; (800341c <HAL_TIM_PeriodElapsedCallback+0x70>)
 80033fc:	2216      	movs	r2, #22
 80033fe:	601a      	str	r2, [r3, #0]
}
 8003400:	bf00      	nop
 8003402:	3708      	adds	r7, #8
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}
 8003408:	20001538 	.word	0x20001538
 800340c:	40020000 	.word	0x40020000
 8003410:	20000391 	.word	0x20000391
 8003414:	200014b8 	.word	0x200014b8
 8003418:	40020800 	.word	0x40020800
 800341c:	e000007c 	.word	0xe000007c
 8003420:	20000268 	.word	0x20000268
 8003424:	00000000 	.word	0x00000000

08003428 <getAltitude>:

float getAltitude(void) {
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
	get_pressure(dev_ctx_lps, &pressure_hPa);
 800342e:	4a22      	ldr	r2, [pc, #136]	; (80034b8 <getAltitude+0x90>)
 8003430:	4b22      	ldr	r3, [pc, #136]	; (80034bc <getAltitude+0x94>)
 8003432:	ca07      	ldmia	r2, {r0, r1, r2}
 8003434:	f7fe ff50 	bl	80022d8 <get_pressure>
	uint32_t altitude = 145442.1609 * (1.0 - pow(pressure_hPa/LOCAL_PRESSURE_HPA, 0.190266436));
 8003438:	4b20      	ldr	r3, [pc, #128]	; (80034bc <getAltitude+0x94>)
 800343a:	edd3 7a00 	vldr	s15, [r3]
 800343e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80034c0 <getAltitude+0x98>
 8003442:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003446:	ee16 0a90 	vmov	r0, s13
 800344a:	f7fd f89d 	bl	8000588 <__aeabi_f2d>
 800344e:	4602      	mov	r2, r0
 8003450:	460b      	mov	r3, r1
 8003452:	ed9f 1b15 	vldr	d1, [pc, #84]	; 80034a8 <getAltitude+0x80>
 8003456:	ec43 2b10 	vmov	d0, r2, r3
 800345a:	f010 fccb 	bl	8013df4 <pow>
 800345e:	ec53 2b10 	vmov	r2, r3, d0
 8003462:	f04f 0000 	mov.w	r0, #0
 8003466:	4917      	ldr	r1, [pc, #92]	; (80034c4 <getAltitude+0x9c>)
 8003468:	f7fc ff2e 	bl	80002c8 <__aeabi_dsub>
 800346c:	4602      	mov	r2, r0
 800346e:	460b      	mov	r3, r1
 8003470:	4610      	mov	r0, r2
 8003472:	4619      	mov	r1, r3
 8003474:	a30e      	add	r3, pc, #56	; (adr r3, 80034b0 <getAltitude+0x88>)
 8003476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347a:	f7fd f8dd 	bl	8000638 <__aeabi_dmul>
 800347e:	4602      	mov	r2, r0
 8003480:	460b      	mov	r3, r1
 8003482:	4610      	mov	r0, r2
 8003484:	4619      	mov	r1, r3
 8003486:	f7fd fbaf 	bl	8000be8 <__aeabi_d2uiz>
 800348a:	4603      	mov	r3, r0
 800348c:	607b      	str	r3, [r7, #4]
	return altitude;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	ee07 3a90 	vmov	s15, r3
 8003494:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 8003498:	eeb0 0a67 	vmov.f32	s0, s15
 800349c:	3708      	adds	r7, #8
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	f3af 8000 	nop.w
 80034a8:	8c12bfc3 	.word	0x8c12bfc3
 80034ac:	3fc85aa6 	.word	0x3fc85aa6
 80034b0:	4985f06f 	.word	0x4985f06f
 80034b4:	4101c111 	.word	0x4101c111
 80034b8:	20000d5c 	.word	0x20000d5c
 80034bc:	20000258 	.word	0x20000258
 80034c0:	44808000 	.word	0x44808000
 80034c4:	3ff00000 	.word	0x3ff00000

080034c8 <get_continuity>:
	W25qxx_WriteBlock(msg_buffer, block_address, block_offset, strlen((const char *)msg_buffer));
	flash_write_address += strlen((const char *)msg_buffer);
	return flash_write_address;
}

uint8_t get_continuity(void) {
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
	// read pins
	GPIO_PinState drogue = HAL_GPIO_ReadPin(Rcov_Cont_Drogue_GPIO_Port, Rcov_Cont_Drogue_Pin);
 80034ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80034d2:	4817      	ldr	r0, [pc, #92]	; (8003530 <get_continuity+0x68>)
 80034d4:	f003 fa22 	bl	800691c <HAL_GPIO_ReadPin>
 80034d8:	4603      	mov	r3, r0
 80034da:	71fb      	strb	r3, [r7, #7]
	GPIO_PinState main = HAL_GPIO_ReadPin(Rcov_Cont_Main_GPIO_Port, Rcov_Cont_Main_Pin);
 80034dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80034e0:	4813      	ldr	r0, [pc, #76]	; (8003530 <get_continuity+0x68>)
 80034e2:	f003 fa1b 	bl	800691c <HAL_GPIO_ReadPin>
 80034e6:	4603      	mov	r3, r0
 80034e8:	71bb      	strb	r3, [r7, #6]
	GPIO_PinState prop_1 = HAL_GPIO_ReadPin(Prop_Cont_1_GPIO_Port, Prop_Cont_1_Pin);
 80034ea:	2101      	movs	r1, #1
 80034ec:	4810      	ldr	r0, [pc, #64]	; (8003530 <get_continuity+0x68>)
 80034ee:	f003 fa15 	bl	800691c <HAL_GPIO_ReadPin>
 80034f2:	4603      	mov	r3, r0
 80034f4:	717b      	strb	r3, [r7, #5]
	GPIO_PinState prop_2 = HAL_GPIO_ReadPin(Prop_Cont_2_GPIO_Port, Prop_Cont_2_Pin);
 80034f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80034fa:	480e      	ldr	r0, [pc, #56]	; (8003534 <get_continuity+0x6c>)
 80034fc:	f003 fa0e 	bl	800691c <HAL_GPIO_ReadPin>
 8003500:	4603      	mov	r3, r0
 8003502:	713b      	strb	r3, [r7, #4]

	uint8_t continuity = (drogue) + (main * 2) + (prop_1 * 4) + (prop_2 * 8);
 8003504:	793b      	ldrb	r3, [r7, #4]
 8003506:	005b      	lsls	r3, r3, #1
 8003508:	b2da      	uxtb	r2, r3
 800350a:	797b      	ldrb	r3, [r7, #5]
 800350c:	4413      	add	r3, r2
 800350e:	b2db      	uxtb	r3, r3
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	b2da      	uxtb	r2, r3
 8003514:	79bb      	ldrb	r3, [r7, #6]
 8003516:	4413      	add	r3, r2
 8003518:	b2db      	uxtb	r3, r3
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	b2da      	uxtb	r2, r3
 800351e:	79fb      	ldrb	r3, [r7, #7]
 8003520:	4413      	add	r3, r2
 8003522:	70fb      	strb	r3, [r7, #3]
	return continuity;
 8003524:	78fb      	ldrb	r3, [r7, #3]
}
 8003526:	4618      	mov	r0, r3
 8003528:	3708      	adds	r7, #8
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	40021800 	.word	0x40021800
 8003534:	40021400 	.word	0x40021400

08003538 <prop_poll_pressure_transducer>:

// polling ADC for pressure transducer voltage
void prop_poll_pressure_transducer(void) {
 8003538:	b580      	push	{r7, lr}
 800353a:	b082      	sub	sp, #8
 800353c:	af00      	add	r7, sp, #0
	// reading adc
	HAL_ADC_Start(&hadc1);
 800353e:	4813      	ldr	r0, [pc, #76]	; (800358c <prop_poll_pressure_transducer+0x54>)
 8003540:	f001 ffe4 	bl	800550c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 10);
 8003544:	210a      	movs	r1, #10
 8003546:	4811      	ldr	r0, [pc, #68]	; (800358c <prop_poll_pressure_transducer+0x54>)
 8003548:	f002 f8d9 	bl	80056fe <HAL_ADC_PollForConversion>
	uint32_t pressure_sensor_raw = HAL_ADC_GetValue(&hadc1);
 800354c:	480f      	ldr	r0, [pc, #60]	; (800358c <prop_poll_pressure_transducer+0x54>)
 800354e:	f002 f95a 	bl	8005806 <HAL_ADC_GetValue>
 8003552:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop(&hadc1);
 8003554:	480d      	ldr	r0, [pc, #52]	; (800358c <prop_poll_pressure_transducer+0x54>)
 8003556:	f002 f89f 	bl	8005698 <HAL_ADC_Stop>

	// store to circular buffer
	tank_pressure_buf[tank_pressure_buf_idx++] = pressure_sensor_raw; // convert to float later
 800355a:	4b0d      	ldr	r3, [pc, #52]	; (8003590 <prop_poll_pressure_transducer+0x58>)
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	b2db      	uxtb	r3, r3
 8003560:	1c5a      	adds	r2, r3, #1
 8003562:	b2d1      	uxtb	r1, r2
 8003564:	4a0a      	ldr	r2, [pc, #40]	; (8003590 <prop_poll_pressure_transducer+0x58>)
 8003566:	7011      	strb	r1, [r2, #0]
 8003568:	461a      	mov	r2, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	b299      	uxth	r1, r3
 800356e:	4b09      	ldr	r3, [pc, #36]	; (8003594 <prop_poll_pressure_transducer+0x5c>)
 8003570:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	if (tank_pressure_buf_idx == PROP_TANK_PRESSURE_ADC_BUF_LEN)
 8003574:	4b06      	ldr	r3, [pc, #24]	; (8003590 <prop_poll_pressure_transducer+0x58>)
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	b2db      	uxtb	r3, r3
 800357a:	2b32      	cmp	r3, #50	; 0x32
 800357c:	d102      	bne.n	8003584 <prop_poll_pressure_transducer+0x4c>
		tank_pressure_buf_idx = 0;
 800357e:	4b04      	ldr	r3, [pc, #16]	; (8003590 <prop_poll_pressure_transducer+0x58>)
 8003580:	2200      	movs	r2, #0
 8003582:	701a      	strb	r2, [r3, #0]
}
 8003584:	bf00      	nop
 8003586:	3708      	adds	r7, #8
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	20000564 	.word	0x20000564
 8003590:	2000026c 	.word	0x2000026c
 8003594:	20000d6c 	.word	0x20000d6c

08003598 <convert_prop_tank_pressure>:

// supposed to be used for ADC DMA callback to average
// the values in the buffer and convert to pressure.
// could consider sending a raw voltage because transfer functions
// can get screwed up in code but raw voltage won't?
float convert_prop_tank_pressure(void) {
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
	// average values in the buffer
	uint32_t avg = 0;
 800359e:	2300      	movs	r3, #0
 80035a0:	60fb      	str	r3, [r7, #12]
	for (uint16_t i = 0; i < PROP_TANK_PRESSURE_ADC_BUF_LEN; i++) {
 80035a2:	2300      	movs	r3, #0
 80035a4:	817b      	strh	r3, [r7, #10]
 80035a6:	e00b      	b.n	80035c0 <convert_prop_tank_pressure+0x28>
		avg += tank_pressure_buf[i];
 80035a8:	897b      	ldrh	r3, [r7, #10]
 80035aa:	4a21      	ldr	r2, [pc, #132]	; (8003630 <convert_prop_tank_pressure+0x98>)
 80035ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	461a      	mov	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	4413      	add	r3, r2
 80035b8:	60fb      	str	r3, [r7, #12]
	for (uint16_t i = 0; i < PROP_TANK_PRESSURE_ADC_BUF_LEN; i++) {
 80035ba:	897b      	ldrh	r3, [r7, #10]
 80035bc:	3301      	adds	r3, #1
 80035be:	817b      	strh	r3, [r7, #10]
 80035c0:	897b      	ldrh	r3, [r7, #10]
 80035c2:	2b31      	cmp	r3, #49	; 0x31
 80035c4:	d9f0      	bls.n	80035a8 <convert_prop_tank_pressure+0x10>
	}

	float pressure = ((float) avg) / PROP_TANK_PRESSURE_ADC_BUF_LEN / 4095.0 * 3.3; // 12 bit ADC
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	ee07 3a90 	vmov	s15, r3
 80035cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035d0:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8003634 <convert_prop_tank_pressure+0x9c>
 80035d4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80035d8:	ee16 0a90 	vmov	r0, s13
 80035dc:	f7fc ffd4 	bl	8000588 <__aeabi_f2d>
 80035e0:	a30f      	add	r3, pc, #60	; (adr r3, 8003620 <convert_prop_tank_pressure+0x88>)
 80035e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e6:	f7fd f951 	bl	800088c <__aeabi_ddiv>
 80035ea:	4602      	mov	r2, r0
 80035ec:	460b      	mov	r3, r1
 80035ee:	4610      	mov	r0, r2
 80035f0:	4619      	mov	r1, r3
 80035f2:	a30d      	add	r3, pc, #52	; (adr r3, 8003628 <convert_prop_tank_pressure+0x90>)
 80035f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035f8:	f7fd f81e 	bl	8000638 <__aeabi_dmul>
 80035fc:	4602      	mov	r2, r0
 80035fe:	460b      	mov	r3, r1
 8003600:	4610      	mov	r0, r2
 8003602:	4619      	mov	r1, r3
 8003604:	f7fd fb10 	bl	8000c28 <__aeabi_d2f>
 8003608:	4603      	mov	r3, r0
 800360a:	607b      	str	r3, [r7, #4]
	return pressure;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	ee07 3a90 	vmov	s15, r3
}
 8003612:	eeb0 0a67 	vmov.f32	s0, s15
 8003616:	3710      	adds	r7, #16
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	f3af 8000 	nop.w
 8003620:	00000000 	.word	0x00000000
 8003624:	40affe00 	.word	0x40affe00
 8003628:	66666666 	.word	0x66666666
 800362c:	400a6666 	.word	0x400a6666
 8003630:	20000d6c 	.word	0x20000d6c
 8003634:	42480000 	.word	0x42480000

08003638 <check_flight_state>:

// logic to change states of flight
void check_flight_state(volatile uint8_t *state) {
 8003638:	b580      	push	{r7, lr}
 800363a:	b082      	sub	sp, #8
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
	switch (*state) {
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	b2db      	uxtb	r3, r3
 8003646:	2b04      	cmp	r3, #4
 8003648:	f200 814d 	bhi.w	80038e6 <check_flight_state+0x2ae>
 800364c:	a201      	add	r2, pc, #4	; (adr r2, 8003654 <check_flight_state+0x1c>)
 800364e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003652:	bf00      	nop
 8003654:	08003669 	.word	0x08003669
 8003658:	080036bb 	.word	0x080036bb
 800365c:	08003765 	.word	0x08003765
 8003660:	0800380d 	.word	0x0800380d
 8003664:	080038bd 	.word	0x080038bd
	case FLIGHT_STATE_PAD: // launch pad, waiting. prioritize prop data

		// check current state
		if (alt_current > LAUNCH_ALT_CHANGE_THRESHOLD) { // launched
 8003668:	4ba3      	ldr	r3, [pc, #652]	; (80038f8 <check_flight_state+0x2c0>)
 800366a:	edd3 7a00 	vldr	s15, [r3]
 800366e:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 80038fc <check_flight_state+0x2c4>
 8003672:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800367a:	dc00      	bgt.n	800367e <check_flight_state+0x46>

			// generate software interrupt to change TIM3 update rate
			__HAL_GPIO_EXTI_GENERATE_SWIT(EXTI_SWIER_SWIER4);
		}

		break;
 800367c:	e138      	b.n	80038f0 <check_flight_state+0x2b8>
			*state = FLIGHT_STATE_PRE_APOGEE;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2201      	movs	r2, #1
 8003682:	701a      	strb	r2, [r3, #0]
			fres = sd_open_file(filename);
 8003684:	489e      	ldr	r0, [pc, #632]	; (8003900 <check_flight_state+0x2c8>)
 8003686:	f000 fd93 	bl	80041b0 <sd_open_file>
 800368a:	4603      	mov	r3, r0
 800368c:	461a      	mov	r2, r3
 800368e:	4b9d      	ldr	r3, [pc, #628]	; (8003904 <check_flight_state+0x2cc>)
 8003690:	701a      	strb	r2, [r3, #0]
			sd_write(&fil, (uint8_t *)"launched\r\n");
 8003692:	499d      	ldr	r1, [pc, #628]	; (8003908 <check_flight_state+0x2d0>)
 8003694:	489d      	ldr	r0, [pc, #628]	; (800390c <check_flight_state+0x2d4>)
 8003696:	f000 fda3 	bl	80041e0 <sd_write>
			f_close(&fil);
 800369a:	489c      	ldr	r0, [pc, #624]	; (800390c <check_flight_state+0x2d4>)
 800369c:	f00a ff59 	bl	800e552 <f_close>
				HAL_GPIO_WritePin(Prop_Gate_1_GPIO_Port, Prop_Gate_1_Pin, SET);
 80036a0:	2201      	movs	r2, #1
 80036a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80036a6:	489a      	ldr	r0, [pc, #616]	; (8003910 <check_flight_state+0x2d8>)
 80036a8:	f003 f950 	bl	800694c <HAL_GPIO_WritePin>
			__HAL_GPIO_EXTI_GENERATE_SWIT(EXTI_SWIER_SWIER4);
 80036ac:	4b99      	ldr	r3, [pc, #612]	; (8003914 <check_flight_state+0x2dc>)
 80036ae:	691b      	ldr	r3, [r3, #16]
 80036b0:	4a98      	ldr	r2, [pc, #608]	; (8003914 <check_flight_state+0x2dc>)
 80036b2:	f043 0310 	orr.w	r3, r3, #16
 80036b6:	6113      	str	r3, [r2, #16]
		break;
 80036b8:	e11a      	b.n	80038f0 <check_flight_state+0x2b8>

	case FLIGHT_STATE_PRE_APOGEE: // pre-apogee, waiting for ejection and drogue deployment

		fitted_slope = LSLinRegression();
 80036ba:	f7fd febb 	bl	8001434 <LSLinRegression>
 80036be:	eef0 7a40 	vmov.f32	s15, s0
 80036c2:	4b95      	ldr	r3, [pc, #596]	; (8003918 <check_flight_state+0x2e0>)
 80036c4:	edc3 7a00 	vstr	s15, [r3]
		if (fitted_slope < 0) {
 80036c8:	4b93      	ldr	r3, [pc, #588]	; (8003918 <check_flight_state+0x2e0>)
 80036ca:	edd3 7a00 	vldr	s15, [r3]
 80036ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80036d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036d6:	d541      	bpl.n	800375c <check_flight_state+0x124>
			num_descending_samples += 1;
 80036d8:	4b90      	ldr	r3, [pc, #576]	; (800391c <check_flight_state+0x2e4>)
 80036da:	781b      	ldrb	r3, [r3, #0]
 80036dc:	3301      	adds	r3, #1
 80036de:	b2da      	uxtb	r2, r3
 80036e0:	4b8e      	ldr	r3, [pc, #568]	; (800391c <check_flight_state+0x2e4>)
 80036e2:	701a      	strb	r2, [r3, #0]

			if (num_descending_samples > APOGEE_NUM_DESCENDING_SAMPLES) {
 80036e4:	4b8d      	ldr	r3, [pc, #564]	; (800391c <check_flight_state+0x2e4>)
 80036e6:	781b      	ldrb	r3, [r3, #0]
 80036e8:	2b1e      	cmp	r3, #30
 80036ea:	f240 80fe 	bls.w	80038ea <check_flight_state+0x2b2>
				// *** EJECTION AND DROGUE DEPLOYMENT *** //
				HAL_GPIO_WritePin(Rcov_Arm_GPIO_Port, Rcov_Arm_Pin, SET); // can't hurt right? in case arming failed on the pad
 80036ee:	2201      	movs	r2, #1
 80036f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80036f4:	488a      	ldr	r0, [pc, #552]	; (8003920 <check_flight_state+0x2e8>)
 80036f6:	f003 f929 	bl	800694c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Rcov_Gate_Drogue_GPIO_Port, Rcov_Gate_Drogue_Pin, SET);
 80036fa:	2201      	movs	r2, #1
 80036fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003700:	4887      	ldr	r0, [pc, #540]	; (8003920 <check_flight_state+0x2e8>)
 8003702:	f003 f923 	bl	800694c <HAL_GPIO_WritePin>
				HAL_Delay(DROGUE_DELAY);
 8003706:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800370a:	f001 fe97 	bl	800543c <HAL_Delay>
				HAL_GPIO_WritePin(Rcov_Gate_Drogue_GPIO_Port, Rcov_Gate_Drogue_Pin, RESET);
 800370e:	2200      	movs	r2, #0
 8003710:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003714:	4882      	ldr	r0, [pc, #520]	; (8003920 <check_flight_state+0x2e8>)
 8003716:	f003 f919 	bl	800694c <HAL_GPIO_WritePin>
				// *** ------------------------------ *** //

				*state = FLIGHT_STATE_PRE_MAIN; // passed apogee
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2202      	movs	r2, #2
 800371e:	701a      	strb	r2, [r3, #0]
				num_descending_samples = 0;
 8003720:	4b7e      	ldr	r3, [pc, #504]	; (800391c <check_flight_state+0x2e4>)
 8003722:	2200      	movs	r2, #0
 8003724:	701a      	strb	r2, [r3, #0]

				fres = sd_open_file(filename);
 8003726:	4876      	ldr	r0, [pc, #472]	; (8003900 <check_flight_state+0x2c8>)
 8003728:	f000 fd42 	bl	80041b0 <sd_open_file>
 800372c:	4603      	mov	r3, r0
 800372e:	461a      	mov	r2, r3
 8003730:	4b74      	ldr	r3, [pc, #464]	; (8003904 <check_flight_state+0x2cc>)
 8003732:	701a      	strb	r2, [r3, #0]
				sd_write(&fil, (uint8_t *)"apogee\r\n");
 8003734:	497b      	ldr	r1, [pc, #492]	; (8003924 <check_flight_state+0x2ec>)
 8003736:	4875      	ldr	r0, [pc, #468]	; (800390c <check_flight_state+0x2d4>)
 8003738:	f000 fd52 	bl	80041e0 <sd_write>
				f_close(&fil);
 800373c:	4873      	ldr	r0, [pc, #460]	; (800390c <check_flight_state+0x2d4>)
 800373e:	f00a ff08 	bl	800e552 <f_close>

				#ifdef DEBUG_MODE
					HAL_GPIO_WritePin(Prop_Gate_2_GPIO_Port, Prop_Gate_2_Pin, SET);
 8003742:	2201      	movs	r2, #1
 8003744:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003748:	4871      	ldr	r0, [pc, #452]	; (8003910 <check_flight_state+0x2d8>)
 800374a:	f003 f8ff 	bl	800694c <HAL_GPIO_WritePin>
				#endif

				// generate software interrupt to change TIM3 update rate
				__HAL_GPIO_EXTI_GENERATE_SWIT(EXTI_SWIER_SWIER4);
 800374e:	4b71      	ldr	r3, [pc, #452]	; (8003914 <check_flight_state+0x2dc>)
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	4a70      	ldr	r2, [pc, #448]	; (8003914 <check_flight_state+0x2dc>)
 8003754:	f043 0310 	orr.w	r3, r3, #16
 8003758:	6113      	str	r3, [r2, #16]
		}
		else {
			num_descending_samples = 0;
		}

		break;
 800375a:	e0c6      	b.n	80038ea <check_flight_state+0x2b2>
			num_descending_samples = 0;
 800375c:	4b6f      	ldr	r3, [pc, #444]	; (800391c <check_flight_state+0x2e4>)
 800375e:	2200      	movs	r2, #0
 8003760:	701a      	strb	r2, [r3, #0]
		break;
 8003762:	e0c2      	b.n	80038ea <check_flight_state+0x2b2>

	case FLIGHT_STATE_PRE_MAIN: // post-apogee, waiting for main parachute deployment

		// check current state
		if (alt_current < MAIN_DEPLOY_ALTITUDE) {
 8003764:	4b64      	ldr	r3, [pc, #400]	; (80038f8 <check_flight_state+0x2c0>)
 8003766:	edd3 7a00 	vldr	s15, [r3]
 800376a:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8003928 <check_flight_state+0x2f0>
 800376e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003776:	d545      	bpl.n	8003804 <check_flight_state+0x1cc>
			num_descending_samples++;
 8003778:	4b68      	ldr	r3, [pc, #416]	; (800391c <check_flight_state+0x2e4>)
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	3301      	adds	r3, #1
 800377e:	b2da      	uxtb	r2, r3
 8003780:	4b66      	ldr	r3, [pc, #408]	; (800391c <check_flight_state+0x2e4>)
 8003782:	701a      	strb	r2, [r3, #0]

			if (num_descending_samples > MAIN_NUM_DESCENDING_SAMPLES) {
 8003784:	4b65      	ldr	r3, [pc, #404]	; (800391c <check_flight_state+0x2e4>)
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	2b0a      	cmp	r3, #10
 800378a:	f240 80b0 	bls.w	80038ee <check_flight_state+0x2b6>
				// *** DEPLOYING MAIN PARACHUTE *** //
				HAL_GPIO_WritePin(Rcov_Arm_GPIO_Port, Rcov_Arm_Pin, SET); // can't hurt right? in case arming failed on the pad
 800378e:	2201      	movs	r2, #1
 8003790:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003794:	4862      	ldr	r0, [pc, #392]	; (8003920 <check_flight_state+0x2e8>)
 8003796:	f003 f8d9 	bl	800694c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Rcov_Gate_Main_GPIO_Port, Rcov_Gate_Main_Pin, SET);
 800379a:	2201      	movs	r2, #1
 800379c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80037a0:	485f      	ldr	r0, [pc, #380]	; (8003920 <check_flight_state+0x2e8>)
 80037a2:	f003 f8d3 	bl	800694c <HAL_GPIO_WritePin>
				HAL_Delay(MAIN_DELAY);
 80037a6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80037aa:	f001 fe47 	bl	800543c <HAL_Delay>
				HAL_GPIO_WritePin(Rcov_Gate_Main_GPIO_Port, Rcov_Gate_Main_Pin, RESET);
 80037ae:	2200      	movs	r2, #0
 80037b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80037b4:	485a      	ldr	r0, [pc, #360]	; (8003920 <check_flight_state+0x2e8>)
 80037b6:	f003 f8c9 	bl	800694c <HAL_GPIO_WritePin>
				// *** ------------------------ *** //

				*state = FLIGHT_STATE_PRE_LANDED;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2203      	movs	r2, #3
 80037be:	701a      	strb	r2, [r3, #0]
				alt_prev = alt_current; // in next stage we need to know the previous altitude
 80037c0:	4b4d      	ldr	r3, [pc, #308]	; (80038f8 <check_flight_state+0x2c0>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a59      	ldr	r2, [pc, #356]	; (800392c <check_flight_state+0x2f4>)
 80037c6:	6013      	str	r3, [r2, #0]
				num_descending_samples = 0;
 80037c8:	4b54      	ldr	r3, [pc, #336]	; (800391c <check_flight_state+0x2e4>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	701a      	strb	r2, [r3, #0]

				fres = sd_open_file(filename);
 80037ce:	484c      	ldr	r0, [pc, #304]	; (8003900 <check_flight_state+0x2c8>)
 80037d0:	f000 fcee 	bl	80041b0 <sd_open_file>
 80037d4:	4603      	mov	r3, r0
 80037d6:	461a      	mov	r2, r3
 80037d8:	4b4a      	ldr	r3, [pc, #296]	; (8003904 <check_flight_state+0x2cc>)
 80037da:	701a      	strb	r2, [r3, #0]
				sd_write(&fil, (uint8_t *)"main deployed\r\n");
 80037dc:	4954      	ldr	r1, [pc, #336]	; (8003930 <check_flight_state+0x2f8>)
 80037de:	484b      	ldr	r0, [pc, #300]	; (800390c <check_flight_state+0x2d4>)
 80037e0:	f000 fcfe 	bl	80041e0 <sd_write>
				f_close(&fil);
 80037e4:	4849      	ldr	r0, [pc, #292]	; (800390c <check_flight_state+0x2d4>)
 80037e6:	f00a feb4 	bl	800e552 <f_close>

				#ifdef DEBUG_MODE
					HAL_GPIO_WritePin(Rcov_Gate_Drogue_GPIO_Port, Rcov_Gate_Drogue_Pin, SET);
 80037ea:	2201      	movs	r2, #1
 80037ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80037f0:	484b      	ldr	r0, [pc, #300]	; (8003920 <check_flight_state+0x2e8>)
 80037f2:	f003 f8ab 	bl	800694c <HAL_GPIO_WritePin>
				#endif

				// generate software interrupt to change TIM3 update rate
				__HAL_GPIO_EXTI_GENERATE_SWIT(EXTI_SWIER_SWIER4);
 80037f6:	4b47      	ldr	r3, [pc, #284]	; (8003914 <check_flight_state+0x2dc>)
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	4a46      	ldr	r2, [pc, #280]	; (8003914 <check_flight_state+0x2dc>)
 80037fc:	f043 0310 	orr.w	r3, r3, #16
 8003800:	6113      	str	r3, [r2, #16]
			}
		} else {
			num_descending_samples = 0;
		}

		break;
 8003802:	e074      	b.n	80038ee <check_flight_state+0x2b6>
			num_descending_samples = 0;
 8003804:	4b45      	ldr	r3, [pc, #276]	; (800391c <check_flight_state+0x2e4>)
 8003806:	2200      	movs	r2, #0
 8003808:	701a      	strb	r2, [r3, #0]
		break;
 800380a:	e070      	b.n	80038ee <check_flight_state+0x2b6>

	case FLIGHT_STATE_PRE_LANDED:
		// post main deploy, want to transmit data fast to maximize possibility of getting good GPS coordinates

		// check current state
		alt_diff = alt_current - alt_prev;
 800380c:	4b3a      	ldr	r3, [pc, #232]	; (80038f8 <check_flight_state+0x2c0>)
 800380e:	ed93 7a00 	vldr	s14, [r3]
 8003812:	4b46      	ldr	r3, [pc, #280]	; (800392c <check_flight_state+0x2f4>)
 8003814:	edd3 7a00 	vldr	s15, [r3]
 8003818:	ee77 7a67 	vsub.f32	s15, s14, s15
 800381c:	4b45      	ldr	r3, [pc, #276]	; (8003934 <check_flight_state+0x2fc>)
 800381e:	edc3 7a00 	vstr	s15, [r3]
		if (alt_diff < 0) {
 8003822:	4b44      	ldr	r3, [pc, #272]	; (8003934 <check_flight_state+0x2fc>)
 8003824:	edd3 7a00 	vldr	s15, [r3]
 8003828:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800382c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003830:	d507      	bpl.n	8003842 <check_flight_state+0x20a>
			alt_diff *= -1; // absolute value
 8003832:	4b40      	ldr	r3, [pc, #256]	; (8003934 <check_flight_state+0x2fc>)
 8003834:	edd3 7a00 	vldr	s15, [r3]
 8003838:	eef1 7a67 	vneg.f32	s15, s15
 800383c:	4b3d      	ldr	r3, [pc, #244]	; (8003934 <check_flight_state+0x2fc>)
 800383e:	edc3 7a00 	vstr	s15, [r3]
		}

		if (alt_diff < LANDING_ALT_CHANGE_THRESHOLD) {
 8003842:	4b3c      	ldr	r3, [pc, #240]	; (8003934 <check_flight_state+0x2fc>)
 8003844:	edd3 7a00 	vldr	s15, [r3]
 8003848:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 800384c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003854:	d52a      	bpl.n	80038ac <check_flight_state+0x274>
			num_descending_samples++;
 8003856:	4b31      	ldr	r3, [pc, #196]	; (800391c <check_flight_state+0x2e4>)
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	3301      	adds	r3, #1
 800385c:	b2da      	uxtb	r2, r3
 800385e:	4b2f      	ldr	r3, [pc, #188]	; (800391c <check_flight_state+0x2e4>)
 8003860:	701a      	strb	r2, [r3, #0]

			if (num_descending_samples > LANDING_NUM_DESCENDING_SAMPLES) {
 8003862:	4b2e      	ldr	r3, [pc, #184]	; (800391c <check_flight_state+0x2e4>)
 8003864:	781b      	ldrb	r3, [r3, #0]
 8003866:	2b14      	cmp	r3, #20
 8003868:	d923      	bls.n	80038b2 <check_flight_state+0x27a>
				*state = FLIGHT_STATE_LANDED;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2204      	movs	r2, #4
 800386e:	701a      	strb	r2, [r3, #0]
				num_descending_samples = 0;
 8003870:	4b2a      	ldr	r3, [pc, #168]	; (800391c <check_flight_state+0x2e4>)
 8003872:	2200      	movs	r2, #0
 8003874:	701a      	strb	r2, [r3, #0]

				fres = sd_open_file(filename);
 8003876:	4822      	ldr	r0, [pc, #136]	; (8003900 <check_flight_state+0x2c8>)
 8003878:	f000 fc9a 	bl	80041b0 <sd_open_file>
 800387c:	4603      	mov	r3, r0
 800387e:	461a      	mov	r2, r3
 8003880:	4b20      	ldr	r3, [pc, #128]	; (8003904 <check_flight_state+0x2cc>)
 8003882:	701a      	strb	r2, [r3, #0]
				sd_write(&fil, (uint8_t *)"landed\r\n");
 8003884:	492c      	ldr	r1, [pc, #176]	; (8003938 <check_flight_state+0x300>)
 8003886:	4821      	ldr	r0, [pc, #132]	; (800390c <check_flight_state+0x2d4>)
 8003888:	f000 fcaa 	bl	80041e0 <sd_write>
				f_close(&fil);
 800388c:	481f      	ldr	r0, [pc, #124]	; (800390c <check_flight_state+0x2d4>)
 800388e:	f00a fe60 	bl	800e552 <f_close>

				#ifdef DEBUG_MODE
					HAL_GPIO_WritePin(Rcov_Gate_Main_GPIO_Port, Rcov_Gate_Main_Pin, SET);
 8003892:	2201      	movs	r2, #1
 8003894:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003898:	4821      	ldr	r0, [pc, #132]	; (8003920 <check_flight_state+0x2e8>)
 800389a:	f003 f857 	bl	800694c <HAL_GPIO_WritePin>
				#endif

				// generate software interrupt to change TIM3 update rate
				__HAL_GPIO_EXTI_GENERATE_SWIT(EXTI_SWIER_SWIER4);
 800389e:	4b1d      	ldr	r3, [pc, #116]	; (8003914 <check_flight_state+0x2dc>)
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	4a1c      	ldr	r2, [pc, #112]	; (8003914 <check_flight_state+0x2dc>)
 80038a4:	f043 0310 	orr.w	r3, r3, #16
 80038a8:	6113      	str	r3, [r2, #16]
 80038aa:	e002      	b.n	80038b2 <check_flight_state+0x27a>
			}
		} else {
			num_descending_samples = 0;
 80038ac:	4b1b      	ldr	r3, [pc, #108]	; (800391c <check_flight_state+0x2e4>)
 80038ae:	2200      	movs	r2, #0
 80038b0:	701a      	strb	r2, [r3, #0]
		}

		alt_prev = alt_current;
 80038b2:	4b11      	ldr	r3, [pc, #68]	; (80038f8 <check_flight_state+0x2c0>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a1d      	ldr	r2, [pc, #116]	; (800392c <check_flight_state+0x2f4>)
 80038b8:	6013      	str	r3, [r2, #0]
		break;
 80038ba:	e019      	b.n	80038f0 <check_flight_state+0x2b8>
	case FLIGHT_STATE_LANDED: // landed
//		__HAL_GPIO_EXTI_GENERATE_SWIT(EXTI_SWIER_SWIER4);

		#ifdef DEBUG_MODE
			while (1) {
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, SET);
 80038bc:	2201      	movs	r2, #1
 80038be:	2102      	movs	r1, #2
 80038c0:	481e      	ldr	r0, [pc, #120]	; (800393c <check_flight_state+0x304>)
 80038c2:	f003 f843 	bl	800694c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, SET);
 80038c6:	2201      	movs	r2, #1
 80038c8:	2104      	movs	r1, #4
 80038ca:	481c      	ldr	r0, [pc, #112]	; (800393c <check_flight_state+0x304>)
 80038cc:	f003 f83e 	bl	800694c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, SET);
 80038d0:	2201      	movs	r2, #1
 80038d2:	2108      	movs	r1, #8
 80038d4:	4819      	ldr	r0, [pc, #100]	; (800393c <check_flight_state+0x304>)
 80038d6:	f003 f839 	bl	800694c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LEDF_GPIO_Port, LEDF_Pin, SET);
 80038da:	2201      	movs	r2, #1
 80038dc:	2108      	movs	r1, #8
 80038de:	4818      	ldr	r0, [pc, #96]	; (8003940 <check_flight_state+0x308>)
 80038e0:	f003 f834 	bl	800694c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, SET);
 80038e4:	e7ea      	b.n	80038bc <check_flight_state+0x284>

		break;

	default:

		break;
 80038e6:	bf00      	nop
 80038e8:	e002      	b.n	80038f0 <check_flight_state+0x2b8>
		break;
 80038ea:	bf00      	nop
 80038ec:	e000      	b.n	80038f0 <check_flight_state+0x2b8>
		break;
 80038ee:	bf00      	nop
	}
}
 80038f0:	bf00      	nop
 80038f2:	3708      	adds	r7, #8
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	20000398 	.word	0x20000398
 80038fc:	42960000 	.word	0x42960000
 8003900:	20000384 	.word	0x20000384
 8003904:	20000d68 	.word	0x20000d68
 8003908:	08014e24 	.word	0x08014e24
 800390c:	20000dd0 	.word	0x20000dd0
 8003910:	40021400 	.word	0x40021400
 8003914:	40013c00 	.word	0x40013c00
 8003918:	200003a4 	.word	0x200003a4
 800391c:	200003a8 	.word	0x200003a8
 8003920:	40021800 	.word	0x40021800
 8003924:	08014e30 	.word	0x08014e30
 8003928:	44bb8000 	.word	0x44bb8000
 800392c:	2000039c 	.word	0x2000039c
 8003930:	08014e3c 	.word	0x08014e3c
 8003934:	200003a0 	.word	0x200003a0
 8003938:	08014e4c 	.word	0x08014e4c
 800393c:	40020800 	.word	0x40020800
 8003940:	40020000 	.word	0x40020000

08003944 <xtend_transmit_telemetry>:

// sends an avionics or propulsion string depending on the situation
void xtend_transmit_telemetry(volatile uint8_t *state) {
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
	switch (*state) {
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	b2db      	uxtb	r3, r3
 8003952:	2b00      	cmp	r3, #0
 8003954:	d002      	beq.n	800395c <xtend_transmit_telemetry+0x18>
 8003956:	2b01      	cmp	r3, #1
 8003958:	d036      	beq.n	80039c8 <xtend_transmit_telemetry+0x84>
 800395a:	e06d      	b.n	8003a38 <xtend_transmit_telemetry+0xf4>
	case FLIGHT_STATE_PAD:

		// send av
		if (num_radio_transmissions % 2 == 0 && xtend_tx_start_pr == 0 && xtend_tx_start_av == 0) {
 800395c:	4b42      	ldr	r3, [pc, #264]	; (8003a68 <xtend_transmit_telemetry+0x124>)
 800395e:	781b      	ldrb	r3, [r3, #0]
 8003960:	b2db      	uxtb	r3, r3
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	b2db      	uxtb	r3, r3
 8003968:	2b00      	cmp	r3, #0
 800396a:	d116      	bne.n	800399a <xtend_transmit_telemetry+0x56>
 800396c:	4b3f      	ldr	r3, [pc, #252]	; (8003a6c <xtend_transmit_telemetry+0x128>)
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	b2db      	uxtb	r3, r3
 8003972:	2b00      	cmp	r3, #0
 8003974:	d111      	bne.n	800399a <xtend_transmit_telemetry+0x56>
 8003976:	4b3e      	ldr	r3, [pc, #248]	; (8003a70 <xtend_transmit_telemetry+0x12c>)
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	b2db      	uxtb	r3, r3
 800397c:	2b00      	cmp	r3, #0
 800397e:	d10c      	bne.n	800399a <xtend_transmit_telemetry+0x56>
			radio_tx(msg_buffer_av, strlen((char *)msg_buffer_av));
 8003980:	483c      	ldr	r0, [pc, #240]	; (8003a74 <xtend_transmit_telemetry+0x130>)
 8003982:	f7fc fc3f 	bl	8000204 <strlen>
 8003986:	4603      	mov	r3, r0
 8003988:	b29b      	uxth	r3, r3
 800398a:	4619      	mov	r1, r3
 800398c:	4839      	ldr	r0, [pc, #228]	; (8003a74 <xtend_transmit_telemetry+0x130>)
 800398e:	f7ff f977 	bl	8002c80 <radio_tx>
			xtend_tx_start_av = 1;
 8003992:	4b37      	ldr	r3, [pc, #220]	; (8003a70 <xtend_transmit_telemetry+0x12c>)
 8003994:	2201      	movs	r2, #1
 8003996:	701a      	strb	r2, [r3, #0]
		// send prop
		else if (xtend_tx_start_av == 0 && xtend_tx_start_pr == 0) {
			radio_tx(msg_buffer_pr, strlen((char *)msg_buffer_pr));
			xtend_tx_start_pr = 1;
		}
		break;
 8003998:	e05d      	b.n	8003a56 <xtend_transmit_telemetry+0x112>
		else if (xtend_tx_start_av == 0 && xtend_tx_start_pr == 0) {
 800399a:	4b35      	ldr	r3, [pc, #212]	; (8003a70 <xtend_transmit_telemetry+0x12c>)
 800399c:	781b      	ldrb	r3, [r3, #0]
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d158      	bne.n	8003a56 <xtend_transmit_telemetry+0x112>
 80039a4:	4b31      	ldr	r3, [pc, #196]	; (8003a6c <xtend_transmit_telemetry+0x128>)
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d153      	bne.n	8003a56 <xtend_transmit_telemetry+0x112>
			radio_tx(msg_buffer_pr, strlen((char *)msg_buffer_pr));
 80039ae:	4832      	ldr	r0, [pc, #200]	; (8003a78 <xtend_transmit_telemetry+0x134>)
 80039b0:	f7fc fc28 	bl	8000204 <strlen>
 80039b4:	4603      	mov	r3, r0
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	4619      	mov	r1, r3
 80039ba:	482f      	ldr	r0, [pc, #188]	; (8003a78 <xtend_transmit_telemetry+0x134>)
 80039bc:	f7ff f960 	bl	8002c80 <radio_tx>
			xtend_tx_start_pr = 1;
 80039c0:	4b2a      	ldr	r3, [pc, #168]	; (8003a6c <xtend_transmit_telemetry+0x128>)
 80039c2:	2201      	movs	r2, #1
 80039c4:	701a      	strb	r2, [r3, #0]
		break;
 80039c6:	e046      	b.n	8003a56 <xtend_transmit_telemetry+0x112>

	case FLIGHT_STATE_PRE_APOGEE:
		// transmit avionics and prop at equal priority
		if (xtend_tx_start_pr == 0 && xtend_tx_start_av == 0 && num_radio_transmissions % 2 == 0) {
 80039c8:	4b28      	ldr	r3, [pc, #160]	; (8003a6c <xtend_transmit_telemetry+0x128>)
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d116      	bne.n	8003a00 <xtend_transmit_telemetry+0xbc>
 80039d2:	4b27      	ldr	r3, [pc, #156]	; (8003a70 <xtend_transmit_telemetry+0x12c>)
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d111      	bne.n	8003a00 <xtend_transmit_telemetry+0xbc>
 80039dc:	4b22      	ldr	r3, [pc, #136]	; (8003a68 <xtend_transmit_telemetry+0x124>)
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d109      	bne.n	8003a00 <xtend_transmit_telemetry+0xbc>
			radio_tx(msg_buffer_av, strlen((char *)msg_buffer_av));
 80039ec:	4821      	ldr	r0, [pc, #132]	; (8003a74 <xtend_transmit_telemetry+0x130>)
 80039ee:	f7fc fc09 	bl	8000204 <strlen>
 80039f2:	4603      	mov	r3, r0
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	4619      	mov	r1, r3
 80039f8:	481e      	ldr	r0, [pc, #120]	; (8003a74 <xtend_transmit_telemetry+0x130>)
 80039fa:	f7ff f941 	bl	8002c80 <radio_tx>
		}
		else if (xtend_tx_start_pr == 0 && xtend_tx_start_av == 0 && num_radio_transmissions % 2 == 1) {
			radio_tx(msg_buffer_pr, strlen((char *)msg_buffer_pr));
		}
		break;
 80039fe:	e02c      	b.n	8003a5a <xtend_transmit_telemetry+0x116>
		else if (xtend_tx_start_pr == 0 && xtend_tx_start_av == 0 && num_radio_transmissions % 2 == 1) {
 8003a00:	4b1a      	ldr	r3, [pc, #104]	; (8003a6c <xtend_transmit_telemetry+0x128>)
 8003a02:	781b      	ldrb	r3, [r3, #0]
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d127      	bne.n	8003a5a <xtend_transmit_telemetry+0x116>
 8003a0a:	4b19      	ldr	r3, [pc, #100]	; (8003a70 <xtend_transmit_telemetry+0x12c>)
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d122      	bne.n	8003a5a <xtend_transmit_telemetry+0x116>
 8003a14:	4b14      	ldr	r3, [pc, #80]	; (8003a68 <xtend_transmit_telemetry+0x124>)
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d11a      	bne.n	8003a5a <xtend_transmit_telemetry+0x116>
			radio_tx(msg_buffer_pr, strlen((char *)msg_buffer_pr));
 8003a24:	4814      	ldr	r0, [pc, #80]	; (8003a78 <xtend_transmit_telemetry+0x134>)
 8003a26:	f7fc fbed 	bl	8000204 <strlen>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	4619      	mov	r1, r3
 8003a30:	4811      	ldr	r0, [pc, #68]	; (8003a78 <xtend_transmit_telemetry+0x134>)
 8003a32:	f7ff f925 	bl	8002c80 <radio_tx>
		break;
 8003a36:	e010      	b.n	8003a5a <xtend_transmit_telemetry+0x116>

	default:
		if (xtend_tx_start_av == 0) {
 8003a38:	4b0d      	ldr	r3, [pc, #52]	; (8003a70 <xtend_transmit_telemetry+0x12c>)
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d10d      	bne.n	8003a5e <xtend_transmit_telemetry+0x11a>
			radio_tx(msg_buffer_av, strlen((char *)msg_buffer_av));
 8003a42:	480c      	ldr	r0, [pc, #48]	; (8003a74 <xtend_transmit_telemetry+0x130>)
 8003a44:	f7fc fbde 	bl	8000204 <strlen>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	4809      	ldr	r0, [pc, #36]	; (8003a74 <xtend_transmit_telemetry+0x130>)
 8003a50:	f7ff f916 	bl	8002c80 <radio_tx>
		}
		break;
 8003a54:	e003      	b.n	8003a5e <xtend_transmit_telemetry+0x11a>
		break;
 8003a56:	bf00      	nop
 8003a58:	e002      	b.n	8003a60 <xtend_transmit_telemetry+0x11c>
		break;
 8003a5a:	bf00      	nop
 8003a5c:	e000      	b.n	8003a60 <xtend_transmit_telemetry+0x11c>
		break;
 8003a5e:	bf00      	nop
	}
}
 8003a60:	bf00      	nop
 8003a62:	3708      	adds	r7, #8
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	20000392 	.word	0x20000392
 8003a6c:	200003ab 	.word	0x200003ab
 8003a70:	200003aa 	.word	0x200003aa
 8003a74:	20000288 	.word	0x20000288
 8003a78:	20000350 	.word	0x20000350

08003a7c <update_radio_timer_params>:

// updates settings for TIM3 depending on the state of the flight.
// TIM3 controls the rate of XTend radio transmission
void update_radio_timer_params(volatile uint8_t *state) {
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
	switch (*state) {
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	2b04      	cmp	r3, #4
 8003a8c:	d843      	bhi.n	8003b16 <update_radio_timer_params+0x9a>
 8003a8e:	a201      	add	r2, pc, #4	; (adr r2, 8003a94 <update_radio_timer_params+0x18>)
 8003a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a94:	08003aa9 	.word	0x08003aa9
 8003a98:	08003abf 	.word	0x08003abf
 8003a9c:	08003ad5 	.word	0x08003ad5
 8003aa0:	08003aeb 	.word	0x08003aeb
 8003aa4:	08003b01 	.word	0x08003b01
	// 		 5 Hz -> ARR = 2000
	// 		 2 Hz -> ARR = 5000
	// 		 1 Hz -> ARR = 10000

	case FLIGHT_STATE_PAD:
		TIM3->ARR = 1000-1;
 8003aa8:	4b24      	ldr	r3, [pc, #144]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003aaa:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003aae:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM3->EGR |= TIM_EGR_UG;
 8003ab0:	4b22      	ldr	r3, [pc, #136]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	4a21      	ldr	r2, [pc, #132]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003ab6:	f043 0301 	orr.w	r3, r3, #1
 8003aba:	6153      	str	r3, [r2, #20]
//		debug_tx_uart("10hz\r\n");
		break;
 8003abc:	e038      	b.n	8003b30 <update_radio_timer_params+0xb4>

	case FLIGHT_STATE_PRE_APOGEE:
		TIM3->ARR = 5000-1;
 8003abe:	4b1f      	ldr	r3, [pc, #124]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003ac0:	f241 3287 	movw	r2, #4999	; 0x1387
 8003ac4:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM3->EGR |= TIM_EGR_UG;
 8003ac6:	4b1d      	ldr	r3, [pc, #116]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003ac8:	695b      	ldr	r3, [r3, #20]
 8003aca:	4a1c      	ldr	r2, [pc, #112]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003acc:	f043 0301 	orr.w	r3, r3, #1
 8003ad0:	6153      	str	r3, [r2, #20]
//		debug_tx_uart("02hz\r\n");
		break;
 8003ad2:	e02d      	b.n	8003b30 <update_radio_timer_params+0xb4>

	case FLIGHT_STATE_PRE_MAIN:
		TIM3->ARR = 2000-1;
 8003ad4:	4b19      	ldr	r3, [pc, #100]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003ad6:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8003ada:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM3->EGR |= TIM_EGR_UG;
 8003adc:	4b17      	ldr	r3, [pc, #92]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003ade:	695b      	ldr	r3, [r3, #20]
 8003ae0:	4a16      	ldr	r2, [pc, #88]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003ae2:	f043 0301 	orr.w	r3, r3, #1
 8003ae6:	6153      	str	r3, [r2, #20]
//		debug_tx_uart("05hz\r\n");
		break;
 8003ae8:	e022      	b.n	8003b30 <update_radio_timer_params+0xb4>

	case FLIGHT_STATE_PRE_LANDED:
		TIM3->ARR = 1000-1;
 8003aea:	4b14      	ldr	r3, [pc, #80]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003aec:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003af0:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM3->EGR |= TIM_EGR_UG;
 8003af2:	4b12      	ldr	r3, [pc, #72]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003af4:	695b      	ldr	r3, [r3, #20]
 8003af6:	4a11      	ldr	r2, [pc, #68]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003af8:	f043 0301 	orr.w	r3, r3, #1
 8003afc:	6153      	str	r3, [r2, #20]
//		debug_tx_uart("10hz\r\n");
		break;
 8003afe:	e017      	b.n	8003b30 <update_radio_timer_params+0xb4>

	case FLIGHT_STATE_LANDED:
		TIM3->ARR = 20000-1;
 8003b00:	4b0e      	ldr	r3, [pc, #56]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003b02:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8003b06:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM3->EGR |= TIM_EGR_UG;
 8003b08:	4b0c      	ldr	r3, [pc, #48]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003b0a:	695b      	ldr	r3, [r3, #20]
 8003b0c:	4a0b      	ldr	r2, [pc, #44]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003b0e:	f043 0301 	orr.w	r3, r3, #1
 8003b12:	6153      	str	r3, [r2, #20]
//		debug_tx_uart("01hz\r\n");
		break;
 8003b14:	e00c      	b.n	8003b30 <update_radio_timer_params+0xb4>

	default:
		TIM3->ARR = 1000-1;
 8003b16:	4b09      	ldr	r3, [pc, #36]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003b18:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003b1c:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM3->EGR |= TIM_EGR_UG;
 8003b1e:	4b07      	ldr	r3, [pc, #28]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	4a06      	ldr	r2, [pc, #24]	; (8003b3c <update_radio_timer_params+0xc0>)
 8003b24:	f043 0301 	orr.w	r3, r3, #1
 8003b28:	6153      	str	r3, [r2, #20]
//		debug_tx_uart("10hz\r\n");
		state = 0;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	607b      	str	r3, [r7, #4]
		break;
 8003b2e:	bf00      	nop
	}
}
 8003b30:	bf00      	nop
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr
 8003b3c:	40000400 	.word	0x40000400

08003b40 <telemetry_format_avionics>:

// formats avionics telemetry string using sprintf
void telemetry_format_avionics(void) {
 8003b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b44:	b0a3      	sub	sp, #140	; 0x8c
 8003b46:	af16      	add	r7, sp, #88	; 0x58
	sprintf((char*) msg_buffer_av,
			"S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E\r\n",
			acceleration_mg[0], acceleration_mg[1], acceleration_mg[2],
 8003b48:	4b37      	ldr	r3, [pc, #220]	; (8003c28 <telemetry_format_avionics+0xe8>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
	sprintf((char*) msg_buffer_av,
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7fc fd1b 	bl	8000588 <__aeabi_f2d>
 8003b52:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
			acceleration_mg[0], acceleration_mg[1], acceleration_mg[2],
 8003b56:	4b34      	ldr	r3, [pc, #208]	; (8003c28 <telemetry_format_avionics+0xe8>)
 8003b58:	685b      	ldr	r3, [r3, #4]
	sprintf((char*) msg_buffer_av,
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7fc fd14 	bl	8000588 <__aeabi_f2d>
 8003b60:	e9c7 0108 	strd	r0, r1, [r7, #32]
			acceleration_mg[0], acceleration_mg[1], acceleration_mg[2],
 8003b64:	4b30      	ldr	r3, [pc, #192]	; (8003c28 <telemetry_format_avionics+0xe8>)
 8003b66:	689b      	ldr	r3, [r3, #8]
	sprintf((char*) msg_buffer_av,
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f7fc fd0d 	bl	8000588 <__aeabi_f2d>
 8003b6e:	e9c7 0106 	strd	r0, r1, [r7, #24]
			angular_rate_mdps[0], angular_rate_mdps[1],
 8003b72:	4b2e      	ldr	r3, [pc, #184]	; (8003c2c <telemetry_format_avionics+0xec>)
 8003b74:	681b      	ldr	r3, [r3, #0]
	sprintf((char*) msg_buffer_av,
 8003b76:	4618      	mov	r0, r3
 8003b78:	f7fc fd06 	bl	8000588 <__aeabi_f2d>
 8003b7c:	e9c7 0104 	strd	r0, r1, [r7, #16]
			angular_rate_mdps[0], angular_rate_mdps[1],
 8003b80:	4b2a      	ldr	r3, [pc, #168]	; (8003c2c <telemetry_format_avionics+0xec>)
 8003b82:	685b      	ldr	r3, [r3, #4]
	sprintf((char*) msg_buffer_av,
 8003b84:	4618      	mov	r0, r3
 8003b86:	f7fc fcff 	bl	8000588 <__aeabi_f2d>
 8003b8a:	e9c7 0102 	strd	r0, r1, [r7, #8]
			angular_rate_mdps[2], pressure_hPa, latitude, longitude,
 8003b8e:	4b27      	ldr	r3, [pc, #156]	; (8003c2c <telemetry_format_avionics+0xec>)
 8003b90:	689b      	ldr	r3, [r3, #8]
	sprintf((char*) msg_buffer_av,
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7fc fcf8 	bl	8000588 <__aeabi_f2d>
 8003b98:	4605      	mov	r5, r0
 8003b9a:	460e      	mov	r6, r1
 8003b9c:	4b24      	ldr	r3, [pc, #144]	; (8003c30 <telemetry_format_avionics+0xf0>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f7fc fcf1 	bl	8000588 <__aeabi_f2d>
 8003ba6:	4682      	mov	sl, r0
 8003ba8:	468b      	mov	fp, r1
 8003baa:	4b22      	ldr	r3, [pc, #136]	; (8003c34 <telemetry_format_avionics+0xf4>)
 8003bac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003bb0:	4b21      	ldr	r3, [pc, #132]	; (8003c38 <telemetry_format_avionics+0xf8>)
 8003bb2:	e9d3 0100 	ldrd	r0, r1, [r3]
			stimeget.Minutes, stimeget.Seconds, stimeget.SubSeconds,
 8003bb6:	4b21      	ldr	r3, [pc, #132]	; (8003c3c <telemetry_format_avionics+0xfc>)
 8003bb8:	785b      	ldrb	r3, [r3, #1]
	sprintf((char*) msg_buffer_av,
 8003bba:	607b      	str	r3, [r7, #4]
			stimeget.Minutes, stimeget.Seconds, stimeget.SubSeconds,
 8003bbc:	4b1f      	ldr	r3, [pc, #124]	; (8003c3c <telemetry_format_avionics+0xfc>)
 8003bbe:	789b      	ldrb	r3, [r3, #2]
	sprintf((char*) msg_buffer_av,
 8003bc0:	603b      	str	r3, [r7, #0]
 8003bc2:	4b1e      	ldr	r3, [pc, #120]	; (8003c3c <telemetry_format_avionics+0xfc>)
 8003bc4:	685c      	ldr	r4, [r3, #4]
 8003bc6:	4b1e      	ldr	r3, [pc, #120]	; (8003c40 <telemetry_format_avionics+0x100>)
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	461a      	mov	r2, r3
 8003bce:	4b1d      	ldr	r3, [pc, #116]	; (8003c44 <telemetry_format_avionics+0x104>)
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	9314      	str	r3, [sp, #80]	; 0x50
 8003bd6:	9213      	str	r2, [sp, #76]	; 0x4c
 8003bd8:	9412      	str	r4, [sp, #72]	; 0x48
 8003bda:	683c      	ldr	r4, [r7, #0]
 8003bdc:	9411      	str	r4, [sp, #68]	; 0x44
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	9310      	str	r3, [sp, #64]	; 0x40
 8003be2:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8003be6:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8003bea:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8003bee:	e9cd 5608 	strd	r5, r6, [sp, #32]
 8003bf2:	ed97 7b02 	vldr	d7, [r7, #8]
 8003bf6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003bfa:	ed97 7b04 	vldr	d7, [r7, #16]
 8003bfe:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003c02:	ed97 7b06 	vldr	d7, [r7, #24]
 8003c06:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003c0a:	ed97 7b08 	vldr	d7, [r7, #32]
 8003c0e:	ed8d 7b00 	vstr	d7, [sp]
 8003c12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003c16:	490c      	ldr	r1, [pc, #48]	; (8003c48 <telemetry_format_avionics+0x108>)
 8003c18:	480c      	ldr	r0, [pc, #48]	; (8003c4c <telemetry_format_avionics+0x10c>)
 8003c1a:	f00b ff81 	bl	800fb20 <siprintf>
			continuity, state);
}
 8003c1e:	bf00      	nop
 8003c20:	3734      	adds	r7, #52	; 0x34
 8003c22:	46bd      	mov	sp, r7
 8003c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c28:	20000240 	.word	0x20000240
 8003c2c:	2000024c 	.word	0x2000024c
 8003c30:	20000258 	.word	0x20000258
 8003c34:	20000d48 	.word	0x20000d48
 8003c38:	20000d38 	.word	0x20000d38
 8003c3c:	20000270 	.word	0x20000270
 8003c40:	2000023f 	.word	0x2000023f
 8003c44:	20000391 	.word	0x20000391
 8003c48:	08014e58 	.word	0x08014e58
 8003c4c:	20000288 	.word	0x20000288

08003c50 <telemetry_format_propulsion>:

// formats propulsion telemetry string using sprintf
void telemetry_format_propulsion(void) {
 8003c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c52:	b089      	sub	sp, #36	; 0x24
 8003c54:	af06      	add	r7, sp, #24
	sprintf((char*) msg_buffer_pr, "P,%03.2f,%03.2f,%d,%02d,%02d,%lu,E\r\n",
 8003c56:	4b15      	ldr	r3, [pc, #84]	; (8003cac <telemetry_format_propulsion+0x5c>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7fc fc94 	bl	8000588 <__aeabi_f2d>
 8003c60:	4604      	mov	r4, r0
 8003c62:	460d      	mov	r5, r1
 8003c64:	4b12      	ldr	r3, [pc, #72]	; (8003cb0 <telemetry_format_propulsion+0x60>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f7fc fc8d 	bl	8000588 <__aeabi_f2d>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	460b      	mov	r3, r1
 8003c72:	4910      	ldr	r1, [pc, #64]	; (8003cb4 <telemetry_format_propulsion+0x64>)
 8003c74:	7809      	ldrb	r1, [r1, #0]
 8003c76:	4608      	mov	r0, r1
			tank_pressure, tank_temperature, valve_state, stimeget.Minutes,
 8003c78:	490f      	ldr	r1, [pc, #60]	; (8003cb8 <telemetry_format_propulsion+0x68>)
 8003c7a:	7849      	ldrb	r1, [r1, #1]
	sprintf((char*) msg_buffer_pr, "P,%03.2f,%03.2f,%d,%02d,%02d,%lu,E\r\n",
 8003c7c:	460e      	mov	r6, r1
			stimeget.Seconds, stimeget.SubSeconds);
 8003c7e:	490e      	ldr	r1, [pc, #56]	; (8003cb8 <telemetry_format_propulsion+0x68>)
 8003c80:	7889      	ldrb	r1, [r1, #2]
	sprintf((char*) msg_buffer_pr, "P,%03.2f,%03.2f,%d,%02d,%02d,%lu,E\r\n",
 8003c82:	6079      	str	r1, [r7, #4]
 8003c84:	490c      	ldr	r1, [pc, #48]	; (8003cb8 <telemetry_format_propulsion+0x68>)
 8003c86:	6849      	ldr	r1, [r1, #4]
 8003c88:	9105      	str	r1, [sp, #20]
 8003c8a:	6879      	ldr	r1, [r7, #4]
 8003c8c:	9104      	str	r1, [sp, #16]
 8003c8e:	9603      	str	r6, [sp, #12]
 8003c90:	9002      	str	r0, [sp, #8]
 8003c92:	e9cd 2300 	strd	r2, r3, [sp]
 8003c96:	4622      	mov	r2, r4
 8003c98:	462b      	mov	r3, r5
 8003c9a:	4908      	ldr	r1, [pc, #32]	; (8003cbc <telemetry_format_propulsion+0x6c>)
 8003c9c:	4808      	ldr	r0, [pc, #32]	; (8003cc0 <telemetry_format_propulsion+0x70>)
 8003c9e:	f00b ff3f 	bl	800fb20 <siprintf>
}
 8003ca2:	bf00      	nop
 8003ca4:	370c      	adds	r7, #12
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003caa:	bf00      	nop
 8003cac:	20000268 	.word	0x20000268
 8003cb0:	20000260 	.word	0x20000260
 8003cb4:	20000264 	.word	0x20000264
 8003cb8:	20000270 	.word	0x20000270
 8003cbc:	08014eb4 	.word	0x08014eb4
 8003cc0:	20000350 	.word	0x20000350

08003cc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(LEDF_GPIO_Port, LEDF_Pin, GPIO_PIN_SET);
 8003cc8:	2201      	movs	r2, #1
 8003cca:	2108      	movs	r1, #8
 8003ccc:	4803      	ldr	r0, [pc, #12]	; (8003cdc <Error_Handler+0x18>)
 8003cce:	f002 fe3d 	bl	800694c <HAL_GPIO_WritePin>
	buzz_failure();
 8003cd2:	f7ff f825 	bl	8002d20 <buzz_failure>
	__BKPT();
 8003cd6:	be00      	bkpt	0x0000
  /* USER CODE END Error_Handler_Debug */
}
 8003cd8:	bf00      	nop
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	40020000 	.word	0x40020000

08003ce0 <xtend_parse_dma_command>:

extern UART_HandleTypeDef huart8;

extern volatile char xtend_rx_buf[10]; // dma buffer

radio_command xtend_parse_dma_command(void) {
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	af00      	add	r7, sp, #0

	if (strcmp(xtend_rx_buf, "lr") == 0) { // launch command
 8003ce4:	4929      	ldr	r1, [pc, #164]	; (8003d8c <xtend_parse_dma_command+0xac>)
 8003ce6:	482a      	ldr	r0, [pc, #168]	; (8003d90 <xtend_parse_dma_command+0xb0>)
 8003ce8:	f7fc fa82 	bl	80001f0 <strcmp>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d101      	bne.n	8003cf6 <xtend_parse_dma_command+0x16>
		return LAUNCH;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e047      	b.n	8003d86 <xtend_parse_dma_command+0xa6>
	}
	else if (strcmp(xtend_rx_buf, "ap") == 0) { // arm propulsion
 8003cf6:	4927      	ldr	r1, [pc, #156]	; (8003d94 <xtend_parse_dma_command+0xb4>)
 8003cf8:	4825      	ldr	r0, [pc, #148]	; (8003d90 <xtend_parse_dma_command+0xb0>)
 8003cfa:	f7fc fa79 	bl	80001f0 <strcmp>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d101      	bne.n	8003d08 <xtend_parse_dma_command+0x28>
		return ARM_PROP;
 8003d04:	2302      	movs	r3, #2
 8003d06:	e03e      	b.n	8003d86 <xtend_parse_dma_command+0xa6>
	}
	else if (strcmp(xtend_rx_buf, "ar") == 0) { // arm recovery
 8003d08:	4923      	ldr	r1, [pc, #140]	; (8003d98 <xtend_parse_dma_command+0xb8>)
 8003d0a:	4821      	ldr	r0, [pc, #132]	; (8003d90 <xtend_parse_dma_command+0xb0>)
 8003d0c:	f7fc fa70 	bl	80001f0 <strcmp>
 8003d10:	4603      	mov	r3, r0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d101      	bne.n	8003d1a <xtend_parse_dma_command+0x3a>
		return ARM_RCOV;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e035      	b.n	8003d86 <xtend_parse_dma_command+0xa6>
	}
	else if (strcmp(xtend_rx_buf, "dp") == 0) { // disarm propulsion
 8003d1a:	4920      	ldr	r1, [pc, #128]	; (8003d9c <xtend_parse_dma_command+0xbc>)
 8003d1c:	481c      	ldr	r0, [pc, #112]	; (8003d90 <xtend_parse_dma_command+0xb0>)
 8003d1e:	f7fc fa67 	bl	80001f0 <strcmp>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d101      	bne.n	8003d2c <xtend_parse_dma_command+0x4c>
		return DISARM_PROP;
 8003d28:	2304      	movs	r3, #4
 8003d2a:	e02c      	b.n	8003d86 <xtend_parse_dma_command+0xa6>
	}
	else if (strcmp(xtend_rx_buf, "dr") == 0) { // disarm recovery
 8003d2c:	491c      	ldr	r1, [pc, #112]	; (8003da0 <xtend_parse_dma_command+0xc0>)
 8003d2e:	4818      	ldr	r0, [pc, #96]	; (8003d90 <xtend_parse_dma_command+0xb0>)
 8003d30:	f7fc fa5e 	bl	80001f0 <strcmp>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d101      	bne.n	8003d3e <xtend_parse_dma_command+0x5e>
		return DISARM_RCOV;
 8003d3a:	2305      	movs	r3, #5
 8003d3c:	e023      	b.n	8003d86 <xtend_parse_dma_command+0xa6>
	}
	else if (strcmp(xtend_rx_buf, "v1") == 0) { // vr power on
 8003d3e:	4919      	ldr	r1, [pc, #100]	; (8003da4 <xtend_parse_dma_command+0xc4>)
 8003d40:	4813      	ldr	r0, [pc, #76]	; (8003d90 <xtend_parse_dma_command+0xb0>)
 8003d42:	f7fc fa55 	bl	80001f0 <strcmp>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d101      	bne.n	8003d50 <xtend_parse_dma_command+0x70>
		return VR_POWER_ON;
 8003d4c:	2306      	movs	r3, #6
 8003d4e:	e01a      	b.n	8003d86 <xtend_parse_dma_command+0xa6>
	}
	else if (strcmp(xtend_rx_buf, "v2") == 0) { // vr start
 8003d50:	4915      	ldr	r1, [pc, #84]	; (8003da8 <xtend_parse_dma_command+0xc8>)
 8003d52:	480f      	ldr	r0, [pc, #60]	; (8003d90 <xtend_parse_dma_command+0xb0>)
 8003d54:	f7fc fa4c 	bl	80001f0 <strcmp>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d101      	bne.n	8003d62 <xtend_parse_dma_command+0x82>
		return VR_REC_START;
 8003d5e:	2307      	movs	r3, #7
 8003d60:	e011      	b.n	8003d86 <xtend_parse_dma_command+0xa6>
	}
	else if (strcmp(xtend_rx_buf, "v3") == 0) { // vr stop
 8003d62:	4912      	ldr	r1, [pc, #72]	; (8003dac <xtend_parse_dma_command+0xcc>)
 8003d64:	480a      	ldr	r0, [pc, #40]	; (8003d90 <xtend_parse_dma_command+0xb0>)
 8003d66:	f7fc fa43 	bl	80001f0 <strcmp>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d101      	bne.n	8003d74 <xtend_parse_dma_command+0x94>
		return VR_REC_STOP;
 8003d70:	2308      	movs	r3, #8
 8003d72:	e008      	b.n	8003d86 <xtend_parse_dma_command+0xa6>
	}
	else if (strcmp(xtend_rx_buf, "v4") == 0) { // vr power off
 8003d74:	490e      	ldr	r1, [pc, #56]	; (8003db0 <xtend_parse_dma_command+0xd0>)
 8003d76:	4806      	ldr	r0, [pc, #24]	; (8003d90 <xtend_parse_dma_command+0xb0>)
 8003d78:	f7fc fa3a 	bl	80001f0 <strcmp>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d101      	bne.n	8003d86 <xtend_parse_dma_command+0xa6>
		return VR_POWER_OFF;
 8003d82:	2309      	movs	r3, #9
 8003d84:	e7ff      	b.n	8003d86 <xtend_parse_dma_command+0xa6>
	}

	// all other commands are invalid, ignore.
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	08014edc 	.word	0x08014edc
 8003d90:	20000a48 	.word	0x20000a48
 8003d94:	08014ee0 	.word	0x08014ee0
 8003d98:	08014ee4 	.word	0x08014ee4
 8003d9c:	08014ee8 	.word	0x08014ee8
 8003da0:	08014eec 	.word	0x08014eec
 8003da4:	08014ef0 	.word	0x08014ef0
 8003da8:	08014ef4 	.word	0x08014ef4
 8003dac:	08014ef8 	.word	0x08014ef8
 8003db0:	08014efc 	.word	0x08014efc

08003db4 <execute_parsed_command>:

void execute_parsed_command(radio_command cmd) {
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b082      	sub	sp, #8
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	4603      	mov	r3, r0
 8003dbc:	71fb      	strb	r3, [r7, #7]
	// TODO: decide whether we want to send an ack back to ground station, maybe as special event message
	switch (cmd) {
 8003dbe:	79fb      	ldrb	r3, [r7, #7]
 8003dc0:	3b01      	subs	r3, #1
 8003dc2:	2b08      	cmp	r3, #8
 8003dc4:	d86e      	bhi.n	8003ea4 <execute_parsed_command+0xf0>
 8003dc6:	a201      	add	r2, pc, #4	; (adr r2, 8003dcc <execute_parsed_command+0x18>)
 8003dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dcc:	08003df1 	.word	0x08003df1
 8003dd0:	08003e05 	.word	0x08003e05
 8003dd4:	08003e19 	.word	0x08003e19
 8003dd8:	08003e2d 	.word	0x08003e2d
 8003ddc:	08003e41 	.word	0x08003e41
 8003de0:	08003e55 	.word	0x08003e55
 8003de4:	08003e69 	.word	0x08003e69
 8003de8:	08003e7d 	.word	0x08003e7d
 8003dec:	08003e91 	.word	0x08003e91
	case LAUNCH:
		rocket_launch();
 8003df0:	f000 f872 	bl	8003ed8 <rocket_launch>
		HAL_UART_Transmit(&huart8, "launch\r\n", 8, HAL_MAX_DELAY);
 8003df4:	f04f 33ff 	mov.w	r3, #4294967295
 8003df8:	2208      	movs	r2, #8
 8003dfa:	492d      	ldr	r1, [pc, #180]	; (8003eb0 <execute_parsed_command+0xfc>)
 8003dfc:	482d      	ldr	r0, [pc, #180]	; (8003eb4 <execute_parsed_command+0x100>)
 8003dfe:	f006 fbe2 	bl	800a5c6 <HAL_UART_Transmit>
		break;
 8003e02:	e050      	b.n	8003ea6 <execute_parsed_command+0xf2>

	case ARM_PROP:
		arming_propulsion();
 8003e04:	f000 f882 	bl	8003f0c <arming_propulsion>
		HAL_UART_Transmit(&huart8, "arm pr\r\n", 8, HAL_MAX_DELAY);
 8003e08:	f04f 33ff 	mov.w	r3, #4294967295
 8003e0c:	2208      	movs	r2, #8
 8003e0e:	492a      	ldr	r1, [pc, #168]	; (8003eb8 <execute_parsed_command+0x104>)
 8003e10:	4828      	ldr	r0, [pc, #160]	; (8003eb4 <execute_parsed_command+0x100>)
 8003e12:	f006 fbd8 	bl	800a5c6 <HAL_UART_Transmit>
		break;
 8003e16:	e046      	b.n	8003ea6 <execute_parsed_command+0xf2>

	case ARM_RCOV:
		arming_recovery();
 8003e18:	f000 f884 	bl	8003f24 <arming_recovery>
		HAL_UART_Transmit(&huart8, "arm rc\r\n", 8, HAL_MAX_DELAY);
 8003e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e20:	2208      	movs	r2, #8
 8003e22:	4926      	ldr	r1, [pc, #152]	; (8003ebc <execute_parsed_command+0x108>)
 8003e24:	4823      	ldr	r0, [pc, #140]	; (8003eb4 <execute_parsed_command+0x100>)
 8003e26:	f006 fbce 	bl	800a5c6 <HAL_UART_Transmit>
		break;
 8003e2a:	e03c      	b.n	8003ea6 <execute_parsed_command+0xf2>

	case DISARM_PROP:
		disarm_propulsion();
 8003e2c:	f000 f886 	bl	8003f3c <disarm_propulsion>
		HAL_UART_Transmit(&huart8, "disarm pr\r\n", 11, HAL_MAX_DELAY);
 8003e30:	f04f 33ff 	mov.w	r3, #4294967295
 8003e34:	220b      	movs	r2, #11
 8003e36:	4922      	ldr	r1, [pc, #136]	; (8003ec0 <execute_parsed_command+0x10c>)
 8003e38:	481e      	ldr	r0, [pc, #120]	; (8003eb4 <execute_parsed_command+0x100>)
 8003e3a:	f006 fbc4 	bl	800a5c6 <HAL_UART_Transmit>
		break;
 8003e3e:	e032      	b.n	8003ea6 <execute_parsed_command+0xf2>

	case DISARM_RCOV:
		disarm_recovery();
 8003e40:	f000 f896 	bl	8003f70 <disarm_recovery>
		HAL_UART_Transmit(&huart8, "disarm rc\r\n", 11, HAL_MAX_DELAY);
 8003e44:	f04f 33ff 	mov.w	r3, #4294967295
 8003e48:	220b      	movs	r2, #11
 8003e4a:	491e      	ldr	r1, [pc, #120]	; (8003ec4 <execute_parsed_command+0x110>)
 8003e4c:	4819      	ldr	r0, [pc, #100]	; (8003eb4 <execute_parsed_command+0x100>)
 8003e4e:	f006 fbba 	bl	800a5c6 <HAL_UART_Transmit>
		break;
 8003e52:	e028      	b.n	8003ea6 <execute_parsed_command+0xf2>

	case VR_POWER_ON:
		VR_Power_On();
 8003e54:	f001 fa22 	bl	800529c <VR_Power_On>
		HAL_UART_Transmit(&huart8, "vr on\r\n", 7, HAL_MAX_DELAY);
 8003e58:	f04f 33ff 	mov.w	r3, #4294967295
 8003e5c:	2207      	movs	r2, #7
 8003e5e:	491a      	ldr	r1, [pc, #104]	; (8003ec8 <execute_parsed_command+0x114>)
 8003e60:	4814      	ldr	r0, [pc, #80]	; (8003eb4 <execute_parsed_command+0x100>)
 8003e62:	f006 fbb0 	bl	800a5c6 <HAL_UART_Transmit>
		break;
 8003e66:	e01e      	b.n	8003ea6 <execute_parsed_command+0xf2>

	case VR_REC_START:
		VR_Start_Rec();
 8003e68:	f001 fa34 	bl	80052d4 <VR_Start_Rec>
		HAL_UART_Transmit(&huart8, "vr start\r\n", 10, HAL_MAX_DELAY);
 8003e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e70:	220a      	movs	r2, #10
 8003e72:	4916      	ldr	r1, [pc, #88]	; (8003ecc <execute_parsed_command+0x118>)
 8003e74:	480f      	ldr	r0, [pc, #60]	; (8003eb4 <execute_parsed_command+0x100>)
 8003e76:	f006 fba6 	bl	800a5c6 <HAL_UART_Transmit>
		break;
 8003e7a:	e014      	b.n	8003ea6 <execute_parsed_command+0xf2>

	case VR_REC_STOP:
		VR_Stop_Rec();
 8003e7c:	f001 fa36 	bl	80052ec <VR_Stop_Rec>
		HAL_UART_Transmit(&huart8, "vr stop\r\n", 9, HAL_MAX_DELAY);
 8003e80:	f04f 33ff 	mov.w	r3, #4294967295
 8003e84:	2209      	movs	r2, #9
 8003e86:	4912      	ldr	r1, [pc, #72]	; (8003ed0 <execute_parsed_command+0x11c>)
 8003e88:	480a      	ldr	r0, [pc, #40]	; (8003eb4 <execute_parsed_command+0x100>)
 8003e8a:	f006 fb9c 	bl	800a5c6 <HAL_UART_Transmit>
		break;
 8003e8e:	e00a      	b.n	8003ea6 <execute_parsed_command+0xf2>

	case VR_POWER_OFF:
		VR_Power_Off();
 8003e90:	f001 fa14 	bl	80052bc <VR_Power_Off>
		HAL_UART_Transmit(&huart8, "vr off\r\n", 8, HAL_MAX_DELAY);
 8003e94:	f04f 33ff 	mov.w	r3, #4294967295
 8003e98:	2208      	movs	r2, #8
 8003e9a:	490e      	ldr	r1, [pc, #56]	; (8003ed4 <execute_parsed_command+0x120>)
 8003e9c:	4805      	ldr	r0, [pc, #20]	; (8003eb4 <execute_parsed_command+0x100>)
 8003e9e:	f006 fb92 	bl	800a5c6 <HAL_UART_Transmit>
		break;
 8003ea2:	e000      	b.n	8003ea6 <execute_parsed_command+0xf2>

	default:
		break;
 8003ea4:	bf00      	nop
	}
}
 8003ea6:	bf00      	nop
 8003ea8:	3708      	adds	r7, #8
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	08014f00 	.word	0x08014f00
 8003eb4:	20001718 	.word	0x20001718
 8003eb8:	08014f0c 	.word	0x08014f0c
 8003ebc:	08014f18 	.word	0x08014f18
 8003ec0:	08014f24 	.word	0x08014f24
 8003ec4:	08014f30 	.word	0x08014f30
 8003ec8:	08014f3c 	.word	0x08014f3c
 8003ecc:	08014f44 	.word	0x08014f44
 8003ed0:	08014f50 	.word	0x08014f50
 8003ed4:	08014f5c 	.word	0x08014f5c

08003ed8 <rocket_launch>:

void rocket_launch(void) {
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	af00      	add	r7, sp, #0
	// just to be safe, set arming pin high to ensure pyro channels are armed
	HAL_GPIO_WritePin(Prop_Pyro_Arming_GPIO_Port, Prop_Pyro_Arming_Pin, SET);
 8003edc:	2201      	movs	r2, #1
 8003ede:	2102      	movs	r1, #2
 8003ee0:	4808      	ldr	r0, [pc, #32]	; (8003f04 <rocket_launch+0x2c>)
 8003ee2:	f002 fd33 	bl	800694c <HAL_GPIO_WritePin>

	// open valve by firing the prop pyro ejection channels
	HAL_GPIO_WritePin(Prop_Gate_1_GPIO_Port, Prop_Gate_1_Pin, SET);
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003eec:	4806      	ldr	r0, [pc, #24]	; (8003f08 <rocket_launch+0x30>)
 8003eee:	f002 fd2d 	bl	800694c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Prop_Gate_2_GPIO_Port, Prop_Gate_2_Pin, SET);
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003ef8:	4803      	ldr	r0, [pc, #12]	; (8003f08 <rocket_launch+0x30>)
 8003efa:	f002 fd27 	bl	800694c <HAL_GPIO_WritePin>
}
 8003efe:	bf00      	nop
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	40021800 	.word	0x40021800
 8003f08:	40021400 	.word	0x40021400

08003f0c <arming_propulsion>:

void arming_propulsion(void) {
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0
	// arm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(Prop_Pyro_Arming_GPIO_Port, Prop_Pyro_Arming_Pin, SET);
 8003f10:	2201      	movs	r2, #1
 8003f12:	2102      	movs	r1, #2
 8003f14:	4802      	ldr	r0, [pc, #8]	; (8003f20 <arming_propulsion+0x14>)
 8003f16:	f002 fd19 	bl	800694c <HAL_GPIO_WritePin>
}
 8003f1a:	bf00      	nop
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	40021800 	.word	0x40021800

08003f24 <arming_recovery>:

void arming_recovery(void) {
 8003f24:	b580      	push	{r7, lr}
 8003f26:	af00      	add	r7, sp, #0
	// arm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(Rcov_Arm_GPIO_Port, Rcov_Arm_Pin, SET);
 8003f28:	2201      	movs	r2, #1
 8003f2a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003f2e:	4802      	ldr	r0, [pc, #8]	; (8003f38 <arming_recovery+0x14>)
 8003f30:	f002 fd0c 	bl	800694c <HAL_GPIO_WritePin>
}
 8003f34:	bf00      	nop
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	40021800 	.word	0x40021800

08003f3c <disarm_propulsion>:

void disarm_propulsion(void) {
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
	// disarm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(Prop_Pyro_Arming_GPIO_Port, Prop_Pyro_Arming_Pin, RESET);
 8003f40:	2200      	movs	r2, #0
 8003f42:	2102      	movs	r1, #2
 8003f44:	4808      	ldr	r0, [pc, #32]	; (8003f68 <disarm_propulsion+0x2c>)
 8003f46:	f002 fd01 	bl	800694c <HAL_GPIO_WritePin>

	// also reset the gates in case they were high
	HAL_GPIO_WritePin(Prop_Gate_1_GPIO_Port, Prop_Gate_1_Pin, RESET);
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f50:	4806      	ldr	r0, [pc, #24]	; (8003f6c <disarm_propulsion+0x30>)
 8003f52:	f002 fcfb 	bl	800694c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Prop_Gate_2_GPIO_Port, Prop_Gate_2_Pin, RESET);
 8003f56:	2200      	movs	r2, #0
 8003f58:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003f5c:	4803      	ldr	r0, [pc, #12]	; (8003f6c <disarm_propulsion+0x30>)
 8003f5e:	f002 fcf5 	bl	800694c <HAL_GPIO_WritePin>
}
 8003f62:	bf00      	nop
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	40021800 	.word	0x40021800
 8003f6c:	40021400 	.word	0x40021400

08003f70 <disarm_recovery>:

void disarm_recovery(void) {
 8003f70:	b580      	push	{r7, lr}
 8003f72:	af00      	add	r7, sp, #0
	// disarm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(Rcov_Arm_GPIO_Port, Rcov_Arm_Pin, RESET);
 8003f74:	2200      	movs	r2, #0
 8003f76:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003f7a:	4808      	ldr	r0, [pc, #32]	; (8003f9c <disarm_recovery+0x2c>)
 8003f7c:	f002 fce6 	bl	800694c <HAL_GPIO_WritePin>

	// also reset the gates in case they were high
	HAL_GPIO_WritePin(Rcov_Gate_Drogue_GPIO_Port, Rcov_Gate_Drogue_Pin, RESET);
 8003f80:	2200      	movs	r2, #0
 8003f82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f86:	4805      	ldr	r0, [pc, #20]	; (8003f9c <disarm_recovery+0x2c>)
 8003f88:	f002 fce0 	bl	800694c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Rcov_Gate_Main_GPIO_Port, Rcov_Gate_Main_Pin, RESET);
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003f92:	4802      	ldr	r0, [pc, #8]	; (8003f9c <disarm_recovery+0x2c>)
 8003f94:	f002 fcda 	bl	800694c <HAL_GPIO_WritePin>
}
 8003f98:	bf00      	nop
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	40021800 	.word	0x40021800

08003fa0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b086      	sub	sp, #24
 8003fa4:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 8003fa6:	1d3b      	adds	r3, r7, #4
 8003fa8:	2200      	movs	r2, #0
 8003faa:	601a      	str	r2, [r3, #0]
 8003fac:	605a      	str	r2, [r3, #4]
 8003fae:	609a      	str	r2, [r3, #8]
 8003fb0:	60da      	str	r2, [r3, #12]
 8003fb2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003fb8:	4b24      	ldr	r3, [pc, #144]	; (800404c <MX_RTC_Init+0xac>)
 8003fba:	4a25      	ldr	r2, [pc, #148]	; (8004050 <MX_RTC_Init+0xb0>)
 8003fbc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003fbe:	4b23      	ldr	r3, [pc, #140]	; (800404c <MX_RTC_Init+0xac>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003fc4:	4b21      	ldr	r3, [pc, #132]	; (800404c <MX_RTC_Init+0xac>)
 8003fc6:	227f      	movs	r2, #127	; 0x7f
 8003fc8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003fca:	4b20      	ldr	r3, [pc, #128]	; (800404c <MX_RTC_Init+0xac>)
 8003fcc:	22ff      	movs	r2, #255	; 0xff
 8003fce:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003fd0:	4b1e      	ldr	r3, [pc, #120]	; (800404c <MX_RTC_Init+0xac>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003fd6:	4b1d      	ldr	r3, [pc, #116]	; (800404c <MX_RTC_Init+0xac>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003fdc:	4b1b      	ldr	r3, [pc, #108]	; (800404c <MX_RTC_Init+0xac>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003fe2:	481a      	ldr	r0, [pc, #104]	; (800404c <MX_RTC_Init+0xac>)
 8003fe4:	f004 fbb0 	bl	8008748 <HAL_RTC_Init>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d001      	beq.n	8003ff2 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8003fee:	f7ff fe69 	bl	8003cc4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x10;
 8003ff2:	2310      	movs	r3, #16
 8003ff4:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x20;
 8003ff6:	2320      	movs	r3, #32
 8003ff8:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x30;
 8003ffa:	2330      	movs	r3, #48	; 0x30
 8003ffc:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003ffe:	2300      	movs	r3, #0
 8004000:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004002:	2300      	movs	r3, #0
 8004004:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8004006:	1d3b      	adds	r3, r7, #4
 8004008:	2201      	movs	r2, #1
 800400a:	4619      	mov	r1, r3
 800400c:	480f      	ldr	r0, [pc, #60]	; (800404c <MX_RTC_Init+0xac>)
 800400e:	f004 fc2c 	bl	800886a <HAL_RTC_SetTime>
 8004012:	4603      	mov	r3, r0
 8004014:	2b00      	cmp	r3, #0
 8004016:	d001      	beq.n	800401c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8004018:	f7ff fe54 	bl	8003cc4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800401c:	2301      	movs	r3, #1
 800401e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_FEBRUARY;
 8004020:	2302      	movs	r3, #2
 8004022:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x12;
 8004024:	2312      	movs	r3, #18
 8004026:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x21;
 8004028:	2321      	movs	r3, #33	; 0x21
 800402a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800402c:	463b      	mov	r3, r7
 800402e:	2201      	movs	r2, #1
 8004030:	4619      	mov	r1, r3
 8004032:	4806      	ldr	r0, [pc, #24]	; (800404c <MX_RTC_Init+0xac>)
 8004034:	f004 fd34 	bl	8008aa0 <HAL_RTC_SetDate>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d001      	beq.n	8004042 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800403e:	f7ff fe41 	bl	8003cc4 <Error_Handler>
  }

}
 8004042:	bf00      	nop
 8004044:	3718      	adds	r7, #24
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	20001000 	.word	0x20001000
 8004050:	40002800 	.word	0x40002800

08004054 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a05      	ldr	r2, [pc, #20]	; (8004078 <HAL_RTC_MspInit+0x24>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d102      	bne.n	800406c <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004066:	4b05      	ldr	r3, [pc, #20]	; (800407c <HAL_RTC_MspInit+0x28>)
 8004068:	2201      	movs	r2, #1
 800406a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800406c:	bf00      	nop
 800406e:	370c      	adds	r7, #12
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr
 8004078:	40002800 	.word	0x40002800
 800407c:	42470e3c 	.word	0x42470e3c

08004080 <myprintf>:
extern FRESULT fres;
uint8_t msg_buffer[1000];


// private functions
void myprintf(const char *fmt, ...) { // currently does nothing, was copied from a tutorial to make the code work
 8004080:	b40f      	push	{r0, r1, r2, r3}
 8004082:	b580      	push	{r7, lr}
 8004084:	b082      	sub	sp, #8
 8004086:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 8004088:	f107 0314 	add.w	r3, r7, #20
 800408c:	607b      	str	r3, [r7, #4]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	693a      	ldr	r2, [r7, #16]
 8004092:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004096:	4805      	ldr	r0, [pc, #20]	; (80040ac <myprintf+0x2c>)
 8004098:	f00c fce2 	bl	8010a60 <vsniprintf>
  va_end(args);

//  int len = strlen(buffer);
//  HAL_UART_Transmit(&huart8, (uint8_t*)buffer, len, -1);

}
 800409c:	bf00      	nop
 800409e:	3708      	adds	r7, #8
 80040a0:	46bd      	mov	sp, r7
 80040a2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80040a6:	b004      	add	sp, #16
 80040a8:	4770      	bx	lr
 80040aa:	bf00      	nop
 80040ac:	200003ac 	.word	0x200003ac

080040b0 <sd_init_dynamic_filename>:
 * creates new file of form "[prefix][number].txt"
 * where the string composed of "[prefix][number]" is 8 characters long.
 *
 */
FRESULT sd_init_dynamic_filename(char *prefix, char *header_text, char* return_filename)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b08a      	sub	sp, #40	; 0x28
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	607a      	str	r2, [r7, #4]
	FRESULT fres = f_mount(&FatFs, "", 1);
 80040bc:	2201      	movs	r2, #1
 80040be:	4933      	ldr	r1, [pc, #204]	; (800418c <sd_init_dynamic_filename+0xdc>)
 80040c0:	4833      	ldr	r0, [pc, #204]	; (8004190 <sd_init_dynamic_filename+0xe0>)
 80040c2:	f009 fe4f 	bl	800dd64 <f_mount>
 80040c6:	4603      	mov	r3, r0
 80040c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (fres != FR_OK) {
 80040cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d009      	beq.n	80040e8 <sd_init_dynamic_filename+0x38>
		myprintf("f_mount error (%i)\r\n", fres);
 80040d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80040d8:	4619      	mov	r1, r3
 80040da:	482e      	ldr	r0, [pc, #184]	; (8004194 <sd_init_dynamic_filename+0xe4>)
 80040dc:	f7ff ffd0 	bl	8004080 <myprintf>
		__BKPT();
 80040e0:	be00      	bkpt	0x0000
		return fres;
 80040e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80040e6:	e04c      	b.n	8004182 <sd_init_dynamic_filename+0xd2>
	}

	// scan files on drive to figure out what suffix number is appropriate
	uint32_t max_used_value = 0;
 80040e8:	2300      	movs	r3, #0
 80040ea:	623b      	str	r3, [r7, #32]
	fres = scan_files("", prefix, &max_used_value);
 80040ec:	f107 0320 	add.w	r3, r7, #32
 80040f0:	461a      	mov	r2, r3
 80040f2:	68f9      	ldr	r1, [r7, #12]
 80040f4:	4825      	ldr	r0, [pc, #148]	; (800418c <sd_init_dynamic_filename+0xdc>)
 80040f6:	f000 f89d 	bl	8004234 <scan_files>
 80040fa:	4603      	mov	r3, r0
 80040fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	// create filename (max filename length in char array is 13 without LFN)
	char filename[13];
	sprintf(filename, "fc%06lu.txt", max_used_value + 1);
 8004100:	6a3b      	ldr	r3, [r7, #32]
 8004102:	1c5a      	adds	r2, r3, #1
 8004104:	f107 0310 	add.w	r3, r7, #16
 8004108:	4923      	ldr	r1, [pc, #140]	; (8004198 <sd_init_dynamic_filename+0xe8>)
 800410a:	4618      	mov	r0, r3
 800410c:	f00b fd08 	bl	800fb20 <siprintf>
	return_filename = strcpy(return_filename, filename); // needed so that other functions can open the file!
 8004110:	f107 0310 	add.w	r3, r7, #16
 8004114:	4619      	mov	r1, r3
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f00b fda0 	bl	800fc5c <strcpy>
 800411c:	6078      	str	r0, [r7, #4]

	// open file (create file) on SD card
	fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 800411e:	f107 0310 	add.w	r3, r7, #16
 8004122:	221a      	movs	r2, #26
 8004124:	4619      	mov	r1, r3
 8004126:	481d      	ldr	r0, [pc, #116]	; (800419c <sd_init_dynamic_filename+0xec>)
 8004128:	f009 fe62 	bl	800ddf0 <f_open>
 800412c:	4603      	mov	r3, r0
 800412e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (fres == FR_OK) {
 8004132:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004136:	2b00      	cmp	r3, #0
 8004138:	d11a      	bne.n	8004170 <sd_init_dynamic_filename+0xc0>
		myprintf("I was able to open filename.txt for writing\r\n");
 800413a:	4819      	ldr	r0, [pc, #100]	; (80041a0 <sd_init_dynamic_filename+0xf0>)
 800413c:	f7ff ffa0 	bl	8004080 <myprintf>
		myprintf("f_open error (%i)\r\n", fres);
		__BKPT();
		return fres;
	}
	// set pointer to end of file to append
	f_lseek(&fil, f_size(&fil));
 8004140:	4b16      	ldr	r3, [pc, #88]	; (800419c <sd_init_dynamic_filename+0xec>)
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	4619      	mov	r1, r3
 8004146:	4815      	ldr	r0, [pc, #84]	; (800419c <sd_init_dynamic_filename+0xec>)
 8004148:	f00a fa2d 	bl	800e5a6 <f_lseek>

	// save indicate start of new log session
	sprintf((char *)msg_buffer, "--- new logging session! ---\r\n");
 800414c:	4915      	ldr	r1, [pc, #84]	; (80041a4 <sd_init_dynamic_filename+0xf4>)
 800414e:	4816      	ldr	r0, [pc, #88]	; (80041a8 <sd_init_dynamic_filename+0xf8>)
 8004150:	f00b fce6 	bl	800fb20 <siprintf>
	sd_write(&fil, msg_buffer);
 8004154:	4914      	ldr	r1, [pc, #80]	; (80041a8 <sd_init_dynamic_filename+0xf8>)
 8004156:	4811      	ldr	r0, [pc, #68]	; (800419c <sd_init_dynamic_filename+0xec>)
 8004158:	f000 f842 	bl	80041e0 <sd_write>

	// save header row to indicate what the data is
	sd_write(&fil, (uint8_t *)header_text);
 800415c:	68b9      	ldr	r1, [r7, #8]
 800415e:	480f      	ldr	r0, [pc, #60]	; (800419c <sd_init_dynamic_filename+0xec>)
 8004160:	f000 f83e 	bl	80041e0 <sd_write>
	f_close(&fil);
 8004164:	480d      	ldr	r0, [pc, #52]	; (800419c <sd_init_dynamic_filename+0xec>)
 8004166:	f00a f9f4 	bl	800e552 <f_close>

	return fres;
 800416a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800416e:	e008      	b.n	8004182 <sd_init_dynamic_filename+0xd2>
		myprintf("f_open error (%i)\r\n", fres);
 8004170:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004174:	4619      	mov	r1, r3
 8004176:	480d      	ldr	r0, [pc, #52]	; (80041ac <sd_init_dynamic_filename+0xfc>)
 8004178:	f7ff ff82 	bl	8004080 <myprintf>
		__BKPT();
 800417c:	be00      	bkpt	0x0000
		return fres;
 800417e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004182:	4618      	mov	r0, r3
 8004184:	3728      	adds	r7, #40	; 0x28
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	08014f68 	.word	0x08014f68
 8004190:	20000a54 	.word	0x20000a54
 8004194:	08014f6c 	.word	0x08014f6c
 8004198:	08014fe8 	.word	0x08014fe8
 800419c:	20000dd0 	.word	0x20000dd0
 80041a0:	08014f84 	.word	0x08014f84
 80041a4:	08014fc8 	.word	0x08014fc8
 80041a8:	20001020 	.word	0x20001020
 80041ac:	08014fb4 	.word	0x08014fb4

080041b0 <sd_open_file>:

/*
 * always open in mode FA_WRITE | FA_OPEN_ALWAYS and then appends.
 */
FRESULT sd_open_file(char *filename)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
	// write start to SD card
	FRESULT fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS);
 80041b8:	2212      	movs	r2, #18
 80041ba:	6879      	ldr	r1, [r7, #4]
 80041bc:	4807      	ldr	r0, [pc, #28]	; (80041dc <sd_open_file+0x2c>)
 80041be:	f009 fe17 	bl	800ddf0 <f_open>
 80041c2:	4603      	mov	r3, r0
 80041c4:	73fb      	strb	r3, [r7, #15]

	// set pointer to end of file to append
	f_lseek(&fil, f_size(&fil));
 80041c6:	4b05      	ldr	r3, [pc, #20]	; (80041dc <sd_open_file+0x2c>)
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	4619      	mov	r1, r3
 80041cc:	4803      	ldr	r0, [pc, #12]	; (80041dc <sd_open_file+0x2c>)
 80041ce:	f00a f9ea 	bl	800e5a6 <f_lseek>

	return fres;
 80041d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}
 80041dc:	20000dd0 	.word	0x20000dd0

080041e0 <sd_write>:
 * @brief  write buffer to file on sd card.
 * @param  fp 		file to save to
 * @param  buffer	data to write to file
 */
int8_t sd_write(FIL* fp, uint8_t* buffer)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	6039      	str	r1, [r7, #0]
	UINT bytesWrote;
	FRESULT fres = f_write(fp, buffer, strlen((char const *)buffer), &bytesWrote);
 80041ea:	6838      	ldr	r0, [r7, #0]
 80041ec:	f7fc f80a 	bl	8000204 <strlen>
 80041f0:	4602      	mov	r2, r0
 80041f2:	f107 0308 	add.w	r3, r7, #8
 80041f6:	6839      	ldr	r1, [r7, #0]
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f009 ffb7 	bl	800e16c <f_write>
 80041fe:	4603      	mov	r3, r0
 8004200:	73fb      	strb	r3, [r7, #15]
	if (fres == FR_OK) {
 8004202:	7bfb      	ldrb	r3, [r7, #15]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d107      	bne.n	8004218 <sd_write+0x38>
		myprintf("Wrote %i bytes to 'write.txt'!\r\n", bytesWrote);
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	4619      	mov	r1, r3
 800420c:	4807      	ldr	r0, [pc, #28]	; (800422c <sd_write+0x4c>)
 800420e:	f7ff ff37 	bl	8004080 <myprintf>
		return bytesWrote;
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	b25b      	sxtb	r3, r3
 8004216:	e004      	b.n	8004222 <sd_write+0x42>
	} else {
		myprintf("f_write error (%i)\r\n");
 8004218:	4805      	ldr	r0, [pc, #20]	; (8004230 <sd_write+0x50>)
 800421a:	f7ff ff31 	bl	8004080 <myprintf>
		return -1;
 800421e:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8004222:	4618      	mov	r0, r3
 8004224:	3710      	adds	r7, #16
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	08014ff4 	.word	0x08014ff4
 8004230:	08015018 	.word	0x08015018

08004234 <scan_files>:
FRESULT scan_files (
    char* path,        /* Start node to be scanned (***also used as work area***) */
	char* prefix,	   /* prefix in the filename for our datafiles */
	uint32_t* max_used_value
)
{
 8004234:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004236:	b099      	sub	sp, #100	; 0x64
 8004238:	af00      	add	r7, sp, #0
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	60b9      	str	r1, [r7, #8]
 800423e:	607a      	str	r2, [r7, #4]
 8004240:	466b      	mov	r3, sp
 8004242:	461d      	mov	r5, r3
    DIR dir;
//    UINT i;
    static FILINFO fno;

    // does not change so make it static
    uint8_t len_prefix = strlen(prefix);
 8004244:	68b8      	ldr	r0, [r7, #8]
 8004246:	f7fb ffdd 	bl	8000204 <strlen>
 800424a:	4603      	mov	r3, r0
 800424c:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    char prefix_upper[len_prefix];
 8004250:	f897 405e 	ldrb.w	r4, [r7, #94]	; 0x5e
 8004254:	4623      	mov	r3, r4
 8004256:	3b01      	subs	r3, #1
 8004258:	65bb      	str	r3, [r7, #88]	; 0x58
 800425a:	b2e0      	uxtb	r0, r4
 800425c:	f04f 0100 	mov.w	r1, #0
 8004260:	f04f 0200 	mov.w	r2, #0
 8004264:	f04f 0300 	mov.w	r3, #0
 8004268:	00cb      	lsls	r3, r1, #3
 800426a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800426e:	00c2      	lsls	r2, r0, #3
 8004270:	b2e0      	uxtb	r0, r4
 8004272:	f04f 0100 	mov.w	r1, #0
 8004276:	f04f 0200 	mov.w	r2, #0
 800427a:	f04f 0300 	mov.w	r3, #0
 800427e:	00cb      	lsls	r3, r1, #3
 8004280:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8004284:	00c2      	lsls	r2, r0, #3
 8004286:	4623      	mov	r3, r4
 8004288:	3307      	adds	r3, #7
 800428a:	08db      	lsrs	r3, r3, #3
 800428c:	00db      	lsls	r3, r3, #3
 800428e:	ebad 0d03 	sub.w	sp, sp, r3
 8004292:	466b      	mov	r3, sp
 8004294:	3300      	adds	r3, #0
 8004296:	657b      	str	r3, [r7, #84]	; 0x54
	str2upper(prefix, prefix_upper);
 8004298:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800429a:	4619      	mov	r1, r3
 800429c:	68b8      	ldr	r0, [r7, #8]
 800429e:	f000 f8ff 	bl	80044a0 <str2upper>

	*max_used_value = 0; // initialize to known minimum value
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	601a      	str	r2, [r3, #0]
	uint32_t num_files_fc = 0; // suffix on the files containing fc data already on sd card
 80042a8:	2300      	movs	r3, #0
 80042aa:	617b      	str	r3, [r7, #20]

    res = f_opendir(&dir, path);                       /* Open the directory */
 80042ac:	f107 0318 	add.w	r3, r7, #24
 80042b0:	68f9      	ldr	r1, [r7, #12]
 80042b2:	4618      	mov	r0, r3
 80042b4:	f00a fb80 	bl	800e9b8 <f_opendir>
 80042b8:	4603      	mov	r3, r0
 80042ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if (res == FR_OK) {
 80042be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d16c      	bne.n	80043a0 <scan_files+0x16c>
        for (;;) {
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 80042c6:	f107 0318 	add.w	r3, r7, #24
 80042ca:	4939      	ldr	r1, [pc, #228]	; (80043b0 <scan_files+0x17c>)
 80042cc:	4618      	mov	r0, r3
 80042ce:	f00a fc0c 	bl	800eaea <f_readdir>
 80042d2:	4603      	mov	r3, r0
 80042d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
            if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 80042d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d15a      	bne.n	8004396 <scan_files+0x162>
 80042e0:	4b33      	ldr	r3, [pc, #204]	; (80043b0 <scan_files+0x17c>)
 80042e2:	7a5b      	ldrb	r3, [r3, #9]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d056      	beq.n	8004396 <scan_files+0x162>
            if (fno.fattrib & AM_DIR) {                    /* It is a directory */
 80042e8:	4b31      	ldr	r3, [pc, #196]	; (80043b0 <scan_files+0x17c>)
 80042ea:	7a1b      	ldrb	r3, [r3, #8]
 80042ec:	f003 0310 	and.w	r3, r3, #16
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d14e      	bne.n	8004392 <scan_files+0x15e>
//                i = strlen(path);
//                sprintf(&path[i], "/%s", fno.fname);
//                res = scan_files(path, prefix, max_used_value);    /* Enter the directory */
//                if (res != FR_OK) break;
//                path[i] = 0;
            } else {                                       /* It is a file. */
 80042f4:	466b      	mov	r3, sp
 80042f6:	461e      	mov	r6, r3
//                printf("%s/%s\n", path, fno.fname);

            	// check if filename contains parts of our standard prefix "FC000000.txt"
            	// but first convert to uppercase to make case insensitive

            	char fname_upper[strlen((char *)fno.fname)];
 80042f8:	482e      	ldr	r0, [pc, #184]	; (80043b4 <scan_files+0x180>)
 80042fa:	f7fb ff83 	bl	8000204 <strlen>
 80042fe:	4604      	mov	r4, r0
 8004300:	4623      	mov	r3, r4
 8004302:	3b01      	subs	r3, #1
 8004304:	653b      	str	r3, [r7, #80]	; 0x50
 8004306:	4620      	mov	r0, r4
 8004308:	f04f 0100 	mov.w	r1, #0
 800430c:	f04f 0200 	mov.w	r2, #0
 8004310:	f04f 0300 	mov.w	r3, #0
 8004314:	00cb      	lsls	r3, r1, #3
 8004316:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800431a:	00c2      	lsls	r2, r0, #3
 800431c:	4620      	mov	r0, r4
 800431e:	f04f 0100 	mov.w	r1, #0
 8004322:	f04f 0200 	mov.w	r2, #0
 8004326:	f04f 0300 	mov.w	r3, #0
 800432a:	00cb      	lsls	r3, r1, #3
 800432c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8004330:	00c2      	lsls	r2, r0, #3
 8004332:	1de3      	adds	r3, r4, #7
 8004334:	08db      	lsrs	r3, r3, #3
 8004336:	00db      	lsls	r3, r3, #3
 8004338:	ebad 0d03 	sub.w	sp, sp, r3
 800433c:	466b      	mov	r3, sp
 800433e:	3300      	adds	r3, #0
 8004340:	64fb      	str	r3, [r7, #76]	; 0x4c
            	str2upper((char *)fno.fname, fname_upper);
 8004342:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004344:	4619      	mov	r1, r3
 8004346:	481b      	ldr	r0, [pc, #108]	; (80043b4 <scan_files+0x180>)
 8004348:	f000 f8aa 	bl	80044a0 <str2upper>

            	int8_t contains_prefix = strncmp(fno.fname, prefix_upper, len_prefix);
 800434c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800434e:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8004352:	4619      	mov	r1, r3
 8004354:	4817      	ldr	r0, [pc, #92]	; (80043b4 <scan_files+0x180>)
 8004356:	f00b fc89 	bl	800fc6c <strncmp>
 800435a:	4603      	mov	r3, r0
 800435c:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b

            	if (contains_prefix == 0)
 8004360:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 8004364:	2b00      	cmp	r3, #0
 8004366:	d112      	bne.n	800438e <scan_files+0x15a>
            	{
            		// can do error checking with status if desired
            		uint8_t status = extract_filename_suffix(fname_upper, len_prefix, &num_files_fc);
 8004368:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800436a:	f107 0214 	add.w	r2, r7, #20
 800436e:	f897 105e 	ldrb.w	r1, [r7, #94]	; 0x5e
 8004372:	4618      	mov	r0, r3
 8004374:	f000 f820 	bl	80043b8 <extract_filename_suffix>
 8004378:	4603      	mov	r3, r0
 800437a:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a

            		if (num_files_fc > *max_used_value)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	429a      	cmp	r2, r3
 8004386:	d202      	bcs.n	800438e <scan_files+0x15a>
            		{
            			*max_used_value = num_files_fc;
 8004388:	697a      	ldr	r2, [r7, #20]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	601a      	str	r2, [r3, #0]
 800438e:	46b5      	mov	sp, r6
 8004390:	e799      	b.n	80042c6 <scan_files+0x92>
            	continue; // don't enter directory
 8004392:	bf00      	nop
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8004394:	e797      	b.n	80042c6 <scan_files+0x92>
            		}
            	}
            }
        }

        f_closedir(&dir);
 8004396:	f107 0318 	add.w	r3, r7, #24
 800439a:	4618      	mov	r0, r3
 800439c:	f00a fb7f 	bl	800ea9e <f_closedir>
    }

    return res;
 80043a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80043a4:	46ad      	mov	sp, r5
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3764      	adds	r7, #100	; 0x64
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043ae:	bf00      	nop
 80043b0:	200004ac 	.word	0x200004ac
 80043b4:	200004b5 	.word	0x200004b5

080043b8 <extract_filename_suffix>:
 * which is assumed to be .txt. assumes that filename contains prefix.
 *
 * returns integer indicating success/fail: 0 = success, 1 = fail
 */
uint8_t extract_filename_suffix(char* filename, uint8_t len_prefix, uint32_t* num_value)
{
 80043b8:	b5b0      	push	{r4, r5, r7, lr}
 80043ba:	b088      	sub	sp, #32
 80043bc:	af00      	add	r7, sp, #0
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	460b      	mov	r3, r1
 80043c2:	607a      	str	r2, [r7, #4]
 80043c4:	72fb      	strb	r3, [r7, #11]
 80043c6:	466b      	mov	r3, sp
 80043c8:	461d      	mov	r5, r3
	uint8_t len_filename = strlen(filename);
 80043ca:	68f8      	ldr	r0, [r7, #12]
 80043cc:	f7fb ff1a 	bl	8000204 <strlen>
 80043d0:	4603      	mov	r3, r0
 80043d2:	77bb      	strb	r3, [r7, #30]

	// add characters between prefix and filename extension to buffer
	uint8_t len_buf = 8;
 80043d4:	2308      	movs	r3, #8
 80043d6:	777b      	strb	r3, [r7, #29]
	char buf[len_buf]; // filenames can't be longer than 8 characters total
 80043d8:	7f7c      	ldrb	r4, [r7, #29]
 80043da:	4623      	mov	r3, r4
 80043dc:	3b01      	subs	r3, #1
 80043de:	61bb      	str	r3, [r7, #24]
 80043e0:	b2e0      	uxtb	r0, r4
 80043e2:	f04f 0100 	mov.w	r1, #0
 80043e6:	f04f 0200 	mov.w	r2, #0
 80043ea:	f04f 0300 	mov.w	r3, #0
 80043ee:	00cb      	lsls	r3, r1, #3
 80043f0:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80043f4:	00c2      	lsls	r2, r0, #3
 80043f6:	b2e0      	uxtb	r0, r4
 80043f8:	f04f 0100 	mov.w	r1, #0
 80043fc:	f04f 0200 	mov.w	r2, #0
 8004400:	f04f 0300 	mov.w	r3, #0
 8004404:	00cb      	lsls	r3, r1, #3
 8004406:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800440a:	00c2      	lsls	r2, r0, #3
 800440c:	4623      	mov	r3, r4
 800440e:	3307      	adds	r3, #7
 8004410:	08db      	lsrs	r3, r3, #3
 8004412:	00db      	lsls	r3, r3, #3
 8004414:	ebad 0d03 	sub.w	sp, sp, r3
 8004418:	466b      	mov	r3, sp
 800441a:	3300      	adds	r3, #0
 800441c:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0; i < len_buf; i++)
 800441e:	2300      	movs	r3, #0
 8004420:	77fb      	strb	r3, [r7, #31]
 8004422:	e014      	b.n	800444e <extract_filename_suffix+0x96>
	{
		if (len_prefix - 1 + i < len_filename - 1) // go to end of filename
 8004424:	7afb      	ldrb	r3, [r7, #11]
 8004426:	1e5a      	subs	r2, r3, #1
 8004428:	7ffb      	ldrb	r3, [r7, #31]
 800442a:	441a      	add	r2, r3
 800442c:	7fbb      	ldrb	r3, [r7, #30]
 800442e:	3b01      	subs	r3, #1
 8004430:	429a      	cmp	r2, r3
 8004432:	da11      	bge.n	8004458 <extract_filename_suffix+0xa0>
		{
			buf[i] = filename[len_prefix + i];
 8004434:	7afa      	ldrb	r2, [r7, #11]
 8004436:	7ffb      	ldrb	r3, [r7, #31]
 8004438:	4413      	add	r3, r2
 800443a:	461a      	mov	r2, r3
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	441a      	add	r2, r3
 8004440:	7ffb      	ldrb	r3, [r7, #31]
 8004442:	7811      	ldrb	r1, [r2, #0]
 8004444:	697a      	ldr	r2, [r7, #20]
 8004446:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < len_buf; i++)
 8004448:	7ffb      	ldrb	r3, [r7, #31]
 800444a:	3301      	adds	r3, #1
 800444c:	77fb      	strb	r3, [r7, #31]
 800444e:	7ffa      	ldrb	r2, [r7, #31]
 8004450:	7f7b      	ldrb	r3, [r7, #29]
 8004452:	429a      	cmp	r2, r3
 8004454:	d3e6      	bcc.n	8004424 <extract_filename_suffix+0x6c>
 8004456:	e000      	b.n	800445a <extract_filename_suffix+0xa2>
		}
		else break;
 8004458:	bf00      	nop
	}

	// change chars to integer, strtol will strip out the .txt
	char *ptr;
	*num_value = strtol(buf, &ptr, 10);
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	f107 0110 	add.w	r1, r7, #16
 8004460:	220a      	movs	r2, #10
 8004462:	4618      	mov	r0, r3
 8004464:	f00c fac6 	bl	80109f4 <strtol>
 8004468:	4603      	mov	r3, r0
 800446a:	461a      	mov	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	601a      	str	r2, [r3, #0]

	if (ptr == buf || *num_value == LONG_MIN || *num_value == LONG_MAX)
 8004470:	697a      	ldr	r2, [r7, #20]
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	429a      	cmp	r2, r3
 8004476:	d00a      	beq.n	800448e <extract_filename_suffix+0xd6>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004480:	d005      	beq.n	800448e <extract_filename_suffix+0xd6>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800448a:	4293      	cmp	r3, r2
 800448c:	d101      	bne.n	8004492 <extract_filename_suffix+0xda>
	{
		return 1;
 800448e:	2301      	movs	r3, #1
 8004490:	e000      	b.n	8004494 <extract_filename_suffix+0xdc>
	}

	return 0;
 8004492:	2300      	movs	r3, #0
 8004494:	46ad      	mov	sp, r5
}
 8004496:	4618      	mov	r0, r3
 8004498:	3720      	adds	r7, #32
 800449a:	46bd      	mov	sp, r7
 800449c:	bdb0      	pop	{r4, r5, r7, pc}
	...

080044a0 <str2upper>:
/**
 * assumes that upper has enough characters in the array
 * to store the uppercase version.
 */
void str2upper(char* string, char* upper)
{
 80044a0:	b590      	push	{r4, r7, lr}
 80044a2:	b085      	sub	sp, #20
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 80044aa:	2300      	movs	r3, #0
 80044ac:	73fb      	strb	r3, [r7, #15]
 80044ae:	e019      	b.n	80044e4 <str2upper+0x44>
	{
		upper[i] = toupper(string[i]);
 80044b0:	7bfb      	ldrb	r3, [r7, #15]
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	4413      	add	r3, r2
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	73bb      	strb	r3, [r7, #14]
 80044ba:	7bbb      	ldrb	r3, [r7, #14]
 80044bc:	3301      	adds	r3, #1
 80044be:	4a0f      	ldr	r2, [pc, #60]	; (80044fc <str2upper+0x5c>)
 80044c0:	4413      	add	r3, r2
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	f003 0303 	and.w	r3, r3, #3
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d102      	bne.n	80044d2 <str2upper+0x32>
 80044cc:	7bbb      	ldrb	r3, [r7, #14]
 80044ce:	3b20      	subs	r3, #32
 80044d0:	e000      	b.n	80044d4 <str2upper+0x34>
 80044d2:	7bbb      	ldrb	r3, [r7, #14]
 80044d4:	7bfa      	ldrb	r2, [r7, #15]
 80044d6:	6839      	ldr	r1, [r7, #0]
 80044d8:	440a      	add	r2, r1
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	7013      	strb	r3, [r2, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 80044de:	7bfb      	ldrb	r3, [r7, #15]
 80044e0:	3301      	adds	r3, #1
 80044e2:	73fb      	strb	r3, [r7, #15]
 80044e4:	7bfc      	ldrb	r4, [r7, #15]
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f7fb fe8c 	bl	8000204 <strlen>
 80044ec:	4603      	mov	r3, r0
 80044ee:	429c      	cmp	r4, r3
 80044f0:	d3de      	bcc.n	80044b0 <str2upper+0x10>
	}
}
 80044f2:	bf00      	nop
 80044f4:	bf00      	nop
 80044f6:	3714      	adds	r7, #20
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd90      	pop	{r4, r7, pc}
 80044fc:	080151a0 	.word	0x080151a0

08004500 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi4;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8004504:	4b17      	ldr	r3, [pc, #92]	; (8004564 <MX_SPI2_Init+0x64>)
 8004506:	4a18      	ldr	r2, [pc, #96]	; (8004568 <MX_SPI2_Init+0x68>)
 8004508:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800450a:	4b16      	ldr	r3, [pc, #88]	; (8004564 <MX_SPI2_Init+0x64>)
 800450c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004510:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004512:	4b14      	ldr	r3, [pc, #80]	; (8004564 <MX_SPI2_Init+0x64>)
 8004514:	2200      	movs	r2, #0
 8004516:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004518:	4b12      	ldr	r3, [pc, #72]	; (8004564 <MX_SPI2_Init+0x64>)
 800451a:	2200      	movs	r2, #0
 800451c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800451e:	4b11      	ldr	r3, [pc, #68]	; (8004564 <MX_SPI2_Init+0x64>)
 8004520:	2200      	movs	r2, #0
 8004522:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004524:	4b0f      	ldr	r3, [pc, #60]	; (8004564 <MX_SPI2_Init+0x64>)
 8004526:	2200      	movs	r2, #0
 8004528:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800452a:	4b0e      	ldr	r3, [pc, #56]	; (8004564 <MX_SPI2_Init+0x64>)
 800452c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004530:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004532:	4b0c      	ldr	r3, [pc, #48]	; (8004564 <MX_SPI2_Init+0x64>)
 8004534:	2200      	movs	r2, #0
 8004536:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004538:	4b0a      	ldr	r3, [pc, #40]	; (8004564 <MX_SPI2_Init+0x64>)
 800453a:	2200      	movs	r2, #0
 800453c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800453e:	4b09      	ldr	r3, [pc, #36]	; (8004564 <MX_SPI2_Init+0x64>)
 8004540:	2200      	movs	r2, #0
 8004542:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004544:	4b07      	ldr	r3, [pc, #28]	; (8004564 <MX_SPI2_Init+0x64>)
 8004546:	2200      	movs	r2, #0
 8004548:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800454a:	4b06      	ldr	r3, [pc, #24]	; (8004564 <MX_SPI2_Init+0x64>)
 800454c:	220a      	movs	r2, #10
 800454e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004550:	4804      	ldr	r0, [pc, #16]	; (8004564 <MX_SPI2_Init+0x64>)
 8004552:	f004 fc2b 	bl	8008dac <HAL_SPI_Init>
 8004556:	4603      	mov	r3, r0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d001      	beq.n	8004560 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800455c:	f7ff fbb2 	bl	8003cc4 <Error_Handler>
  }

}
 8004560:	bf00      	nop
 8004562:	bd80      	pop	{r7, pc}
 8004564:	20001408 	.word	0x20001408
 8004568:	40003800 	.word	0x40003800

0800456c <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	af00      	add	r7, sp, #0

  hspi4.Instance = SPI4;
 8004570:	4b17      	ldr	r3, [pc, #92]	; (80045d0 <MX_SPI4_Init+0x64>)
 8004572:	4a18      	ldr	r2, [pc, #96]	; (80045d4 <MX_SPI4_Init+0x68>)
 8004574:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8004576:	4b16      	ldr	r3, [pc, #88]	; (80045d0 <MX_SPI4_Init+0x64>)
 8004578:	f44f 7282 	mov.w	r2, #260	; 0x104
 800457c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800457e:	4b14      	ldr	r3, [pc, #80]	; (80045d0 <MX_SPI4_Init+0x64>)
 8004580:	2200      	movs	r2, #0
 8004582:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8004584:	4b12      	ldr	r3, [pc, #72]	; (80045d0 <MX_SPI4_Init+0x64>)
 8004586:	2200      	movs	r2, #0
 8004588:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800458a:	4b11      	ldr	r3, [pc, #68]	; (80045d0 <MX_SPI4_Init+0x64>)
 800458c:	2200      	movs	r2, #0
 800458e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004590:	4b0f      	ldr	r3, [pc, #60]	; (80045d0 <MX_SPI4_Init+0x64>)
 8004592:	2200      	movs	r2, #0
 8004594:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8004596:	4b0e      	ldr	r3, [pc, #56]	; (80045d0 <MX_SPI4_Init+0x64>)
 8004598:	f44f 7200 	mov.w	r2, #512	; 0x200
 800459c:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800459e:	4b0c      	ldr	r3, [pc, #48]	; (80045d0 <MX_SPI4_Init+0x64>)
 80045a0:	2228      	movs	r2, #40	; 0x28
 80045a2:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80045a4:	4b0a      	ldr	r3, [pc, #40]	; (80045d0 <MX_SPI4_Init+0x64>)
 80045a6:	2200      	movs	r2, #0
 80045a8:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80045aa:	4b09      	ldr	r3, [pc, #36]	; (80045d0 <MX_SPI4_Init+0x64>)
 80045ac:	2200      	movs	r2, #0
 80045ae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045b0:	4b07      	ldr	r3, [pc, #28]	; (80045d0 <MX_SPI4_Init+0x64>)
 80045b2:	2200      	movs	r2, #0
 80045b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 80045b6:	4b06      	ldr	r3, [pc, #24]	; (80045d0 <MX_SPI4_Init+0x64>)
 80045b8:	220a      	movs	r2, #10
 80045ba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80045bc:	4804      	ldr	r0, [pc, #16]	; (80045d0 <MX_SPI4_Init+0x64>)
 80045be:	f004 fbf5 	bl	8008dac <HAL_SPI_Init>
 80045c2:	4603      	mov	r3, r0
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d001      	beq.n	80045cc <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 80045c8:	f7ff fb7c 	bl	8003cc4 <Error_Handler>
  }

}
 80045cc:	bf00      	nop
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	2000050c 	.word	0x2000050c
 80045d4:	40013400 	.word	0x40013400

080045d8 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 80045dc:	4b17      	ldr	r3, [pc, #92]	; (800463c <MX_SPI5_Init+0x64>)
 80045de:	4a18      	ldr	r2, [pc, #96]	; (8004640 <MX_SPI5_Init+0x68>)
 80045e0:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80045e2:	4b16      	ldr	r3, [pc, #88]	; (800463c <MX_SPI5_Init+0x64>)
 80045e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80045e8:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80045ea:	4b14      	ldr	r3, [pc, #80]	; (800463c <MX_SPI5_Init+0x64>)
 80045ec:	2200      	movs	r2, #0
 80045ee:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80045f0:	4b12      	ldr	r3, [pc, #72]	; (800463c <MX_SPI5_Init+0x64>)
 80045f2:	2200      	movs	r2, #0
 80045f4:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80045f6:	4b11      	ldr	r3, [pc, #68]	; (800463c <MX_SPI5_Init+0x64>)
 80045f8:	2200      	movs	r2, #0
 80045fa:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80045fc:	4b0f      	ldr	r3, [pc, #60]	; (800463c <MX_SPI5_Init+0x64>)
 80045fe:	2200      	movs	r2, #0
 8004600:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8004602:	4b0e      	ldr	r3, [pc, #56]	; (800463c <MX_SPI5_Init+0x64>)
 8004604:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004608:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800460a:	4b0c      	ldr	r3, [pc, #48]	; (800463c <MX_SPI5_Init+0x64>)
 800460c:	2200      	movs	r2, #0
 800460e:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004610:	4b0a      	ldr	r3, [pc, #40]	; (800463c <MX_SPI5_Init+0x64>)
 8004612:	2200      	movs	r2, #0
 8004614:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8004616:	4b09      	ldr	r3, [pc, #36]	; (800463c <MX_SPI5_Init+0x64>)
 8004618:	2200      	movs	r2, #0
 800461a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800461c:	4b07      	ldr	r3, [pc, #28]	; (800463c <MX_SPI5_Init+0x64>)
 800461e:	2200      	movs	r2, #0
 8004620:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8004622:	4b06      	ldr	r3, [pc, #24]	; (800463c <MX_SPI5_Init+0x64>)
 8004624:	220a      	movs	r2, #10
 8004626:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8004628:	4804      	ldr	r0, [pc, #16]	; (800463c <MX_SPI5_Init+0x64>)
 800462a:	f004 fbbf 	bl	8008dac <HAL_SPI_Init>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d001      	beq.n	8004638 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8004634:	f7ff fb46 	bl	8003cc4 <Error_Handler>
  }

}
 8004638:	bf00      	nop
 800463a:	bd80      	pop	{r7, pc}
 800463c:	20001460 	.word	0x20001460
 8004640:	40015000 	.word	0x40015000

08004644 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b08e      	sub	sp, #56	; 0x38
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800464c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004650:	2200      	movs	r2, #0
 8004652:	601a      	str	r2, [r3, #0]
 8004654:	605a      	str	r2, [r3, #4]
 8004656:	609a      	str	r2, [r3, #8]
 8004658:	60da      	str	r2, [r3, #12]
 800465a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a4c      	ldr	r2, [pc, #304]	; (8004794 <HAL_SPI_MspInit+0x150>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d12d      	bne.n	80046c2 <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004666:	2300      	movs	r3, #0
 8004668:	623b      	str	r3, [r7, #32]
 800466a:	4b4b      	ldr	r3, [pc, #300]	; (8004798 <HAL_SPI_MspInit+0x154>)
 800466c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466e:	4a4a      	ldr	r2, [pc, #296]	; (8004798 <HAL_SPI_MspInit+0x154>)
 8004670:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004674:	6413      	str	r3, [r2, #64]	; 0x40
 8004676:	4b48      	ldr	r3, [pc, #288]	; (8004798 <HAL_SPI_MspInit+0x154>)
 8004678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800467a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800467e:	623b      	str	r3, [r7, #32]
 8004680:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004682:	2300      	movs	r3, #0
 8004684:	61fb      	str	r3, [r7, #28]
 8004686:	4b44      	ldr	r3, [pc, #272]	; (8004798 <HAL_SPI_MspInit+0x154>)
 8004688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800468a:	4a43      	ldr	r2, [pc, #268]	; (8004798 <HAL_SPI_MspInit+0x154>)
 800468c:	f043 0302 	orr.w	r3, r3, #2
 8004690:	6313      	str	r3, [r2, #48]	; 0x30
 8004692:	4b41      	ldr	r3, [pc, #260]	; (8004798 <HAL_SPI_MspInit+0x154>)
 8004694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004696:	f003 0302 	and.w	r3, r3, #2
 800469a:	61fb      	str	r3, [r7, #28]
 800469c:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800469e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80046a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046a4:	2302      	movs	r3, #2
 80046a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80046a8:	2301      	movs	r3, #1
 80046aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046ac:	2303      	movs	r3, #3
 80046ae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80046b0:	2305      	movs	r3, #5
 80046b2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80046b8:	4619      	mov	r1, r3
 80046ba:	4838      	ldr	r0, [pc, #224]	; (800479c <HAL_SPI_MspInit+0x158>)
 80046bc:	f001 ff82 	bl	80065c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 80046c0:	e064      	b.n	800478c <HAL_SPI_MspInit+0x148>
  else if(spiHandle->Instance==SPI4)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a36      	ldr	r2, [pc, #216]	; (80047a0 <HAL_SPI_MspInit+0x15c>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d12d      	bne.n	8004728 <HAL_SPI_MspInit+0xe4>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80046cc:	2300      	movs	r3, #0
 80046ce:	61bb      	str	r3, [r7, #24]
 80046d0:	4b31      	ldr	r3, [pc, #196]	; (8004798 <HAL_SPI_MspInit+0x154>)
 80046d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046d4:	4a30      	ldr	r2, [pc, #192]	; (8004798 <HAL_SPI_MspInit+0x154>)
 80046d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80046da:	6453      	str	r3, [r2, #68]	; 0x44
 80046dc:	4b2e      	ldr	r3, [pc, #184]	; (8004798 <HAL_SPI_MspInit+0x154>)
 80046de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046e4:	61bb      	str	r3, [r7, #24]
 80046e6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80046e8:	2300      	movs	r3, #0
 80046ea:	617b      	str	r3, [r7, #20]
 80046ec:	4b2a      	ldr	r3, [pc, #168]	; (8004798 <HAL_SPI_MspInit+0x154>)
 80046ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f0:	4a29      	ldr	r2, [pc, #164]	; (8004798 <HAL_SPI_MspInit+0x154>)
 80046f2:	f043 0310 	orr.w	r3, r3, #16
 80046f6:	6313      	str	r3, [r2, #48]	; 0x30
 80046f8:	4b27      	ldr	r3, [pc, #156]	; (8004798 <HAL_SPI_MspInit+0x154>)
 80046fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046fc:	f003 0310 	and.w	r3, r3, #16
 8004700:	617b      	str	r3, [r7, #20]
 8004702:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8004704:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8004708:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800470a:	2302      	movs	r3, #2
 800470c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800470e:	2300      	movs	r3, #0
 8004710:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004712:	2303      	movs	r3, #3
 8004714:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8004716:	2305      	movs	r3, #5
 8004718:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800471a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800471e:	4619      	mov	r1, r3
 8004720:	4820      	ldr	r0, [pc, #128]	; (80047a4 <HAL_SPI_MspInit+0x160>)
 8004722:	f001 ff4f 	bl	80065c4 <HAL_GPIO_Init>
}
 8004726:	e031      	b.n	800478c <HAL_SPI_MspInit+0x148>
  else if(spiHandle->Instance==SPI5)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a1e      	ldr	r2, [pc, #120]	; (80047a8 <HAL_SPI_MspInit+0x164>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d12c      	bne.n	800478c <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8004732:	2300      	movs	r3, #0
 8004734:	613b      	str	r3, [r7, #16]
 8004736:	4b18      	ldr	r3, [pc, #96]	; (8004798 <HAL_SPI_MspInit+0x154>)
 8004738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800473a:	4a17      	ldr	r2, [pc, #92]	; (8004798 <HAL_SPI_MspInit+0x154>)
 800473c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004740:	6453      	str	r3, [r2, #68]	; 0x44
 8004742:	4b15      	ldr	r3, [pc, #84]	; (8004798 <HAL_SPI_MspInit+0x154>)
 8004744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004746:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800474a:	613b      	str	r3, [r7, #16]
 800474c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800474e:	2300      	movs	r3, #0
 8004750:	60fb      	str	r3, [r7, #12]
 8004752:	4b11      	ldr	r3, [pc, #68]	; (8004798 <HAL_SPI_MspInit+0x154>)
 8004754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004756:	4a10      	ldr	r2, [pc, #64]	; (8004798 <HAL_SPI_MspInit+0x154>)
 8004758:	f043 0320 	orr.w	r3, r3, #32
 800475c:	6313      	str	r3, [r2, #48]	; 0x30
 800475e:	4b0e      	ldr	r3, [pc, #56]	; (8004798 <HAL_SPI_MspInit+0x154>)
 8004760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004762:	f003 0320 	and.w	r3, r3, #32
 8004766:	60fb      	str	r3, [r7, #12]
 8004768:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800476a:	f44f 7360 	mov.w	r3, #896	; 0x380
 800476e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004770:	2302      	movs	r3, #2
 8004772:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004774:	2301      	movs	r3, #1
 8004776:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004778:	2303      	movs	r3, #3
 800477a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800477c:	2305      	movs	r3, #5
 800477e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004780:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004784:	4619      	mov	r1, r3
 8004786:	4809      	ldr	r0, [pc, #36]	; (80047ac <HAL_SPI_MspInit+0x168>)
 8004788:	f001 ff1c 	bl	80065c4 <HAL_GPIO_Init>
}
 800478c:	bf00      	nop
 800478e:	3738      	adds	r7, #56	; 0x38
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}
 8004794:	40003800 	.word	0x40003800
 8004798:	40023800 	.word	0x40023800
 800479c:	40020400 	.word	0x40020400
 80047a0:	40013400 	.word	0x40013400
 80047a4:	40021000 	.word	0x40021000
 80047a8:	40015000 	.word	0x40015000
 80047ac:	40021400 	.word	0x40021400

080047b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047b6:	2300      	movs	r3, #0
 80047b8:	607b      	str	r3, [r7, #4]
 80047ba:	4b10      	ldr	r3, [pc, #64]	; (80047fc <HAL_MspInit+0x4c>)
 80047bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047be:	4a0f      	ldr	r2, [pc, #60]	; (80047fc <HAL_MspInit+0x4c>)
 80047c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047c4:	6453      	str	r3, [r2, #68]	; 0x44
 80047c6:	4b0d      	ldr	r3, [pc, #52]	; (80047fc <HAL_MspInit+0x4c>)
 80047c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047ce:	607b      	str	r3, [r7, #4]
 80047d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80047d2:	2300      	movs	r3, #0
 80047d4:	603b      	str	r3, [r7, #0]
 80047d6:	4b09      	ldr	r3, [pc, #36]	; (80047fc <HAL_MspInit+0x4c>)
 80047d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047da:	4a08      	ldr	r2, [pc, #32]	; (80047fc <HAL_MspInit+0x4c>)
 80047dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047e0:	6413      	str	r3, [r2, #64]	; 0x40
 80047e2:	4b06      	ldr	r3, [pc, #24]	; (80047fc <HAL_MspInit+0x4c>)
 80047e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ea:	603b      	str	r3, [r7, #0]
 80047ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80047ee:	bf00      	nop
 80047f0:	370c      	adds	r7, #12
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop
 80047fc:	40023800 	.word	0x40023800

08004800 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004800:	b480      	push	{r7}
 8004802:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004804:	bf00      	nop
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr

0800480e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800480e:	b480      	push	{r7}
 8004810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004812:	e7fe      	b.n	8004812 <HardFault_Handler+0x4>

08004814 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004814:	b480      	push	{r7}
 8004816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004818:	e7fe      	b.n	8004818 <MemManage_Handler+0x4>

0800481a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800481a:	b480      	push	{r7}
 800481c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800481e:	e7fe      	b.n	800481e <BusFault_Handler+0x4>

08004820 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004820:	b480      	push	{r7}
 8004822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004824:	e7fe      	b.n	8004824 <UsageFault_Handler+0x4>

08004826 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004826:	b480      	push	{r7}
 8004828:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800482a:	bf00      	nop
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr

08004834 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004834:	b480      	push	{r7}
 8004836:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004838:	bf00      	nop
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr

08004842 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004842:	b480      	push	{r7}
 8004844:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004846:	bf00      	nop
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004854:	f000 fdd2 	bl	80053fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004858:	bf00      	nop
 800485a:	bd80      	pop	{r7, pc}

0800485c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8004860:	2001      	movs	r0, #1
 8004862:	f002 f8a7 	bl	80069b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004866:	bf00      	nop
 8004868:	bd80      	pop	{r7, pc}

0800486a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800486a:	b580      	push	{r7, lr}
 800486c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800486e:	2010      	movs	r0, #16
 8004870:	f002 f8a0 	bl	80069b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004874:	bf00      	nop
 8004876:	bd80      	pop	{r7, pc}

08004878 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800487c:	4802      	ldr	r0, [pc, #8]	; (8004888 <DMA1_Stream1_IRQHandler+0x10>)
 800487e:	f001 fc37 	bl	80060f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004882:	bf00      	nop
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	20001618 	.word	0x20001618

0800488c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004890:	4802      	ldr	r0, [pc, #8]	; (800489c <DMA1_Stream3_IRQHandler+0x10>)
 8004892:	f001 fc2d 	bl	80060f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8004896:	bf00      	nop
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	200016b8 	.word	0x200016b8

080048a0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80048a4:	4802      	ldr	r0, [pc, #8]	; (80048b0 <TIM3_IRQHandler+0x10>)
 80048a6:	f004 ffe7 	bl	8009878 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80048aa:	bf00      	nop
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	20001538 	.word	0x20001538

080048b4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80048b8:	4802      	ldr	r0, [pc, #8]	; (80048c4 <USART3_IRQHandler+0x10>)
 80048ba:	f006 f809 	bl	800a8d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80048be:	bf00      	nop
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	20001678 	.word	0x20001678

080048c8 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80048cc:	4802      	ldr	r0, [pc, #8]	; (80048d8 <TIM8_UP_TIM13_IRQHandler+0x10>)
 80048ce:	f004 ffd3 	bl	8009878 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80048d2:	bf00      	nop
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	200014b8 	.word	0x200014b8

080048dc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80048e0:	4802      	ldr	r0, [pc, #8]	; (80048ec <DMA2_Stream0_IRQHandler+0x10>)
 80048e2:	f001 fc05 	bl	80060f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80048e6:	bf00      	nop
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	bf00      	nop
 80048ec:	200005ac 	.word	0x200005ac

080048f0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80048f4:	4802      	ldr	r0, [pc, #8]	; (8004900 <DMA2_Stream1_IRQHandler+0x10>)
 80048f6:	f001 fbfb 	bl	80060f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80048fa:	bf00      	nop
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	200015b8 	.word	0x200015b8

08004904 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004908:	4802      	ldr	r0, [pc, #8]	; (8004914 <USART6_IRQHandler+0x10>)
 800490a:	f005 ffe1 	bl	800a8d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800490e:	bf00      	nop
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	20001758 	.word	0x20001758

08004918 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004918:	b480      	push	{r7}
 800491a:	af00      	add	r7, sp, #0
	return 1;
 800491c:	2301      	movs	r3, #1
}
 800491e:	4618      	mov	r0, r3
 8004920:	46bd      	mov	sp, r7
 8004922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004926:	4770      	bx	lr

08004928 <_kill>:

int _kill(int pid, int sig)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004932:	f00a f973 	bl	800ec1c <__errno>
 8004936:	4603      	mov	r3, r0
 8004938:	2216      	movs	r2, #22
 800493a:	601a      	str	r2, [r3, #0]
	return -1;
 800493c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004940:	4618      	mov	r0, r3
 8004942:	3708      	adds	r7, #8
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}

08004948 <_exit>:

void _exit (int status)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004950:	f04f 31ff 	mov.w	r1, #4294967295
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f7ff ffe7 	bl	8004928 <_kill>
	while (1) {}		/* Make sure we hang here */
 800495a:	e7fe      	b.n	800495a <_exit+0x12>

0800495c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b086      	sub	sp, #24
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	60b9      	str	r1, [r7, #8]
 8004966:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004968:	2300      	movs	r3, #0
 800496a:	617b      	str	r3, [r7, #20]
 800496c:	e00a      	b.n	8004984 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800496e:	f3af 8000 	nop.w
 8004972:	4601      	mov	r1, r0
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	1c5a      	adds	r2, r3, #1
 8004978:	60ba      	str	r2, [r7, #8]
 800497a:	b2ca      	uxtb	r2, r1
 800497c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	3301      	adds	r3, #1
 8004982:	617b      	str	r3, [r7, #20]
 8004984:	697a      	ldr	r2, [r7, #20]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	429a      	cmp	r2, r3
 800498a:	dbf0      	blt.n	800496e <_read+0x12>
	}

return len;
 800498c:	687b      	ldr	r3, [r7, #4]
}
 800498e:	4618      	mov	r0, r3
 8004990:	3718      	adds	r7, #24
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}

08004996 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004996:	b580      	push	{r7, lr}
 8004998:	b086      	sub	sp, #24
 800499a:	af00      	add	r7, sp, #0
 800499c:	60f8      	str	r0, [r7, #12]
 800499e:	60b9      	str	r1, [r7, #8]
 80049a0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049a2:	2300      	movs	r3, #0
 80049a4:	617b      	str	r3, [r7, #20]
 80049a6:	e009      	b.n	80049bc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	1c5a      	adds	r2, r3, #1
 80049ac:	60ba      	str	r2, [r7, #8]
 80049ae:	781b      	ldrb	r3, [r3, #0]
 80049b0:	4618      	mov	r0, r3
 80049b2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	3301      	adds	r3, #1
 80049ba:	617b      	str	r3, [r7, #20]
 80049bc:	697a      	ldr	r2, [r7, #20]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	429a      	cmp	r2, r3
 80049c2:	dbf1      	blt.n	80049a8 <_write+0x12>
	}
	return len;
 80049c4:	687b      	ldr	r3, [r7, #4]
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3718      	adds	r7, #24
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}

080049ce <_close>:

int _close(int file)
{
 80049ce:	b480      	push	{r7}
 80049d0:	b083      	sub	sp, #12
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
	return -1;
 80049d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80049da:	4618      	mov	r0, r3
 80049dc:	370c      	adds	r7, #12
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr

080049e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80049e6:	b480      	push	{r7}
 80049e8:	b083      	sub	sp, #12
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	6078      	str	r0, [r7, #4]
 80049ee:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80049f6:	605a      	str	r2, [r3, #4]
	return 0;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	370c      	adds	r7, #12
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr

08004a06 <_isatty>:

int _isatty(int file)
{
 8004a06:	b480      	push	{r7}
 8004a08:	b083      	sub	sp, #12
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	6078      	str	r0, [r7, #4]
	return 1;
 8004a0e:	2301      	movs	r3, #1
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	370c      	adds	r7, #12
 8004a14:	46bd      	mov	sp, r7
 8004a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1a:	4770      	bx	lr

08004a1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b085      	sub	sp, #20
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	60f8      	str	r0, [r7, #12]
 8004a24:	60b9      	str	r1, [r7, #8]
 8004a26:	607a      	str	r2, [r7, #4]
	return 0;
 8004a28:	2300      	movs	r3, #0
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3714      	adds	r7, #20
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr
	...

08004a38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b086      	sub	sp, #24
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004a40:	4a14      	ldr	r2, [pc, #80]	; (8004a94 <_sbrk+0x5c>)
 8004a42:	4b15      	ldr	r3, [pc, #84]	; (8004a98 <_sbrk+0x60>)
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004a4c:	4b13      	ldr	r3, [pc, #76]	; (8004a9c <_sbrk+0x64>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d102      	bne.n	8004a5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004a54:	4b11      	ldr	r3, [pc, #68]	; (8004a9c <_sbrk+0x64>)
 8004a56:	4a12      	ldr	r2, [pc, #72]	; (8004aa0 <_sbrk+0x68>)
 8004a58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004a5a:	4b10      	ldr	r3, [pc, #64]	; (8004a9c <_sbrk+0x64>)
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4413      	add	r3, r2
 8004a62:	693a      	ldr	r2, [r7, #16]
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d207      	bcs.n	8004a78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004a68:	f00a f8d8 	bl	800ec1c <__errno>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	220c      	movs	r2, #12
 8004a70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004a72:	f04f 33ff 	mov.w	r3, #4294967295
 8004a76:	e009      	b.n	8004a8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004a78:	4b08      	ldr	r3, [pc, #32]	; (8004a9c <_sbrk+0x64>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004a7e:	4b07      	ldr	r3, [pc, #28]	; (8004a9c <_sbrk+0x64>)
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4413      	add	r3, r2
 8004a86:	4a05      	ldr	r2, [pc, #20]	; (8004a9c <_sbrk+0x64>)
 8004a88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3718      	adds	r7, #24
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	20030000 	.word	0x20030000
 8004a98:	00000400 	.word	0x00000400
 8004a9c:	200004c4 	.word	0x200004c4
 8004aa0:	20001c20 	.word	0x20001c20

08004aa4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004aa8:	4b08      	ldr	r3, [pc, #32]	; (8004acc <SystemInit+0x28>)
 8004aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aae:	4a07      	ldr	r2, [pc, #28]	; (8004acc <SystemInit+0x28>)
 8004ab0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004ab4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004ab8:	4b04      	ldr	r3, [pc, #16]	; (8004acc <SystemInit+0x28>)
 8004aba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004abe:	609a      	str	r2, [r3, #8]
#endif
}
 8004ac0:	bf00      	nop
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	e000ed00 	.word	0xe000ed00

08004ad0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b08e      	sub	sp, #56	; 0x38
 8004ad4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004ad6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004ada:	2200      	movs	r2, #0
 8004adc:	601a      	str	r2, [r3, #0]
 8004ade:	605a      	str	r2, [r3, #4]
 8004ae0:	609a      	str	r2, [r3, #8]
 8004ae2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ae4:	f107 0320 	add.w	r3, r7, #32
 8004ae8:	2200      	movs	r2, #0
 8004aea:	601a      	str	r2, [r3, #0]
 8004aec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004aee:	1d3b      	adds	r3, r7, #4
 8004af0:	2200      	movs	r2, #0
 8004af2:	601a      	str	r2, [r3, #0]
 8004af4:	605a      	str	r2, [r3, #4]
 8004af6:	609a      	str	r2, [r3, #8]
 8004af8:	60da      	str	r2, [r3, #12]
 8004afa:	611a      	str	r2, [r3, #16]
 8004afc:	615a      	str	r2, [r3, #20]
 8004afe:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8004b00:	4b2d      	ldr	r3, [pc, #180]	; (8004bb8 <MX_TIM2_Init+0xe8>)
 8004b02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004b06:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8004b08:	4b2b      	ldr	r3, [pc, #172]	; (8004bb8 <MX_TIM2_Init+0xe8>)
 8004b0a:	2259      	movs	r2, #89	; 0x59
 8004b0c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b0e:	4b2a      	ldr	r3, [pc, #168]	; (8004bb8 <MX_TIM2_Init+0xe8>)
 8004b10:	2200      	movs	r2, #0
 8004b12:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 400-1;
 8004b14:	4b28      	ldr	r3, [pc, #160]	; (8004bb8 <MX_TIM2_Init+0xe8>)
 8004b16:	f240 128f 	movw	r2, #399	; 0x18f
 8004b1a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b1c:	4b26      	ldr	r3, [pc, #152]	; (8004bb8 <MX_TIM2_Init+0xe8>)
 8004b1e:	2200      	movs	r2, #0
 8004b20:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b22:	4b25      	ldr	r3, [pc, #148]	; (8004bb8 <MX_TIM2_Init+0xe8>)
 8004b24:	2200      	movs	r2, #0
 8004b26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004b28:	4823      	ldr	r0, [pc, #140]	; (8004bb8 <MX_TIM2_Init+0xe8>)
 8004b2a:	f004 fd5f 	bl	80095ec <HAL_TIM_Base_Init>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d001      	beq.n	8004b38 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8004b34:	f7ff f8c6 	bl	8003cc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004b38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b3c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004b3e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004b42:	4619      	mov	r1, r3
 8004b44:	481c      	ldr	r0, [pc, #112]	; (8004bb8 <MX_TIM2_Init+0xe8>)
 8004b46:	f005 f865 	bl	8009c14 <HAL_TIM_ConfigClockSource>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d001      	beq.n	8004b54 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8004b50:	f7ff f8b8 	bl	8003cc4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004b54:	4818      	ldr	r0, [pc, #96]	; (8004bb8 <MX_TIM2_Init+0xe8>)
 8004b56:	f004 fdc3 	bl	80096e0 <HAL_TIM_PWM_Init>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d001      	beq.n	8004b64 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8004b60:	f7ff f8b0 	bl	8003cc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004b64:	2320      	movs	r3, #32
 8004b66:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004b6c:	f107 0320 	add.w	r3, r7, #32
 8004b70:	4619      	mov	r1, r3
 8004b72:	4811      	ldr	r0, [pc, #68]	; (8004bb8 <MX_TIM2_Init+0xe8>)
 8004b74:	f005 fc4a 	bl	800a40c <HAL_TIMEx_MasterConfigSynchronization>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d001      	beq.n	8004b82 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8004b7e:	f7ff f8a1 	bl	8003cc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004b82:	2360      	movs	r3, #96	; 0x60
 8004b84:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 8004b86:	2364      	movs	r3, #100	; 0x64
 8004b88:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004b92:	1d3b      	adds	r3, r7, #4
 8004b94:	2208      	movs	r2, #8
 8004b96:	4619      	mov	r1, r3
 8004b98:	4807      	ldr	r0, [pc, #28]	; (8004bb8 <MX_TIM2_Init+0xe8>)
 8004b9a:	f004 ff75 	bl	8009a88 <HAL_TIM_PWM_ConfigChannel>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d001      	beq.n	8004ba8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8004ba4:	f7ff f88e 	bl	8003cc4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8004ba8:	4803      	ldr	r0, [pc, #12]	; (8004bb8 <MX_TIM2_Init+0xe8>)
 8004baa:	f000 f963 	bl	8004e74 <HAL_TIM_MspPostInit>

}
 8004bae:	bf00      	nop
 8004bb0:	3738      	adds	r7, #56	; 0x38
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	20001578 	.word	0x20001578

08004bbc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b086      	sub	sp, #24
 8004bc0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004bc2:	f107 0308 	add.w	r3, r7, #8
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	601a      	str	r2, [r3, #0]
 8004bca:	605a      	str	r2, [r3, #4]
 8004bcc:	609a      	str	r2, [r3, #8]
 8004bce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004bd0:	463b      	mov	r3, r7
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	601a      	str	r2, [r3, #0]
 8004bd6:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8004bd8:	4b1d      	ldr	r3, [pc, #116]	; (8004c50 <MX_TIM3_Init+0x94>)
 8004bda:	4a1e      	ldr	r2, [pc, #120]	; (8004c54 <MX_TIM3_Init+0x98>)
 8004bdc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9000-1;
 8004bde:	4b1c      	ldr	r3, [pc, #112]	; (8004c50 <MX_TIM3_Init+0x94>)
 8004be0:	f242 3227 	movw	r2, #8999	; 0x2327
 8004be4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004be6:	4b1a      	ldr	r3, [pc, #104]	; (8004c50 <MX_TIM3_Init+0x94>)
 8004be8:	2200      	movs	r2, #0
 8004bea:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8004bec:	4b18      	ldr	r3, [pc, #96]	; (8004c50 <MX_TIM3_Init+0x94>)
 8004bee:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004bf2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004bf4:	4b16      	ldr	r3, [pc, #88]	; (8004c50 <MX_TIM3_Init+0x94>)
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004bfa:	4b15      	ldr	r3, [pc, #84]	; (8004c50 <MX_TIM3_Init+0x94>)
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004c00:	4813      	ldr	r0, [pc, #76]	; (8004c50 <MX_TIM3_Init+0x94>)
 8004c02:	f004 fcf3 	bl	80095ec <HAL_TIM_Base_Init>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d001      	beq.n	8004c10 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8004c0c:	f7ff f85a 	bl	8003cc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004c10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004c14:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004c16:	f107 0308 	add.w	r3, r7, #8
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	480c      	ldr	r0, [pc, #48]	; (8004c50 <MX_TIM3_Init+0x94>)
 8004c1e:	f004 fff9 	bl	8009c14 <HAL_TIM_ConfigClockSource>
 8004c22:	4603      	mov	r3, r0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d001      	beq.n	8004c2c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004c28:	f7ff f84c 	bl	8003cc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c30:	2300      	movs	r3, #0
 8004c32:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004c34:	463b      	mov	r3, r7
 8004c36:	4619      	mov	r1, r3
 8004c38:	4805      	ldr	r0, [pc, #20]	; (8004c50 <MX_TIM3_Init+0x94>)
 8004c3a:	f005 fbe7 	bl	800a40c <HAL_TIMEx_MasterConfigSynchronization>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d001      	beq.n	8004c48 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8004c44:	f7ff f83e 	bl	8003cc4 <Error_Handler>
  }

}
 8004c48:	bf00      	nop
 8004c4a:	3718      	adds	r7, #24
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	20001538 	.word	0x20001538
 8004c54:	40000400 	.word	0x40000400

08004c58 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b086      	sub	sp, #24
 8004c5c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004c5e:	f107 0308 	add.w	r3, r7, #8
 8004c62:	2200      	movs	r2, #0
 8004c64:	601a      	str	r2, [r3, #0]
 8004c66:	605a      	str	r2, [r3, #4]
 8004c68:	609a      	str	r2, [r3, #8]
 8004c6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c6c:	463b      	mov	r3, r7
 8004c6e:	2200      	movs	r2, #0
 8004c70:	601a      	str	r2, [r3, #0]
 8004c72:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 8004c74:	4b1d      	ldr	r3, [pc, #116]	; (8004cec <MX_TIM4_Init+0x94>)
 8004c76:	4a1e      	ldr	r2, [pc, #120]	; (8004cf0 <MX_TIM4_Init+0x98>)
 8004c78:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 9000-1;
 8004c7a:	4b1c      	ldr	r3, [pc, #112]	; (8004cec <MX_TIM4_Init+0x94>)
 8004c7c:	f242 3227 	movw	r2, #8999	; 0x2327
 8004c80:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c82:	4b1a      	ldr	r3, [pc, #104]	; (8004cec <MX_TIM4_Init+0x94>)
 8004c84:	2200      	movs	r2, #0
 8004c86:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 500-1;
 8004c88:	4b18      	ldr	r3, [pc, #96]	; (8004cec <MX_TIM4_Init+0x94>)
 8004c8a:	f240 12f3 	movw	r2, #499	; 0x1f3
 8004c8e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c90:	4b16      	ldr	r3, [pc, #88]	; (8004cec <MX_TIM4_Init+0x94>)
 8004c92:	2200      	movs	r2, #0
 8004c94:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c96:	4b15      	ldr	r3, [pc, #84]	; (8004cec <MX_TIM4_Init+0x94>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004c9c:	4813      	ldr	r0, [pc, #76]	; (8004cec <MX_TIM4_Init+0x94>)
 8004c9e:	f004 fca5 	bl	80095ec <HAL_TIM_Base_Init>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d001      	beq.n	8004cac <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8004ca8:	f7ff f80c 	bl	8003cc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004cac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004cb0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004cb2:	f107 0308 	add.w	r3, r7, #8
 8004cb6:	4619      	mov	r1, r3
 8004cb8:	480c      	ldr	r0, [pc, #48]	; (8004cec <MX_TIM4_Init+0x94>)
 8004cba:	f004 ffab 	bl	8009c14 <HAL_TIM_ConfigClockSource>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d001      	beq.n	8004cc8 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8004cc4:	f7fe fffe 	bl	8003cc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004cc8:	2320      	movs	r3, #32
 8004cca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004cd0:	463b      	mov	r3, r7
 8004cd2:	4619      	mov	r1, r3
 8004cd4:	4805      	ldr	r0, [pc, #20]	; (8004cec <MX_TIM4_Init+0x94>)
 8004cd6:	f005 fb99 	bl	800a40c <HAL_TIMEx_MasterConfigSynchronization>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d001      	beq.n	8004ce4 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8004ce0:	f7fe fff0 	bl	8003cc4 <Error_Handler>
  }

}
 8004ce4:	bf00      	nop
 8004ce6:	3718      	adds	r7, #24
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	200014f8 	.word	0x200014f8
 8004cf0:	40000800 	.word	0x40000800

08004cf4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b086      	sub	sp, #24
 8004cf8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004cfa:	f107 0308 	add.w	r3, r7, #8
 8004cfe:	2200      	movs	r2, #0
 8004d00:	601a      	str	r2, [r3, #0]
 8004d02:	605a      	str	r2, [r3, #4]
 8004d04:	609a      	str	r2, [r3, #8]
 8004d06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d08:	463b      	mov	r3, r7
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	601a      	str	r2, [r3, #0]
 8004d0e:	605a      	str	r2, [r3, #4]

  htim8.Instance = TIM8;
 8004d10:	4b1e      	ldr	r3, [pc, #120]	; (8004d8c <MX_TIM8_Init+0x98>)
 8004d12:	4a1f      	ldr	r2, [pc, #124]	; (8004d90 <MX_TIM8_Init+0x9c>)
 8004d14:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 9000-1;
 8004d16:	4b1d      	ldr	r3, [pc, #116]	; (8004d8c <MX_TIM8_Init+0x98>)
 8004d18:	f242 3227 	movw	r2, #8999	; 0x2327
 8004d1c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d1e:	4b1b      	ldr	r3, [pc, #108]	; (8004d8c <MX_TIM8_Init+0x98>)
 8004d20:	2200      	movs	r2, #0
 8004d22:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 200-1;
 8004d24:	4b19      	ldr	r3, [pc, #100]	; (8004d8c <MX_TIM8_Init+0x98>)
 8004d26:	22c7      	movs	r2, #199	; 0xc7
 8004d28:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004d2a:	4b18      	ldr	r3, [pc, #96]	; (8004d8c <MX_TIM8_Init+0x98>)
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004d30:	4b16      	ldr	r3, [pc, #88]	; (8004d8c <MX_TIM8_Init+0x98>)
 8004d32:	2200      	movs	r2, #0
 8004d34:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004d36:	4b15      	ldr	r3, [pc, #84]	; (8004d8c <MX_TIM8_Init+0x98>)
 8004d38:	2200      	movs	r2, #0
 8004d3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8004d3c:	4813      	ldr	r0, [pc, #76]	; (8004d8c <MX_TIM8_Init+0x98>)
 8004d3e:	f004 fc55 	bl	80095ec <HAL_TIM_Base_Init>
 8004d42:	4603      	mov	r3, r0
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d001      	beq.n	8004d4c <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8004d48:	f7fe ffbc 	bl	8003cc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004d4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004d50:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8004d52:	f107 0308 	add.w	r3, r7, #8
 8004d56:	4619      	mov	r1, r3
 8004d58:	480c      	ldr	r0, [pc, #48]	; (8004d8c <MX_TIM8_Init+0x98>)
 8004d5a:	f004 ff5b 	bl	8009c14 <HAL_TIM_ConfigClockSource>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d001      	beq.n	8004d68 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 8004d64:	f7fe ffae 	bl	8003cc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004d68:	2320      	movs	r3, #32
 8004d6a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004d70:	463b      	mov	r3, r7
 8004d72:	4619      	mov	r1, r3
 8004d74:	4805      	ldr	r0, [pc, #20]	; (8004d8c <MX_TIM8_Init+0x98>)
 8004d76:	f005 fb49 	bl	800a40c <HAL_TIMEx_MasterConfigSynchronization>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d001      	beq.n	8004d84 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8004d80:	f7fe ffa0 	bl	8003cc4 <Error_Handler>
  }

}
 8004d84:	bf00      	nop
 8004d86:	3718      	adds	r7, #24
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	200014b8 	.word	0x200014b8
 8004d90:	40010400 	.word	0x40010400

08004d94 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b086      	sub	sp, #24
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004da4:	d10e      	bne.n	8004dc4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004da6:	2300      	movs	r3, #0
 8004da8:	617b      	str	r3, [r7, #20]
 8004daa:	4b2e      	ldr	r3, [pc, #184]	; (8004e64 <HAL_TIM_Base_MspInit+0xd0>)
 8004dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dae:	4a2d      	ldr	r2, [pc, #180]	; (8004e64 <HAL_TIM_Base_MspInit+0xd0>)
 8004db0:	f043 0301 	orr.w	r3, r3, #1
 8004db4:	6413      	str	r3, [r2, #64]	; 0x40
 8004db6:	4b2b      	ldr	r3, [pc, #172]	; (8004e64 <HAL_TIM_Base_MspInit+0xd0>)
 8004db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dba:	f003 0301 	and.w	r3, r3, #1
 8004dbe:	617b      	str	r3, [r7, #20]
 8004dc0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8004dc2:	e04a      	b.n	8004e5a <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM3)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a27      	ldr	r2, [pc, #156]	; (8004e68 <HAL_TIM_Base_MspInit+0xd4>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d116      	bne.n	8004dfc <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004dce:	2300      	movs	r3, #0
 8004dd0:	613b      	str	r3, [r7, #16]
 8004dd2:	4b24      	ldr	r3, [pc, #144]	; (8004e64 <HAL_TIM_Base_MspInit+0xd0>)
 8004dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd6:	4a23      	ldr	r2, [pc, #140]	; (8004e64 <HAL_TIM_Base_MspInit+0xd0>)
 8004dd8:	f043 0302 	orr.w	r3, r3, #2
 8004ddc:	6413      	str	r3, [r2, #64]	; 0x40
 8004dde:	4b21      	ldr	r3, [pc, #132]	; (8004e64 <HAL_TIM_Base_MspInit+0xd0>)
 8004de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	613b      	str	r3, [r7, #16]
 8004de8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004dea:	2200      	movs	r2, #0
 8004dec:	2100      	movs	r1, #0
 8004dee:	201d      	movs	r0, #29
 8004df0:	f001 f81f 	bl	8005e32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004df4:	201d      	movs	r0, #29
 8004df6:	f001 f838 	bl	8005e6a <HAL_NVIC_EnableIRQ>
}
 8004dfa:	e02e      	b.n	8004e5a <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM4)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a1a      	ldr	r2, [pc, #104]	; (8004e6c <HAL_TIM_Base_MspInit+0xd8>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d10e      	bne.n	8004e24 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004e06:	2300      	movs	r3, #0
 8004e08:	60fb      	str	r3, [r7, #12]
 8004e0a:	4b16      	ldr	r3, [pc, #88]	; (8004e64 <HAL_TIM_Base_MspInit+0xd0>)
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0e:	4a15      	ldr	r2, [pc, #84]	; (8004e64 <HAL_TIM_Base_MspInit+0xd0>)
 8004e10:	f043 0304 	orr.w	r3, r3, #4
 8004e14:	6413      	str	r3, [r2, #64]	; 0x40
 8004e16:	4b13      	ldr	r3, [pc, #76]	; (8004e64 <HAL_TIM_Base_MspInit+0xd0>)
 8004e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1a:	f003 0304 	and.w	r3, r3, #4
 8004e1e:	60fb      	str	r3, [r7, #12]
 8004e20:	68fb      	ldr	r3, [r7, #12]
}
 8004e22:	e01a      	b.n	8004e5a <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM8)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a11      	ldr	r2, [pc, #68]	; (8004e70 <HAL_TIM_Base_MspInit+0xdc>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d115      	bne.n	8004e5a <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004e2e:	2300      	movs	r3, #0
 8004e30:	60bb      	str	r3, [r7, #8]
 8004e32:	4b0c      	ldr	r3, [pc, #48]	; (8004e64 <HAL_TIM_Base_MspInit+0xd0>)
 8004e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e36:	4a0b      	ldr	r2, [pc, #44]	; (8004e64 <HAL_TIM_Base_MspInit+0xd0>)
 8004e38:	f043 0302 	orr.w	r3, r3, #2
 8004e3c:	6453      	str	r3, [r2, #68]	; 0x44
 8004e3e:	4b09      	ldr	r3, [pc, #36]	; (8004e64 <HAL_TIM_Base_MspInit+0xd0>)
 8004e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e42:	f003 0302 	and.w	r3, r3, #2
 8004e46:	60bb      	str	r3, [r7, #8]
 8004e48:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	2100      	movs	r1, #0
 8004e4e:	202c      	movs	r0, #44	; 0x2c
 8004e50:	f000 ffef 	bl	8005e32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8004e54:	202c      	movs	r0, #44	; 0x2c
 8004e56:	f001 f808 	bl	8005e6a <HAL_NVIC_EnableIRQ>
}
 8004e5a:	bf00      	nop
 8004e5c:	3718      	adds	r7, #24
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	40023800 	.word	0x40023800
 8004e68:	40000400 	.word	0x40000400
 8004e6c:	40000800 	.word	0x40000800
 8004e70:	40010400 	.word	0x40010400

08004e74 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b088      	sub	sp, #32
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e7c:	f107 030c 	add.w	r3, r7, #12
 8004e80:	2200      	movs	r2, #0
 8004e82:	601a      	str	r2, [r3, #0]
 8004e84:	605a      	str	r2, [r3, #4]
 8004e86:	609a      	str	r2, [r3, #8]
 8004e88:	60da      	str	r2, [r3, #12]
 8004e8a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e94:	d11d      	bne.n	8004ed2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e96:	2300      	movs	r3, #0
 8004e98:	60bb      	str	r3, [r7, #8]
 8004e9a:	4b10      	ldr	r3, [pc, #64]	; (8004edc <HAL_TIM_MspPostInit+0x68>)
 8004e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e9e:	4a0f      	ldr	r2, [pc, #60]	; (8004edc <HAL_TIM_MspPostInit+0x68>)
 8004ea0:	f043 0301 	orr.w	r3, r3, #1
 8004ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ea6:	4b0d      	ldr	r3, [pc, #52]	; (8004edc <HAL_TIM_MspPostInit+0x68>)
 8004ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eaa:	f003 0301 	and.w	r3, r3, #1
 8004eae:	60bb      	str	r3, [r7, #8]
 8004eb0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 8004eb2:	2304      	movs	r3, #4
 8004eb4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004eb6:	2302      	movs	r3, #2
 8004eb8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8004ec6:	f107 030c 	add.w	r3, r7, #12
 8004eca:	4619      	mov	r1, r3
 8004ecc:	4804      	ldr	r0, [pc, #16]	; (8004ee0 <HAL_TIM_MspPostInit+0x6c>)
 8004ece:	f001 fb79 	bl	80065c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004ed2:	bf00      	nop
 8004ed4:	3720      	adds	r7, #32
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	40023800 	.word	0x40023800
 8004ee0:	40020000 	.word	0x40020000

08004ee4 <MX_UART8_Init>:
DMA_HandleTypeDef hdma_usart3_tx;
DMA_HandleTypeDef hdma_usart6_rx;

/* UART8 init function */
void MX_UART8_Init(void)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	af00      	add	r7, sp, #0

  huart8.Instance = UART8;
 8004ee8:	4b11      	ldr	r3, [pc, #68]	; (8004f30 <MX_UART8_Init+0x4c>)
 8004eea:	4a12      	ldr	r2, [pc, #72]	; (8004f34 <MX_UART8_Init+0x50>)
 8004eec:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 9600;
 8004eee:	4b10      	ldr	r3, [pc, #64]	; (8004f30 <MX_UART8_Init+0x4c>)
 8004ef0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004ef4:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8004ef6:	4b0e      	ldr	r3, [pc, #56]	; (8004f30 <MX_UART8_Init+0x4c>)
 8004ef8:	2200      	movs	r2, #0
 8004efa:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8004efc:	4b0c      	ldr	r3, [pc, #48]	; (8004f30 <MX_UART8_Init+0x4c>)
 8004efe:	2200      	movs	r2, #0
 8004f00:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8004f02:	4b0b      	ldr	r3, [pc, #44]	; (8004f30 <MX_UART8_Init+0x4c>)
 8004f04:	2200      	movs	r2, #0
 8004f06:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8004f08:	4b09      	ldr	r3, [pc, #36]	; (8004f30 <MX_UART8_Init+0x4c>)
 8004f0a:	220c      	movs	r2, #12
 8004f0c:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004f0e:	4b08      	ldr	r3, [pc, #32]	; (8004f30 <MX_UART8_Init+0x4c>)
 8004f10:	2200      	movs	r2, #0
 8004f12:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8004f14:	4b06      	ldr	r3, [pc, #24]	; (8004f30 <MX_UART8_Init+0x4c>)
 8004f16:	2200      	movs	r2, #0
 8004f18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8004f1a:	4805      	ldr	r0, [pc, #20]	; (8004f30 <MX_UART8_Init+0x4c>)
 8004f1c:	f005 fb06 	bl	800a52c <HAL_UART_Init>
 8004f20:	4603      	mov	r3, r0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d001      	beq.n	8004f2a <MX_UART8_Init+0x46>
  {
    Error_Handler();
 8004f26:	f7fe fecd 	bl	8003cc4 <Error_Handler>
  }

}
 8004f2a:	bf00      	nop
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	20001718 	.word	0x20001718
 8004f34:	40007c00 	.word	0x40007c00

08004f38 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8004f3c:	4b11      	ldr	r3, [pc, #68]	; (8004f84 <MX_USART3_UART_Init+0x4c>)
 8004f3e:	4a12      	ldr	r2, [pc, #72]	; (8004f88 <MX_USART3_UART_Init+0x50>)
 8004f40:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8004f42:	4b10      	ldr	r3, [pc, #64]	; (8004f84 <MX_USART3_UART_Init+0x4c>)
 8004f44:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004f48:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004f4a:	4b0e      	ldr	r3, [pc, #56]	; (8004f84 <MX_USART3_UART_Init+0x4c>)
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004f50:	4b0c      	ldr	r3, [pc, #48]	; (8004f84 <MX_USART3_UART_Init+0x4c>)
 8004f52:	2200      	movs	r2, #0
 8004f54:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004f56:	4b0b      	ldr	r3, [pc, #44]	; (8004f84 <MX_USART3_UART_Init+0x4c>)
 8004f58:	2200      	movs	r2, #0
 8004f5a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004f5c:	4b09      	ldr	r3, [pc, #36]	; (8004f84 <MX_USART3_UART_Init+0x4c>)
 8004f5e:	220c      	movs	r2, #12
 8004f60:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004f62:	4b08      	ldr	r3, [pc, #32]	; (8004f84 <MX_USART3_UART_Init+0x4c>)
 8004f64:	2200      	movs	r2, #0
 8004f66:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004f68:	4b06      	ldr	r3, [pc, #24]	; (8004f84 <MX_USART3_UART_Init+0x4c>)
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004f6e:	4805      	ldr	r0, [pc, #20]	; (8004f84 <MX_USART3_UART_Init+0x4c>)
 8004f70:	f005 fadc 	bl	800a52c <HAL_UART_Init>
 8004f74:	4603      	mov	r3, r0
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d001      	beq.n	8004f7e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8004f7a:	f7fe fea3 	bl	8003cc4 <Error_Handler>
  }

}
 8004f7e:	bf00      	nop
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	bf00      	nop
 8004f84:	20001678 	.word	0x20001678
 8004f88:	40004800 	.word	0x40004800

08004f8c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 8004f90:	4b11      	ldr	r3, [pc, #68]	; (8004fd8 <MX_USART6_UART_Init+0x4c>)
 8004f92:	4a12      	ldr	r2, [pc, #72]	; (8004fdc <MX_USART6_UART_Init+0x50>)
 8004f94:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8004f96:	4b10      	ldr	r3, [pc, #64]	; (8004fd8 <MX_USART6_UART_Init+0x4c>)
 8004f98:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004f9c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004f9e:	4b0e      	ldr	r3, [pc, #56]	; (8004fd8 <MX_USART6_UART_Init+0x4c>)
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004fa4:	4b0c      	ldr	r3, [pc, #48]	; (8004fd8 <MX_USART6_UART_Init+0x4c>)
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004faa:	4b0b      	ldr	r3, [pc, #44]	; (8004fd8 <MX_USART6_UART_Init+0x4c>)
 8004fac:	2200      	movs	r2, #0
 8004fae:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004fb0:	4b09      	ldr	r3, [pc, #36]	; (8004fd8 <MX_USART6_UART_Init+0x4c>)
 8004fb2:	220c      	movs	r2, #12
 8004fb4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004fb6:	4b08      	ldr	r3, [pc, #32]	; (8004fd8 <MX_USART6_UART_Init+0x4c>)
 8004fb8:	2200      	movs	r2, #0
 8004fba:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004fbc:	4b06      	ldr	r3, [pc, #24]	; (8004fd8 <MX_USART6_UART_Init+0x4c>)
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004fc2:	4805      	ldr	r0, [pc, #20]	; (8004fd8 <MX_USART6_UART_Init+0x4c>)
 8004fc4:	f005 fab2 	bl	800a52c <HAL_UART_Init>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d001      	beq.n	8004fd2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8004fce:	f7fe fe79 	bl	8003cc4 <Error_Handler>
  }

}
 8004fd2:	bf00      	nop
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	20001758 	.word	0x20001758
 8004fdc:	40011400 	.word	0x40011400

08004fe0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b08e      	sub	sp, #56	; 0x38
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fe8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004fec:	2200      	movs	r2, #0
 8004fee:	601a      	str	r2, [r3, #0]
 8004ff0:	605a      	str	r2, [r3, #4]
 8004ff2:	609a      	str	r2, [r3, #8]
 8004ff4:	60da      	str	r2, [r3, #12]
 8004ff6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART8)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a9a      	ldr	r2, [pc, #616]	; (8005268 <HAL_UART_MspInit+0x288>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d12c      	bne.n	800505c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART8_MspInit 0 */

  /* USER CODE END UART8_MspInit 0 */
    /* UART8 clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 8005002:	2300      	movs	r3, #0
 8005004:	623b      	str	r3, [r7, #32]
 8005006:	4b99      	ldr	r3, [pc, #612]	; (800526c <HAL_UART_MspInit+0x28c>)
 8005008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500a:	4a98      	ldr	r2, [pc, #608]	; (800526c <HAL_UART_MspInit+0x28c>)
 800500c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005010:	6413      	str	r3, [r2, #64]	; 0x40
 8005012:	4b96      	ldr	r3, [pc, #600]	; (800526c <HAL_UART_MspInit+0x28c>)
 8005014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005016:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800501a:	623b      	str	r3, [r7, #32]
 800501c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800501e:	2300      	movs	r3, #0
 8005020:	61fb      	str	r3, [r7, #28]
 8005022:	4b92      	ldr	r3, [pc, #584]	; (800526c <HAL_UART_MspInit+0x28c>)
 8005024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005026:	4a91      	ldr	r2, [pc, #580]	; (800526c <HAL_UART_MspInit+0x28c>)
 8005028:	f043 0310 	orr.w	r3, r3, #16
 800502c:	6313      	str	r3, [r2, #48]	; 0x30
 800502e:	4b8f      	ldr	r3, [pc, #572]	; (800526c <HAL_UART_MspInit+0x28c>)
 8005030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005032:	f003 0310 	and.w	r3, r3, #16
 8005036:	61fb      	str	r3, [r7, #28]
 8005038:	69fb      	ldr	r3, [r7, #28]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = UART8_RX_Debug_Pin|UART8_TX_Debug_Pin;
 800503a:	2303      	movs	r3, #3
 800503c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800503e:	2302      	movs	r3, #2
 8005040:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005042:	2301      	movs	r3, #1
 8005044:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005046:	2303      	movs	r3, #3
 8005048:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 800504a:	2308      	movs	r3, #8
 800504c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800504e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005052:	4619      	mov	r1, r3
 8005054:	4886      	ldr	r0, [pc, #536]	; (8005270 <HAL_UART_MspInit+0x290>)
 8005056:	f001 fab5 	bl	80065c4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800505a:	e101      	b.n	8005260 <HAL_UART_MspInit+0x280>
  else if(uartHandle->Instance==USART3)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a84      	ldr	r2, [pc, #528]	; (8005274 <HAL_UART_MspInit+0x294>)
 8005062:	4293      	cmp	r3, r2
 8005064:	f040 8094 	bne.w	8005190 <HAL_UART_MspInit+0x1b0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005068:	2300      	movs	r3, #0
 800506a:	61bb      	str	r3, [r7, #24]
 800506c:	4b7f      	ldr	r3, [pc, #508]	; (800526c <HAL_UART_MspInit+0x28c>)
 800506e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005070:	4a7e      	ldr	r2, [pc, #504]	; (800526c <HAL_UART_MspInit+0x28c>)
 8005072:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005076:	6413      	str	r3, [r2, #64]	; 0x40
 8005078:	4b7c      	ldr	r3, [pc, #496]	; (800526c <HAL_UART_MspInit+0x28c>)
 800507a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800507c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005080:	61bb      	str	r3, [r7, #24]
 8005082:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005084:	2300      	movs	r3, #0
 8005086:	617b      	str	r3, [r7, #20]
 8005088:	4b78      	ldr	r3, [pc, #480]	; (800526c <HAL_UART_MspInit+0x28c>)
 800508a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800508c:	4a77      	ldr	r2, [pc, #476]	; (800526c <HAL_UART_MspInit+0x28c>)
 800508e:	f043 0308 	orr.w	r3, r3, #8
 8005092:	6313      	str	r3, [r2, #48]	; 0x30
 8005094:	4b75      	ldr	r3, [pc, #468]	; (800526c <HAL_UART_MspInit+0x28c>)
 8005096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005098:	f003 0308 	and.w	r3, r3, #8
 800509c:	617b      	str	r3, [r7, #20]
 800509e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART3_TX_XTend_Pin|USART3_RX_XTend_Pin;
 80050a0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80050a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050a6:	2302      	movs	r3, #2
 80050a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050aa:	2300      	movs	r3, #0
 80050ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050ae:	2303      	movs	r3, #3
 80050b0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80050b2:	2307      	movs	r3, #7
 80050b4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80050b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80050ba:	4619      	mov	r1, r3
 80050bc:	486e      	ldr	r0, [pc, #440]	; (8005278 <HAL_UART_MspInit+0x298>)
 80050be:	f001 fa81 	bl	80065c4 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80050c2:	4b6e      	ldr	r3, [pc, #440]	; (800527c <HAL_UART_MspInit+0x29c>)
 80050c4:	4a6e      	ldr	r2, [pc, #440]	; (8005280 <HAL_UART_MspInit+0x2a0>)
 80050c6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80050c8:	4b6c      	ldr	r3, [pc, #432]	; (800527c <HAL_UART_MspInit+0x29c>)
 80050ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80050ce:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80050d0:	4b6a      	ldr	r3, [pc, #424]	; (800527c <HAL_UART_MspInit+0x29c>)
 80050d2:	2200      	movs	r2, #0
 80050d4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80050d6:	4b69      	ldr	r3, [pc, #420]	; (800527c <HAL_UART_MspInit+0x29c>)
 80050d8:	2200      	movs	r2, #0
 80050da:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80050dc:	4b67      	ldr	r3, [pc, #412]	; (800527c <HAL_UART_MspInit+0x29c>)
 80050de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80050e2:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80050e4:	4b65      	ldr	r3, [pc, #404]	; (800527c <HAL_UART_MspInit+0x29c>)
 80050e6:	2200      	movs	r2, #0
 80050e8:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80050ea:	4b64      	ldr	r3, [pc, #400]	; (800527c <HAL_UART_MspInit+0x29c>)
 80050ec:	2200      	movs	r2, #0
 80050ee:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80050f0:	4b62      	ldr	r3, [pc, #392]	; (800527c <HAL_UART_MspInit+0x29c>)
 80050f2:	2200      	movs	r2, #0
 80050f4:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80050f6:	4b61      	ldr	r3, [pc, #388]	; (800527c <HAL_UART_MspInit+0x29c>)
 80050f8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80050fc:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80050fe:	4b5f      	ldr	r3, [pc, #380]	; (800527c <HAL_UART_MspInit+0x29c>)
 8005100:	2200      	movs	r2, #0
 8005102:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005104:	485d      	ldr	r0, [pc, #372]	; (800527c <HAL_UART_MspInit+0x29c>)
 8005106:	f000 fecb 	bl	8005ea0 <HAL_DMA_Init>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d001      	beq.n	8005114 <HAL_UART_MspInit+0x134>
      Error_Handler();
 8005110:	f7fe fdd8 	bl	8003cc4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4a59      	ldr	r2, [pc, #356]	; (800527c <HAL_UART_MspInit+0x29c>)
 8005118:	635a      	str	r2, [r3, #52]	; 0x34
 800511a:	4a58      	ldr	r2, [pc, #352]	; (800527c <HAL_UART_MspInit+0x29c>)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8005120:	4b58      	ldr	r3, [pc, #352]	; (8005284 <HAL_UART_MspInit+0x2a4>)
 8005122:	4a59      	ldr	r2, [pc, #356]	; (8005288 <HAL_UART_MspInit+0x2a8>)
 8005124:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8005126:	4b57      	ldr	r3, [pc, #348]	; (8005284 <HAL_UART_MspInit+0x2a4>)
 8005128:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800512c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800512e:	4b55      	ldr	r3, [pc, #340]	; (8005284 <HAL_UART_MspInit+0x2a4>)
 8005130:	2240      	movs	r2, #64	; 0x40
 8005132:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005134:	4b53      	ldr	r3, [pc, #332]	; (8005284 <HAL_UART_MspInit+0x2a4>)
 8005136:	2200      	movs	r2, #0
 8005138:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800513a:	4b52      	ldr	r3, [pc, #328]	; (8005284 <HAL_UART_MspInit+0x2a4>)
 800513c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005140:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005142:	4b50      	ldr	r3, [pc, #320]	; (8005284 <HAL_UART_MspInit+0x2a4>)
 8005144:	2200      	movs	r2, #0
 8005146:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005148:	4b4e      	ldr	r3, [pc, #312]	; (8005284 <HAL_UART_MspInit+0x2a4>)
 800514a:	2200      	movs	r2, #0
 800514c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800514e:	4b4d      	ldr	r3, [pc, #308]	; (8005284 <HAL_UART_MspInit+0x2a4>)
 8005150:	2200      	movs	r2, #0
 8005152:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005154:	4b4b      	ldr	r3, [pc, #300]	; (8005284 <HAL_UART_MspInit+0x2a4>)
 8005156:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800515a:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800515c:	4b49      	ldr	r3, [pc, #292]	; (8005284 <HAL_UART_MspInit+0x2a4>)
 800515e:	2200      	movs	r2, #0
 8005160:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005162:	4848      	ldr	r0, [pc, #288]	; (8005284 <HAL_UART_MspInit+0x2a4>)
 8005164:	f000 fe9c 	bl	8005ea0 <HAL_DMA_Init>
 8005168:	4603      	mov	r3, r0
 800516a:	2b00      	cmp	r3, #0
 800516c:	d001      	beq.n	8005172 <HAL_UART_MspInit+0x192>
      Error_Handler();
 800516e:	f7fe fda9 	bl	8003cc4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a43      	ldr	r2, [pc, #268]	; (8005284 <HAL_UART_MspInit+0x2a4>)
 8005176:	631a      	str	r2, [r3, #48]	; 0x30
 8005178:	4a42      	ldr	r2, [pc, #264]	; (8005284 <HAL_UART_MspInit+0x2a4>)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800517e:	2200      	movs	r2, #0
 8005180:	2100      	movs	r1, #0
 8005182:	2027      	movs	r0, #39	; 0x27
 8005184:	f000 fe55 	bl	8005e32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005188:	2027      	movs	r0, #39	; 0x27
 800518a:	f000 fe6e 	bl	8005e6a <HAL_NVIC_EnableIRQ>
}
 800518e:	e067      	b.n	8005260 <HAL_UART_MspInit+0x280>
  else if(uartHandle->Instance==USART6)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a3d      	ldr	r2, [pc, #244]	; (800528c <HAL_UART_MspInit+0x2ac>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d162      	bne.n	8005260 <HAL_UART_MspInit+0x280>
    __HAL_RCC_USART6_CLK_ENABLE();
 800519a:	2300      	movs	r3, #0
 800519c:	613b      	str	r3, [r7, #16]
 800519e:	4b33      	ldr	r3, [pc, #204]	; (800526c <HAL_UART_MspInit+0x28c>)
 80051a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051a2:	4a32      	ldr	r2, [pc, #200]	; (800526c <HAL_UART_MspInit+0x28c>)
 80051a4:	f043 0320 	orr.w	r3, r3, #32
 80051a8:	6453      	str	r3, [r2, #68]	; 0x44
 80051aa:	4b30      	ldr	r3, [pc, #192]	; (800526c <HAL_UART_MspInit+0x28c>)
 80051ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ae:	f003 0320 	and.w	r3, r3, #32
 80051b2:	613b      	str	r3, [r7, #16]
 80051b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80051b6:	2300      	movs	r3, #0
 80051b8:	60fb      	str	r3, [r7, #12]
 80051ba:	4b2c      	ldr	r3, [pc, #176]	; (800526c <HAL_UART_MspInit+0x28c>)
 80051bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051be:	4a2b      	ldr	r2, [pc, #172]	; (800526c <HAL_UART_MspInit+0x28c>)
 80051c0:	f043 0304 	orr.w	r3, r3, #4
 80051c4:	6313      	str	r3, [r2, #48]	; 0x30
 80051c6:	4b29      	ldr	r3, [pc, #164]	; (800526c <HAL_UART_MspInit+0x28c>)
 80051c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ca:	f003 0304 	and.w	r3, r3, #4
 80051ce:	60fb      	str	r3, [r7, #12]
 80051d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART6_TX_GPS_Pin|USART6_RX_GPS_Pin;
 80051d2:	23c0      	movs	r3, #192	; 0xc0
 80051d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051d6:	2302      	movs	r3, #2
 80051d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051da:	2300      	movs	r3, #0
 80051dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051de:	2303      	movs	r3, #3
 80051e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80051e2:	2308      	movs	r3, #8
 80051e4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80051e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051ea:	4619      	mov	r1, r3
 80051ec:	4828      	ldr	r0, [pc, #160]	; (8005290 <HAL_UART_MspInit+0x2b0>)
 80051ee:	f001 f9e9 	bl	80065c4 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80051f2:	4b28      	ldr	r3, [pc, #160]	; (8005294 <HAL_UART_MspInit+0x2b4>)
 80051f4:	4a28      	ldr	r2, [pc, #160]	; (8005298 <HAL_UART_MspInit+0x2b8>)
 80051f6:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80051f8:	4b26      	ldr	r3, [pc, #152]	; (8005294 <HAL_UART_MspInit+0x2b4>)
 80051fa:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80051fe:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005200:	4b24      	ldr	r3, [pc, #144]	; (8005294 <HAL_UART_MspInit+0x2b4>)
 8005202:	2200      	movs	r2, #0
 8005204:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005206:	4b23      	ldr	r3, [pc, #140]	; (8005294 <HAL_UART_MspInit+0x2b4>)
 8005208:	2200      	movs	r2, #0
 800520a:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800520c:	4b21      	ldr	r3, [pc, #132]	; (8005294 <HAL_UART_MspInit+0x2b4>)
 800520e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005212:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005214:	4b1f      	ldr	r3, [pc, #124]	; (8005294 <HAL_UART_MspInit+0x2b4>)
 8005216:	2200      	movs	r2, #0
 8005218:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800521a:	4b1e      	ldr	r3, [pc, #120]	; (8005294 <HAL_UART_MspInit+0x2b4>)
 800521c:	2200      	movs	r2, #0
 800521e:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8005220:	4b1c      	ldr	r3, [pc, #112]	; (8005294 <HAL_UART_MspInit+0x2b4>)
 8005222:	2200      	movs	r2, #0
 8005224:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005226:	4b1b      	ldr	r3, [pc, #108]	; (8005294 <HAL_UART_MspInit+0x2b4>)
 8005228:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800522c:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800522e:	4b19      	ldr	r3, [pc, #100]	; (8005294 <HAL_UART_MspInit+0x2b4>)
 8005230:	2200      	movs	r2, #0
 8005232:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8005234:	4817      	ldr	r0, [pc, #92]	; (8005294 <HAL_UART_MspInit+0x2b4>)
 8005236:	f000 fe33 	bl	8005ea0 <HAL_DMA_Init>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d001      	beq.n	8005244 <HAL_UART_MspInit+0x264>
      Error_Handler();
 8005240:	f7fe fd40 	bl	8003cc4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	4a13      	ldr	r2, [pc, #76]	; (8005294 <HAL_UART_MspInit+0x2b4>)
 8005248:	635a      	str	r2, [r3, #52]	; 0x34
 800524a:	4a12      	ldr	r2, [pc, #72]	; (8005294 <HAL_UART_MspInit+0x2b4>)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8005250:	2200      	movs	r2, #0
 8005252:	2100      	movs	r1, #0
 8005254:	2047      	movs	r0, #71	; 0x47
 8005256:	f000 fdec 	bl	8005e32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800525a:	2047      	movs	r0, #71	; 0x47
 800525c:	f000 fe05 	bl	8005e6a <HAL_NVIC_EnableIRQ>
}
 8005260:	bf00      	nop
 8005262:	3738      	adds	r7, #56	; 0x38
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}
 8005268:	40007c00 	.word	0x40007c00
 800526c:	40023800 	.word	0x40023800
 8005270:	40021000 	.word	0x40021000
 8005274:	40004800 	.word	0x40004800
 8005278:	40020c00 	.word	0x40020c00
 800527c:	20001618 	.word	0x20001618
 8005280:	40026028 	.word	0x40026028
 8005284:	200016b8 	.word	0x200016b8
 8005288:	40026058 	.word	0x40026058
 800528c:	40011400 	.word	0x40011400
 8005290:	40020800 	.word	0x40020800
 8005294:	200015b8 	.word	0x200015b8
 8005298:	40026428 	.word	0x40026428

0800529c <VR_Power_On>:


#include "main.h"


void VR_Power_On(void) {
 800529c:	b580      	push	{r7, lr}
 800529e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(VR_CTRL_PWR_GPIO_Port, VR_CTRL_PWR_Pin, SET);
 80052a0:	2201      	movs	r2, #1
 80052a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80052a6:	4804      	ldr	r0, [pc, #16]	; (80052b8 <VR_Power_On+0x1c>)
 80052a8:	f001 fb50 	bl	800694c <HAL_GPIO_WritePin>
	// note that runcam needs around 3-5 seconds to fully power on
	HAL_Delay(5000);
 80052ac:	f241 3088 	movw	r0, #5000	; 0x1388
 80052b0:	f000 f8c4 	bl	800543c <HAL_Delay>
}
 80052b4:	bf00      	nop
 80052b6:	bd80      	pop	{r7, pc}
 80052b8:	40021800 	.word	0x40021800

080052bc <VR_Power_Off>:

void VR_Power_Off(void) {
 80052bc:	b580      	push	{r7, lr}
 80052be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(VR_CTRL_PWR_GPIO_Port, VR_CTRL_PWR_Pin, RESET);
 80052c0:	2200      	movs	r2, #0
 80052c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80052c6:	4802      	ldr	r0, [pc, #8]	; (80052d0 <VR_Power_Off+0x14>)
 80052c8:	f001 fb40 	bl	800694c <HAL_GPIO_WritePin>
}
 80052cc:	bf00      	nop
 80052ce:	bd80      	pop	{r7, pc}
 80052d0:	40021800 	.word	0x40021800

080052d4 <VR_Start_Rec>:

void VR_Start_Rec(void) {
 80052d4:	b580      	push	{r7, lr}
 80052d6:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(VR_CTRL_REC_GPIO_Port, VR_CTRL_REC_Pin, SET); // HIGH = start record
 80052d8:	2201      	movs	r2, #1
 80052da:	2180      	movs	r1, #128	; 0x80
 80052dc:	4802      	ldr	r0, [pc, #8]	; (80052e8 <VR_Start_Rec+0x14>)
 80052de:	f001 fb35 	bl	800694c <HAL_GPIO_WritePin>
//	HAL_Delay(400);
//	HAL_GPIO_WritePin(VR_CTRL_REC_GPIO_Port, VR_CTRL_REC_Pin, SET);
//	HAL_Delay(400);
//	HAL_GPIO_WritePin(VR_CTRL_REC_GPIO_Port, VR_CTRL_REC_Pin, RESET);

}
 80052e2:	bf00      	nop
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	40020c00 	.word	0x40020c00

080052ec <VR_Stop_Rec>:

void VR_Stop_Rec(void) {
 80052ec:	b580      	push	{r7, lr}
 80052ee:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(VR_CTRL_REC_GPIO_Port, VR_CTRL_REC_Pin, RESET); // LOW = stop recording
 80052f0:	2200      	movs	r2, #0
 80052f2:	2180      	movs	r1, #128	; 0x80
 80052f4:	4802      	ldr	r0, [pc, #8]	; (8005300 <VR_Stop_Rec+0x14>)
 80052f6:	f001 fb29 	bl	800694c <HAL_GPIO_WritePin>

	// using ATtiny to start recording instead so these are not needed
//	HAL_Delay(1000);
//	HAL_GPIO_WritePin(VR_CTRL_REC_GPIO_Port, VR_CTRL_REC_Pin, RESET);
}
 80052fa:	bf00      	nop
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	40020c00 	.word	0x40020c00

08005304 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005304:	f8df d034 	ldr.w	sp, [pc, #52]	; 800533c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005308:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800530a:	e003      	b.n	8005314 <LoopCopyDataInit>

0800530c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800530c:	4b0c      	ldr	r3, [pc, #48]	; (8005340 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800530e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005310:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005312:	3104      	adds	r1, #4

08005314 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005314:	480b      	ldr	r0, [pc, #44]	; (8005344 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005316:	4b0c      	ldr	r3, [pc, #48]	; (8005348 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005318:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800531a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800531c:	d3f6      	bcc.n	800530c <CopyDataInit>
  ldr  r2, =_sbss
 800531e:	4a0b      	ldr	r2, [pc, #44]	; (800534c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005320:	e002      	b.n	8005328 <LoopFillZerobss>

08005322 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005322:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005324:	f842 3b04 	str.w	r3, [r2], #4

08005328 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005328:	4b09      	ldr	r3, [pc, #36]	; (8005350 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800532a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800532c:	d3f9      	bcc.n	8005322 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800532e:	f7ff fbb9 	bl	8004aa4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005332:	f009 fc79 	bl	800ec28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005336:	f7fd fcfd 	bl	8002d34 <main>
  bx  lr    
 800533a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800533c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8005340:	080156c0 	.word	0x080156c0
  ldr  r0, =_sdata
 8005344:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005348:	200001fc 	.word	0x200001fc
  ldr  r2, =_sbss
 800534c:	20000200 	.word	0x20000200
  ldr  r3, = _ebss
 8005350:	20001c1c 	.word	0x20001c1c

08005354 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005354:	e7fe      	b.n	8005354 <ADC_IRQHandler>
	...

08005358 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800535c:	4b0e      	ldr	r3, [pc, #56]	; (8005398 <HAL_Init+0x40>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a0d      	ldr	r2, [pc, #52]	; (8005398 <HAL_Init+0x40>)
 8005362:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005366:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005368:	4b0b      	ldr	r3, [pc, #44]	; (8005398 <HAL_Init+0x40>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a0a      	ldr	r2, [pc, #40]	; (8005398 <HAL_Init+0x40>)
 800536e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005372:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005374:	4b08      	ldr	r3, [pc, #32]	; (8005398 <HAL_Init+0x40>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a07      	ldr	r2, [pc, #28]	; (8005398 <HAL_Init+0x40>)
 800537a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800537e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005380:	2003      	movs	r0, #3
 8005382:	f000 fd4b 	bl	8005e1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005386:	2000      	movs	r0, #0
 8005388:	f000 f808 	bl	800539c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800538c:	f7ff fa10 	bl	80047b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	40023c00 	.word	0x40023c00

0800539c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b082      	sub	sp, #8
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80053a4:	4b12      	ldr	r3, [pc, #72]	; (80053f0 <HAL_InitTick+0x54>)
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	4b12      	ldr	r3, [pc, #72]	; (80053f4 <HAL_InitTick+0x58>)
 80053aa:	781b      	ldrb	r3, [r3, #0]
 80053ac:	4619      	mov	r1, r3
 80053ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80053b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80053b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ba:	4618      	mov	r0, r3
 80053bc:	f000 fd63 	bl	8005e86 <HAL_SYSTICK_Config>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d001      	beq.n	80053ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e00e      	b.n	80053e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2b0f      	cmp	r3, #15
 80053ce:	d80a      	bhi.n	80053e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80053d0:	2200      	movs	r2, #0
 80053d2:	6879      	ldr	r1, [r7, #4]
 80053d4:	f04f 30ff 	mov.w	r0, #4294967295
 80053d8:	f000 fd2b 	bl	8005e32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80053dc:	4a06      	ldr	r2, [pc, #24]	; (80053f8 <HAL_InitTick+0x5c>)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80053e2:	2300      	movs	r3, #0
 80053e4:	e000      	b.n	80053e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3708      	adds	r7, #8
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	20000000 	.word	0x20000000
 80053f4:	20000008 	.word	0x20000008
 80053f8:	20000004 	.word	0x20000004

080053fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80053fc:	b480      	push	{r7}
 80053fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005400:	4b06      	ldr	r3, [pc, #24]	; (800541c <HAL_IncTick+0x20>)
 8005402:	781b      	ldrb	r3, [r3, #0]
 8005404:	461a      	mov	r2, r3
 8005406:	4b06      	ldr	r3, [pc, #24]	; (8005420 <HAL_IncTick+0x24>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4413      	add	r3, r2
 800540c:	4a04      	ldr	r2, [pc, #16]	; (8005420 <HAL_IncTick+0x24>)
 800540e:	6013      	str	r3, [r2, #0]
}
 8005410:	bf00      	nop
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop
 800541c:	20000008 	.word	0x20000008
 8005420:	20001798 	.word	0x20001798

08005424 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005424:	b480      	push	{r7}
 8005426:	af00      	add	r7, sp, #0
  return uwTick;
 8005428:	4b03      	ldr	r3, [pc, #12]	; (8005438 <HAL_GetTick+0x14>)
 800542a:	681b      	ldr	r3, [r3, #0]
}
 800542c:	4618      	mov	r0, r3
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	20001798 	.word	0x20001798

0800543c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b084      	sub	sp, #16
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005444:	f7ff ffee 	bl	8005424 <HAL_GetTick>
 8005448:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005454:	d005      	beq.n	8005462 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005456:	4b0a      	ldr	r3, [pc, #40]	; (8005480 <HAL_Delay+0x44>)
 8005458:	781b      	ldrb	r3, [r3, #0]
 800545a:	461a      	mov	r2, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	4413      	add	r3, r2
 8005460:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005462:	bf00      	nop
 8005464:	f7ff ffde 	bl	8005424 <HAL_GetTick>
 8005468:	4602      	mov	r2, r0
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	1ad3      	subs	r3, r2, r3
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	429a      	cmp	r2, r3
 8005472:	d8f7      	bhi.n	8005464 <HAL_Delay+0x28>
  {
  }
}
 8005474:	bf00      	nop
 8005476:	bf00      	nop
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
 800547e:	bf00      	nop
 8005480:	20000008 	.word	0x20000008

08005484 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800548c:	2300      	movs	r3, #0
 800548e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d101      	bne.n	800549a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e033      	b.n	8005502 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d109      	bne.n	80054b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f7fb fe80 	bl	80011a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ba:	f003 0310 	and.w	r3, r3, #16
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d118      	bne.n	80054f4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80054ca:	f023 0302 	bic.w	r3, r3, #2
 80054ce:	f043 0202 	orr.w	r2, r3, #2
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f000 fad4 	bl	8005a84 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e6:	f023 0303 	bic.w	r3, r3, #3
 80054ea:	f043 0201 	orr.w	r2, r3, #1
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	641a      	str	r2, [r3, #64]	; 0x40
 80054f2:	e001      	b.n	80054f8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005500:	7bfb      	ldrb	r3, [r7, #15]
}
 8005502:	4618      	mov	r0, r3
 8005504:	3710      	adds	r7, #16
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}
	...

0800550c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800550c:	b480      	push	{r7}
 800550e:	b085      	sub	sp, #20
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005514:	2300      	movs	r3, #0
 8005516:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800551e:	2b01      	cmp	r3, #1
 8005520:	d101      	bne.n	8005526 <HAL_ADC_Start+0x1a>
 8005522:	2302      	movs	r3, #2
 8005524:	e0a5      	b.n	8005672 <HAL_ADC_Start+0x166>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2201      	movs	r2, #1
 800552a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f003 0301 	and.w	r3, r3, #1
 8005538:	2b01      	cmp	r3, #1
 800553a:	d018      	beq.n	800556e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	689a      	ldr	r2, [r3, #8]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f042 0201 	orr.w	r2, r2, #1
 800554a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800554c:	4b4c      	ldr	r3, [pc, #304]	; (8005680 <HAL_ADC_Start+0x174>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a4c      	ldr	r2, [pc, #304]	; (8005684 <HAL_ADC_Start+0x178>)
 8005552:	fba2 2303 	umull	r2, r3, r2, r3
 8005556:	0c9a      	lsrs	r2, r3, #18
 8005558:	4613      	mov	r3, r2
 800555a:	005b      	lsls	r3, r3, #1
 800555c:	4413      	add	r3, r2
 800555e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005560:	e002      	b.n	8005568 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	3b01      	subs	r3, #1
 8005566:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d1f9      	bne.n	8005562 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	f003 0301 	and.w	r3, r3, #1
 8005578:	2b01      	cmp	r3, #1
 800557a:	d179      	bne.n	8005670 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005580:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005584:	f023 0301 	bic.w	r3, r3, #1
 8005588:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800559a:	2b00      	cmp	r3, #0
 800559c:	d007      	beq.n	80055ae <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80055a6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80055b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055ba:	d106      	bne.n	80055ca <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055c0:	f023 0206 	bic.w	r2, r3, #6
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	645a      	str	r2, [r3, #68]	; 0x44
 80055c8:	e002      	b.n	80055d0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2200      	movs	r2, #0
 80055ce:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80055d8:	4b2b      	ldr	r3, [pc, #172]	; (8005688 <HAL_ADC_Start+0x17c>)
 80055da:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80055e4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	f003 031f 	and.w	r3, r3, #31
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d12a      	bne.n	8005648 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a25      	ldr	r2, [pc, #148]	; (800568c <HAL_ADC_Start+0x180>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d015      	beq.n	8005628 <HAL_ADC_Start+0x11c>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a23      	ldr	r2, [pc, #140]	; (8005690 <HAL_ADC_Start+0x184>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d105      	bne.n	8005612 <HAL_ADC_Start+0x106>
 8005606:	4b20      	ldr	r3, [pc, #128]	; (8005688 <HAL_ADC_Start+0x17c>)
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	f003 031f 	and.w	r3, r3, #31
 800560e:	2b00      	cmp	r3, #0
 8005610:	d00a      	beq.n	8005628 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a1f      	ldr	r2, [pc, #124]	; (8005694 <HAL_ADC_Start+0x188>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d129      	bne.n	8005670 <HAL_ADC_Start+0x164>
 800561c:	4b1a      	ldr	r3, [pc, #104]	; (8005688 <HAL_ADC_Start+0x17c>)
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	f003 0310 	and.w	r3, r3, #16
 8005624:	2b00      	cmp	r3, #0
 8005626:	d123      	bne.n	8005670 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005632:	2b00      	cmp	r3, #0
 8005634:	d11c      	bne.n	8005670 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	689a      	ldr	r2, [r3, #8]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005644:	609a      	str	r2, [r3, #8]
 8005646:	e013      	b.n	8005670 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a0f      	ldr	r2, [pc, #60]	; (800568c <HAL_ADC_Start+0x180>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d10e      	bne.n	8005670 <HAL_ADC_Start+0x164>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800565c:	2b00      	cmp	r3, #0
 800565e:	d107      	bne.n	8005670 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	689a      	ldr	r2, [r3, #8]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800566e:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8005670:	2300      	movs	r3, #0
}
 8005672:	4618      	mov	r0, r3
 8005674:	3714      	adds	r7, #20
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr
 800567e:	bf00      	nop
 8005680:	20000000 	.word	0x20000000
 8005684:	431bde83 	.word	0x431bde83
 8005688:	40012300 	.word	0x40012300
 800568c:	40012000 	.word	0x40012000
 8005690:	40012100 	.word	0x40012100
 8005694:	40012200 	.word	0x40012200

08005698 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8005698:	b480      	push	{r7}
 800569a:	b083      	sub	sp, #12
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d101      	bne.n	80056ae <HAL_ADC_Stop+0x16>
 80056aa:	2302      	movs	r3, #2
 80056ac:	e021      	b.n	80056f2 <HAL_ADC_Stop+0x5a>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2201      	movs	r2, #1
 80056b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	689a      	ldr	r2, [r3, #8]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f022 0201 	bic.w	r2, r2, #1
 80056c4:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	f003 0301 	and.w	r3, r3, #1
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d109      	bne.n	80056e8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80056dc:	f023 0301 	bic.w	r3, r3, #1
 80056e0:	f043 0201 	orr.w	r2, r3, #1
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2200      	movs	r2, #0
 80056ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	370c      	adds	r7, #12
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr

080056fe <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80056fe:	b580      	push	{r7, lr}
 8005700:	b084      	sub	sp, #16
 8005702:	af00      	add	r7, sp, #0
 8005704:	6078      	str	r0, [r7, #4]
 8005706:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005708:	2300      	movs	r3, #0
 800570a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005716:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800571a:	d113      	bne.n	8005744 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005726:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800572a:	d10b      	bne.n	8005744 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005730:	f043 0220 	orr.w	r2, r3, #32
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2200      	movs	r2, #0
 800573c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	e05c      	b.n	80057fe <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8005744:	f7ff fe6e 	bl	8005424 <HAL_GetTick>
 8005748:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800574a:	e01a      	b.n	8005782 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005752:	d016      	beq.n	8005782 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d007      	beq.n	800576a <HAL_ADC_PollForConversion+0x6c>
 800575a:	f7ff fe63 	bl	8005424 <HAL_GetTick>
 800575e:	4602      	mov	r2, r0
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	1ad3      	subs	r3, r2, r3
 8005764:	683a      	ldr	r2, [r7, #0]
 8005766:	429a      	cmp	r2, r3
 8005768:	d20b      	bcs.n	8005782 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800576e:	f043 0204 	orr.w	r2, r3, #4
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2200      	movs	r2, #0
 800577a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	e03d      	b.n	80057fe <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 0302 	and.w	r3, r3, #2
 800578c:	2b02      	cmp	r3, #2
 800578e:	d1dd      	bne.n	800574c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f06f 0212 	mvn.w	r2, #18
 8005798:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800579e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d123      	bne.n	80057fc <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d11f      	bne.n	80057fc <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d006      	beq.n	80057d8 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d111      	bne.n	80057fc <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d105      	bne.n	80057fc <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057f4:	f043 0201 	orr.w	r2, r3, #1
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80057fc:	2300      	movs	r3, #0
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3710      	adds	r7, #16
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}

08005806 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005806:	b480      	push	{r7}
 8005808:	b083      	sub	sp, #12
 800580a:	af00      	add	r7, sp, #0
 800580c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005814:	4618      	mov	r0, r3
 8005816:	370c      	adds	r7, #12
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr

08005820 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005820:	b480      	push	{r7}
 8005822:	b085      	sub	sp, #20
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800582a:	2300      	movs	r3, #0
 800582c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005834:	2b01      	cmp	r3, #1
 8005836:	d101      	bne.n	800583c <HAL_ADC_ConfigChannel+0x1c>
 8005838:	2302      	movs	r3, #2
 800583a:	e113      	b.n	8005a64 <HAL_ADC_ConfigChannel+0x244>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2b09      	cmp	r3, #9
 800584a:	d925      	bls.n	8005898 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	68d9      	ldr	r1, [r3, #12]
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	b29b      	uxth	r3, r3
 8005858:	461a      	mov	r2, r3
 800585a:	4613      	mov	r3, r2
 800585c:	005b      	lsls	r3, r3, #1
 800585e:	4413      	add	r3, r2
 8005860:	3b1e      	subs	r3, #30
 8005862:	2207      	movs	r2, #7
 8005864:	fa02 f303 	lsl.w	r3, r2, r3
 8005868:	43da      	mvns	r2, r3
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	400a      	ands	r2, r1
 8005870:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	68d9      	ldr	r1, [r3, #12]
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	689a      	ldr	r2, [r3, #8]
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	b29b      	uxth	r3, r3
 8005882:	4618      	mov	r0, r3
 8005884:	4603      	mov	r3, r0
 8005886:	005b      	lsls	r3, r3, #1
 8005888:	4403      	add	r3, r0
 800588a:	3b1e      	subs	r3, #30
 800588c:	409a      	lsls	r2, r3
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	430a      	orrs	r2, r1
 8005894:	60da      	str	r2, [r3, #12]
 8005896:	e022      	b.n	80058de <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	6919      	ldr	r1, [r3, #16]
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	461a      	mov	r2, r3
 80058a6:	4613      	mov	r3, r2
 80058a8:	005b      	lsls	r3, r3, #1
 80058aa:	4413      	add	r3, r2
 80058ac:	2207      	movs	r2, #7
 80058ae:	fa02 f303 	lsl.w	r3, r2, r3
 80058b2:	43da      	mvns	r2, r3
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	400a      	ands	r2, r1
 80058ba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	6919      	ldr	r1, [r3, #16]
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	689a      	ldr	r2, [r3, #8]
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	4618      	mov	r0, r3
 80058ce:	4603      	mov	r3, r0
 80058d0:	005b      	lsls	r3, r3, #1
 80058d2:	4403      	add	r3, r0
 80058d4:	409a      	lsls	r2, r3
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	430a      	orrs	r2, r1
 80058dc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	2b06      	cmp	r3, #6
 80058e4:	d824      	bhi.n	8005930 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	685a      	ldr	r2, [r3, #4]
 80058f0:	4613      	mov	r3, r2
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	4413      	add	r3, r2
 80058f6:	3b05      	subs	r3, #5
 80058f8:	221f      	movs	r2, #31
 80058fa:	fa02 f303 	lsl.w	r3, r2, r3
 80058fe:	43da      	mvns	r2, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	400a      	ands	r2, r1
 8005906:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	b29b      	uxth	r3, r3
 8005914:	4618      	mov	r0, r3
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	685a      	ldr	r2, [r3, #4]
 800591a:	4613      	mov	r3, r2
 800591c:	009b      	lsls	r3, r3, #2
 800591e:	4413      	add	r3, r2
 8005920:	3b05      	subs	r3, #5
 8005922:	fa00 f203 	lsl.w	r2, r0, r3
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	430a      	orrs	r2, r1
 800592c:	635a      	str	r2, [r3, #52]	; 0x34
 800592e:	e04c      	b.n	80059ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	2b0c      	cmp	r3, #12
 8005936:	d824      	bhi.n	8005982 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	685a      	ldr	r2, [r3, #4]
 8005942:	4613      	mov	r3, r2
 8005944:	009b      	lsls	r3, r3, #2
 8005946:	4413      	add	r3, r2
 8005948:	3b23      	subs	r3, #35	; 0x23
 800594a:	221f      	movs	r2, #31
 800594c:	fa02 f303 	lsl.w	r3, r2, r3
 8005950:	43da      	mvns	r2, r3
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	400a      	ands	r2, r1
 8005958:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	b29b      	uxth	r3, r3
 8005966:	4618      	mov	r0, r3
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	685a      	ldr	r2, [r3, #4]
 800596c:	4613      	mov	r3, r2
 800596e:	009b      	lsls	r3, r3, #2
 8005970:	4413      	add	r3, r2
 8005972:	3b23      	subs	r3, #35	; 0x23
 8005974:	fa00 f203 	lsl.w	r2, r0, r3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	430a      	orrs	r2, r1
 800597e:	631a      	str	r2, [r3, #48]	; 0x30
 8005980:	e023      	b.n	80059ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	685a      	ldr	r2, [r3, #4]
 800598c:	4613      	mov	r3, r2
 800598e:	009b      	lsls	r3, r3, #2
 8005990:	4413      	add	r3, r2
 8005992:	3b41      	subs	r3, #65	; 0x41
 8005994:	221f      	movs	r2, #31
 8005996:	fa02 f303 	lsl.w	r3, r2, r3
 800599a:	43da      	mvns	r2, r3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	400a      	ands	r2, r1
 80059a2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	4618      	mov	r0, r3
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	685a      	ldr	r2, [r3, #4]
 80059b6:	4613      	mov	r3, r2
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	4413      	add	r3, r2
 80059bc:	3b41      	subs	r3, #65	; 0x41
 80059be:	fa00 f203 	lsl.w	r2, r0, r3
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	430a      	orrs	r2, r1
 80059c8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80059ca:	4b29      	ldr	r3, [pc, #164]	; (8005a70 <HAL_ADC_ConfigChannel+0x250>)
 80059cc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a28      	ldr	r2, [pc, #160]	; (8005a74 <HAL_ADC_ConfigChannel+0x254>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d10f      	bne.n	80059f8 <HAL_ADC_ConfigChannel+0x1d8>
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	2b12      	cmp	r3, #18
 80059de:	d10b      	bne.n	80059f8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a1d      	ldr	r2, [pc, #116]	; (8005a74 <HAL_ADC_ConfigChannel+0x254>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d12b      	bne.n	8005a5a <HAL_ADC_ConfigChannel+0x23a>
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a1c      	ldr	r2, [pc, #112]	; (8005a78 <HAL_ADC_ConfigChannel+0x258>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d003      	beq.n	8005a14 <HAL_ADC_ConfigChannel+0x1f4>
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	2b11      	cmp	r3, #17
 8005a12:	d122      	bne.n	8005a5a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a11      	ldr	r2, [pc, #68]	; (8005a78 <HAL_ADC_ConfigChannel+0x258>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d111      	bne.n	8005a5a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005a36:	4b11      	ldr	r3, [pc, #68]	; (8005a7c <HAL_ADC_ConfigChannel+0x25c>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a11      	ldr	r2, [pc, #68]	; (8005a80 <HAL_ADC_ConfigChannel+0x260>)
 8005a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8005a40:	0c9a      	lsrs	r2, r3, #18
 8005a42:	4613      	mov	r3, r2
 8005a44:	009b      	lsls	r3, r3, #2
 8005a46:	4413      	add	r3, r2
 8005a48:	005b      	lsls	r3, r3, #1
 8005a4a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005a4c:	e002      	b.n	8005a54 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	3b01      	subs	r3, #1
 8005a52:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d1f9      	bne.n	8005a4e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005a62:	2300      	movs	r3, #0
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3714      	adds	r7, #20
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr
 8005a70:	40012300 	.word	0x40012300
 8005a74:	40012000 	.word	0x40012000
 8005a78:	10000012 	.word	0x10000012
 8005a7c:	20000000 	.word	0x20000000
 8005a80:	431bde83 	.word	0x431bde83

08005a84 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b085      	sub	sp, #20
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a8c:	4b79      	ldr	r3, [pc, #484]	; (8005c74 <ADC_Init+0x1f0>)
 8005a8e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	685a      	ldr	r2, [r3, #4]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	431a      	orrs	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	685a      	ldr	r2, [r3, #4]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ab8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	6859      	ldr	r1, [r3, #4]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	691b      	ldr	r3, [r3, #16]
 8005ac4:	021a      	lsls	r2, r3, #8
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	430a      	orrs	r2, r1
 8005acc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	685a      	ldr	r2, [r3, #4]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005adc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	6859      	ldr	r1, [r3, #4]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	689a      	ldr	r2, [r3, #8]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	430a      	orrs	r2, r1
 8005aee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	689a      	ldr	r2, [r3, #8]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005afe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	6899      	ldr	r1, [r3, #8]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	68da      	ldr	r2, [r3, #12]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	430a      	orrs	r2, r1
 8005b10:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b16:	4a58      	ldr	r2, [pc, #352]	; (8005c78 <ADC_Init+0x1f4>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d022      	beq.n	8005b62 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	689a      	ldr	r2, [r3, #8]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005b2a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	6899      	ldr	r1, [r3, #8]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	430a      	orrs	r2, r1
 8005b3c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	689a      	ldr	r2, [r3, #8]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005b4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	6899      	ldr	r1, [r3, #8]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	430a      	orrs	r2, r1
 8005b5e:	609a      	str	r2, [r3, #8]
 8005b60:	e00f      	b.n	8005b82 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	689a      	ldr	r2, [r3, #8]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005b70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	689a      	ldr	r2, [r3, #8]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005b80:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	689a      	ldr	r2, [r3, #8]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f022 0202 	bic.w	r2, r2, #2
 8005b90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	6899      	ldr	r1, [r3, #8]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	7e1b      	ldrb	r3, [r3, #24]
 8005b9c:	005a      	lsls	r2, r3, #1
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	430a      	orrs	r2, r1
 8005ba4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d01b      	beq.n	8005be8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	685a      	ldr	r2, [r3, #4]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bbe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	685a      	ldr	r2, [r3, #4]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005bce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	6859      	ldr	r1, [r3, #4]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bda:	3b01      	subs	r3, #1
 8005bdc:	035a      	lsls	r2, r3, #13
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	430a      	orrs	r2, r1
 8005be4:	605a      	str	r2, [r3, #4]
 8005be6:	e007      	b.n	8005bf8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	685a      	ldr	r2, [r3, #4]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005bf6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005c06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	69db      	ldr	r3, [r3, #28]
 8005c12:	3b01      	subs	r3, #1
 8005c14:	051a      	lsls	r2, r3, #20
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	430a      	orrs	r2, r1
 8005c1c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	689a      	ldr	r2, [r3, #8]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005c2c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	6899      	ldr	r1, [r3, #8]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005c3a:	025a      	lsls	r2, r3, #9
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	430a      	orrs	r2, r1
 8005c42:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	689a      	ldr	r2, [r3, #8]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	6899      	ldr	r1, [r3, #8]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	695b      	ldr	r3, [r3, #20]
 8005c5e:	029a      	lsls	r2, r3, #10
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	430a      	orrs	r2, r1
 8005c66:	609a      	str	r2, [r3, #8]
}
 8005c68:	bf00      	nop
 8005c6a:	3714      	adds	r7, #20
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr
 8005c74:	40012300 	.word	0x40012300
 8005c78:	0f000001 	.word	0x0f000001

08005c7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b085      	sub	sp, #20
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f003 0307 	and.w	r3, r3, #7
 8005c8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c8c:	4b0c      	ldr	r3, [pc, #48]	; (8005cc0 <__NVIC_SetPriorityGrouping+0x44>)
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c92:	68ba      	ldr	r2, [r7, #8]
 8005c94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005c98:	4013      	ands	r3, r2
 8005c9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005ca4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005ca8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005cae:	4a04      	ldr	r2, [pc, #16]	; (8005cc0 <__NVIC_SetPriorityGrouping+0x44>)
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	60d3      	str	r3, [r2, #12]
}
 8005cb4:	bf00      	nop
 8005cb6:	3714      	adds	r7, #20
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr
 8005cc0:	e000ed00 	.word	0xe000ed00

08005cc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005cc8:	4b04      	ldr	r3, [pc, #16]	; (8005cdc <__NVIC_GetPriorityGrouping+0x18>)
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	0a1b      	lsrs	r3, r3, #8
 8005cce:	f003 0307 	and.w	r3, r3, #7
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr
 8005cdc:	e000ed00 	.word	0xe000ed00

08005ce0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b083      	sub	sp, #12
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	db0b      	blt.n	8005d0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005cf2:	79fb      	ldrb	r3, [r7, #7]
 8005cf4:	f003 021f 	and.w	r2, r3, #31
 8005cf8:	4907      	ldr	r1, [pc, #28]	; (8005d18 <__NVIC_EnableIRQ+0x38>)
 8005cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cfe:	095b      	lsrs	r3, r3, #5
 8005d00:	2001      	movs	r0, #1
 8005d02:	fa00 f202 	lsl.w	r2, r0, r2
 8005d06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005d0a:	bf00      	nop
 8005d0c:	370c      	adds	r7, #12
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr
 8005d16:	bf00      	nop
 8005d18:	e000e100 	.word	0xe000e100

08005d1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b083      	sub	sp, #12
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	4603      	mov	r3, r0
 8005d24:	6039      	str	r1, [r7, #0]
 8005d26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	db0a      	blt.n	8005d46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	b2da      	uxtb	r2, r3
 8005d34:	490c      	ldr	r1, [pc, #48]	; (8005d68 <__NVIC_SetPriority+0x4c>)
 8005d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d3a:	0112      	lsls	r2, r2, #4
 8005d3c:	b2d2      	uxtb	r2, r2
 8005d3e:	440b      	add	r3, r1
 8005d40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d44:	e00a      	b.n	8005d5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	b2da      	uxtb	r2, r3
 8005d4a:	4908      	ldr	r1, [pc, #32]	; (8005d6c <__NVIC_SetPriority+0x50>)
 8005d4c:	79fb      	ldrb	r3, [r7, #7]
 8005d4e:	f003 030f 	and.w	r3, r3, #15
 8005d52:	3b04      	subs	r3, #4
 8005d54:	0112      	lsls	r2, r2, #4
 8005d56:	b2d2      	uxtb	r2, r2
 8005d58:	440b      	add	r3, r1
 8005d5a:	761a      	strb	r2, [r3, #24]
}
 8005d5c:	bf00      	nop
 8005d5e:	370c      	adds	r7, #12
 8005d60:	46bd      	mov	sp, r7
 8005d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d66:	4770      	bx	lr
 8005d68:	e000e100 	.word	0xe000e100
 8005d6c:	e000ed00 	.word	0xe000ed00

08005d70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b089      	sub	sp, #36	; 0x24
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f003 0307 	and.w	r3, r3, #7
 8005d82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d84:	69fb      	ldr	r3, [r7, #28]
 8005d86:	f1c3 0307 	rsb	r3, r3, #7
 8005d8a:	2b04      	cmp	r3, #4
 8005d8c:	bf28      	it	cs
 8005d8e:	2304      	movcs	r3, #4
 8005d90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d92:	69fb      	ldr	r3, [r7, #28]
 8005d94:	3304      	adds	r3, #4
 8005d96:	2b06      	cmp	r3, #6
 8005d98:	d902      	bls.n	8005da0 <NVIC_EncodePriority+0x30>
 8005d9a:	69fb      	ldr	r3, [r7, #28]
 8005d9c:	3b03      	subs	r3, #3
 8005d9e:	e000      	b.n	8005da2 <NVIC_EncodePriority+0x32>
 8005da0:	2300      	movs	r3, #0
 8005da2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005da4:	f04f 32ff 	mov.w	r2, #4294967295
 8005da8:	69bb      	ldr	r3, [r7, #24]
 8005daa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dae:	43da      	mvns	r2, r3
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	401a      	ands	r2, r3
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005db8:	f04f 31ff 	mov.w	r1, #4294967295
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8005dc2:	43d9      	mvns	r1, r3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dc8:	4313      	orrs	r3, r2
         );
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3724      	adds	r7, #36	; 0x24
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr
	...

08005dd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b082      	sub	sp, #8
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	3b01      	subs	r3, #1
 8005de4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005de8:	d301      	bcc.n	8005dee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005dea:	2301      	movs	r3, #1
 8005dec:	e00f      	b.n	8005e0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005dee:	4a0a      	ldr	r2, [pc, #40]	; (8005e18 <SysTick_Config+0x40>)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	3b01      	subs	r3, #1
 8005df4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005df6:	210f      	movs	r1, #15
 8005df8:	f04f 30ff 	mov.w	r0, #4294967295
 8005dfc:	f7ff ff8e 	bl	8005d1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e00:	4b05      	ldr	r3, [pc, #20]	; (8005e18 <SysTick_Config+0x40>)
 8005e02:	2200      	movs	r2, #0
 8005e04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e06:	4b04      	ldr	r3, [pc, #16]	; (8005e18 <SysTick_Config+0x40>)
 8005e08:	2207      	movs	r2, #7
 8005e0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005e0c:	2300      	movs	r3, #0
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3708      	adds	r7, #8
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop
 8005e18:	e000e010 	.word	0xe000e010

08005e1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b082      	sub	sp, #8
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f7ff ff29 	bl	8005c7c <__NVIC_SetPriorityGrouping>
}
 8005e2a:	bf00      	nop
 8005e2c:	3708      	adds	r7, #8
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}

08005e32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005e32:	b580      	push	{r7, lr}
 8005e34:	b086      	sub	sp, #24
 8005e36:	af00      	add	r7, sp, #0
 8005e38:	4603      	mov	r3, r0
 8005e3a:	60b9      	str	r1, [r7, #8]
 8005e3c:	607a      	str	r2, [r7, #4]
 8005e3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005e40:	2300      	movs	r3, #0
 8005e42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005e44:	f7ff ff3e 	bl	8005cc4 <__NVIC_GetPriorityGrouping>
 8005e48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	68b9      	ldr	r1, [r7, #8]
 8005e4e:	6978      	ldr	r0, [r7, #20]
 8005e50:	f7ff ff8e 	bl	8005d70 <NVIC_EncodePriority>
 8005e54:	4602      	mov	r2, r0
 8005e56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e5a:	4611      	mov	r1, r2
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f7ff ff5d 	bl	8005d1c <__NVIC_SetPriority>
}
 8005e62:	bf00      	nop
 8005e64:	3718      	adds	r7, #24
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}

08005e6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e6a:	b580      	push	{r7, lr}
 8005e6c:	b082      	sub	sp, #8
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	4603      	mov	r3, r0
 8005e72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f7ff ff31 	bl	8005ce0 <__NVIC_EnableIRQ>
}
 8005e7e:	bf00      	nop
 8005e80:	3708      	adds	r7, #8
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}

08005e86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005e86:	b580      	push	{r7, lr}
 8005e88:	b082      	sub	sp, #8
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f7ff ffa2 	bl	8005dd8 <SysTick_Config>
 8005e94:	4603      	mov	r3, r0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3708      	adds	r7, #8
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}
	...

08005ea0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b086      	sub	sp, #24
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005eac:	f7ff faba 	bl	8005424 <HAL_GetTick>
 8005eb0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d101      	bne.n	8005ebc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e099      	b.n	8005ff0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2202      	movs	r2, #2
 8005ec8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f022 0201 	bic.w	r2, r2, #1
 8005eda:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005edc:	e00f      	b.n	8005efe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005ede:	f7ff faa1 	bl	8005424 <HAL_GetTick>
 8005ee2:	4602      	mov	r2, r0
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	1ad3      	subs	r3, r2, r3
 8005ee8:	2b05      	cmp	r3, #5
 8005eea:	d908      	bls.n	8005efe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2220      	movs	r2, #32
 8005ef0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2203      	movs	r2, #3
 8005ef6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005efa:	2303      	movs	r3, #3
 8005efc:	e078      	b.n	8005ff0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 0301 	and.w	r3, r3, #1
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d1e8      	bne.n	8005ede <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005f14:	697a      	ldr	r2, [r7, #20]
 8005f16:	4b38      	ldr	r3, [pc, #224]	; (8005ff8 <HAL_DMA_Init+0x158>)
 8005f18:	4013      	ands	r3, r2
 8005f1a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	685a      	ldr	r2, [r3, #4]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	691b      	ldr	r3, [r3, #16]
 8005f30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f36:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	699b      	ldr	r3, [r3, #24]
 8005f3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f42:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6a1b      	ldr	r3, [r3, #32]
 8005f48:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f4a:	697a      	ldr	r2, [r7, #20]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f54:	2b04      	cmp	r3, #4
 8005f56:	d107      	bne.n	8005f68 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f60:	4313      	orrs	r3, r2
 8005f62:	697a      	ldr	r2, [r7, #20]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	697a      	ldr	r2, [r7, #20]
 8005f6e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	695b      	ldr	r3, [r3, #20]
 8005f76:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	f023 0307 	bic.w	r3, r3, #7
 8005f7e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f84:	697a      	ldr	r2, [r7, #20]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f8e:	2b04      	cmp	r3, #4
 8005f90:	d117      	bne.n	8005fc2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f96:	697a      	ldr	r2, [r7, #20]
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d00e      	beq.n	8005fc2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f000 fa91 	bl	80064cc <DMA_CheckFifoParam>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d008      	beq.n	8005fc2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2240      	movs	r2, #64	; 0x40
 8005fb4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2201      	movs	r2, #1
 8005fba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e016      	b.n	8005ff0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	697a      	ldr	r2, [r7, #20]
 8005fc8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f000 fa48 	bl	8006460 <DMA_CalcBaseAndBitshift>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fd8:	223f      	movs	r2, #63	; 0x3f
 8005fda:	409a      	lsls	r2, r3
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2201      	movs	r2, #1
 8005fea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005fee:	2300      	movs	r3, #0
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3718      	adds	r7, #24
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}
 8005ff8:	f010803f 	.word	0xf010803f

08005ffc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b086      	sub	sp, #24
 8006000:	af00      	add	r7, sp, #0
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	60b9      	str	r1, [r7, #8]
 8006006:	607a      	str	r2, [r7, #4]
 8006008:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800600a:	2300      	movs	r3, #0
 800600c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006012:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800601a:	2b01      	cmp	r3, #1
 800601c:	d101      	bne.n	8006022 <HAL_DMA_Start_IT+0x26>
 800601e:	2302      	movs	r3, #2
 8006020:	e040      	b.n	80060a4 <HAL_DMA_Start_IT+0xa8>
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2201      	movs	r2, #1
 8006026:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006030:	b2db      	uxtb	r3, r3
 8006032:	2b01      	cmp	r3, #1
 8006034:	d12f      	bne.n	8006096 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2202      	movs	r2, #2
 800603a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2200      	movs	r2, #0
 8006042:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	68b9      	ldr	r1, [r7, #8]
 800604a:	68f8      	ldr	r0, [r7, #12]
 800604c:	f000 f9da 	bl	8006404 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006054:	223f      	movs	r2, #63	; 0x3f
 8006056:	409a      	lsls	r2, r3
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f042 0216 	orr.w	r2, r2, #22
 800606a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006070:	2b00      	cmp	r3, #0
 8006072:	d007      	beq.n	8006084 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f042 0208 	orr.w	r2, r2, #8
 8006082:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f042 0201 	orr.w	r2, r2, #1
 8006092:	601a      	str	r2, [r3, #0]
 8006094:	e005      	b.n	80060a2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2200      	movs	r2, #0
 800609a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800609e:	2302      	movs	r3, #2
 80060a0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80060a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3718      	adds	r7, #24
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}

080060ac <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d004      	beq.n	80060ca <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2280      	movs	r2, #128	; 0x80
 80060c4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e00c      	b.n	80060e4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2205      	movs	r2, #5
 80060ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f022 0201 	bic.w	r2, r2, #1
 80060e0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80060e2:	2300      	movs	r3, #0
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	370c      	adds	r7, #12
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b086      	sub	sp, #24
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80060f8:	2300      	movs	r3, #0
 80060fa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80060fc:	4b92      	ldr	r3, [pc, #584]	; (8006348 <HAL_DMA_IRQHandler+0x258>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a92      	ldr	r2, [pc, #584]	; (800634c <HAL_DMA_IRQHandler+0x25c>)
 8006102:	fba2 2303 	umull	r2, r3, r2, r3
 8006106:	0a9b      	lsrs	r3, r3, #10
 8006108:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800610e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800611a:	2208      	movs	r2, #8
 800611c:	409a      	lsls	r2, r3
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	4013      	ands	r3, r2
 8006122:	2b00      	cmp	r3, #0
 8006124:	d01a      	beq.n	800615c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f003 0304 	and.w	r3, r3, #4
 8006130:	2b00      	cmp	r3, #0
 8006132:	d013      	beq.n	800615c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f022 0204 	bic.w	r2, r2, #4
 8006142:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006148:	2208      	movs	r2, #8
 800614a:	409a      	lsls	r2, r3
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006154:	f043 0201 	orr.w	r2, r3, #1
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006160:	2201      	movs	r2, #1
 8006162:	409a      	lsls	r2, r3
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	4013      	ands	r3, r2
 8006168:	2b00      	cmp	r3, #0
 800616a:	d012      	beq.n	8006192 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	695b      	ldr	r3, [r3, #20]
 8006172:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00b      	beq.n	8006192 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800617e:	2201      	movs	r2, #1
 8006180:	409a      	lsls	r2, r3
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800618a:	f043 0202 	orr.w	r2, r3, #2
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006196:	2204      	movs	r2, #4
 8006198:	409a      	lsls	r2, r3
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	4013      	ands	r3, r2
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d012      	beq.n	80061c8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f003 0302 	and.w	r3, r3, #2
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d00b      	beq.n	80061c8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061b4:	2204      	movs	r2, #4
 80061b6:	409a      	lsls	r2, r3
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061c0:	f043 0204 	orr.w	r2, r3, #4
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061cc:	2210      	movs	r2, #16
 80061ce:	409a      	lsls	r2, r3
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	4013      	ands	r3, r2
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d043      	beq.n	8006260 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f003 0308 	and.w	r3, r3, #8
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d03c      	beq.n	8006260 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061ea:	2210      	movs	r2, #16
 80061ec:	409a      	lsls	r2, r3
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d018      	beq.n	8006232 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800620a:	2b00      	cmp	r3, #0
 800620c:	d108      	bne.n	8006220 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006212:	2b00      	cmp	r3, #0
 8006214:	d024      	beq.n	8006260 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	4798      	blx	r3
 800621e:	e01f      	b.n	8006260 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006224:	2b00      	cmp	r3, #0
 8006226:	d01b      	beq.n	8006260 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	4798      	blx	r3
 8006230:	e016      	b.n	8006260 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800623c:	2b00      	cmp	r3, #0
 800623e:	d107      	bne.n	8006250 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f022 0208 	bic.w	r2, r2, #8
 800624e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006254:	2b00      	cmp	r3, #0
 8006256:	d003      	beq.n	8006260 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006264:	2220      	movs	r2, #32
 8006266:	409a      	lsls	r2, r3
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	4013      	ands	r3, r2
 800626c:	2b00      	cmp	r3, #0
 800626e:	f000 808e 	beq.w	800638e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f003 0310 	and.w	r3, r3, #16
 800627c:	2b00      	cmp	r3, #0
 800627e:	f000 8086 	beq.w	800638e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006286:	2220      	movs	r2, #32
 8006288:	409a      	lsls	r2, r3
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006294:	b2db      	uxtb	r3, r3
 8006296:	2b05      	cmp	r3, #5
 8006298:	d136      	bne.n	8006308 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f022 0216 	bic.w	r2, r2, #22
 80062a8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	695a      	ldr	r2, [r3, #20]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80062b8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d103      	bne.n	80062ca <HAL_DMA_IRQHandler+0x1da>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d007      	beq.n	80062da <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f022 0208 	bic.w	r2, r2, #8
 80062d8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062de:	223f      	movs	r2, #63	; 0x3f
 80062e0:	409a      	lsls	r2, r3
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2200      	movs	r2, #0
 80062ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d07d      	beq.n	80063fa <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	4798      	blx	r3
        }
        return;
 8006306:	e078      	b.n	80063fa <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006312:	2b00      	cmp	r3, #0
 8006314:	d01c      	beq.n	8006350 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006320:	2b00      	cmp	r3, #0
 8006322:	d108      	bne.n	8006336 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006328:	2b00      	cmp	r3, #0
 800632a:	d030      	beq.n	800638e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	4798      	blx	r3
 8006334:	e02b      	b.n	800638e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800633a:	2b00      	cmp	r3, #0
 800633c:	d027      	beq.n	800638e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	4798      	blx	r3
 8006346:	e022      	b.n	800638e <HAL_DMA_IRQHandler+0x29e>
 8006348:	20000000 	.word	0x20000000
 800634c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800635a:	2b00      	cmp	r3, #0
 800635c:	d10f      	bne.n	800637e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f022 0210 	bic.w	r2, r2, #16
 800636c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2201      	movs	r2, #1
 800637a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006382:	2b00      	cmp	r3, #0
 8006384:	d003      	beq.n	800638e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006392:	2b00      	cmp	r3, #0
 8006394:	d032      	beq.n	80063fc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800639a:	f003 0301 	and.w	r3, r3, #1
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d022      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2205      	movs	r2, #5
 80063a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f022 0201 	bic.w	r2, r2, #1
 80063b8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	3301      	adds	r3, #1
 80063be:	60bb      	str	r3, [r7, #8]
 80063c0:	697a      	ldr	r2, [r7, #20]
 80063c2:	429a      	cmp	r2, r3
 80063c4:	d307      	bcc.n	80063d6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 0301 	and.w	r3, r3, #1
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d1f2      	bne.n	80063ba <HAL_DMA_IRQHandler+0x2ca>
 80063d4:	e000      	b.n	80063d8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80063d6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2200      	movs	r2, #0
 80063dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2201      	movs	r2, #1
 80063e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d005      	beq.n	80063fc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	4798      	blx	r3
 80063f8:	e000      	b.n	80063fc <HAL_DMA_IRQHandler+0x30c>
        return;
 80063fa:	bf00      	nop
    }
  }
}
 80063fc:	3718      	adds	r7, #24
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
 8006402:	bf00      	nop

08006404 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006404:	b480      	push	{r7}
 8006406:	b085      	sub	sp, #20
 8006408:	af00      	add	r7, sp, #0
 800640a:	60f8      	str	r0, [r7, #12]
 800640c:	60b9      	str	r1, [r7, #8]
 800640e:	607a      	str	r2, [r7, #4]
 8006410:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006420:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	683a      	ldr	r2, [r7, #0]
 8006428:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	2b40      	cmp	r3, #64	; 0x40
 8006430:	d108      	bne.n	8006444 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68ba      	ldr	r2, [r7, #8]
 8006440:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006442:	e007      	b.n	8006454 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68ba      	ldr	r2, [r7, #8]
 800644a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	60da      	str	r2, [r3, #12]
}
 8006454:	bf00      	nop
 8006456:	3714      	adds	r7, #20
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr

08006460 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006460:	b480      	push	{r7}
 8006462:	b085      	sub	sp, #20
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	b2db      	uxtb	r3, r3
 800646e:	3b10      	subs	r3, #16
 8006470:	4a14      	ldr	r2, [pc, #80]	; (80064c4 <DMA_CalcBaseAndBitshift+0x64>)
 8006472:	fba2 2303 	umull	r2, r3, r2, r3
 8006476:	091b      	lsrs	r3, r3, #4
 8006478:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800647a:	4a13      	ldr	r2, [pc, #76]	; (80064c8 <DMA_CalcBaseAndBitshift+0x68>)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	4413      	add	r3, r2
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	461a      	mov	r2, r3
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2b03      	cmp	r3, #3
 800648c:	d909      	bls.n	80064a2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006496:	f023 0303 	bic.w	r3, r3, #3
 800649a:	1d1a      	adds	r2, r3, #4
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	659a      	str	r2, [r3, #88]	; 0x58
 80064a0:	e007      	b.n	80064b2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80064aa:	f023 0303 	bic.w	r3, r3, #3
 80064ae:	687a      	ldr	r2, [r7, #4]
 80064b0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3714      	adds	r7, #20
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	aaaaaaab 	.word	0xaaaaaaab
 80064c8:	08015118 	.word	0x08015118

080064cc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b085      	sub	sp, #20
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064d4:	2300      	movs	r3, #0
 80064d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064dc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	699b      	ldr	r3, [r3, #24]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d11f      	bne.n	8006526 <DMA_CheckFifoParam+0x5a>
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	2b03      	cmp	r3, #3
 80064ea:	d856      	bhi.n	800659a <DMA_CheckFifoParam+0xce>
 80064ec:	a201      	add	r2, pc, #4	; (adr r2, 80064f4 <DMA_CheckFifoParam+0x28>)
 80064ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064f2:	bf00      	nop
 80064f4:	08006505 	.word	0x08006505
 80064f8:	08006517 	.word	0x08006517
 80064fc:	08006505 	.word	0x08006505
 8006500:	0800659b 	.word	0x0800659b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006508:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800650c:	2b00      	cmp	r3, #0
 800650e:	d046      	beq.n	800659e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006510:	2301      	movs	r3, #1
 8006512:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006514:	e043      	b.n	800659e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800651a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800651e:	d140      	bne.n	80065a2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006524:	e03d      	b.n	80065a2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	699b      	ldr	r3, [r3, #24]
 800652a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800652e:	d121      	bne.n	8006574 <DMA_CheckFifoParam+0xa8>
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	2b03      	cmp	r3, #3
 8006534:	d837      	bhi.n	80065a6 <DMA_CheckFifoParam+0xda>
 8006536:	a201      	add	r2, pc, #4	; (adr r2, 800653c <DMA_CheckFifoParam+0x70>)
 8006538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800653c:	0800654d 	.word	0x0800654d
 8006540:	08006553 	.word	0x08006553
 8006544:	0800654d 	.word	0x0800654d
 8006548:	08006565 	.word	0x08006565
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800654c:	2301      	movs	r3, #1
 800654e:	73fb      	strb	r3, [r7, #15]
      break;
 8006550:	e030      	b.n	80065b4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006556:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800655a:	2b00      	cmp	r3, #0
 800655c:	d025      	beq.n	80065aa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006562:	e022      	b.n	80065aa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006568:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800656c:	d11f      	bne.n	80065ae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800656e:	2301      	movs	r3, #1
 8006570:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006572:	e01c      	b.n	80065ae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	2b02      	cmp	r3, #2
 8006578:	d903      	bls.n	8006582 <DMA_CheckFifoParam+0xb6>
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	2b03      	cmp	r3, #3
 800657e:	d003      	beq.n	8006588 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006580:	e018      	b.n	80065b4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	73fb      	strb	r3, [r7, #15]
      break;
 8006586:	e015      	b.n	80065b4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800658c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006590:	2b00      	cmp	r3, #0
 8006592:	d00e      	beq.n	80065b2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006594:	2301      	movs	r3, #1
 8006596:	73fb      	strb	r3, [r7, #15]
      break;
 8006598:	e00b      	b.n	80065b2 <DMA_CheckFifoParam+0xe6>
      break;
 800659a:	bf00      	nop
 800659c:	e00a      	b.n	80065b4 <DMA_CheckFifoParam+0xe8>
      break;
 800659e:	bf00      	nop
 80065a0:	e008      	b.n	80065b4 <DMA_CheckFifoParam+0xe8>
      break;
 80065a2:	bf00      	nop
 80065a4:	e006      	b.n	80065b4 <DMA_CheckFifoParam+0xe8>
      break;
 80065a6:	bf00      	nop
 80065a8:	e004      	b.n	80065b4 <DMA_CheckFifoParam+0xe8>
      break;
 80065aa:	bf00      	nop
 80065ac:	e002      	b.n	80065b4 <DMA_CheckFifoParam+0xe8>
      break;   
 80065ae:	bf00      	nop
 80065b0:	e000      	b.n	80065b4 <DMA_CheckFifoParam+0xe8>
      break;
 80065b2:	bf00      	nop
    }
  } 
  
  return status; 
 80065b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3714      	adds	r7, #20
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr
 80065c2:	bf00      	nop

080065c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b089      	sub	sp, #36	; 0x24
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
 80065cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80065ce:	2300      	movs	r3, #0
 80065d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80065d2:	2300      	movs	r3, #0
 80065d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80065d6:	2300      	movs	r3, #0
 80065d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80065da:	2300      	movs	r3, #0
 80065dc:	61fb      	str	r3, [r7, #28]
 80065de:	e177      	b.n	80068d0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80065e0:	2201      	movs	r2, #1
 80065e2:	69fb      	ldr	r3, [r7, #28]
 80065e4:	fa02 f303 	lsl.w	r3, r2, r3
 80065e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	697a      	ldr	r2, [r7, #20]
 80065f0:	4013      	ands	r3, r2
 80065f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80065f4:	693a      	ldr	r2, [r7, #16]
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	429a      	cmp	r2, r3
 80065fa:	f040 8166 	bne.w	80068ca <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	2b01      	cmp	r3, #1
 8006604:	d00b      	beq.n	800661e <HAL_GPIO_Init+0x5a>
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	2b02      	cmp	r3, #2
 800660c:	d007      	beq.n	800661e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006612:	2b11      	cmp	r3, #17
 8006614:	d003      	beq.n	800661e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	2b12      	cmp	r3, #18
 800661c:	d130      	bne.n	8006680 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006624:	69fb      	ldr	r3, [r7, #28]
 8006626:	005b      	lsls	r3, r3, #1
 8006628:	2203      	movs	r2, #3
 800662a:	fa02 f303 	lsl.w	r3, r2, r3
 800662e:	43db      	mvns	r3, r3
 8006630:	69ba      	ldr	r2, [r7, #24]
 8006632:	4013      	ands	r3, r2
 8006634:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	68da      	ldr	r2, [r3, #12]
 800663a:	69fb      	ldr	r3, [r7, #28]
 800663c:	005b      	lsls	r3, r3, #1
 800663e:	fa02 f303 	lsl.w	r3, r2, r3
 8006642:	69ba      	ldr	r2, [r7, #24]
 8006644:	4313      	orrs	r3, r2
 8006646:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	69ba      	ldr	r2, [r7, #24]
 800664c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006654:	2201      	movs	r2, #1
 8006656:	69fb      	ldr	r3, [r7, #28]
 8006658:	fa02 f303 	lsl.w	r3, r2, r3
 800665c:	43db      	mvns	r3, r3
 800665e:	69ba      	ldr	r2, [r7, #24]
 8006660:	4013      	ands	r3, r2
 8006662:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	685b      	ldr	r3, [r3, #4]
 8006668:	091b      	lsrs	r3, r3, #4
 800666a:	f003 0201 	and.w	r2, r3, #1
 800666e:	69fb      	ldr	r3, [r7, #28]
 8006670:	fa02 f303 	lsl.w	r3, r2, r3
 8006674:	69ba      	ldr	r2, [r7, #24]
 8006676:	4313      	orrs	r3, r2
 8006678:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	69ba      	ldr	r2, [r7, #24]
 800667e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006686:	69fb      	ldr	r3, [r7, #28]
 8006688:	005b      	lsls	r3, r3, #1
 800668a:	2203      	movs	r2, #3
 800668c:	fa02 f303 	lsl.w	r3, r2, r3
 8006690:	43db      	mvns	r3, r3
 8006692:	69ba      	ldr	r2, [r7, #24]
 8006694:	4013      	ands	r3, r2
 8006696:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	689a      	ldr	r2, [r3, #8]
 800669c:	69fb      	ldr	r3, [r7, #28]
 800669e:	005b      	lsls	r3, r3, #1
 80066a0:	fa02 f303 	lsl.w	r3, r2, r3
 80066a4:	69ba      	ldr	r2, [r7, #24]
 80066a6:	4313      	orrs	r3, r2
 80066a8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	69ba      	ldr	r2, [r7, #24]
 80066ae:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	2b02      	cmp	r3, #2
 80066b6:	d003      	beq.n	80066c0 <HAL_GPIO_Init+0xfc>
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	2b12      	cmp	r3, #18
 80066be:	d123      	bne.n	8006708 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80066c0:	69fb      	ldr	r3, [r7, #28]
 80066c2:	08da      	lsrs	r2, r3, #3
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	3208      	adds	r2, #8
 80066c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	f003 0307 	and.w	r3, r3, #7
 80066d4:	009b      	lsls	r3, r3, #2
 80066d6:	220f      	movs	r2, #15
 80066d8:	fa02 f303 	lsl.w	r3, r2, r3
 80066dc:	43db      	mvns	r3, r3
 80066de:	69ba      	ldr	r2, [r7, #24]
 80066e0:	4013      	ands	r3, r2
 80066e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	691a      	ldr	r2, [r3, #16]
 80066e8:	69fb      	ldr	r3, [r7, #28]
 80066ea:	f003 0307 	and.w	r3, r3, #7
 80066ee:	009b      	lsls	r3, r3, #2
 80066f0:	fa02 f303 	lsl.w	r3, r2, r3
 80066f4:	69ba      	ldr	r2, [r7, #24]
 80066f6:	4313      	orrs	r3, r2
 80066f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80066fa:	69fb      	ldr	r3, [r7, #28]
 80066fc:	08da      	lsrs	r2, r3, #3
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	3208      	adds	r2, #8
 8006702:	69b9      	ldr	r1, [r7, #24]
 8006704:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800670e:	69fb      	ldr	r3, [r7, #28]
 8006710:	005b      	lsls	r3, r3, #1
 8006712:	2203      	movs	r2, #3
 8006714:	fa02 f303 	lsl.w	r3, r2, r3
 8006718:	43db      	mvns	r3, r3
 800671a:	69ba      	ldr	r2, [r7, #24]
 800671c:	4013      	ands	r3, r2
 800671e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	f003 0203 	and.w	r2, r3, #3
 8006728:	69fb      	ldr	r3, [r7, #28]
 800672a:	005b      	lsls	r3, r3, #1
 800672c:	fa02 f303 	lsl.w	r3, r2, r3
 8006730:	69ba      	ldr	r2, [r7, #24]
 8006732:	4313      	orrs	r3, r2
 8006734:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	69ba      	ldr	r2, [r7, #24]
 800673a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006744:	2b00      	cmp	r3, #0
 8006746:	f000 80c0 	beq.w	80068ca <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800674a:	2300      	movs	r3, #0
 800674c:	60fb      	str	r3, [r7, #12]
 800674e:	4b66      	ldr	r3, [pc, #408]	; (80068e8 <HAL_GPIO_Init+0x324>)
 8006750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006752:	4a65      	ldr	r2, [pc, #404]	; (80068e8 <HAL_GPIO_Init+0x324>)
 8006754:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006758:	6453      	str	r3, [r2, #68]	; 0x44
 800675a:	4b63      	ldr	r3, [pc, #396]	; (80068e8 <HAL_GPIO_Init+0x324>)
 800675c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800675e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006762:	60fb      	str	r3, [r7, #12]
 8006764:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006766:	4a61      	ldr	r2, [pc, #388]	; (80068ec <HAL_GPIO_Init+0x328>)
 8006768:	69fb      	ldr	r3, [r7, #28]
 800676a:	089b      	lsrs	r3, r3, #2
 800676c:	3302      	adds	r3, #2
 800676e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006772:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006774:	69fb      	ldr	r3, [r7, #28]
 8006776:	f003 0303 	and.w	r3, r3, #3
 800677a:	009b      	lsls	r3, r3, #2
 800677c:	220f      	movs	r2, #15
 800677e:	fa02 f303 	lsl.w	r3, r2, r3
 8006782:	43db      	mvns	r3, r3
 8006784:	69ba      	ldr	r2, [r7, #24]
 8006786:	4013      	ands	r3, r2
 8006788:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a58      	ldr	r2, [pc, #352]	; (80068f0 <HAL_GPIO_Init+0x32c>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d037      	beq.n	8006802 <HAL_GPIO_Init+0x23e>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a57      	ldr	r2, [pc, #348]	; (80068f4 <HAL_GPIO_Init+0x330>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d031      	beq.n	80067fe <HAL_GPIO_Init+0x23a>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a56      	ldr	r2, [pc, #344]	; (80068f8 <HAL_GPIO_Init+0x334>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d02b      	beq.n	80067fa <HAL_GPIO_Init+0x236>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a55      	ldr	r2, [pc, #340]	; (80068fc <HAL_GPIO_Init+0x338>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d025      	beq.n	80067f6 <HAL_GPIO_Init+0x232>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a54      	ldr	r2, [pc, #336]	; (8006900 <HAL_GPIO_Init+0x33c>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d01f      	beq.n	80067f2 <HAL_GPIO_Init+0x22e>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a53      	ldr	r2, [pc, #332]	; (8006904 <HAL_GPIO_Init+0x340>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d019      	beq.n	80067ee <HAL_GPIO_Init+0x22a>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a52      	ldr	r2, [pc, #328]	; (8006908 <HAL_GPIO_Init+0x344>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d013      	beq.n	80067ea <HAL_GPIO_Init+0x226>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a51      	ldr	r2, [pc, #324]	; (800690c <HAL_GPIO_Init+0x348>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d00d      	beq.n	80067e6 <HAL_GPIO_Init+0x222>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a50      	ldr	r2, [pc, #320]	; (8006910 <HAL_GPIO_Init+0x34c>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d007      	beq.n	80067e2 <HAL_GPIO_Init+0x21e>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a4f      	ldr	r2, [pc, #316]	; (8006914 <HAL_GPIO_Init+0x350>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d101      	bne.n	80067de <HAL_GPIO_Init+0x21a>
 80067da:	2309      	movs	r3, #9
 80067dc:	e012      	b.n	8006804 <HAL_GPIO_Init+0x240>
 80067de:	230a      	movs	r3, #10
 80067e0:	e010      	b.n	8006804 <HAL_GPIO_Init+0x240>
 80067e2:	2308      	movs	r3, #8
 80067e4:	e00e      	b.n	8006804 <HAL_GPIO_Init+0x240>
 80067e6:	2307      	movs	r3, #7
 80067e8:	e00c      	b.n	8006804 <HAL_GPIO_Init+0x240>
 80067ea:	2306      	movs	r3, #6
 80067ec:	e00a      	b.n	8006804 <HAL_GPIO_Init+0x240>
 80067ee:	2305      	movs	r3, #5
 80067f0:	e008      	b.n	8006804 <HAL_GPIO_Init+0x240>
 80067f2:	2304      	movs	r3, #4
 80067f4:	e006      	b.n	8006804 <HAL_GPIO_Init+0x240>
 80067f6:	2303      	movs	r3, #3
 80067f8:	e004      	b.n	8006804 <HAL_GPIO_Init+0x240>
 80067fa:	2302      	movs	r3, #2
 80067fc:	e002      	b.n	8006804 <HAL_GPIO_Init+0x240>
 80067fe:	2301      	movs	r3, #1
 8006800:	e000      	b.n	8006804 <HAL_GPIO_Init+0x240>
 8006802:	2300      	movs	r3, #0
 8006804:	69fa      	ldr	r2, [r7, #28]
 8006806:	f002 0203 	and.w	r2, r2, #3
 800680a:	0092      	lsls	r2, r2, #2
 800680c:	4093      	lsls	r3, r2
 800680e:	69ba      	ldr	r2, [r7, #24]
 8006810:	4313      	orrs	r3, r2
 8006812:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006814:	4935      	ldr	r1, [pc, #212]	; (80068ec <HAL_GPIO_Init+0x328>)
 8006816:	69fb      	ldr	r3, [r7, #28]
 8006818:	089b      	lsrs	r3, r3, #2
 800681a:	3302      	adds	r3, #2
 800681c:	69ba      	ldr	r2, [r7, #24]
 800681e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006822:	4b3d      	ldr	r3, [pc, #244]	; (8006918 <HAL_GPIO_Init+0x354>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	43db      	mvns	r3, r3
 800682c:	69ba      	ldr	r2, [r7, #24]
 800682e:	4013      	ands	r3, r2
 8006830:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800683a:	2b00      	cmp	r3, #0
 800683c:	d003      	beq.n	8006846 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800683e:	69ba      	ldr	r2, [r7, #24]
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	4313      	orrs	r3, r2
 8006844:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006846:	4a34      	ldr	r2, [pc, #208]	; (8006918 <HAL_GPIO_Init+0x354>)
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800684c:	4b32      	ldr	r3, [pc, #200]	; (8006918 <HAL_GPIO_Init+0x354>)
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	43db      	mvns	r3, r3
 8006856:	69ba      	ldr	r2, [r7, #24]
 8006858:	4013      	ands	r3, r2
 800685a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006864:	2b00      	cmp	r3, #0
 8006866:	d003      	beq.n	8006870 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006868:	69ba      	ldr	r2, [r7, #24]
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	4313      	orrs	r3, r2
 800686e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006870:	4a29      	ldr	r2, [pc, #164]	; (8006918 <HAL_GPIO_Init+0x354>)
 8006872:	69bb      	ldr	r3, [r7, #24]
 8006874:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006876:	4b28      	ldr	r3, [pc, #160]	; (8006918 <HAL_GPIO_Init+0x354>)
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	43db      	mvns	r3, r3
 8006880:	69ba      	ldr	r2, [r7, #24]
 8006882:	4013      	ands	r3, r2
 8006884:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800688e:	2b00      	cmp	r3, #0
 8006890:	d003      	beq.n	800689a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006892:	69ba      	ldr	r2, [r7, #24]
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	4313      	orrs	r3, r2
 8006898:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800689a:	4a1f      	ldr	r2, [pc, #124]	; (8006918 <HAL_GPIO_Init+0x354>)
 800689c:	69bb      	ldr	r3, [r7, #24]
 800689e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80068a0:	4b1d      	ldr	r3, [pc, #116]	; (8006918 <HAL_GPIO_Init+0x354>)
 80068a2:	68db      	ldr	r3, [r3, #12]
 80068a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	43db      	mvns	r3, r3
 80068aa:	69ba      	ldr	r2, [r7, #24]
 80068ac:	4013      	ands	r3, r2
 80068ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d003      	beq.n	80068c4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80068bc:	69ba      	ldr	r2, [r7, #24]
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	4313      	orrs	r3, r2
 80068c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80068c4:	4a14      	ldr	r2, [pc, #80]	; (8006918 <HAL_GPIO_Init+0x354>)
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80068ca:	69fb      	ldr	r3, [r7, #28]
 80068cc:	3301      	adds	r3, #1
 80068ce:	61fb      	str	r3, [r7, #28]
 80068d0:	69fb      	ldr	r3, [r7, #28]
 80068d2:	2b0f      	cmp	r3, #15
 80068d4:	f67f ae84 	bls.w	80065e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80068d8:	bf00      	nop
 80068da:	bf00      	nop
 80068dc:	3724      	adds	r7, #36	; 0x24
 80068de:	46bd      	mov	sp, r7
 80068e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e4:	4770      	bx	lr
 80068e6:	bf00      	nop
 80068e8:	40023800 	.word	0x40023800
 80068ec:	40013800 	.word	0x40013800
 80068f0:	40020000 	.word	0x40020000
 80068f4:	40020400 	.word	0x40020400
 80068f8:	40020800 	.word	0x40020800
 80068fc:	40020c00 	.word	0x40020c00
 8006900:	40021000 	.word	0x40021000
 8006904:	40021400 	.word	0x40021400
 8006908:	40021800 	.word	0x40021800
 800690c:	40021c00 	.word	0x40021c00
 8006910:	40022000 	.word	0x40022000
 8006914:	40022400 	.word	0x40022400
 8006918:	40013c00 	.word	0x40013c00

0800691c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800691c:	b480      	push	{r7}
 800691e:	b085      	sub	sp, #20
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
 8006924:	460b      	mov	r3, r1
 8006926:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	691a      	ldr	r2, [r3, #16]
 800692c:	887b      	ldrh	r3, [r7, #2]
 800692e:	4013      	ands	r3, r2
 8006930:	2b00      	cmp	r3, #0
 8006932:	d002      	beq.n	800693a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006934:	2301      	movs	r3, #1
 8006936:	73fb      	strb	r3, [r7, #15]
 8006938:	e001      	b.n	800693e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800693a:	2300      	movs	r3, #0
 800693c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800693e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006940:	4618      	mov	r0, r3
 8006942:	3714      	adds	r7, #20
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr

0800694c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800694c:	b480      	push	{r7}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	460b      	mov	r3, r1
 8006956:	807b      	strh	r3, [r7, #2]
 8006958:	4613      	mov	r3, r2
 800695a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800695c:	787b      	ldrb	r3, [r7, #1]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d003      	beq.n	800696a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006962:	887a      	ldrh	r2, [r7, #2]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006968:	e003      	b.n	8006972 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800696a:	887b      	ldrh	r3, [r7, #2]
 800696c:	041a      	lsls	r2, r3, #16
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	619a      	str	r2, [r3, #24]
}
 8006972:	bf00      	nop
 8006974:	370c      	adds	r7, #12
 8006976:	46bd      	mov	sp, r7
 8006978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697c:	4770      	bx	lr

0800697e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800697e:	b480      	push	{r7}
 8006980:	b083      	sub	sp, #12
 8006982:	af00      	add	r7, sp, #0
 8006984:	6078      	str	r0, [r7, #4]
 8006986:	460b      	mov	r3, r1
 8006988:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	695a      	ldr	r2, [r3, #20]
 800698e:	887b      	ldrh	r3, [r7, #2]
 8006990:	401a      	ands	r2, r3
 8006992:	887b      	ldrh	r3, [r7, #2]
 8006994:	429a      	cmp	r2, r3
 8006996:	d104      	bne.n	80069a2 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006998:	887b      	ldrh	r3, [r7, #2]
 800699a:	041a      	lsls	r2, r3, #16
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80069a0:	e002      	b.n	80069a8 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80069a2:	887a      	ldrh	r2, [r7, #2]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	619a      	str	r2, [r3, #24]
}
 80069a8:	bf00      	nop
 80069aa:	370c      	adds	r7, #12
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b082      	sub	sp, #8
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	4603      	mov	r3, r0
 80069bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80069be:	4b08      	ldr	r3, [pc, #32]	; (80069e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80069c0:	695a      	ldr	r2, [r3, #20]
 80069c2:	88fb      	ldrh	r3, [r7, #6]
 80069c4:	4013      	ands	r3, r2
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d006      	beq.n	80069d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80069ca:	4a05      	ldr	r2, [pc, #20]	; (80069e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80069cc:	88fb      	ldrh	r3, [r7, #6]
 80069ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80069d0:	88fb      	ldrh	r3, [r7, #6]
 80069d2:	4618      	mov	r0, r3
 80069d4:	f7fc fc5a 	bl	800328c <HAL_GPIO_EXTI_Callback>
  }
}
 80069d8:	bf00      	nop
 80069da:	3708      	adds	r7, #8
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}
 80069e0:	40013c00 	.word	0x40013c00

080069e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b084      	sub	sp, #16
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d101      	bne.n	80069f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80069f2:	2301      	movs	r3, #1
 80069f4:	e12b      	b.n	8006c4e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d106      	bne.n	8006a10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f7fb fa70 	bl	8001ef0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2224      	movs	r2, #36	; 0x24
 8006a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f022 0201 	bic.w	r2, r2, #1
 8006a26:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a36:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a46:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006a48:	f001 fc98 	bl	800837c <HAL_RCC_GetPCLK1Freq>
 8006a4c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	4a81      	ldr	r2, [pc, #516]	; (8006c58 <HAL_I2C_Init+0x274>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d807      	bhi.n	8006a68 <HAL_I2C_Init+0x84>
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	4a80      	ldr	r2, [pc, #512]	; (8006c5c <HAL_I2C_Init+0x278>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	bf94      	ite	ls
 8006a60:	2301      	movls	r3, #1
 8006a62:	2300      	movhi	r3, #0
 8006a64:	b2db      	uxtb	r3, r3
 8006a66:	e006      	b.n	8006a76 <HAL_I2C_Init+0x92>
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	4a7d      	ldr	r2, [pc, #500]	; (8006c60 <HAL_I2C_Init+0x27c>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	bf94      	ite	ls
 8006a70:	2301      	movls	r3, #1
 8006a72:	2300      	movhi	r3, #0
 8006a74:	b2db      	uxtb	r3, r3
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d001      	beq.n	8006a7e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e0e7      	b.n	8006c4e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	4a78      	ldr	r2, [pc, #480]	; (8006c64 <HAL_I2C_Init+0x280>)
 8006a82:	fba2 2303 	umull	r2, r3, r2, r3
 8006a86:	0c9b      	lsrs	r3, r3, #18
 8006a88:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	68ba      	ldr	r2, [r7, #8]
 8006a9a:	430a      	orrs	r2, r1
 8006a9c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	6a1b      	ldr	r3, [r3, #32]
 8006aa4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	685b      	ldr	r3, [r3, #4]
 8006aac:	4a6a      	ldr	r2, [pc, #424]	; (8006c58 <HAL_I2C_Init+0x274>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d802      	bhi.n	8006ab8 <HAL_I2C_Init+0xd4>
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	3301      	adds	r3, #1
 8006ab6:	e009      	b.n	8006acc <HAL_I2C_Init+0xe8>
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006abe:	fb02 f303 	mul.w	r3, r2, r3
 8006ac2:	4a69      	ldr	r2, [pc, #420]	; (8006c68 <HAL_I2C_Init+0x284>)
 8006ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ac8:	099b      	lsrs	r3, r3, #6
 8006aca:	3301      	adds	r3, #1
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	6812      	ldr	r2, [r2, #0]
 8006ad0:	430b      	orrs	r3, r1
 8006ad2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	69db      	ldr	r3, [r3, #28]
 8006ada:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006ade:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	495c      	ldr	r1, [pc, #368]	; (8006c58 <HAL_I2C_Init+0x274>)
 8006ae8:	428b      	cmp	r3, r1
 8006aea:	d819      	bhi.n	8006b20 <HAL_I2C_Init+0x13c>
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	1e59      	subs	r1, r3, #1
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	005b      	lsls	r3, r3, #1
 8006af6:	fbb1 f3f3 	udiv	r3, r1, r3
 8006afa:	1c59      	adds	r1, r3, #1
 8006afc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006b00:	400b      	ands	r3, r1
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d00a      	beq.n	8006b1c <HAL_I2C_Init+0x138>
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	1e59      	subs	r1, r3, #1
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	005b      	lsls	r3, r3, #1
 8006b10:	fbb1 f3f3 	udiv	r3, r1, r3
 8006b14:	3301      	adds	r3, #1
 8006b16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b1a:	e051      	b.n	8006bc0 <HAL_I2C_Init+0x1dc>
 8006b1c:	2304      	movs	r3, #4
 8006b1e:	e04f      	b.n	8006bc0 <HAL_I2C_Init+0x1dc>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d111      	bne.n	8006b4c <HAL_I2C_Init+0x168>
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	1e58      	subs	r0, r3, #1
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6859      	ldr	r1, [r3, #4]
 8006b30:	460b      	mov	r3, r1
 8006b32:	005b      	lsls	r3, r3, #1
 8006b34:	440b      	add	r3, r1
 8006b36:	fbb0 f3f3 	udiv	r3, r0, r3
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	bf0c      	ite	eq
 8006b44:	2301      	moveq	r3, #1
 8006b46:	2300      	movne	r3, #0
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	e012      	b.n	8006b72 <HAL_I2C_Init+0x18e>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	1e58      	subs	r0, r3, #1
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6859      	ldr	r1, [r3, #4]
 8006b54:	460b      	mov	r3, r1
 8006b56:	009b      	lsls	r3, r3, #2
 8006b58:	440b      	add	r3, r1
 8006b5a:	0099      	lsls	r1, r3, #2
 8006b5c:	440b      	add	r3, r1
 8006b5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006b62:	3301      	adds	r3, #1
 8006b64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	bf0c      	ite	eq
 8006b6c:	2301      	moveq	r3, #1
 8006b6e:	2300      	movne	r3, #0
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d001      	beq.n	8006b7a <HAL_I2C_Init+0x196>
 8006b76:	2301      	movs	r3, #1
 8006b78:	e022      	b.n	8006bc0 <HAL_I2C_Init+0x1dc>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d10e      	bne.n	8006ba0 <HAL_I2C_Init+0x1bc>
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	1e58      	subs	r0, r3, #1
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6859      	ldr	r1, [r3, #4]
 8006b8a:	460b      	mov	r3, r1
 8006b8c:	005b      	lsls	r3, r3, #1
 8006b8e:	440b      	add	r3, r1
 8006b90:	fbb0 f3f3 	udiv	r3, r0, r3
 8006b94:	3301      	adds	r3, #1
 8006b96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b9e:	e00f      	b.n	8006bc0 <HAL_I2C_Init+0x1dc>
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	1e58      	subs	r0, r3, #1
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6859      	ldr	r1, [r3, #4]
 8006ba8:	460b      	mov	r3, r1
 8006baa:	009b      	lsls	r3, r3, #2
 8006bac:	440b      	add	r3, r1
 8006bae:	0099      	lsls	r1, r3, #2
 8006bb0:	440b      	add	r3, r1
 8006bb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8006bb6:	3301      	adds	r3, #1
 8006bb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bbc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006bc0:	6879      	ldr	r1, [r7, #4]
 8006bc2:	6809      	ldr	r1, [r1, #0]
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	69da      	ldr	r2, [r3, #28]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6a1b      	ldr	r3, [r3, #32]
 8006bda:	431a      	orrs	r2, r3
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	430a      	orrs	r2, r1
 8006be2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006bee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006bf2:	687a      	ldr	r2, [r7, #4]
 8006bf4:	6911      	ldr	r1, [r2, #16]
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	68d2      	ldr	r2, [r2, #12]
 8006bfa:	4311      	orrs	r1, r2
 8006bfc:	687a      	ldr	r2, [r7, #4]
 8006bfe:	6812      	ldr	r2, [r2, #0]
 8006c00:	430b      	orrs	r3, r1
 8006c02:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	695a      	ldr	r2, [r3, #20]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	699b      	ldr	r3, [r3, #24]
 8006c16:	431a      	orrs	r2, r3
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	430a      	orrs	r2, r1
 8006c1e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f042 0201 	orr.w	r2, r2, #1
 8006c2e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2220      	movs	r2, #32
 8006c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2200      	movs	r2, #0
 8006c42:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006c4c:	2300      	movs	r3, #0
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3710      	adds	r7, #16
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
 8006c56:	bf00      	nop
 8006c58:	000186a0 	.word	0x000186a0
 8006c5c:	001e847f 	.word	0x001e847f
 8006c60:	003d08ff 	.word	0x003d08ff
 8006c64:	431bde83 	.word	0x431bde83
 8006c68:	10624dd3 	.word	0x10624dd3

08006c6c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b088      	sub	sp, #32
 8006c70:	af02      	add	r7, sp, #8
 8006c72:	60f8      	str	r0, [r7, #12]
 8006c74:	4608      	mov	r0, r1
 8006c76:	4611      	mov	r1, r2
 8006c78:	461a      	mov	r2, r3
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	817b      	strh	r3, [r7, #10]
 8006c7e:	460b      	mov	r3, r1
 8006c80:	813b      	strh	r3, [r7, #8]
 8006c82:	4613      	mov	r3, r2
 8006c84:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006c86:	f7fe fbcd 	bl	8005424 <HAL_GetTick>
 8006c8a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	2b20      	cmp	r3, #32
 8006c96:	f040 80d9 	bne.w	8006e4c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	9300      	str	r3, [sp, #0]
 8006c9e:	2319      	movs	r3, #25
 8006ca0:	2201      	movs	r2, #1
 8006ca2:	496d      	ldr	r1, [pc, #436]	; (8006e58 <HAL_I2C_Mem_Write+0x1ec>)
 8006ca4:	68f8      	ldr	r0, [r7, #12]
 8006ca6:	f000 fc7f 	bl	80075a8 <I2C_WaitOnFlagUntilTimeout>
 8006caa:	4603      	mov	r3, r0
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d001      	beq.n	8006cb4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006cb0:	2302      	movs	r3, #2
 8006cb2:	e0cc      	b.n	8006e4e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cba:	2b01      	cmp	r3, #1
 8006cbc:	d101      	bne.n	8006cc2 <HAL_I2C_Mem_Write+0x56>
 8006cbe:	2302      	movs	r3, #2
 8006cc0:	e0c5      	b.n	8006e4e <HAL_I2C_Mem_Write+0x1e2>
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2201      	movs	r2, #1
 8006cc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 0301 	and.w	r3, r3, #1
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d007      	beq.n	8006ce8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	681a      	ldr	r2, [r3, #0]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f042 0201 	orr.w	r2, r2, #1
 8006ce6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	681a      	ldr	r2, [r3, #0]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006cf6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2221      	movs	r2, #33	; 0x21
 8006cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2240      	movs	r2, #64	; 0x40
 8006d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6a3a      	ldr	r2, [r7, #32]
 8006d12:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006d18:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d1e:	b29a      	uxth	r2, r3
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	4a4d      	ldr	r2, [pc, #308]	; (8006e5c <HAL_I2C_Mem_Write+0x1f0>)
 8006d28:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006d2a:	88f8      	ldrh	r0, [r7, #6]
 8006d2c:	893a      	ldrh	r2, [r7, #8]
 8006d2e:	8979      	ldrh	r1, [r7, #10]
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	9301      	str	r3, [sp, #4]
 8006d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d36:	9300      	str	r3, [sp, #0]
 8006d38:	4603      	mov	r3, r0
 8006d3a:	68f8      	ldr	r0, [r7, #12]
 8006d3c:	f000 fab6 	bl	80072ac <I2C_RequestMemoryWrite>
 8006d40:	4603      	mov	r3, r0
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d052      	beq.n	8006dec <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006d46:	2301      	movs	r3, #1
 8006d48:	e081      	b.n	8006e4e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d4a:	697a      	ldr	r2, [r7, #20]
 8006d4c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d4e:	68f8      	ldr	r0, [r7, #12]
 8006d50:	f000 fd00 	bl	8007754 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d54:	4603      	mov	r3, r0
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d00d      	beq.n	8006d76 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d5e:	2b04      	cmp	r3, #4
 8006d60:	d107      	bne.n	8006d72 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d70:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e06b      	b.n	8006e4e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d7a:	781a      	ldrb	r2, [r3, #0]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d86:	1c5a      	adds	r2, r3, #1
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d90:	3b01      	subs	r3, #1
 8006d92:	b29a      	uxth	r2, r3
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d9c:	b29b      	uxth	r3, r3
 8006d9e:	3b01      	subs	r3, #1
 8006da0:	b29a      	uxth	r2, r3
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	695b      	ldr	r3, [r3, #20]
 8006dac:	f003 0304 	and.w	r3, r3, #4
 8006db0:	2b04      	cmp	r3, #4
 8006db2:	d11b      	bne.n	8006dec <HAL_I2C_Mem_Write+0x180>
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d017      	beq.n	8006dec <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc0:	781a      	ldrb	r2, [r3, #0]
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dcc:	1c5a      	adds	r2, r3, #1
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dd6:	3b01      	subs	r3, #1
 8006dd8:	b29a      	uxth	r2, r3
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	3b01      	subs	r3, #1
 8006de6:	b29a      	uxth	r2, r3
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d1aa      	bne.n	8006d4a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006df4:	697a      	ldr	r2, [r7, #20]
 8006df6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006df8:	68f8      	ldr	r0, [r7, #12]
 8006dfa:	f000 fcec 	bl	80077d6 <I2C_WaitOnBTFFlagUntilTimeout>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d00d      	beq.n	8006e20 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e08:	2b04      	cmp	r3, #4
 8006e0a:	d107      	bne.n	8006e1c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e1a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	e016      	b.n	8006e4e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	681a      	ldr	r2, [r3, #0]
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2220      	movs	r2, #32
 8006e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2200      	movs	r2, #0
 8006e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	e000      	b.n	8006e4e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006e4c:	2302      	movs	r3, #2
  }
}
 8006e4e:	4618      	mov	r0, r3
 8006e50:	3718      	adds	r7, #24
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bd80      	pop	{r7, pc}
 8006e56:	bf00      	nop
 8006e58:	00100002 	.word	0x00100002
 8006e5c:	ffff0000 	.word	0xffff0000

08006e60 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b08c      	sub	sp, #48	; 0x30
 8006e64:	af02      	add	r7, sp, #8
 8006e66:	60f8      	str	r0, [r7, #12]
 8006e68:	4608      	mov	r0, r1
 8006e6a:	4611      	mov	r1, r2
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	4603      	mov	r3, r0
 8006e70:	817b      	strh	r3, [r7, #10]
 8006e72:	460b      	mov	r3, r1
 8006e74:	813b      	strh	r3, [r7, #8]
 8006e76:	4613      	mov	r3, r2
 8006e78:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006e7a:	f7fe fad3 	bl	8005424 <HAL_GetTick>
 8006e7e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e86:	b2db      	uxtb	r3, r3
 8006e88:	2b20      	cmp	r3, #32
 8006e8a:	f040 8208 	bne.w	800729e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e90:	9300      	str	r3, [sp, #0]
 8006e92:	2319      	movs	r3, #25
 8006e94:	2201      	movs	r2, #1
 8006e96:	497b      	ldr	r1, [pc, #492]	; (8007084 <HAL_I2C_Mem_Read+0x224>)
 8006e98:	68f8      	ldr	r0, [r7, #12]
 8006e9a:	f000 fb85 	bl	80075a8 <I2C_WaitOnFlagUntilTimeout>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d001      	beq.n	8006ea8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006ea4:	2302      	movs	r3, #2
 8006ea6:	e1fb      	b.n	80072a0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d101      	bne.n	8006eb6 <HAL_I2C_Mem_Read+0x56>
 8006eb2:	2302      	movs	r3, #2
 8006eb4:	e1f4      	b.n	80072a0 <HAL_I2C_Mem_Read+0x440>
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2201      	movs	r2, #1
 8006eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f003 0301 	and.w	r3, r3, #1
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d007      	beq.n	8006edc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	681a      	ldr	r2, [r3, #0]
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f042 0201 	orr.w	r2, r2, #1
 8006eda:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006eea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2222      	movs	r2, #34	; 0x22
 8006ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2240      	movs	r2, #64	; 0x40
 8006ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2200      	movs	r2, #0
 8006f00:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f06:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006f0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f12:	b29a      	uxth	r2, r3
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	4a5b      	ldr	r2, [pc, #364]	; (8007088 <HAL_I2C_Mem_Read+0x228>)
 8006f1c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006f1e:	88f8      	ldrh	r0, [r7, #6]
 8006f20:	893a      	ldrh	r2, [r7, #8]
 8006f22:	8979      	ldrh	r1, [r7, #10]
 8006f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f26:	9301      	str	r3, [sp, #4]
 8006f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f2a:	9300      	str	r3, [sp, #0]
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	68f8      	ldr	r0, [r7, #12]
 8006f30:	f000 fa52 	bl	80073d8 <I2C_RequestMemoryRead>
 8006f34:	4603      	mov	r3, r0
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d001      	beq.n	8006f3e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	e1b0      	b.n	80072a0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d113      	bne.n	8006f6e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f46:	2300      	movs	r3, #0
 8006f48:	623b      	str	r3, [r7, #32]
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	695b      	ldr	r3, [r3, #20]
 8006f50:	623b      	str	r3, [r7, #32]
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	699b      	ldr	r3, [r3, #24]
 8006f58:	623b      	str	r3, [r7, #32]
 8006f5a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	681a      	ldr	r2, [r3, #0]
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f6a:	601a      	str	r2, [r3, #0]
 8006f6c:	e184      	b.n	8007278 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f72:	2b01      	cmp	r3, #1
 8006f74:	d11b      	bne.n	8006fae <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	681a      	ldr	r2, [r3, #0]
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f84:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f86:	2300      	movs	r3, #0
 8006f88:	61fb      	str	r3, [r7, #28]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	695b      	ldr	r3, [r3, #20]
 8006f90:	61fb      	str	r3, [r7, #28]
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	699b      	ldr	r3, [r3, #24]
 8006f98:	61fb      	str	r3, [r7, #28]
 8006f9a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006faa:	601a      	str	r2, [r3, #0]
 8006fac:	e164      	b.n	8007278 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fb2:	2b02      	cmp	r3, #2
 8006fb4:	d11b      	bne.n	8006fee <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	681a      	ldr	r2, [r3, #0]
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fc4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006fd4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	61bb      	str	r3, [r7, #24]
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	695b      	ldr	r3, [r3, #20]
 8006fe0:	61bb      	str	r3, [r7, #24]
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	699b      	ldr	r3, [r3, #24]
 8006fe8:	61bb      	str	r3, [r7, #24]
 8006fea:	69bb      	ldr	r3, [r7, #24]
 8006fec:	e144      	b.n	8007278 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fee:	2300      	movs	r3, #0
 8006ff0:	617b      	str	r3, [r7, #20]
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	695b      	ldr	r3, [r3, #20]
 8006ff8:	617b      	str	r3, [r7, #20]
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	699b      	ldr	r3, [r3, #24]
 8007000:	617b      	str	r3, [r7, #20]
 8007002:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007004:	e138      	b.n	8007278 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800700a:	2b03      	cmp	r3, #3
 800700c:	f200 80f1 	bhi.w	80071f2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007014:	2b01      	cmp	r3, #1
 8007016:	d123      	bne.n	8007060 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007018:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800701a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800701c:	68f8      	ldr	r0, [r7, #12]
 800701e:	f000 fc1b 	bl	8007858 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007022:	4603      	mov	r3, r0
 8007024:	2b00      	cmp	r3, #0
 8007026:	d001      	beq.n	800702c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007028:	2301      	movs	r3, #1
 800702a:	e139      	b.n	80072a0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	691a      	ldr	r2, [r3, #16]
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007036:	b2d2      	uxtb	r2, r2
 8007038:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800703e:	1c5a      	adds	r2, r3, #1
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007048:	3b01      	subs	r3, #1
 800704a:	b29a      	uxth	r2, r3
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007054:	b29b      	uxth	r3, r3
 8007056:	3b01      	subs	r3, #1
 8007058:	b29a      	uxth	r2, r3
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800705e:	e10b      	b.n	8007278 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007064:	2b02      	cmp	r3, #2
 8007066:	d14e      	bne.n	8007106 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800706a:	9300      	str	r3, [sp, #0]
 800706c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800706e:	2200      	movs	r2, #0
 8007070:	4906      	ldr	r1, [pc, #24]	; (800708c <HAL_I2C_Mem_Read+0x22c>)
 8007072:	68f8      	ldr	r0, [r7, #12]
 8007074:	f000 fa98 	bl	80075a8 <I2C_WaitOnFlagUntilTimeout>
 8007078:	4603      	mov	r3, r0
 800707a:	2b00      	cmp	r3, #0
 800707c:	d008      	beq.n	8007090 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800707e:	2301      	movs	r3, #1
 8007080:	e10e      	b.n	80072a0 <HAL_I2C_Mem_Read+0x440>
 8007082:	bf00      	nop
 8007084:	00100002 	.word	0x00100002
 8007088:	ffff0000 	.word	0xffff0000
 800708c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	681a      	ldr	r2, [r3, #0]
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800709e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	691a      	ldr	r2, [r3, #16]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070aa:	b2d2      	uxtb	r2, r2
 80070ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070b2:	1c5a      	adds	r2, r3, #1
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070bc:	3b01      	subs	r3, #1
 80070be:	b29a      	uxth	r2, r3
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	3b01      	subs	r3, #1
 80070cc:	b29a      	uxth	r2, r3
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	691a      	ldr	r2, [r3, #16]
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070dc:	b2d2      	uxtb	r2, r2
 80070de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070e4:	1c5a      	adds	r2, r3, #1
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070ee:	3b01      	subs	r3, #1
 80070f0:	b29a      	uxth	r2, r3
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070fa:	b29b      	uxth	r3, r3
 80070fc:	3b01      	subs	r3, #1
 80070fe:	b29a      	uxth	r2, r3
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007104:	e0b8      	b.n	8007278 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007108:	9300      	str	r3, [sp, #0]
 800710a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800710c:	2200      	movs	r2, #0
 800710e:	4966      	ldr	r1, [pc, #408]	; (80072a8 <HAL_I2C_Mem_Read+0x448>)
 8007110:	68f8      	ldr	r0, [r7, #12]
 8007112:	f000 fa49 	bl	80075a8 <I2C_WaitOnFlagUntilTimeout>
 8007116:	4603      	mov	r3, r0
 8007118:	2b00      	cmp	r3, #0
 800711a:	d001      	beq.n	8007120 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800711c:	2301      	movs	r3, #1
 800711e:	e0bf      	b.n	80072a0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	681a      	ldr	r2, [r3, #0]
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800712e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	691a      	ldr	r2, [r3, #16]
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800713a:	b2d2      	uxtb	r2, r2
 800713c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007142:	1c5a      	adds	r2, r3, #1
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800714c:	3b01      	subs	r3, #1
 800714e:	b29a      	uxth	r2, r3
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007158:	b29b      	uxth	r3, r3
 800715a:	3b01      	subs	r3, #1
 800715c:	b29a      	uxth	r2, r3
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007164:	9300      	str	r3, [sp, #0]
 8007166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007168:	2200      	movs	r2, #0
 800716a:	494f      	ldr	r1, [pc, #316]	; (80072a8 <HAL_I2C_Mem_Read+0x448>)
 800716c:	68f8      	ldr	r0, [r7, #12]
 800716e:	f000 fa1b 	bl	80075a8 <I2C_WaitOnFlagUntilTimeout>
 8007172:	4603      	mov	r3, r0
 8007174:	2b00      	cmp	r3, #0
 8007176:	d001      	beq.n	800717c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007178:	2301      	movs	r3, #1
 800717a:	e091      	b.n	80072a0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800718a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	691a      	ldr	r2, [r3, #16]
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007196:	b2d2      	uxtb	r2, r2
 8007198:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800719e:	1c5a      	adds	r2, r3, #1
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071a8:	3b01      	subs	r3, #1
 80071aa:	b29a      	uxth	r2, r3
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071b4:	b29b      	uxth	r3, r3
 80071b6:	3b01      	subs	r3, #1
 80071b8:	b29a      	uxth	r2, r3
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	691a      	ldr	r2, [r3, #16]
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c8:	b2d2      	uxtb	r2, r2
 80071ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d0:	1c5a      	adds	r2, r3, #1
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071da:	3b01      	subs	r3, #1
 80071dc:	b29a      	uxth	r2, r3
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	3b01      	subs	r3, #1
 80071ea:	b29a      	uxth	r2, r3
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80071f0:	e042      	b.n	8007278 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80071f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80071f6:	68f8      	ldr	r0, [r7, #12]
 80071f8:	f000 fb2e 	bl	8007858 <I2C_WaitOnRXNEFlagUntilTimeout>
 80071fc:	4603      	mov	r3, r0
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d001      	beq.n	8007206 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007202:	2301      	movs	r3, #1
 8007204:	e04c      	b.n	80072a0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	691a      	ldr	r2, [r3, #16]
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007210:	b2d2      	uxtb	r2, r2
 8007212:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007218:	1c5a      	adds	r2, r3, #1
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007222:	3b01      	subs	r3, #1
 8007224:	b29a      	uxth	r2, r3
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800722e:	b29b      	uxth	r3, r3
 8007230:	3b01      	subs	r3, #1
 8007232:	b29a      	uxth	r2, r3
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	695b      	ldr	r3, [r3, #20]
 800723e:	f003 0304 	and.w	r3, r3, #4
 8007242:	2b04      	cmp	r3, #4
 8007244:	d118      	bne.n	8007278 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	691a      	ldr	r2, [r3, #16]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007250:	b2d2      	uxtb	r2, r2
 8007252:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007258:	1c5a      	adds	r2, r3, #1
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007262:	3b01      	subs	r3, #1
 8007264:	b29a      	uxth	r2, r3
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800726e:	b29b      	uxth	r3, r3
 8007270:	3b01      	subs	r3, #1
 8007272:	b29a      	uxth	r2, r3
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800727c:	2b00      	cmp	r3, #0
 800727e:	f47f aec2 	bne.w	8007006 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	2220      	movs	r2, #32
 8007286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2200      	movs	r2, #0
 800728e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2200      	movs	r2, #0
 8007296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800729a:	2300      	movs	r3, #0
 800729c:	e000      	b.n	80072a0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800729e:	2302      	movs	r3, #2
  }
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3728      	adds	r7, #40	; 0x28
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}
 80072a8:	00010004 	.word	0x00010004

080072ac <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b088      	sub	sp, #32
 80072b0:	af02      	add	r7, sp, #8
 80072b2:	60f8      	str	r0, [r7, #12]
 80072b4:	4608      	mov	r0, r1
 80072b6:	4611      	mov	r1, r2
 80072b8:	461a      	mov	r2, r3
 80072ba:	4603      	mov	r3, r0
 80072bc:	817b      	strh	r3, [r7, #10]
 80072be:	460b      	mov	r3, r1
 80072c0:	813b      	strh	r3, [r7, #8]
 80072c2:	4613      	mov	r3, r2
 80072c4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80072d4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80072d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d8:	9300      	str	r3, [sp, #0]
 80072da:	6a3b      	ldr	r3, [r7, #32]
 80072dc:	2200      	movs	r2, #0
 80072de:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80072e2:	68f8      	ldr	r0, [r7, #12]
 80072e4:	f000 f960 	bl	80075a8 <I2C_WaitOnFlagUntilTimeout>
 80072e8:	4603      	mov	r3, r0
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d00d      	beq.n	800730a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072fc:	d103      	bne.n	8007306 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007304:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007306:	2303      	movs	r3, #3
 8007308:	e05f      	b.n	80073ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800730a:	897b      	ldrh	r3, [r7, #10]
 800730c:	b2db      	uxtb	r3, r3
 800730e:	461a      	mov	r2, r3
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007318:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800731a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800731c:	6a3a      	ldr	r2, [r7, #32]
 800731e:	492d      	ldr	r1, [pc, #180]	; (80073d4 <I2C_RequestMemoryWrite+0x128>)
 8007320:	68f8      	ldr	r0, [r7, #12]
 8007322:	f000 f998 	bl	8007656 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007326:	4603      	mov	r3, r0
 8007328:	2b00      	cmp	r3, #0
 800732a:	d001      	beq.n	8007330 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800732c:	2301      	movs	r3, #1
 800732e:	e04c      	b.n	80073ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007330:	2300      	movs	r3, #0
 8007332:	617b      	str	r3, [r7, #20]
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	695b      	ldr	r3, [r3, #20]
 800733a:	617b      	str	r3, [r7, #20]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	699b      	ldr	r3, [r3, #24]
 8007342:	617b      	str	r3, [r7, #20]
 8007344:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007346:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007348:	6a39      	ldr	r1, [r7, #32]
 800734a:	68f8      	ldr	r0, [r7, #12]
 800734c:	f000 fa02 	bl	8007754 <I2C_WaitOnTXEFlagUntilTimeout>
 8007350:	4603      	mov	r3, r0
 8007352:	2b00      	cmp	r3, #0
 8007354:	d00d      	beq.n	8007372 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800735a:	2b04      	cmp	r3, #4
 800735c:	d107      	bne.n	800736e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800736c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800736e:	2301      	movs	r3, #1
 8007370:	e02b      	b.n	80073ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007372:	88fb      	ldrh	r3, [r7, #6]
 8007374:	2b01      	cmp	r3, #1
 8007376:	d105      	bne.n	8007384 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007378:	893b      	ldrh	r3, [r7, #8]
 800737a:	b2da      	uxtb	r2, r3
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	611a      	str	r2, [r3, #16]
 8007382:	e021      	b.n	80073c8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007384:	893b      	ldrh	r3, [r7, #8]
 8007386:	0a1b      	lsrs	r3, r3, #8
 8007388:	b29b      	uxth	r3, r3
 800738a:	b2da      	uxtb	r2, r3
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007392:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007394:	6a39      	ldr	r1, [r7, #32]
 8007396:	68f8      	ldr	r0, [r7, #12]
 8007398:	f000 f9dc 	bl	8007754 <I2C_WaitOnTXEFlagUntilTimeout>
 800739c:	4603      	mov	r3, r0
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d00d      	beq.n	80073be <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073a6:	2b04      	cmp	r3, #4
 80073a8:	d107      	bne.n	80073ba <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	681a      	ldr	r2, [r3, #0]
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80073ba:	2301      	movs	r3, #1
 80073bc:	e005      	b.n	80073ca <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80073be:	893b      	ldrh	r3, [r7, #8]
 80073c0:	b2da      	uxtb	r2, r3
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80073c8:	2300      	movs	r3, #0
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	3718      	adds	r7, #24
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}
 80073d2:	bf00      	nop
 80073d4:	00010002 	.word	0x00010002

080073d8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b088      	sub	sp, #32
 80073dc:	af02      	add	r7, sp, #8
 80073de:	60f8      	str	r0, [r7, #12]
 80073e0:	4608      	mov	r0, r1
 80073e2:	4611      	mov	r1, r2
 80073e4:	461a      	mov	r2, r3
 80073e6:	4603      	mov	r3, r0
 80073e8:	817b      	strh	r3, [r7, #10]
 80073ea:	460b      	mov	r3, r1
 80073ec:	813b      	strh	r3, [r7, #8]
 80073ee:	4613      	mov	r3, r2
 80073f0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	681a      	ldr	r2, [r3, #0]
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007400:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	681a      	ldr	r2, [r3, #0]
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007410:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007414:	9300      	str	r3, [sp, #0]
 8007416:	6a3b      	ldr	r3, [r7, #32]
 8007418:	2200      	movs	r2, #0
 800741a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800741e:	68f8      	ldr	r0, [r7, #12]
 8007420:	f000 f8c2 	bl	80075a8 <I2C_WaitOnFlagUntilTimeout>
 8007424:	4603      	mov	r3, r0
 8007426:	2b00      	cmp	r3, #0
 8007428:	d00d      	beq.n	8007446 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007434:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007438:	d103      	bne.n	8007442 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007440:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007442:	2303      	movs	r3, #3
 8007444:	e0aa      	b.n	800759c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007446:	897b      	ldrh	r3, [r7, #10]
 8007448:	b2db      	uxtb	r3, r3
 800744a:	461a      	mov	r2, r3
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007454:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007458:	6a3a      	ldr	r2, [r7, #32]
 800745a:	4952      	ldr	r1, [pc, #328]	; (80075a4 <I2C_RequestMemoryRead+0x1cc>)
 800745c:	68f8      	ldr	r0, [r7, #12]
 800745e:	f000 f8fa 	bl	8007656 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007462:	4603      	mov	r3, r0
 8007464:	2b00      	cmp	r3, #0
 8007466:	d001      	beq.n	800746c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	e097      	b.n	800759c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800746c:	2300      	movs	r3, #0
 800746e:	617b      	str	r3, [r7, #20]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	695b      	ldr	r3, [r3, #20]
 8007476:	617b      	str	r3, [r7, #20]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	699b      	ldr	r3, [r3, #24]
 800747e:	617b      	str	r3, [r7, #20]
 8007480:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007482:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007484:	6a39      	ldr	r1, [r7, #32]
 8007486:	68f8      	ldr	r0, [r7, #12]
 8007488:	f000 f964 	bl	8007754 <I2C_WaitOnTXEFlagUntilTimeout>
 800748c:	4603      	mov	r3, r0
 800748e:	2b00      	cmp	r3, #0
 8007490:	d00d      	beq.n	80074ae <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007496:	2b04      	cmp	r3, #4
 8007498:	d107      	bne.n	80074aa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074a8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
 80074ac:	e076      	b.n	800759c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80074ae:	88fb      	ldrh	r3, [r7, #6]
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d105      	bne.n	80074c0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80074b4:	893b      	ldrh	r3, [r7, #8]
 80074b6:	b2da      	uxtb	r2, r3
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	611a      	str	r2, [r3, #16]
 80074be:	e021      	b.n	8007504 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80074c0:	893b      	ldrh	r3, [r7, #8]
 80074c2:	0a1b      	lsrs	r3, r3, #8
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	b2da      	uxtb	r2, r3
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80074ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074d0:	6a39      	ldr	r1, [r7, #32]
 80074d2:	68f8      	ldr	r0, [r7, #12]
 80074d4:	f000 f93e 	bl	8007754 <I2C_WaitOnTXEFlagUntilTimeout>
 80074d8:	4603      	mov	r3, r0
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d00d      	beq.n	80074fa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074e2:	2b04      	cmp	r3, #4
 80074e4:	d107      	bne.n	80074f6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074f4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80074f6:	2301      	movs	r3, #1
 80074f8:	e050      	b.n	800759c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80074fa:	893b      	ldrh	r3, [r7, #8]
 80074fc:	b2da      	uxtb	r2, r3
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007504:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007506:	6a39      	ldr	r1, [r7, #32]
 8007508:	68f8      	ldr	r0, [r7, #12]
 800750a:	f000 f923 	bl	8007754 <I2C_WaitOnTXEFlagUntilTimeout>
 800750e:	4603      	mov	r3, r0
 8007510:	2b00      	cmp	r3, #0
 8007512:	d00d      	beq.n	8007530 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007518:	2b04      	cmp	r3, #4
 800751a:	d107      	bne.n	800752c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	681a      	ldr	r2, [r3, #0]
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800752a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800752c:	2301      	movs	r3, #1
 800752e:	e035      	b.n	800759c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	681a      	ldr	r2, [r3, #0]
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800753e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007542:	9300      	str	r3, [sp, #0]
 8007544:	6a3b      	ldr	r3, [r7, #32]
 8007546:	2200      	movs	r2, #0
 8007548:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800754c:	68f8      	ldr	r0, [r7, #12]
 800754e:	f000 f82b 	bl	80075a8 <I2C_WaitOnFlagUntilTimeout>
 8007552:	4603      	mov	r3, r0
 8007554:	2b00      	cmp	r3, #0
 8007556:	d00d      	beq.n	8007574 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007562:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007566:	d103      	bne.n	8007570 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800756e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007570:	2303      	movs	r3, #3
 8007572:	e013      	b.n	800759c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007574:	897b      	ldrh	r3, [r7, #10]
 8007576:	b2db      	uxtb	r3, r3
 8007578:	f043 0301 	orr.w	r3, r3, #1
 800757c:	b2da      	uxtb	r2, r3
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007586:	6a3a      	ldr	r2, [r7, #32]
 8007588:	4906      	ldr	r1, [pc, #24]	; (80075a4 <I2C_RequestMemoryRead+0x1cc>)
 800758a:	68f8      	ldr	r0, [r7, #12]
 800758c:	f000 f863 	bl	8007656 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007590:	4603      	mov	r3, r0
 8007592:	2b00      	cmp	r3, #0
 8007594:	d001      	beq.n	800759a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	e000      	b.n	800759c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800759a:	2300      	movs	r3, #0
}
 800759c:	4618      	mov	r0, r3
 800759e:	3718      	adds	r7, #24
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}
 80075a4:	00010002 	.word	0x00010002

080075a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b084      	sub	sp, #16
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	60f8      	str	r0, [r7, #12]
 80075b0:	60b9      	str	r1, [r7, #8]
 80075b2:	603b      	str	r3, [r7, #0]
 80075b4:	4613      	mov	r3, r2
 80075b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80075b8:	e025      	b.n	8007606 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075c0:	d021      	beq.n	8007606 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075c2:	f7fd ff2f 	bl	8005424 <HAL_GetTick>
 80075c6:	4602      	mov	r2, r0
 80075c8:	69bb      	ldr	r3, [r7, #24]
 80075ca:	1ad3      	subs	r3, r2, r3
 80075cc:	683a      	ldr	r2, [r7, #0]
 80075ce:	429a      	cmp	r2, r3
 80075d0:	d302      	bcc.n	80075d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d116      	bne.n	8007606 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2200      	movs	r2, #0
 80075dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2220      	movs	r2, #32
 80075e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2200      	movs	r2, #0
 80075ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f2:	f043 0220 	orr.w	r2, r3, #32
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	2200      	movs	r2, #0
 80075fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007602:	2301      	movs	r3, #1
 8007604:	e023      	b.n	800764e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	0c1b      	lsrs	r3, r3, #16
 800760a:	b2db      	uxtb	r3, r3
 800760c:	2b01      	cmp	r3, #1
 800760e:	d10d      	bne.n	800762c <I2C_WaitOnFlagUntilTimeout+0x84>
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	695b      	ldr	r3, [r3, #20]
 8007616:	43da      	mvns	r2, r3
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	4013      	ands	r3, r2
 800761c:	b29b      	uxth	r3, r3
 800761e:	2b00      	cmp	r3, #0
 8007620:	bf0c      	ite	eq
 8007622:	2301      	moveq	r3, #1
 8007624:	2300      	movne	r3, #0
 8007626:	b2db      	uxtb	r3, r3
 8007628:	461a      	mov	r2, r3
 800762a:	e00c      	b.n	8007646 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	699b      	ldr	r3, [r3, #24]
 8007632:	43da      	mvns	r2, r3
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	4013      	ands	r3, r2
 8007638:	b29b      	uxth	r3, r3
 800763a:	2b00      	cmp	r3, #0
 800763c:	bf0c      	ite	eq
 800763e:	2301      	moveq	r3, #1
 8007640:	2300      	movne	r3, #0
 8007642:	b2db      	uxtb	r3, r3
 8007644:	461a      	mov	r2, r3
 8007646:	79fb      	ldrb	r3, [r7, #7]
 8007648:	429a      	cmp	r2, r3
 800764a:	d0b6      	beq.n	80075ba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800764c:	2300      	movs	r3, #0
}
 800764e:	4618      	mov	r0, r3
 8007650:	3710      	adds	r7, #16
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}

08007656 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007656:	b580      	push	{r7, lr}
 8007658:	b084      	sub	sp, #16
 800765a:	af00      	add	r7, sp, #0
 800765c:	60f8      	str	r0, [r7, #12]
 800765e:	60b9      	str	r1, [r7, #8]
 8007660:	607a      	str	r2, [r7, #4]
 8007662:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007664:	e051      	b.n	800770a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	695b      	ldr	r3, [r3, #20]
 800766c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007670:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007674:	d123      	bne.n	80076be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	681a      	ldr	r2, [r3, #0]
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007684:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800768e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2200      	movs	r2, #0
 8007694:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	2220      	movs	r2, #32
 800769a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076aa:	f043 0204 	orr.w	r2, r3, #4
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	2200      	movs	r2, #0
 80076b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	e046      	b.n	800774c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076c4:	d021      	beq.n	800770a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076c6:	f7fd fead 	bl	8005424 <HAL_GetTick>
 80076ca:	4602      	mov	r2, r0
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	1ad3      	subs	r3, r2, r3
 80076d0:	687a      	ldr	r2, [r7, #4]
 80076d2:	429a      	cmp	r2, r3
 80076d4:	d302      	bcc.n	80076dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d116      	bne.n	800770a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	2200      	movs	r2, #0
 80076e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	2220      	movs	r2, #32
 80076e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2200      	movs	r2, #0
 80076ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076f6:	f043 0220 	orr.w	r2, r3, #32
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2200      	movs	r2, #0
 8007702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007706:	2301      	movs	r3, #1
 8007708:	e020      	b.n	800774c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	0c1b      	lsrs	r3, r3, #16
 800770e:	b2db      	uxtb	r3, r3
 8007710:	2b01      	cmp	r3, #1
 8007712:	d10c      	bne.n	800772e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	695b      	ldr	r3, [r3, #20]
 800771a:	43da      	mvns	r2, r3
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	4013      	ands	r3, r2
 8007720:	b29b      	uxth	r3, r3
 8007722:	2b00      	cmp	r3, #0
 8007724:	bf14      	ite	ne
 8007726:	2301      	movne	r3, #1
 8007728:	2300      	moveq	r3, #0
 800772a:	b2db      	uxtb	r3, r3
 800772c:	e00b      	b.n	8007746 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	699b      	ldr	r3, [r3, #24]
 8007734:	43da      	mvns	r2, r3
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	4013      	ands	r3, r2
 800773a:	b29b      	uxth	r3, r3
 800773c:	2b00      	cmp	r3, #0
 800773e:	bf14      	ite	ne
 8007740:	2301      	movne	r3, #1
 8007742:	2300      	moveq	r3, #0
 8007744:	b2db      	uxtb	r3, r3
 8007746:	2b00      	cmp	r3, #0
 8007748:	d18d      	bne.n	8007666 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800774a:	2300      	movs	r3, #0
}
 800774c:	4618      	mov	r0, r3
 800774e:	3710      	adds	r7, #16
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}

08007754 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b084      	sub	sp, #16
 8007758:	af00      	add	r7, sp, #0
 800775a:	60f8      	str	r0, [r7, #12]
 800775c:	60b9      	str	r1, [r7, #8]
 800775e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007760:	e02d      	b.n	80077be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007762:	68f8      	ldr	r0, [r7, #12]
 8007764:	f000 f8ce 	bl	8007904 <I2C_IsAcknowledgeFailed>
 8007768:	4603      	mov	r3, r0
 800776a:	2b00      	cmp	r3, #0
 800776c:	d001      	beq.n	8007772 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800776e:	2301      	movs	r3, #1
 8007770:	e02d      	b.n	80077ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007778:	d021      	beq.n	80077be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800777a:	f7fd fe53 	bl	8005424 <HAL_GetTick>
 800777e:	4602      	mov	r2, r0
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	1ad3      	subs	r3, r2, r3
 8007784:	68ba      	ldr	r2, [r7, #8]
 8007786:	429a      	cmp	r2, r3
 8007788:	d302      	bcc.n	8007790 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d116      	bne.n	80077be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	2200      	movs	r2, #0
 8007794:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2220      	movs	r2, #32
 800779a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2200      	movs	r2, #0
 80077a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077aa:	f043 0220 	orr.w	r2, r3, #32
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2200      	movs	r2, #0
 80077b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80077ba:	2301      	movs	r3, #1
 80077bc:	e007      	b.n	80077ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	695b      	ldr	r3, [r3, #20]
 80077c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077c8:	2b80      	cmp	r3, #128	; 0x80
 80077ca:	d1ca      	bne.n	8007762 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80077cc:	2300      	movs	r3, #0
}
 80077ce:	4618      	mov	r0, r3
 80077d0:	3710      	adds	r7, #16
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bd80      	pop	{r7, pc}

080077d6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80077d6:	b580      	push	{r7, lr}
 80077d8:	b084      	sub	sp, #16
 80077da:	af00      	add	r7, sp, #0
 80077dc:	60f8      	str	r0, [r7, #12]
 80077de:	60b9      	str	r1, [r7, #8]
 80077e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80077e2:	e02d      	b.n	8007840 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80077e4:	68f8      	ldr	r0, [r7, #12]
 80077e6:	f000 f88d 	bl	8007904 <I2C_IsAcknowledgeFailed>
 80077ea:	4603      	mov	r3, r0
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d001      	beq.n	80077f4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	e02d      	b.n	8007850 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077fa:	d021      	beq.n	8007840 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077fc:	f7fd fe12 	bl	8005424 <HAL_GetTick>
 8007800:	4602      	mov	r2, r0
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	1ad3      	subs	r3, r2, r3
 8007806:	68ba      	ldr	r2, [r7, #8]
 8007808:	429a      	cmp	r2, r3
 800780a:	d302      	bcc.n	8007812 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d116      	bne.n	8007840 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2200      	movs	r2, #0
 8007816:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2220      	movs	r2, #32
 800781c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	2200      	movs	r2, #0
 8007824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800782c:	f043 0220 	orr.w	r2, r3, #32
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	2200      	movs	r2, #0
 8007838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800783c:	2301      	movs	r3, #1
 800783e:	e007      	b.n	8007850 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	695b      	ldr	r3, [r3, #20]
 8007846:	f003 0304 	and.w	r3, r3, #4
 800784a:	2b04      	cmp	r3, #4
 800784c:	d1ca      	bne.n	80077e4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800784e:	2300      	movs	r3, #0
}
 8007850:	4618      	mov	r0, r3
 8007852:	3710      	adds	r7, #16
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}

08007858 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b084      	sub	sp, #16
 800785c:	af00      	add	r7, sp, #0
 800785e:	60f8      	str	r0, [r7, #12]
 8007860:	60b9      	str	r1, [r7, #8]
 8007862:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007864:	e042      	b.n	80078ec <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	695b      	ldr	r3, [r3, #20]
 800786c:	f003 0310 	and.w	r3, r3, #16
 8007870:	2b10      	cmp	r3, #16
 8007872:	d119      	bne.n	80078a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f06f 0210 	mvn.w	r2, #16
 800787c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	2200      	movs	r2, #0
 8007882:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2220      	movs	r2, #32
 8007888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	2200      	movs	r2, #0
 8007890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	2200      	movs	r2, #0
 80078a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80078a4:	2301      	movs	r3, #1
 80078a6:	e029      	b.n	80078fc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078a8:	f7fd fdbc 	bl	8005424 <HAL_GetTick>
 80078ac:	4602      	mov	r2, r0
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	1ad3      	subs	r3, r2, r3
 80078b2:	68ba      	ldr	r2, [r7, #8]
 80078b4:	429a      	cmp	r2, r3
 80078b6:	d302      	bcc.n	80078be <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d116      	bne.n	80078ec <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	2200      	movs	r2, #0
 80078c2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2220      	movs	r2, #32
 80078c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2200      	movs	r2, #0
 80078d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d8:	f043 0220 	orr.w	r2, r3, #32
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2200      	movs	r2, #0
 80078e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80078e8:	2301      	movs	r3, #1
 80078ea:	e007      	b.n	80078fc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	695b      	ldr	r3, [r3, #20]
 80078f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078f6:	2b40      	cmp	r3, #64	; 0x40
 80078f8:	d1b5      	bne.n	8007866 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80078fa:	2300      	movs	r3, #0
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3710      	adds	r7, #16
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	695b      	ldr	r3, [r3, #20]
 8007912:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007916:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800791a:	d11b      	bne.n	8007954 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007924:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2220      	movs	r2, #32
 8007930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2200      	movs	r2, #0
 8007938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007940:	f043 0204 	orr.w	r2, r3, #4
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2200      	movs	r2, #0
 800794c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007950:	2301      	movs	r3, #1
 8007952:	e000      	b.n	8007956 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007954:	2300      	movs	r3, #0
}
 8007956:	4618      	mov	r0, r3
 8007958:	370c      	adds	r7, #12
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr

08007962 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007962:	b480      	push	{r7}
 8007964:	b083      	sub	sp, #12
 8007966:	af00      	add	r7, sp, #0
 8007968:	6078      	str	r0, [r7, #4]
 800796a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007972:	b2db      	uxtb	r3, r3
 8007974:	2b20      	cmp	r3, #32
 8007976:	d129      	bne.n	80079cc <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2224      	movs	r2, #36	; 0x24
 800797c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f022 0201 	bic.w	r2, r2, #1
 800798e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f022 0210 	bic.w	r2, r2, #16
 800799e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	683a      	ldr	r2, [r7, #0]
 80079ac:	430a      	orrs	r2, r1
 80079ae:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	681a      	ldr	r2, [r3, #0]
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f042 0201 	orr.w	r2, r2, #1
 80079be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2220      	movs	r2, #32
 80079c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80079c8:	2300      	movs	r3, #0
 80079ca:	e000      	b.n	80079ce <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80079cc:	2302      	movs	r3, #2
  }
}
 80079ce:	4618      	mov	r0, r3
 80079d0:	370c      	adds	r7, #12
 80079d2:	46bd      	mov	sp, r7
 80079d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d8:	4770      	bx	lr

080079da <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80079da:	b480      	push	{r7}
 80079dc:	b085      	sub	sp, #20
 80079de:	af00      	add	r7, sp, #0
 80079e0:	6078      	str	r0, [r7, #4]
 80079e2:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80079e4:	2300      	movs	r3, #0
 80079e6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079ee:	b2db      	uxtb	r3, r3
 80079f0:	2b20      	cmp	r3, #32
 80079f2:	d12a      	bne.n	8007a4a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2224      	movs	r2, #36	; 0x24
 80079f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	681a      	ldr	r2, [r3, #0]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f022 0201 	bic.w	r2, r2, #1
 8007a0a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a12:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8007a14:	89fb      	ldrh	r3, [r7, #14]
 8007a16:	f023 030f 	bic.w	r3, r3, #15
 8007a1a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	b29a      	uxth	r2, r3
 8007a20:	89fb      	ldrh	r3, [r7, #14]
 8007a22:	4313      	orrs	r3, r2
 8007a24:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	89fa      	ldrh	r2, [r7, #14]
 8007a2c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f042 0201 	orr.w	r2, r2, #1
 8007a3c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2220      	movs	r2, #32
 8007a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007a46:	2300      	movs	r3, #0
 8007a48:	e000      	b.n	8007a4c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8007a4a:	2302      	movs	r3, #2
  }
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	3714      	adds	r7, #20
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr

08007a58 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b082      	sub	sp, #8
 8007a5c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007a62:	2300      	movs	r3, #0
 8007a64:	603b      	str	r3, [r7, #0]
 8007a66:	4b20      	ldr	r3, [pc, #128]	; (8007ae8 <HAL_PWREx_EnableOverDrive+0x90>)
 8007a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a6a:	4a1f      	ldr	r2, [pc, #124]	; (8007ae8 <HAL_PWREx_EnableOverDrive+0x90>)
 8007a6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a70:	6413      	str	r3, [r2, #64]	; 0x40
 8007a72:	4b1d      	ldr	r3, [pc, #116]	; (8007ae8 <HAL_PWREx_EnableOverDrive+0x90>)
 8007a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a7a:	603b      	str	r3, [r7, #0]
 8007a7c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007a7e:	4b1b      	ldr	r3, [pc, #108]	; (8007aec <HAL_PWREx_EnableOverDrive+0x94>)
 8007a80:	2201      	movs	r2, #1
 8007a82:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007a84:	f7fd fcce 	bl	8005424 <HAL_GetTick>
 8007a88:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007a8a:	e009      	b.n	8007aa0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007a8c:	f7fd fcca 	bl	8005424 <HAL_GetTick>
 8007a90:	4602      	mov	r2, r0
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	1ad3      	subs	r3, r2, r3
 8007a96:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007a9a:	d901      	bls.n	8007aa0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8007a9c:	2303      	movs	r3, #3
 8007a9e:	e01f      	b.n	8007ae0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007aa0:	4b13      	ldr	r3, [pc, #76]	; (8007af0 <HAL_PWREx_EnableOverDrive+0x98>)
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007aa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007aac:	d1ee      	bne.n	8007a8c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007aae:	4b11      	ldr	r3, [pc, #68]	; (8007af4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007ab0:	2201      	movs	r2, #1
 8007ab2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007ab4:	f7fd fcb6 	bl	8005424 <HAL_GetTick>
 8007ab8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007aba:	e009      	b.n	8007ad0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007abc:	f7fd fcb2 	bl	8005424 <HAL_GetTick>
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	1ad3      	subs	r3, r2, r3
 8007ac6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007aca:	d901      	bls.n	8007ad0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8007acc:	2303      	movs	r3, #3
 8007ace:	e007      	b.n	8007ae0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007ad0:	4b07      	ldr	r3, [pc, #28]	; (8007af0 <HAL_PWREx_EnableOverDrive+0x98>)
 8007ad2:	685b      	ldr	r3, [r3, #4]
 8007ad4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ad8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007adc:	d1ee      	bne.n	8007abc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8007ade:	2300      	movs	r3, #0
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	3708      	adds	r7, #8
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bd80      	pop	{r7, pc}
 8007ae8:	40023800 	.word	0x40023800
 8007aec:	420e0040 	.word	0x420e0040
 8007af0:	40007000 	.word	0x40007000
 8007af4:	420e0044 	.word	0x420e0044

08007af8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b086      	sub	sp, #24
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d101      	bne.n	8007b0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	e25b      	b.n	8007fc2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f003 0301 	and.w	r3, r3, #1
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d075      	beq.n	8007c02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007b16:	4ba3      	ldr	r3, [pc, #652]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b18:	689b      	ldr	r3, [r3, #8]
 8007b1a:	f003 030c 	and.w	r3, r3, #12
 8007b1e:	2b04      	cmp	r3, #4
 8007b20:	d00c      	beq.n	8007b3c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007b22:	4ba0      	ldr	r3, [pc, #640]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b24:	689b      	ldr	r3, [r3, #8]
 8007b26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007b2a:	2b08      	cmp	r3, #8
 8007b2c:	d112      	bne.n	8007b54 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007b2e:	4b9d      	ldr	r3, [pc, #628]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b36:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007b3a:	d10b      	bne.n	8007b54 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b3c:	4b99      	ldr	r3, [pc, #612]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d05b      	beq.n	8007c00 <HAL_RCC_OscConfig+0x108>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d157      	bne.n	8007c00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007b50:	2301      	movs	r3, #1
 8007b52:	e236      	b.n	8007fc2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b5c:	d106      	bne.n	8007b6c <HAL_RCC_OscConfig+0x74>
 8007b5e:	4b91      	ldr	r3, [pc, #580]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4a90      	ldr	r2, [pc, #576]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b68:	6013      	str	r3, [r2, #0]
 8007b6a:	e01d      	b.n	8007ba8 <HAL_RCC_OscConfig+0xb0>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007b74:	d10c      	bne.n	8007b90 <HAL_RCC_OscConfig+0x98>
 8007b76:	4b8b      	ldr	r3, [pc, #556]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a8a      	ldr	r2, [pc, #552]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007b80:	6013      	str	r3, [r2, #0]
 8007b82:	4b88      	ldr	r3, [pc, #544]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a87      	ldr	r2, [pc, #540]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b8c:	6013      	str	r3, [r2, #0]
 8007b8e:	e00b      	b.n	8007ba8 <HAL_RCC_OscConfig+0xb0>
 8007b90:	4b84      	ldr	r3, [pc, #528]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a83      	ldr	r2, [pc, #524]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b9a:	6013      	str	r3, [r2, #0]
 8007b9c:	4b81      	ldr	r3, [pc, #516]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a80      	ldr	r2, [pc, #512]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007ba2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007ba6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d013      	beq.n	8007bd8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bb0:	f7fd fc38 	bl	8005424 <HAL_GetTick>
 8007bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bb6:	e008      	b.n	8007bca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007bb8:	f7fd fc34 	bl	8005424 <HAL_GetTick>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	1ad3      	subs	r3, r2, r3
 8007bc2:	2b64      	cmp	r3, #100	; 0x64
 8007bc4:	d901      	bls.n	8007bca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007bc6:	2303      	movs	r3, #3
 8007bc8:	e1fb      	b.n	8007fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bca:	4b76      	ldr	r3, [pc, #472]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d0f0      	beq.n	8007bb8 <HAL_RCC_OscConfig+0xc0>
 8007bd6:	e014      	b.n	8007c02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bd8:	f7fd fc24 	bl	8005424 <HAL_GetTick>
 8007bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007bde:	e008      	b.n	8007bf2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007be0:	f7fd fc20 	bl	8005424 <HAL_GetTick>
 8007be4:	4602      	mov	r2, r0
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	1ad3      	subs	r3, r2, r3
 8007bea:	2b64      	cmp	r3, #100	; 0x64
 8007bec:	d901      	bls.n	8007bf2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007bee:	2303      	movs	r3, #3
 8007bf0:	e1e7      	b.n	8007fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007bf2:	4b6c      	ldr	r3, [pc, #432]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d1f0      	bne.n	8007be0 <HAL_RCC_OscConfig+0xe8>
 8007bfe:	e000      	b.n	8007c02 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f003 0302 	and.w	r3, r3, #2
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d063      	beq.n	8007cd6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007c0e:	4b65      	ldr	r3, [pc, #404]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007c10:	689b      	ldr	r3, [r3, #8]
 8007c12:	f003 030c 	and.w	r3, r3, #12
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d00b      	beq.n	8007c32 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007c1a:	4b62      	ldr	r3, [pc, #392]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007c22:	2b08      	cmp	r3, #8
 8007c24:	d11c      	bne.n	8007c60 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007c26:	4b5f      	ldr	r3, [pc, #380]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007c28:	685b      	ldr	r3, [r3, #4]
 8007c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d116      	bne.n	8007c60 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c32:	4b5c      	ldr	r3, [pc, #368]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f003 0302 	and.w	r3, r3, #2
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d005      	beq.n	8007c4a <HAL_RCC_OscConfig+0x152>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	68db      	ldr	r3, [r3, #12]
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	d001      	beq.n	8007c4a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007c46:	2301      	movs	r3, #1
 8007c48:	e1bb      	b.n	8007fc2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c4a:	4b56      	ldr	r3, [pc, #344]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	691b      	ldr	r3, [r3, #16]
 8007c56:	00db      	lsls	r3, r3, #3
 8007c58:	4952      	ldr	r1, [pc, #328]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c5e:	e03a      	b.n	8007cd6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	68db      	ldr	r3, [r3, #12]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d020      	beq.n	8007caa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007c68:	4b4f      	ldr	r3, [pc, #316]	; (8007da8 <HAL_RCC_OscConfig+0x2b0>)
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c6e:	f7fd fbd9 	bl	8005424 <HAL_GetTick>
 8007c72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c74:	e008      	b.n	8007c88 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007c76:	f7fd fbd5 	bl	8005424 <HAL_GetTick>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	1ad3      	subs	r3, r2, r3
 8007c80:	2b02      	cmp	r3, #2
 8007c82:	d901      	bls.n	8007c88 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007c84:	2303      	movs	r3, #3
 8007c86:	e19c      	b.n	8007fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c88:	4b46      	ldr	r3, [pc, #280]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f003 0302 	and.w	r3, r3, #2
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d0f0      	beq.n	8007c76 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c94:	4b43      	ldr	r3, [pc, #268]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	691b      	ldr	r3, [r3, #16]
 8007ca0:	00db      	lsls	r3, r3, #3
 8007ca2:	4940      	ldr	r1, [pc, #256]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007ca4:	4313      	orrs	r3, r2
 8007ca6:	600b      	str	r3, [r1, #0]
 8007ca8:	e015      	b.n	8007cd6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007caa:	4b3f      	ldr	r3, [pc, #252]	; (8007da8 <HAL_RCC_OscConfig+0x2b0>)
 8007cac:	2200      	movs	r2, #0
 8007cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cb0:	f7fd fbb8 	bl	8005424 <HAL_GetTick>
 8007cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007cb6:	e008      	b.n	8007cca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007cb8:	f7fd fbb4 	bl	8005424 <HAL_GetTick>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	1ad3      	subs	r3, r2, r3
 8007cc2:	2b02      	cmp	r3, #2
 8007cc4:	d901      	bls.n	8007cca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007cc6:	2303      	movs	r3, #3
 8007cc8:	e17b      	b.n	8007fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007cca:	4b36      	ldr	r3, [pc, #216]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f003 0302 	and.w	r3, r3, #2
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d1f0      	bne.n	8007cb8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f003 0308 	and.w	r3, r3, #8
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d030      	beq.n	8007d44 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	695b      	ldr	r3, [r3, #20]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d016      	beq.n	8007d18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007cea:	4b30      	ldr	r3, [pc, #192]	; (8007dac <HAL_RCC_OscConfig+0x2b4>)
 8007cec:	2201      	movs	r2, #1
 8007cee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cf0:	f7fd fb98 	bl	8005424 <HAL_GetTick>
 8007cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007cf6:	e008      	b.n	8007d0a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007cf8:	f7fd fb94 	bl	8005424 <HAL_GetTick>
 8007cfc:	4602      	mov	r2, r0
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	1ad3      	subs	r3, r2, r3
 8007d02:	2b02      	cmp	r3, #2
 8007d04:	d901      	bls.n	8007d0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007d06:	2303      	movs	r3, #3
 8007d08:	e15b      	b.n	8007fc2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007d0a:	4b26      	ldr	r3, [pc, #152]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007d0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d0e:	f003 0302 	and.w	r3, r3, #2
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d0f0      	beq.n	8007cf8 <HAL_RCC_OscConfig+0x200>
 8007d16:	e015      	b.n	8007d44 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007d18:	4b24      	ldr	r3, [pc, #144]	; (8007dac <HAL_RCC_OscConfig+0x2b4>)
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d1e:	f7fd fb81 	bl	8005424 <HAL_GetTick>
 8007d22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d24:	e008      	b.n	8007d38 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007d26:	f7fd fb7d 	bl	8005424 <HAL_GetTick>
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	1ad3      	subs	r3, r2, r3
 8007d30:	2b02      	cmp	r3, #2
 8007d32:	d901      	bls.n	8007d38 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007d34:	2303      	movs	r3, #3
 8007d36:	e144      	b.n	8007fc2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d38:	4b1a      	ldr	r3, [pc, #104]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007d3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d3c:	f003 0302 	and.w	r3, r3, #2
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d1f0      	bne.n	8007d26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f003 0304 	and.w	r3, r3, #4
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	f000 80a0 	beq.w	8007e92 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d52:	2300      	movs	r3, #0
 8007d54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d56:	4b13      	ldr	r3, [pc, #76]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d10f      	bne.n	8007d82 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d62:	2300      	movs	r3, #0
 8007d64:	60bb      	str	r3, [r7, #8]
 8007d66:	4b0f      	ldr	r3, [pc, #60]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d6a:	4a0e      	ldr	r2, [pc, #56]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d70:	6413      	str	r3, [r2, #64]	; 0x40
 8007d72:	4b0c      	ldr	r3, [pc, #48]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d7a:	60bb      	str	r3, [r7, #8]
 8007d7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d82:	4b0b      	ldr	r3, [pc, #44]	; (8007db0 <HAL_RCC_OscConfig+0x2b8>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d121      	bne.n	8007dd2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007d8e:	4b08      	ldr	r3, [pc, #32]	; (8007db0 <HAL_RCC_OscConfig+0x2b8>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a07      	ldr	r2, [pc, #28]	; (8007db0 <HAL_RCC_OscConfig+0x2b8>)
 8007d94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007d9a:	f7fd fb43 	bl	8005424 <HAL_GetTick>
 8007d9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007da0:	e011      	b.n	8007dc6 <HAL_RCC_OscConfig+0x2ce>
 8007da2:	bf00      	nop
 8007da4:	40023800 	.word	0x40023800
 8007da8:	42470000 	.word	0x42470000
 8007dac:	42470e80 	.word	0x42470e80
 8007db0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007db4:	f7fd fb36 	bl	8005424 <HAL_GetTick>
 8007db8:	4602      	mov	r2, r0
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	1ad3      	subs	r3, r2, r3
 8007dbe:	2b02      	cmp	r3, #2
 8007dc0:	d901      	bls.n	8007dc6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007dc2:	2303      	movs	r3, #3
 8007dc4:	e0fd      	b.n	8007fc2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007dc6:	4b81      	ldr	r3, [pc, #516]	; (8007fcc <HAL_RCC_OscConfig+0x4d4>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d0f0      	beq.n	8007db4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	689b      	ldr	r3, [r3, #8]
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d106      	bne.n	8007de8 <HAL_RCC_OscConfig+0x2f0>
 8007dda:	4b7d      	ldr	r3, [pc, #500]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007ddc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dde:	4a7c      	ldr	r2, [pc, #496]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007de0:	f043 0301 	orr.w	r3, r3, #1
 8007de4:	6713      	str	r3, [r2, #112]	; 0x70
 8007de6:	e01c      	b.n	8007e22 <HAL_RCC_OscConfig+0x32a>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	689b      	ldr	r3, [r3, #8]
 8007dec:	2b05      	cmp	r3, #5
 8007dee:	d10c      	bne.n	8007e0a <HAL_RCC_OscConfig+0x312>
 8007df0:	4b77      	ldr	r3, [pc, #476]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007df2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007df4:	4a76      	ldr	r2, [pc, #472]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007df6:	f043 0304 	orr.w	r3, r3, #4
 8007dfa:	6713      	str	r3, [r2, #112]	; 0x70
 8007dfc:	4b74      	ldr	r3, [pc, #464]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007dfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e00:	4a73      	ldr	r2, [pc, #460]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007e02:	f043 0301 	orr.w	r3, r3, #1
 8007e06:	6713      	str	r3, [r2, #112]	; 0x70
 8007e08:	e00b      	b.n	8007e22 <HAL_RCC_OscConfig+0x32a>
 8007e0a:	4b71      	ldr	r3, [pc, #452]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007e0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e0e:	4a70      	ldr	r2, [pc, #448]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007e10:	f023 0301 	bic.w	r3, r3, #1
 8007e14:	6713      	str	r3, [r2, #112]	; 0x70
 8007e16:	4b6e      	ldr	r3, [pc, #440]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007e18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e1a:	4a6d      	ldr	r2, [pc, #436]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007e1c:	f023 0304 	bic.w	r3, r3, #4
 8007e20:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d015      	beq.n	8007e56 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e2a:	f7fd fafb 	bl	8005424 <HAL_GetTick>
 8007e2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e30:	e00a      	b.n	8007e48 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e32:	f7fd faf7 	bl	8005424 <HAL_GetTick>
 8007e36:	4602      	mov	r2, r0
 8007e38:	693b      	ldr	r3, [r7, #16]
 8007e3a:	1ad3      	subs	r3, r2, r3
 8007e3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d901      	bls.n	8007e48 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007e44:	2303      	movs	r3, #3
 8007e46:	e0bc      	b.n	8007fc2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e48:	4b61      	ldr	r3, [pc, #388]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e4c:	f003 0302 	and.w	r3, r3, #2
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d0ee      	beq.n	8007e32 <HAL_RCC_OscConfig+0x33a>
 8007e54:	e014      	b.n	8007e80 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e56:	f7fd fae5 	bl	8005424 <HAL_GetTick>
 8007e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e5c:	e00a      	b.n	8007e74 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e5e:	f7fd fae1 	bl	8005424 <HAL_GetTick>
 8007e62:	4602      	mov	r2, r0
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	1ad3      	subs	r3, r2, r3
 8007e68:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d901      	bls.n	8007e74 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007e70:	2303      	movs	r3, #3
 8007e72:	e0a6      	b.n	8007fc2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e74:	4b56      	ldr	r3, [pc, #344]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007e76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e78:	f003 0302 	and.w	r3, r3, #2
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d1ee      	bne.n	8007e5e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007e80:	7dfb      	ldrb	r3, [r7, #23]
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d105      	bne.n	8007e92 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e86:	4b52      	ldr	r3, [pc, #328]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e8a:	4a51      	ldr	r2, [pc, #324]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007e8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e90:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	699b      	ldr	r3, [r3, #24]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	f000 8092 	beq.w	8007fc0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007e9c:	4b4c      	ldr	r3, [pc, #304]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	f003 030c 	and.w	r3, r3, #12
 8007ea4:	2b08      	cmp	r3, #8
 8007ea6:	d05c      	beq.n	8007f62 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	699b      	ldr	r3, [r3, #24]
 8007eac:	2b02      	cmp	r3, #2
 8007eae:	d141      	bne.n	8007f34 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007eb0:	4b48      	ldr	r3, [pc, #288]	; (8007fd4 <HAL_RCC_OscConfig+0x4dc>)
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007eb6:	f7fd fab5 	bl	8005424 <HAL_GetTick>
 8007eba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ebc:	e008      	b.n	8007ed0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007ebe:	f7fd fab1 	bl	8005424 <HAL_GetTick>
 8007ec2:	4602      	mov	r2, r0
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	1ad3      	subs	r3, r2, r3
 8007ec8:	2b02      	cmp	r3, #2
 8007eca:	d901      	bls.n	8007ed0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007ecc:	2303      	movs	r3, #3
 8007ece:	e078      	b.n	8007fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ed0:	4b3f      	ldr	r3, [pc, #252]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d1f0      	bne.n	8007ebe <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	69da      	ldr	r2, [r3, #28]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6a1b      	ldr	r3, [r3, #32]
 8007ee4:	431a      	orrs	r2, r3
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eea:	019b      	lsls	r3, r3, #6
 8007eec:	431a      	orrs	r2, r3
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ef2:	085b      	lsrs	r3, r3, #1
 8007ef4:	3b01      	subs	r3, #1
 8007ef6:	041b      	lsls	r3, r3, #16
 8007ef8:	431a      	orrs	r2, r3
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007efe:	061b      	lsls	r3, r3, #24
 8007f00:	4933      	ldr	r1, [pc, #204]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007f02:	4313      	orrs	r3, r2
 8007f04:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007f06:	4b33      	ldr	r3, [pc, #204]	; (8007fd4 <HAL_RCC_OscConfig+0x4dc>)
 8007f08:	2201      	movs	r2, #1
 8007f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f0c:	f7fd fa8a 	bl	8005424 <HAL_GetTick>
 8007f10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f12:	e008      	b.n	8007f26 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f14:	f7fd fa86 	bl	8005424 <HAL_GetTick>
 8007f18:	4602      	mov	r2, r0
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	1ad3      	subs	r3, r2, r3
 8007f1e:	2b02      	cmp	r3, #2
 8007f20:	d901      	bls.n	8007f26 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8007f22:	2303      	movs	r3, #3
 8007f24:	e04d      	b.n	8007fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f26:	4b2a      	ldr	r3, [pc, #168]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d0f0      	beq.n	8007f14 <HAL_RCC_OscConfig+0x41c>
 8007f32:	e045      	b.n	8007fc0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f34:	4b27      	ldr	r3, [pc, #156]	; (8007fd4 <HAL_RCC_OscConfig+0x4dc>)
 8007f36:	2200      	movs	r2, #0
 8007f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f3a:	f7fd fa73 	bl	8005424 <HAL_GetTick>
 8007f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f40:	e008      	b.n	8007f54 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f42:	f7fd fa6f 	bl	8005424 <HAL_GetTick>
 8007f46:	4602      	mov	r2, r0
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	1ad3      	subs	r3, r2, r3
 8007f4c:	2b02      	cmp	r3, #2
 8007f4e:	d901      	bls.n	8007f54 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007f50:	2303      	movs	r3, #3
 8007f52:	e036      	b.n	8007fc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f54:	4b1e      	ldr	r3, [pc, #120]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d1f0      	bne.n	8007f42 <HAL_RCC_OscConfig+0x44a>
 8007f60:	e02e      	b.n	8007fc0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	699b      	ldr	r3, [r3, #24]
 8007f66:	2b01      	cmp	r3, #1
 8007f68:	d101      	bne.n	8007f6e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	e029      	b.n	8007fc2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007f6e:	4b18      	ldr	r3, [pc, #96]	; (8007fd0 <HAL_RCC_OscConfig+0x4d8>)
 8007f70:	685b      	ldr	r3, [r3, #4]
 8007f72:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	69db      	ldr	r3, [r3, #28]
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d11c      	bne.n	8007fbc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d115      	bne.n	8007fbc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007f90:	68fa      	ldr	r2, [r7, #12]
 8007f92:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007f96:	4013      	ands	r3, r2
 8007f98:	687a      	ldr	r2, [r7, #4]
 8007f9a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d10d      	bne.n	8007fbc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007faa:	429a      	cmp	r2, r3
 8007fac:	d106      	bne.n	8007fbc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	d001      	beq.n	8007fc0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	e000      	b.n	8007fc2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8007fc0:	2300      	movs	r3, #0
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	3718      	adds	r7, #24
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bd80      	pop	{r7, pc}
 8007fca:	bf00      	nop
 8007fcc:	40007000 	.word	0x40007000
 8007fd0:	40023800 	.word	0x40023800
 8007fd4:	42470060 	.word	0x42470060

08007fd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b084      	sub	sp, #16
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d101      	bne.n	8007fec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007fe8:	2301      	movs	r3, #1
 8007fea:	e0cc      	b.n	8008186 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007fec:	4b68      	ldr	r3, [pc, #416]	; (8008190 <HAL_RCC_ClockConfig+0x1b8>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f003 030f 	and.w	r3, r3, #15
 8007ff4:	683a      	ldr	r2, [r7, #0]
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	d90c      	bls.n	8008014 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ffa:	4b65      	ldr	r3, [pc, #404]	; (8008190 <HAL_RCC_ClockConfig+0x1b8>)
 8007ffc:	683a      	ldr	r2, [r7, #0]
 8007ffe:	b2d2      	uxtb	r2, r2
 8008000:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008002:	4b63      	ldr	r3, [pc, #396]	; (8008190 <HAL_RCC_ClockConfig+0x1b8>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f003 030f 	and.w	r3, r3, #15
 800800a:	683a      	ldr	r2, [r7, #0]
 800800c:	429a      	cmp	r2, r3
 800800e:	d001      	beq.n	8008014 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008010:	2301      	movs	r3, #1
 8008012:	e0b8      	b.n	8008186 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f003 0302 	and.w	r3, r3, #2
 800801c:	2b00      	cmp	r3, #0
 800801e:	d020      	beq.n	8008062 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f003 0304 	and.w	r3, r3, #4
 8008028:	2b00      	cmp	r3, #0
 800802a:	d005      	beq.n	8008038 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800802c:	4b59      	ldr	r3, [pc, #356]	; (8008194 <HAL_RCC_ClockConfig+0x1bc>)
 800802e:	689b      	ldr	r3, [r3, #8]
 8008030:	4a58      	ldr	r2, [pc, #352]	; (8008194 <HAL_RCC_ClockConfig+0x1bc>)
 8008032:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008036:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f003 0308 	and.w	r3, r3, #8
 8008040:	2b00      	cmp	r3, #0
 8008042:	d005      	beq.n	8008050 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008044:	4b53      	ldr	r3, [pc, #332]	; (8008194 <HAL_RCC_ClockConfig+0x1bc>)
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	4a52      	ldr	r2, [pc, #328]	; (8008194 <HAL_RCC_ClockConfig+0x1bc>)
 800804a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800804e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008050:	4b50      	ldr	r3, [pc, #320]	; (8008194 <HAL_RCC_ClockConfig+0x1bc>)
 8008052:	689b      	ldr	r3, [r3, #8]
 8008054:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	494d      	ldr	r1, [pc, #308]	; (8008194 <HAL_RCC_ClockConfig+0x1bc>)
 800805e:	4313      	orrs	r3, r2
 8008060:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f003 0301 	and.w	r3, r3, #1
 800806a:	2b00      	cmp	r3, #0
 800806c:	d044      	beq.n	80080f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	685b      	ldr	r3, [r3, #4]
 8008072:	2b01      	cmp	r3, #1
 8008074:	d107      	bne.n	8008086 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008076:	4b47      	ldr	r3, [pc, #284]	; (8008194 <HAL_RCC_ClockConfig+0x1bc>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800807e:	2b00      	cmp	r3, #0
 8008080:	d119      	bne.n	80080b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008082:	2301      	movs	r3, #1
 8008084:	e07f      	b.n	8008186 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	2b02      	cmp	r3, #2
 800808c:	d003      	beq.n	8008096 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008092:	2b03      	cmp	r3, #3
 8008094:	d107      	bne.n	80080a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008096:	4b3f      	ldr	r3, [pc, #252]	; (8008194 <HAL_RCC_ClockConfig+0x1bc>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d109      	bne.n	80080b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80080a2:	2301      	movs	r3, #1
 80080a4:	e06f      	b.n	8008186 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80080a6:	4b3b      	ldr	r3, [pc, #236]	; (8008194 <HAL_RCC_ClockConfig+0x1bc>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f003 0302 	and.w	r3, r3, #2
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d101      	bne.n	80080b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80080b2:	2301      	movs	r3, #1
 80080b4:	e067      	b.n	8008186 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80080b6:	4b37      	ldr	r3, [pc, #220]	; (8008194 <HAL_RCC_ClockConfig+0x1bc>)
 80080b8:	689b      	ldr	r3, [r3, #8]
 80080ba:	f023 0203 	bic.w	r2, r3, #3
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	4934      	ldr	r1, [pc, #208]	; (8008194 <HAL_RCC_ClockConfig+0x1bc>)
 80080c4:	4313      	orrs	r3, r2
 80080c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80080c8:	f7fd f9ac 	bl	8005424 <HAL_GetTick>
 80080cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080ce:	e00a      	b.n	80080e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080d0:	f7fd f9a8 	bl	8005424 <HAL_GetTick>
 80080d4:	4602      	mov	r2, r0
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	1ad3      	subs	r3, r2, r3
 80080da:	f241 3288 	movw	r2, #5000	; 0x1388
 80080de:	4293      	cmp	r3, r2
 80080e0:	d901      	bls.n	80080e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80080e2:	2303      	movs	r3, #3
 80080e4:	e04f      	b.n	8008186 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080e6:	4b2b      	ldr	r3, [pc, #172]	; (8008194 <HAL_RCC_ClockConfig+0x1bc>)
 80080e8:	689b      	ldr	r3, [r3, #8]
 80080ea:	f003 020c 	and.w	r2, r3, #12
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	009b      	lsls	r3, r3, #2
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d1eb      	bne.n	80080d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80080f8:	4b25      	ldr	r3, [pc, #148]	; (8008190 <HAL_RCC_ClockConfig+0x1b8>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f003 030f 	and.w	r3, r3, #15
 8008100:	683a      	ldr	r2, [r7, #0]
 8008102:	429a      	cmp	r2, r3
 8008104:	d20c      	bcs.n	8008120 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008106:	4b22      	ldr	r3, [pc, #136]	; (8008190 <HAL_RCC_ClockConfig+0x1b8>)
 8008108:	683a      	ldr	r2, [r7, #0]
 800810a:	b2d2      	uxtb	r2, r2
 800810c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800810e:	4b20      	ldr	r3, [pc, #128]	; (8008190 <HAL_RCC_ClockConfig+0x1b8>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f003 030f 	and.w	r3, r3, #15
 8008116:	683a      	ldr	r2, [r7, #0]
 8008118:	429a      	cmp	r2, r3
 800811a:	d001      	beq.n	8008120 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800811c:	2301      	movs	r3, #1
 800811e:	e032      	b.n	8008186 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f003 0304 	and.w	r3, r3, #4
 8008128:	2b00      	cmp	r3, #0
 800812a:	d008      	beq.n	800813e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800812c:	4b19      	ldr	r3, [pc, #100]	; (8008194 <HAL_RCC_ClockConfig+0x1bc>)
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	68db      	ldr	r3, [r3, #12]
 8008138:	4916      	ldr	r1, [pc, #88]	; (8008194 <HAL_RCC_ClockConfig+0x1bc>)
 800813a:	4313      	orrs	r3, r2
 800813c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f003 0308 	and.w	r3, r3, #8
 8008146:	2b00      	cmp	r3, #0
 8008148:	d009      	beq.n	800815e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800814a:	4b12      	ldr	r3, [pc, #72]	; (8008194 <HAL_RCC_ClockConfig+0x1bc>)
 800814c:	689b      	ldr	r3, [r3, #8]
 800814e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	691b      	ldr	r3, [r3, #16]
 8008156:	00db      	lsls	r3, r3, #3
 8008158:	490e      	ldr	r1, [pc, #56]	; (8008194 <HAL_RCC_ClockConfig+0x1bc>)
 800815a:	4313      	orrs	r3, r2
 800815c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800815e:	f000 f821 	bl	80081a4 <HAL_RCC_GetSysClockFreq>
 8008162:	4602      	mov	r2, r0
 8008164:	4b0b      	ldr	r3, [pc, #44]	; (8008194 <HAL_RCC_ClockConfig+0x1bc>)
 8008166:	689b      	ldr	r3, [r3, #8]
 8008168:	091b      	lsrs	r3, r3, #4
 800816a:	f003 030f 	and.w	r3, r3, #15
 800816e:	490a      	ldr	r1, [pc, #40]	; (8008198 <HAL_RCC_ClockConfig+0x1c0>)
 8008170:	5ccb      	ldrb	r3, [r1, r3]
 8008172:	fa22 f303 	lsr.w	r3, r2, r3
 8008176:	4a09      	ldr	r2, [pc, #36]	; (800819c <HAL_RCC_ClockConfig+0x1c4>)
 8008178:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800817a:	4b09      	ldr	r3, [pc, #36]	; (80081a0 <HAL_RCC_ClockConfig+0x1c8>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4618      	mov	r0, r3
 8008180:	f7fd f90c 	bl	800539c <HAL_InitTick>

  return HAL_OK;
 8008184:	2300      	movs	r3, #0
}
 8008186:	4618      	mov	r0, r3
 8008188:	3710      	adds	r7, #16
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}
 800818e:	bf00      	nop
 8008190:	40023c00 	.word	0x40023c00
 8008194:	40023800 	.word	0x40023800
 8008198:	08015100 	.word	0x08015100
 800819c:	20000000 	.word	0x20000000
 80081a0:	20000004 	.word	0x20000004

080081a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80081a4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80081a8:	b084      	sub	sp, #16
 80081aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80081ac:	2300      	movs	r3, #0
 80081ae:	607b      	str	r3, [r7, #4]
 80081b0:	2300      	movs	r3, #0
 80081b2:	60fb      	str	r3, [r7, #12]
 80081b4:	2300      	movs	r3, #0
 80081b6:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80081b8:	2300      	movs	r3, #0
 80081ba:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80081bc:	4b67      	ldr	r3, [pc, #412]	; (800835c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	f003 030c 	and.w	r3, r3, #12
 80081c4:	2b08      	cmp	r3, #8
 80081c6:	d00d      	beq.n	80081e4 <HAL_RCC_GetSysClockFreq+0x40>
 80081c8:	2b08      	cmp	r3, #8
 80081ca:	f200 80bd 	bhi.w	8008348 <HAL_RCC_GetSysClockFreq+0x1a4>
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d002      	beq.n	80081d8 <HAL_RCC_GetSysClockFreq+0x34>
 80081d2:	2b04      	cmp	r3, #4
 80081d4:	d003      	beq.n	80081de <HAL_RCC_GetSysClockFreq+0x3a>
 80081d6:	e0b7      	b.n	8008348 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80081d8:	4b61      	ldr	r3, [pc, #388]	; (8008360 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80081da:	60bb      	str	r3, [r7, #8]
       break;
 80081dc:	e0b7      	b.n	800834e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80081de:	4b60      	ldr	r3, [pc, #384]	; (8008360 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80081e0:	60bb      	str	r3, [r7, #8]
      break;
 80081e2:	e0b4      	b.n	800834e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80081e4:	4b5d      	ldr	r3, [pc, #372]	; (800835c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80081e6:	685b      	ldr	r3, [r3, #4]
 80081e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80081ec:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80081ee:	4b5b      	ldr	r3, [pc, #364]	; (800835c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80081f0:	685b      	ldr	r3, [r3, #4]
 80081f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d04d      	beq.n	8008296 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80081fa:	4b58      	ldr	r3, [pc, #352]	; (800835c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	099b      	lsrs	r3, r3, #6
 8008200:	461a      	mov	r2, r3
 8008202:	f04f 0300 	mov.w	r3, #0
 8008206:	f240 10ff 	movw	r0, #511	; 0x1ff
 800820a:	f04f 0100 	mov.w	r1, #0
 800820e:	ea02 0800 	and.w	r8, r2, r0
 8008212:	ea03 0901 	and.w	r9, r3, r1
 8008216:	4640      	mov	r0, r8
 8008218:	4649      	mov	r1, r9
 800821a:	f04f 0200 	mov.w	r2, #0
 800821e:	f04f 0300 	mov.w	r3, #0
 8008222:	014b      	lsls	r3, r1, #5
 8008224:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008228:	0142      	lsls	r2, r0, #5
 800822a:	4610      	mov	r0, r2
 800822c:	4619      	mov	r1, r3
 800822e:	ebb0 0008 	subs.w	r0, r0, r8
 8008232:	eb61 0109 	sbc.w	r1, r1, r9
 8008236:	f04f 0200 	mov.w	r2, #0
 800823a:	f04f 0300 	mov.w	r3, #0
 800823e:	018b      	lsls	r3, r1, #6
 8008240:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008244:	0182      	lsls	r2, r0, #6
 8008246:	1a12      	subs	r2, r2, r0
 8008248:	eb63 0301 	sbc.w	r3, r3, r1
 800824c:	f04f 0000 	mov.w	r0, #0
 8008250:	f04f 0100 	mov.w	r1, #0
 8008254:	00d9      	lsls	r1, r3, #3
 8008256:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800825a:	00d0      	lsls	r0, r2, #3
 800825c:	4602      	mov	r2, r0
 800825e:	460b      	mov	r3, r1
 8008260:	eb12 0208 	adds.w	r2, r2, r8
 8008264:	eb43 0309 	adc.w	r3, r3, r9
 8008268:	f04f 0000 	mov.w	r0, #0
 800826c:	f04f 0100 	mov.w	r1, #0
 8008270:	0299      	lsls	r1, r3, #10
 8008272:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8008276:	0290      	lsls	r0, r2, #10
 8008278:	4602      	mov	r2, r0
 800827a:	460b      	mov	r3, r1
 800827c:	4610      	mov	r0, r2
 800827e:	4619      	mov	r1, r3
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	461a      	mov	r2, r3
 8008284:	f04f 0300 	mov.w	r3, #0
 8008288:	f7f8 fd1e 	bl	8000cc8 <__aeabi_uldivmod>
 800828c:	4602      	mov	r2, r0
 800828e:	460b      	mov	r3, r1
 8008290:	4613      	mov	r3, r2
 8008292:	60fb      	str	r3, [r7, #12]
 8008294:	e04a      	b.n	800832c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008296:	4b31      	ldr	r3, [pc, #196]	; (800835c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008298:	685b      	ldr	r3, [r3, #4]
 800829a:	099b      	lsrs	r3, r3, #6
 800829c:	461a      	mov	r2, r3
 800829e:	f04f 0300 	mov.w	r3, #0
 80082a2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80082a6:	f04f 0100 	mov.w	r1, #0
 80082aa:	ea02 0400 	and.w	r4, r2, r0
 80082ae:	ea03 0501 	and.w	r5, r3, r1
 80082b2:	4620      	mov	r0, r4
 80082b4:	4629      	mov	r1, r5
 80082b6:	f04f 0200 	mov.w	r2, #0
 80082ba:	f04f 0300 	mov.w	r3, #0
 80082be:	014b      	lsls	r3, r1, #5
 80082c0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80082c4:	0142      	lsls	r2, r0, #5
 80082c6:	4610      	mov	r0, r2
 80082c8:	4619      	mov	r1, r3
 80082ca:	1b00      	subs	r0, r0, r4
 80082cc:	eb61 0105 	sbc.w	r1, r1, r5
 80082d0:	f04f 0200 	mov.w	r2, #0
 80082d4:	f04f 0300 	mov.w	r3, #0
 80082d8:	018b      	lsls	r3, r1, #6
 80082da:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80082de:	0182      	lsls	r2, r0, #6
 80082e0:	1a12      	subs	r2, r2, r0
 80082e2:	eb63 0301 	sbc.w	r3, r3, r1
 80082e6:	f04f 0000 	mov.w	r0, #0
 80082ea:	f04f 0100 	mov.w	r1, #0
 80082ee:	00d9      	lsls	r1, r3, #3
 80082f0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80082f4:	00d0      	lsls	r0, r2, #3
 80082f6:	4602      	mov	r2, r0
 80082f8:	460b      	mov	r3, r1
 80082fa:	1912      	adds	r2, r2, r4
 80082fc:	eb45 0303 	adc.w	r3, r5, r3
 8008300:	f04f 0000 	mov.w	r0, #0
 8008304:	f04f 0100 	mov.w	r1, #0
 8008308:	0299      	lsls	r1, r3, #10
 800830a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800830e:	0290      	lsls	r0, r2, #10
 8008310:	4602      	mov	r2, r0
 8008312:	460b      	mov	r3, r1
 8008314:	4610      	mov	r0, r2
 8008316:	4619      	mov	r1, r3
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	461a      	mov	r2, r3
 800831c:	f04f 0300 	mov.w	r3, #0
 8008320:	f7f8 fcd2 	bl	8000cc8 <__aeabi_uldivmod>
 8008324:	4602      	mov	r2, r0
 8008326:	460b      	mov	r3, r1
 8008328:	4613      	mov	r3, r2
 800832a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800832c:	4b0b      	ldr	r3, [pc, #44]	; (800835c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800832e:	685b      	ldr	r3, [r3, #4]
 8008330:	0c1b      	lsrs	r3, r3, #16
 8008332:	f003 0303 	and.w	r3, r3, #3
 8008336:	3301      	adds	r3, #1
 8008338:	005b      	lsls	r3, r3, #1
 800833a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800833c:	68fa      	ldr	r2, [r7, #12]
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	fbb2 f3f3 	udiv	r3, r2, r3
 8008344:	60bb      	str	r3, [r7, #8]
      break;
 8008346:	e002      	b.n	800834e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008348:	4b05      	ldr	r3, [pc, #20]	; (8008360 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800834a:	60bb      	str	r3, [r7, #8]
      break;
 800834c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800834e:	68bb      	ldr	r3, [r7, #8]
}
 8008350:	4618      	mov	r0, r3
 8008352:	3710      	adds	r7, #16
 8008354:	46bd      	mov	sp, r7
 8008356:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800835a:	bf00      	nop
 800835c:	40023800 	.word	0x40023800
 8008360:	00f42400 	.word	0x00f42400

08008364 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008364:	b480      	push	{r7}
 8008366:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008368:	4b03      	ldr	r3, [pc, #12]	; (8008378 <HAL_RCC_GetHCLKFreq+0x14>)
 800836a:	681b      	ldr	r3, [r3, #0]
}
 800836c:	4618      	mov	r0, r3
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr
 8008376:	bf00      	nop
 8008378:	20000000 	.word	0x20000000

0800837c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008380:	f7ff fff0 	bl	8008364 <HAL_RCC_GetHCLKFreq>
 8008384:	4602      	mov	r2, r0
 8008386:	4b05      	ldr	r3, [pc, #20]	; (800839c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	0a9b      	lsrs	r3, r3, #10
 800838c:	f003 0307 	and.w	r3, r3, #7
 8008390:	4903      	ldr	r1, [pc, #12]	; (80083a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008392:	5ccb      	ldrb	r3, [r1, r3]
 8008394:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008398:	4618      	mov	r0, r3
 800839a:	bd80      	pop	{r7, pc}
 800839c:	40023800 	.word	0x40023800
 80083a0:	08015110 	.word	0x08015110

080083a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80083a8:	f7ff ffdc 	bl	8008364 <HAL_RCC_GetHCLKFreq>
 80083ac:	4602      	mov	r2, r0
 80083ae:	4b05      	ldr	r3, [pc, #20]	; (80083c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80083b0:	689b      	ldr	r3, [r3, #8]
 80083b2:	0b5b      	lsrs	r3, r3, #13
 80083b4:	f003 0307 	and.w	r3, r3, #7
 80083b8:	4903      	ldr	r1, [pc, #12]	; (80083c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80083ba:	5ccb      	ldrb	r3, [r1, r3]
 80083bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	bd80      	pop	{r7, pc}
 80083c4:	40023800 	.word	0x40023800
 80083c8:	08015110 	.word	0x08015110

080083cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b086      	sub	sp, #24
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80083d4:	2300      	movs	r3, #0
 80083d6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80083d8:	2300      	movs	r3, #0
 80083da:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f003 0301 	and.w	r3, r3, #1
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d10b      	bne.n	8008400 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d105      	bne.n	8008400 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d075      	beq.n	80084ec <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008400:	4bad      	ldr	r3, [pc, #692]	; (80086b8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8008402:	2200      	movs	r2, #0
 8008404:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008406:	f7fd f80d 	bl	8005424 <HAL_GetTick>
 800840a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800840c:	e008      	b.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800840e:	f7fd f809 	bl	8005424 <HAL_GetTick>
 8008412:	4602      	mov	r2, r0
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	1ad3      	subs	r3, r2, r3
 8008418:	2b02      	cmp	r3, #2
 800841a:	d901      	bls.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800841c:	2303      	movs	r3, #3
 800841e:	e18b      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008420:	4ba6      	ldr	r3, [pc, #664]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008428:	2b00      	cmp	r3, #0
 800842a:	d1f0      	bne.n	800840e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f003 0301 	and.w	r3, r3, #1
 8008434:	2b00      	cmp	r3, #0
 8008436:	d009      	beq.n	800844c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	685b      	ldr	r3, [r3, #4]
 800843c:	019a      	lsls	r2, r3, #6
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	689b      	ldr	r3, [r3, #8]
 8008442:	071b      	lsls	r3, r3, #28
 8008444:	499d      	ldr	r1, [pc, #628]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008446:	4313      	orrs	r3, r2
 8008448:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f003 0302 	and.w	r3, r3, #2
 8008454:	2b00      	cmp	r3, #0
 8008456:	d01f      	beq.n	8008498 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008458:	4b98      	ldr	r3, [pc, #608]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800845a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800845e:	0f1b      	lsrs	r3, r3, #28
 8008460:	f003 0307 	and.w	r3, r3, #7
 8008464:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	019a      	lsls	r2, r3, #6
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	68db      	ldr	r3, [r3, #12]
 8008470:	061b      	lsls	r3, r3, #24
 8008472:	431a      	orrs	r2, r3
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	071b      	lsls	r3, r3, #28
 8008478:	4990      	ldr	r1, [pc, #576]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800847a:	4313      	orrs	r3, r2
 800847c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008480:	4b8e      	ldr	r3, [pc, #568]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008482:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008486:	f023 021f 	bic.w	r2, r3, #31
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	69db      	ldr	r3, [r3, #28]
 800848e:	3b01      	subs	r3, #1
 8008490:	498a      	ldr	r1, [pc, #552]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008492:	4313      	orrs	r3, r2
 8008494:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d00d      	beq.n	80084c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	685b      	ldr	r3, [r3, #4]
 80084a8:	019a      	lsls	r2, r3, #6
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	68db      	ldr	r3, [r3, #12]
 80084ae:	061b      	lsls	r3, r3, #24
 80084b0:	431a      	orrs	r2, r3
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	689b      	ldr	r3, [r3, #8]
 80084b6:	071b      	lsls	r3, r3, #28
 80084b8:	4980      	ldr	r1, [pc, #512]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80084ba:	4313      	orrs	r3, r2
 80084bc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80084c0:	4b7d      	ldr	r3, [pc, #500]	; (80086b8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80084c2:	2201      	movs	r2, #1
 80084c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80084c6:	f7fc ffad 	bl	8005424 <HAL_GetTick>
 80084ca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80084cc:	e008      	b.n	80084e0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80084ce:	f7fc ffa9 	bl	8005424 <HAL_GetTick>
 80084d2:	4602      	mov	r2, r0
 80084d4:	697b      	ldr	r3, [r7, #20]
 80084d6:	1ad3      	subs	r3, r2, r3
 80084d8:	2b02      	cmp	r3, #2
 80084da:	d901      	bls.n	80084e0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80084dc:	2303      	movs	r3, #3
 80084de:	e12b      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80084e0:	4b76      	ldr	r3, [pc, #472]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d0f0      	beq.n	80084ce <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f003 0304 	and.w	r3, r3, #4
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d105      	bne.n	8008504 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8008500:	2b00      	cmp	r3, #0
 8008502:	d079      	beq.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008504:	4b6e      	ldr	r3, [pc, #440]	; (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008506:	2200      	movs	r2, #0
 8008508:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800850a:	f7fc ff8b 	bl	8005424 <HAL_GetTick>
 800850e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008510:	e008      	b.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8008512:	f7fc ff87 	bl	8005424 <HAL_GetTick>
 8008516:	4602      	mov	r2, r0
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	1ad3      	subs	r3, r2, r3
 800851c:	2b02      	cmp	r3, #2
 800851e:	d901      	bls.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008520:	2303      	movs	r3, #3
 8008522:	e109      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008524:	4b65      	ldr	r3, [pc, #404]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800852c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008530:	d0ef      	beq.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f003 0304 	and.w	r3, r3, #4
 800853a:	2b00      	cmp	r3, #0
 800853c:	d020      	beq.n	8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800853e:	4b5f      	ldr	r3, [pc, #380]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008540:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008544:	0f1b      	lsrs	r3, r3, #28
 8008546:	f003 0307 	and.w	r3, r3, #7
 800854a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	691b      	ldr	r3, [r3, #16]
 8008550:	019a      	lsls	r2, r3, #6
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	695b      	ldr	r3, [r3, #20]
 8008556:	061b      	lsls	r3, r3, #24
 8008558:	431a      	orrs	r2, r3
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	071b      	lsls	r3, r3, #28
 800855e:	4957      	ldr	r1, [pc, #348]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008560:	4313      	orrs	r3, r2
 8008562:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008566:	4b55      	ldr	r3, [pc, #340]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008568:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800856c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6a1b      	ldr	r3, [r3, #32]
 8008574:	3b01      	subs	r3, #1
 8008576:	021b      	lsls	r3, r3, #8
 8008578:	4950      	ldr	r1, [pc, #320]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800857a:	4313      	orrs	r3, r2
 800857c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f003 0308 	and.w	r3, r3, #8
 8008588:	2b00      	cmp	r3, #0
 800858a:	d01e      	beq.n	80085ca <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800858c:	4b4b      	ldr	r3, [pc, #300]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800858e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008592:	0e1b      	lsrs	r3, r3, #24
 8008594:	f003 030f 	and.w	r3, r3, #15
 8008598:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	691b      	ldr	r3, [r3, #16]
 800859e:	019a      	lsls	r2, r3, #6
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	061b      	lsls	r3, r3, #24
 80085a4:	431a      	orrs	r2, r3
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	699b      	ldr	r3, [r3, #24]
 80085aa:	071b      	lsls	r3, r3, #28
 80085ac:	4943      	ldr	r1, [pc, #268]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80085ae:	4313      	orrs	r3, r2
 80085b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80085b4:	4b41      	ldr	r3, [pc, #260]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80085b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80085ba:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085c2:	493e      	ldr	r1, [pc, #248]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80085c4:	4313      	orrs	r3, r2
 80085c6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80085ca:	4b3d      	ldr	r3, [pc, #244]	; (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80085cc:	2201      	movs	r2, #1
 80085ce:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80085d0:	f7fc ff28 	bl	8005424 <HAL_GetTick>
 80085d4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80085d6:	e008      	b.n	80085ea <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80085d8:	f7fc ff24 	bl	8005424 <HAL_GetTick>
 80085dc:	4602      	mov	r2, r0
 80085de:	697b      	ldr	r3, [r7, #20]
 80085e0:	1ad3      	subs	r3, r2, r3
 80085e2:	2b02      	cmp	r3, #2
 80085e4:	d901      	bls.n	80085ea <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80085e6:	2303      	movs	r3, #3
 80085e8:	e0a6      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80085ea:	4b34      	ldr	r3, [pc, #208]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80085f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085f6:	d1ef      	bne.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f003 0320 	and.w	r3, r3, #32
 8008600:	2b00      	cmp	r3, #0
 8008602:	f000 808d 	beq.w	8008720 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008606:	2300      	movs	r3, #0
 8008608:	60fb      	str	r3, [r7, #12]
 800860a:	4b2c      	ldr	r3, [pc, #176]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800860c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800860e:	4a2b      	ldr	r2, [pc, #172]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008610:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008614:	6413      	str	r3, [r2, #64]	; 0x40
 8008616:	4b29      	ldr	r3, [pc, #164]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800861a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800861e:	60fb      	str	r3, [r7, #12]
 8008620:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008622:	4b28      	ldr	r3, [pc, #160]	; (80086c4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a27      	ldr	r2, [pc, #156]	; (80086c4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8008628:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800862c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800862e:	f7fc fef9 	bl	8005424 <HAL_GetTick>
 8008632:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008634:	e008      	b.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008636:	f7fc fef5 	bl	8005424 <HAL_GetTick>
 800863a:	4602      	mov	r2, r0
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	1ad3      	subs	r3, r2, r3
 8008640:	2b02      	cmp	r3, #2
 8008642:	d901      	bls.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8008644:	2303      	movs	r3, #3
 8008646:	e077      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008648:	4b1e      	ldr	r3, [pc, #120]	; (80086c4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008650:	2b00      	cmp	r3, #0
 8008652:	d0f0      	beq.n	8008636 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008654:	4b19      	ldr	r3, [pc, #100]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008656:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008658:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800865c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d039      	beq.n	80086d8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008668:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800866c:	693a      	ldr	r2, [r7, #16]
 800866e:	429a      	cmp	r2, r3
 8008670:	d032      	beq.n	80086d8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008672:	4b12      	ldr	r3, [pc, #72]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008674:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008676:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800867a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800867c:	4b12      	ldr	r3, [pc, #72]	; (80086c8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800867e:	2201      	movs	r2, #1
 8008680:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008682:	4b11      	ldr	r3, [pc, #68]	; (80086c8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008684:	2200      	movs	r2, #0
 8008686:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008688:	4a0c      	ldr	r2, [pc, #48]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800868e:	4b0b      	ldr	r3, [pc, #44]	; (80086bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008690:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008692:	f003 0301 	and.w	r3, r3, #1
 8008696:	2b01      	cmp	r3, #1
 8008698:	d11e      	bne.n	80086d8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800869a:	f7fc fec3 	bl	8005424 <HAL_GetTick>
 800869e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80086a0:	e014      	b.n	80086cc <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80086a2:	f7fc febf 	bl	8005424 <HAL_GetTick>
 80086a6:	4602      	mov	r2, r0
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	1ad3      	subs	r3, r2, r3
 80086ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d90b      	bls.n	80086cc <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 80086b4:	2303      	movs	r3, #3
 80086b6:	e03f      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 80086b8:	42470068 	.word	0x42470068
 80086bc:	40023800 	.word	0x40023800
 80086c0:	42470070 	.word	0x42470070
 80086c4:	40007000 	.word	0x40007000
 80086c8:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80086cc:	4b1c      	ldr	r3, [pc, #112]	; (8008740 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80086ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086d0:	f003 0302 	and.w	r3, r3, #2
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d0e4      	beq.n	80086a2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80086e0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80086e4:	d10d      	bne.n	8008702 <HAL_RCCEx_PeriphCLKConfig+0x336>
 80086e6:	4b16      	ldr	r3, [pc, #88]	; (8008740 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80086e8:	689b      	ldr	r3, [r3, #8]
 80086ea:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086f2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80086f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086fa:	4911      	ldr	r1, [pc, #68]	; (8008740 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80086fc:	4313      	orrs	r3, r2
 80086fe:	608b      	str	r3, [r1, #8]
 8008700:	e005      	b.n	800870e <HAL_RCCEx_PeriphCLKConfig+0x342>
 8008702:	4b0f      	ldr	r3, [pc, #60]	; (8008740 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008704:	689b      	ldr	r3, [r3, #8]
 8008706:	4a0e      	ldr	r2, [pc, #56]	; (8008740 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008708:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800870c:	6093      	str	r3, [r2, #8]
 800870e:	4b0c      	ldr	r3, [pc, #48]	; (8008740 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008710:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008716:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800871a:	4909      	ldr	r1, [pc, #36]	; (8008740 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800871c:	4313      	orrs	r3, r2
 800871e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f003 0310 	and.w	r3, r3, #16
 8008728:	2b00      	cmp	r3, #0
 800872a:	d004      	beq.n	8008736 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8008732:	4b04      	ldr	r3, [pc, #16]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8008734:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8008736:	2300      	movs	r3, #0
}
 8008738:	4618      	mov	r0, r3
 800873a:	3718      	adds	r7, #24
 800873c:	46bd      	mov	sp, r7
 800873e:	bd80      	pop	{r7, pc}
 8008740:	40023800 	.word	0x40023800
 8008744:	424711e0 	.word	0x424711e0

08008748 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b082      	sub	sp, #8
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d101      	bne.n	800875a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8008756:	2301      	movs	r3, #1
 8008758:	e083      	b.n	8008862 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	7f5b      	ldrb	r3, [r3, #29]
 800875e:	b2db      	uxtb	r3, r3
 8008760:	2b00      	cmp	r3, #0
 8008762:	d105      	bne.n	8008770 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2200      	movs	r2, #0
 8008768:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f7fb fc72 	bl	8004054 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2202      	movs	r2, #2
 8008774:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	22ca      	movs	r2, #202	; 0xca
 800877c:	625a      	str	r2, [r3, #36]	; 0x24
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	2253      	movs	r2, #83	; 0x53
 8008784:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f000 faa8 	bl	8008cdc <RTC_EnterInitMode>
 800878c:	4603      	mov	r3, r0
 800878e:	2b00      	cmp	r3, #0
 8008790:	d008      	beq.n	80087a4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	22ff      	movs	r2, #255	; 0xff
 8008798:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2204      	movs	r2, #4
 800879e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80087a0:	2301      	movs	r3, #1
 80087a2:	e05e      	b.n	8008862 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	689b      	ldr	r3, [r3, #8]
 80087aa:	687a      	ldr	r2, [r7, #4]
 80087ac:	6812      	ldr	r2, [r2, #0]
 80087ae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80087b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087b6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	6899      	ldr	r1, [r3, #8]
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	685a      	ldr	r2, [r3, #4]
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	691b      	ldr	r3, [r3, #16]
 80087c6:	431a      	orrs	r2, r3
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	695b      	ldr	r3, [r3, #20]
 80087cc:	431a      	orrs	r2, r3
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	430a      	orrs	r2, r1
 80087d4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	687a      	ldr	r2, [r7, #4]
 80087dc:	68d2      	ldr	r2, [r2, #12]
 80087de:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	6919      	ldr	r1, [r3, #16]
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	689b      	ldr	r3, [r3, #8]
 80087ea:	041a      	lsls	r2, r3, #16
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	430a      	orrs	r2, r1
 80087f2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	68da      	ldr	r2, [r3, #12]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008802:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	689b      	ldr	r3, [r3, #8]
 800880a:	f003 0320 	and.w	r3, r3, #32
 800880e:	2b00      	cmp	r3, #0
 8008810:	d10e      	bne.n	8008830 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f000 fa3a 	bl	8008c8c <HAL_RTC_WaitForSynchro>
 8008818:	4603      	mov	r3, r0
 800881a:	2b00      	cmp	r3, #0
 800881c:	d008      	beq.n	8008830 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	22ff      	movs	r2, #255	; 0xff
 8008824:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2204      	movs	r2, #4
 800882a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800882c:	2301      	movs	r3, #1
 800882e:	e018      	b.n	8008862 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800883e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	699a      	ldr	r2, [r3, #24]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	430a      	orrs	r2, r1
 8008850:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	22ff      	movs	r2, #255	; 0xff
 8008858:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2201      	movs	r2, #1
 800885e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8008860:	2300      	movs	r3, #0
  }
}
 8008862:	4618      	mov	r0, r3
 8008864:	3708      	adds	r7, #8
 8008866:	46bd      	mov	sp, r7
 8008868:	bd80      	pop	{r7, pc}

0800886a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800886a:	b590      	push	{r4, r7, lr}
 800886c:	b087      	sub	sp, #28
 800886e:	af00      	add	r7, sp, #0
 8008870:	60f8      	str	r0, [r7, #12]
 8008872:	60b9      	str	r1, [r7, #8]
 8008874:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008876:	2300      	movs	r3, #0
 8008878:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	7f1b      	ldrb	r3, [r3, #28]
 800887e:	2b01      	cmp	r3, #1
 8008880:	d101      	bne.n	8008886 <HAL_RTC_SetTime+0x1c>
 8008882:	2302      	movs	r3, #2
 8008884:	e0aa      	b.n	80089dc <HAL_RTC_SetTime+0x172>
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2201      	movs	r2, #1
 800888a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2202      	movs	r2, #2
 8008890:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d126      	bne.n	80088e6 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	689b      	ldr	r3, [r3, #8]
 800889e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d102      	bne.n	80088ac <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	2200      	movs	r2, #0
 80088aa:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	781b      	ldrb	r3, [r3, #0]
 80088b0:	4618      	mov	r0, r3
 80088b2:	f000 fa3f 	bl	8008d34 <RTC_ByteToBcd2>
 80088b6:	4603      	mov	r3, r0
 80088b8:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	785b      	ldrb	r3, [r3, #1]
 80088be:	4618      	mov	r0, r3
 80088c0:	f000 fa38 	bl	8008d34 <RTC_ByteToBcd2>
 80088c4:	4603      	mov	r3, r0
 80088c6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80088c8:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	789b      	ldrb	r3, [r3, #2]
 80088ce:	4618      	mov	r0, r3
 80088d0:	f000 fa30 	bl	8008d34 <RTC_ByteToBcd2>
 80088d4:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80088d6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	78db      	ldrb	r3, [r3, #3]
 80088de:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80088e0:	4313      	orrs	r3, r2
 80088e2:	617b      	str	r3, [r7, #20]
 80088e4:	e018      	b.n	8008918 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	689b      	ldr	r3, [r3, #8]
 80088ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d102      	bne.n	80088fa <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	2200      	movs	r2, #0
 80088f8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	781b      	ldrb	r3, [r3, #0]
 80088fe:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	785b      	ldrb	r3, [r3, #1]
 8008904:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8008906:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8008908:	68ba      	ldr	r2, [r7, #8]
 800890a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800890c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	78db      	ldrb	r3, [r3, #3]
 8008912:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8008914:	4313      	orrs	r3, r2
 8008916:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	22ca      	movs	r2, #202	; 0xca
 800891e:	625a      	str	r2, [r3, #36]	; 0x24
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	2253      	movs	r2, #83	; 0x53
 8008926:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008928:	68f8      	ldr	r0, [r7, #12]
 800892a:	f000 f9d7 	bl	8008cdc <RTC_EnterInitMode>
 800892e:	4603      	mov	r3, r0
 8008930:	2b00      	cmp	r3, #0
 8008932:	d00b      	beq.n	800894c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	22ff      	movs	r2, #255	; 0xff
 800893a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	2204      	movs	r2, #4
 8008940:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	2200      	movs	r2, #0
 8008946:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008948:	2301      	movs	r3, #1
 800894a:	e047      	b.n	80089dc <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681a      	ldr	r2, [r3, #0]
 8008950:	697b      	ldr	r3, [r7, #20]
 8008952:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8008956:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800895a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	689a      	ldr	r2, [r3, #8]
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800896a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	6899      	ldr	r1, [r3, #8]
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	68da      	ldr	r2, [r3, #12]
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	691b      	ldr	r3, [r3, #16]
 800897a:	431a      	orrs	r2, r3
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	430a      	orrs	r2, r1
 8008982:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	68da      	ldr	r2, [r3, #12]
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008992:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	689b      	ldr	r3, [r3, #8]
 800899a:	f003 0320 	and.w	r3, r3, #32
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d111      	bne.n	80089c6 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80089a2:	68f8      	ldr	r0, [r7, #12]
 80089a4:	f000 f972 	bl	8008c8c <HAL_RTC_WaitForSynchro>
 80089a8:	4603      	mov	r3, r0
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d00b      	beq.n	80089c6 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	22ff      	movs	r2, #255	; 0xff
 80089b4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	2204      	movs	r2, #4
 80089ba:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	2200      	movs	r2, #0
 80089c0:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80089c2:	2301      	movs	r3, #1
 80089c4:	e00a      	b.n	80089dc <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	22ff      	movs	r2, #255	; 0xff
 80089cc:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2201      	movs	r2, #1
 80089d2:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2200      	movs	r2, #0
 80089d8:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80089da:	2300      	movs	r3, #0
  }
}
 80089dc:	4618      	mov	r0, r3
 80089de:	371c      	adds	r7, #28
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd90      	pop	{r4, r7, pc}

080089e4 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b086      	sub	sp, #24
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	60f8      	str	r0, [r7, #12]
 80089ec:	60b9      	str	r1, [r7, #8]
 80089ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80089f0:	2300      	movs	r3, #0
 80089f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	691b      	ldr	r3, [r3, #16]
 8008a04:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8008a08:	68bb      	ldr	r3, [r7, #8]
 8008a0a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8008a16:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008a1a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	0c1b      	lsrs	r3, r3, #16
 8008a20:	b2db      	uxtb	r3, r3
 8008a22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008a26:	b2da      	uxtb	r2, r3
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	0a1b      	lsrs	r3, r3, #8
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a36:	b2da      	uxtb	r2, r3
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8008a3c:	697b      	ldr	r3, [r7, #20]
 8008a3e:	b2db      	uxtb	r3, r3
 8008a40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a44:	b2da      	uxtb	r2, r3
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	0c1b      	lsrs	r3, r3, #16
 8008a4e:	b2db      	uxtb	r3, r3
 8008a50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a54:	b2da      	uxtb	r2, r3
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d11a      	bne.n	8008a96 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	781b      	ldrb	r3, [r3, #0]
 8008a64:	4618      	mov	r0, r3
 8008a66:	f000 f983 	bl	8008d70 <RTC_Bcd2ToByte>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	461a      	mov	r2, r3
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	785b      	ldrb	r3, [r3, #1]
 8008a76:	4618      	mov	r0, r3
 8008a78:	f000 f97a 	bl	8008d70 <RTC_Bcd2ToByte>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	461a      	mov	r2, r3
 8008a80:	68bb      	ldr	r3, [r7, #8]
 8008a82:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	789b      	ldrb	r3, [r3, #2]
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f000 f971 	bl	8008d70 <RTC_Bcd2ToByte>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	461a      	mov	r2, r3
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8008a96:	2300      	movs	r3, #0
}
 8008a98:	4618      	mov	r0, r3
 8008a9a:	3718      	adds	r7, #24
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}

08008aa0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008aa0:	b590      	push	{r4, r7, lr}
 8008aa2:	b087      	sub	sp, #28
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	60f8      	str	r0, [r7, #12]
 8008aa8:	60b9      	str	r1, [r7, #8]
 8008aaa:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008aac:	2300      	movs	r3, #0
 8008aae:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	7f1b      	ldrb	r3, [r3, #28]
 8008ab4:	2b01      	cmp	r3, #1
 8008ab6:	d101      	bne.n	8008abc <HAL_RTC_SetDate+0x1c>
 8008ab8:	2302      	movs	r3, #2
 8008aba:	e094      	b.n	8008be6 <HAL_RTC_SetDate+0x146>
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	2202      	movs	r2, #2
 8008ac6:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d10e      	bne.n	8008aec <HAL_RTC_SetDate+0x4c>
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	785b      	ldrb	r3, [r3, #1]
 8008ad2:	f003 0310 	and.w	r3, r3, #16
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d008      	beq.n	8008aec <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	785b      	ldrb	r3, [r3, #1]
 8008ade:	f023 0310 	bic.w	r3, r3, #16
 8008ae2:	b2db      	uxtb	r3, r3
 8008ae4:	330a      	adds	r3, #10
 8008ae6:	b2da      	uxtb	r2, r3
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d11c      	bne.n	8008b2c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	78db      	ldrb	r3, [r3, #3]
 8008af6:	4618      	mov	r0, r3
 8008af8:	f000 f91c 	bl	8008d34 <RTC_ByteToBcd2>
 8008afc:	4603      	mov	r3, r0
 8008afe:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	785b      	ldrb	r3, [r3, #1]
 8008b04:	4618      	mov	r0, r3
 8008b06:	f000 f915 	bl	8008d34 <RTC_ByteToBcd2>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8008b0e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	789b      	ldrb	r3, [r3, #2]
 8008b14:	4618      	mov	r0, r3
 8008b16:	f000 f90d 	bl	8008d34 <RTC_ByteToBcd2>
 8008b1a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8008b1c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	781b      	ldrb	r3, [r3, #0]
 8008b24:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8008b26:	4313      	orrs	r3, r2
 8008b28:	617b      	str	r3, [r7, #20]
 8008b2a:	e00e      	b.n	8008b4a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	78db      	ldrb	r3, [r3, #3]
 8008b30:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	785b      	ldrb	r3, [r3, #1]
 8008b36:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8008b38:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8008b3a:	68ba      	ldr	r2, [r7, #8]
 8008b3c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8008b3e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	781b      	ldrb	r3, [r3, #0]
 8008b44:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8008b46:	4313      	orrs	r3, r2
 8008b48:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	22ca      	movs	r2, #202	; 0xca
 8008b50:	625a      	str	r2, [r3, #36]	; 0x24
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	2253      	movs	r2, #83	; 0x53
 8008b58:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008b5a:	68f8      	ldr	r0, [r7, #12]
 8008b5c:	f000 f8be 	bl	8008cdc <RTC_EnterInitMode>
 8008b60:	4603      	mov	r3, r0
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d00b      	beq.n	8008b7e <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	22ff      	movs	r2, #255	; 0xff
 8008b6c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2204      	movs	r2, #4
 8008b72:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2200      	movs	r2, #0
 8008b78:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	e033      	b.n	8008be6 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681a      	ldr	r2, [r3, #0]
 8008b82:	697b      	ldr	r3, [r7, #20]
 8008b84:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008b88:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008b8c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	68da      	ldr	r2, [r3, #12]
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b9c:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	689b      	ldr	r3, [r3, #8]
 8008ba4:	f003 0320 	and.w	r3, r3, #32
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d111      	bne.n	8008bd0 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008bac:	68f8      	ldr	r0, [r7, #12]
 8008bae:	f000 f86d 	bl	8008c8c <HAL_RTC_WaitForSynchro>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d00b      	beq.n	8008bd0 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	22ff      	movs	r2, #255	; 0xff
 8008bbe:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	2204      	movs	r2, #4
 8008bc4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	2200      	movs	r2, #0
 8008bca:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8008bcc:	2301      	movs	r3, #1
 8008bce:	e00a      	b.n	8008be6 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	22ff      	movs	r2, #255	; 0xff
 8008bd6:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	2201      	movs	r2, #1
 8008bdc:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	2200      	movs	r2, #0
 8008be2:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8008be4:	2300      	movs	r3, #0
  }
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	371c      	adds	r7, #28
 8008bea:	46bd      	mov	sp, r7
 8008bec:	bd90      	pop	{r4, r7, pc}

08008bee <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008bee:	b580      	push	{r7, lr}
 8008bf0:	b086      	sub	sp, #24
 8008bf2:	af00      	add	r7, sp, #0
 8008bf4:	60f8      	str	r0, [r7, #12]
 8008bf6:	60b9      	str	r1, [r7, #8]
 8008bf8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	685b      	ldr	r3, [r3, #4]
 8008c04:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008c08:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008c0c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8008c0e:	697b      	ldr	r3, [r7, #20]
 8008c10:	0c1b      	lsrs	r3, r3, #16
 8008c12:	b2da      	uxtb	r2, r3
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	0a1b      	lsrs	r3, r3, #8
 8008c1c:	b2db      	uxtb	r3, r3
 8008c1e:	f003 031f 	and.w	r3, r3, #31
 8008c22:	b2da      	uxtb	r2, r3
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8008c28:	697b      	ldr	r3, [r7, #20]
 8008c2a:	b2db      	uxtb	r3, r3
 8008c2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008c30:	b2da      	uxtb	r2, r3
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8008c36:	697b      	ldr	r3, [r7, #20]
 8008c38:	0b5b      	lsrs	r3, r3, #13
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	f003 0307 	and.w	r3, r3, #7
 8008c40:	b2da      	uxtb	r2, r3
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d11a      	bne.n	8008c82 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	78db      	ldrb	r3, [r3, #3]
 8008c50:	4618      	mov	r0, r3
 8008c52:	f000 f88d 	bl	8008d70 <RTC_Bcd2ToByte>
 8008c56:	4603      	mov	r3, r0
 8008c58:	461a      	mov	r2, r3
 8008c5a:	68bb      	ldr	r3, [r7, #8]
 8008c5c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	785b      	ldrb	r3, [r3, #1]
 8008c62:	4618      	mov	r0, r3
 8008c64:	f000 f884 	bl	8008d70 <RTC_Bcd2ToByte>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	461a      	mov	r2, r3
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	789b      	ldrb	r3, [r3, #2]
 8008c74:	4618      	mov	r0, r3
 8008c76:	f000 f87b 	bl	8008d70 <RTC_Bcd2ToByte>
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8008c82:	2300      	movs	r3, #0
}
 8008c84:	4618      	mov	r0, r3
 8008c86:	3718      	adds	r7, #24
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	bd80      	pop	{r7, pc}

08008c8c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b084      	sub	sp, #16
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008c94:	2300      	movs	r3, #0
 8008c96:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	68da      	ldr	r2, [r3, #12]
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008ca6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008ca8:	f7fc fbbc 	bl	8005424 <HAL_GetTick>
 8008cac:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008cae:	e009      	b.n	8008cc4 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008cb0:	f7fc fbb8 	bl	8005424 <HAL_GetTick>
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	1ad3      	subs	r3, r2, r3
 8008cba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008cbe:	d901      	bls.n	8008cc4 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8008cc0:	2303      	movs	r3, #3
 8008cc2:	e007      	b.n	8008cd4 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	68db      	ldr	r3, [r3, #12]
 8008cca:	f003 0320 	and.w	r3, r3, #32
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d0ee      	beq.n	8008cb0 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8008cd2:	2300      	movs	r3, #0
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	3710      	adds	r7, #16
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bd80      	pop	{r7, pc}

08008cdc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b084      	sub	sp, #16
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	68db      	ldr	r3, [r3, #12]
 8008cee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d119      	bne.n	8008d2a <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f04f 32ff 	mov.w	r2, #4294967295
 8008cfe:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008d00:	f7fc fb90 	bl	8005424 <HAL_GetTick>
 8008d04:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008d06:	e009      	b.n	8008d1c <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008d08:	f7fc fb8c 	bl	8005424 <HAL_GetTick>
 8008d0c:	4602      	mov	r2, r0
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	1ad3      	subs	r3, r2, r3
 8008d12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008d16:	d901      	bls.n	8008d1c <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8008d18:	2303      	movs	r3, #3
 8008d1a:	e007      	b.n	8008d2c <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	68db      	ldr	r3, [r3, #12]
 8008d22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d0ee      	beq.n	8008d08 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8008d2a:	2300      	movs	r3, #0
}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	3710      	adds	r7, #16
 8008d30:	46bd      	mov	sp, r7
 8008d32:	bd80      	pop	{r7, pc}

08008d34 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8008d34:	b480      	push	{r7}
 8008d36:	b085      	sub	sp, #20
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008d3e:	2300      	movs	r3, #0
 8008d40:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8008d42:	e005      	b.n	8008d50 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	3301      	adds	r3, #1
 8008d48:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8008d4a:	79fb      	ldrb	r3, [r7, #7]
 8008d4c:	3b0a      	subs	r3, #10
 8008d4e:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8008d50:	79fb      	ldrb	r3, [r7, #7]
 8008d52:	2b09      	cmp	r3, #9
 8008d54:	d8f6      	bhi.n	8008d44 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	b2db      	uxtb	r3, r3
 8008d5a:	011b      	lsls	r3, r3, #4
 8008d5c:	b2da      	uxtb	r2, r3
 8008d5e:	79fb      	ldrb	r3, [r7, #7]
 8008d60:	4313      	orrs	r3, r2
 8008d62:	b2db      	uxtb	r3, r3
}
 8008d64:	4618      	mov	r0, r3
 8008d66:	3714      	adds	r7, #20
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6e:	4770      	bx	lr

08008d70 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8008d70:	b480      	push	{r7}
 8008d72:	b085      	sub	sp, #20
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	4603      	mov	r3, r0
 8008d78:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8008d7e:	79fb      	ldrb	r3, [r7, #7]
 8008d80:	091b      	lsrs	r3, r3, #4
 8008d82:	b2db      	uxtb	r3, r3
 8008d84:	461a      	mov	r2, r3
 8008d86:	4613      	mov	r3, r2
 8008d88:	009b      	lsls	r3, r3, #2
 8008d8a:	4413      	add	r3, r2
 8008d8c:	005b      	lsls	r3, r3, #1
 8008d8e:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8008d90:	79fb      	ldrb	r3, [r7, #7]
 8008d92:	f003 030f 	and.w	r3, r3, #15
 8008d96:	b2da      	uxtb	r2, r3
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	b2db      	uxtb	r3, r3
 8008d9c:	4413      	add	r3, r2
 8008d9e:	b2db      	uxtb	r3, r3
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	3714      	adds	r7, #20
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr

08008dac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b082      	sub	sp, #8
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d101      	bne.n	8008dbe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008dba:	2301      	movs	r3, #1
 8008dbc:	e056      	b.n	8008e6c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008dca:	b2db      	uxtb	r3, r3
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d106      	bne.n	8008dde <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f7fb fc33 	bl	8004644 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2202      	movs	r2, #2
 8008de2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	681a      	ldr	r2, [r3, #0]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008df4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	685a      	ldr	r2, [r3, #4]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	689b      	ldr	r3, [r3, #8]
 8008dfe:	431a      	orrs	r2, r3
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	68db      	ldr	r3, [r3, #12]
 8008e04:	431a      	orrs	r2, r3
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	691b      	ldr	r3, [r3, #16]
 8008e0a:	431a      	orrs	r2, r3
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	695b      	ldr	r3, [r3, #20]
 8008e10:	431a      	orrs	r2, r3
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	699b      	ldr	r3, [r3, #24]
 8008e16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008e1a:	431a      	orrs	r2, r3
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	69db      	ldr	r3, [r3, #28]
 8008e20:	431a      	orrs	r2, r3
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6a1b      	ldr	r3, [r3, #32]
 8008e26:	ea42 0103 	orr.w	r1, r2, r3
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	430a      	orrs	r2, r1
 8008e34:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	699b      	ldr	r3, [r3, #24]
 8008e3a:	0c1b      	lsrs	r3, r3, #16
 8008e3c:	f003 0104 	and.w	r1, r3, #4
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	430a      	orrs	r2, r1
 8008e4a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	69da      	ldr	r2, [r3, #28]
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008e5a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2201      	movs	r2, #1
 8008e66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008e6a:	2300      	movs	r3, #0
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	3708      	adds	r7, #8
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}

08008e74 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b088      	sub	sp, #32
 8008e78:	af02      	add	r7, sp, #8
 8008e7a:	60f8      	str	r0, [r7, #12]
 8008e7c:	60b9      	str	r1, [r7, #8]
 8008e7e:	603b      	str	r3, [r7, #0]
 8008e80:	4613      	mov	r3, r2
 8008e82:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008e84:	2300      	movs	r3, #0
 8008e86:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008e90:	d112      	bne.n	8008eb8 <HAL_SPI_Receive+0x44>
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	689b      	ldr	r3, [r3, #8]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d10e      	bne.n	8008eb8 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2204      	movs	r2, #4
 8008e9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008ea2:	88fa      	ldrh	r2, [r7, #6]
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	9300      	str	r3, [sp, #0]
 8008ea8:	4613      	mov	r3, r2
 8008eaa:	68ba      	ldr	r2, [r7, #8]
 8008eac:	68b9      	ldr	r1, [r7, #8]
 8008eae:	68f8      	ldr	r0, [r7, #12]
 8008eb0:	f000 f8e9 	bl	8009086 <HAL_SPI_TransmitReceive>
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	e0e2      	b.n	800907e <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008ebe:	2b01      	cmp	r3, #1
 8008ec0:	d101      	bne.n	8008ec6 <HAL_SPI_Receive+0x52>
 8008ec2:	2302      	movs	r3, #2
 8008ec4:	e0db      	b.n	800907e <HAL_SPI_Receive+0x20a>
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	2201      	movs	r2, #1
 8008eca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008ece:	f7fc faa9 	bl	8005424 <HAL_GetTick>
 8008ed2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008eda:	b2db      	uxtb	r3, r3
 8008edc:	2b01      	cmp	r3, #1
 8008ede:	d002      	beq.n	8008ee6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008ee0:	2302      	movs	r3, #2
 8008ee2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008ee4:	e0c2      	b.n	800906c <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d002      	beq.n	8008ef2 <HAL_SPI_Receive+0x7e>
 8008eec:	88fb      	ldrh	r3, [r7, #6]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d102      	bne.n	8008ef8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008ef6:	e0b9      	b.n	800906c <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2204      	movs	r2, #4
 8008efc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	2200      	movs	r2, #0
 8008f04:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	68ba      	ldr	r2, [r7, #8]
 8008f0a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	88fa      	ldrh	r2, [r7, #6]
 8008f10:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	88fa      	ldrh	r2, [r7, #6]
 8008f16:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	2200      	movs	r2, #0
 8008f22:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	2200      	movs	r2, #0
 8008f28:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	2200      	movs	r2, #0
 8008f34:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	689b      	ldr	r3, [r3, #8]
 8008f3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f3e:	d107      	bne.n	8008f50 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	681a      	ldr	r2, [r3, #0]
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008f4e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f5a:	2b40      	cmp	r3, #64	; 0x40
 8008f5c:	d007      	beq.n	8008f6e <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	681a      	ldr	r2, [r3, #0]
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f6c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	68db      	ldr	r3, [r3, #12]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d162      	bne.n	800903c <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008f76:	e02e      	b.n	8008fd6 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	689b      	ldr	r3, [r3, #8]
 8008f7e:	f003 0301 	and.w	r3, r3, #1
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d115      	bne.n	8008fb2 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	f103 020c 	add.w	r2, r3, #12
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f92:	7812      	ldrb	r2, [r2, #0]
 8008f94:	b2d2      	uxtb	r2, r2
 8008f96:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f9c:	1c5a      	adds	r2, r3, #1
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008fa6:	b29b      	uxth	r3, r3
 8008fa8:	3b01      	subs	r3, #1
 8008faa:	b29a      	uxth	r2, r3
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008fb0:	e011      	b.n	8008fd6 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008fb2:	f7fc fa37 	bl	8005424 <HAL_GetTick>
 8008fb6:	4602      	mov	r2, r0
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	1ad3      	subs	r3, r2, r3
 8008fbc:	683a      	ldr	r2, [r7, #0]
 8008fbe:	429a      	cmp	r2, r3
 8008fc0:	d803      	bhi.n	8008fca <HAL_SPI_Receive+0x156>
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fc8:	d102      	bne.n	8008fd0 <HAL_SPI_Receive+0x15c>
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d102      	bne.n	8008fd6 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8008fd0:	2303      	movs	r3, #3
 8008fd2:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008fd4:	e04a      	b.n	800906c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008fda:	b29b      	uxth	r3, r3
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d1cb      	bne.n	8008f78 <HAL_SPI_Receive+0x104>
 8008fe0:	e031      	b.n	8009046 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	689b      	ldr	r3, [r3, #8]
 8008fe8:	f003 0301 	and.w	r3, r3, #1
 8008fec:	2b01      	cmp	r3, #1
 8008fee:	d113      	bne.n	8009018 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	68da      	ldr	r2, [r3, #12]
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ffa:	b292      	uxth	r2, r2
 8008ffc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009002:	1c9a      	adds	r2, r3, #2
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800900c:	b29b      	uxth	r3, r3
 800900e:	3b01      	subs	r3, #1
 8009010:	b29a      	uxth	r2, r3
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009016:	e011      	b.n	800903c <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009018:	f7fc fa04 	bl	8005424 <HAL_GetTick>
 800901c:	4602      	mov	r2, r0
 800901e:	693b      	ldr	r3, [r7, #16]
 8009020:	1ad3      	subs	r3, r2, r3
 8009022:	683a      	ldr	r2, [r7, #0]
 8009024:	429a      	cmp	r2, r3
 8009026:	d803      	bhi.n	8009030 <HAL_SPI_Receive+0x1bc>
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800902e:	d102      	bne.n	8009036 <HAL_SPI_Receive+0x1c2>
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d102      	bne.n	800903c <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8009036:	2303      	movs	r3, #3
 8009038:	75fb      	strb	r3, [r7, #23]
          goto error;
 800903a:	e017      	b.n	800906c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009040:	b29b      	uxth	r3, r3
 8009042:	2b00      	cmp	r3, #0
 8009044:	d1cd      	bne.n	8008fe2 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009046:	693a      	ldr	r2, [r7, #16]
 8009048:	6839      	ldr	r1, [r7, #0]
 800904a:	68f8      	ldr	r0, [r7, #12]
 800904c:	f000 fa27 	bl	800949e <SPI_EndRxTransaction>
 8009050:	4603      	mov	r3, r0
 8009052:	2b00      	cmp	r3, #0
 8009054:	d002      	beq.n	800905c <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	2220      	movs	r2, #32
 800905a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009060:	2b00      	cmp	r3, #0
 8009062:	d002      	beq.n	800906a <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8009064:	2301      	movs	r3, #1
 8009066:	75fb      	strb	r3, [r7, #23]
 8009068:	e000      	b.n	800906c <HAL_SPI_Receive+0x1f8>
  }

error :
 800906a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2201      	movs	r2, #1
 8009070:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	2200      	movs	r2, #0
 8009078:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800907c:	7dfb      	ldrb	r3, [r7, #23]
}
 800907e:	4618      	mov	r0, r3
 8009080:	3718      	adds	r7, #24
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}

08009086 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009086:	b580      	push	{r7, lr}
 8009088:	b08c      	sub	sp, #48	; 0x30
 800908a:	af00      	add	r7, sp, #0
 800908c:	60f8      	str	r0, [r7, #12]
 800908e:	60b9      	str	r1, [r7, #8]
 8009090:	607a      	str	r2, [r7, #4]
 8009092:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009094:	2301      	movs	r3, #1
 8009096:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009098:	2300      	movs	r3, #0
 800909a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80090a4:	2b01      	cmp	r3, #1
 80090a6:	d101      	bne.n	80090ac <HAL_SPI_TransmitReceive+0x26>
 80090a8:	2302      	movs	r3, #2
 80090aa:	e18a      	b.n	80093c2 <HAL_SPI_TransmitReceive+0x33c>
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2201      	movs	r2, #1
 80090b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80090b4:	f7fc f9b6 	bl	8005424 <HAL_GetTick>
 80090b8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80090c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80090ca:	887b      	ldrh	r3, [r7, #2]
 80090cc:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80090ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80090d2:	2b01      	cmp	r3, #1
 80090d4:	d00f      	beq.n	80090f6 <HAL_SPI_TransmitReceive+0x70>
 80090d6:	69fb      	ldr	r3, [r7, #28]
 80090d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80090dc:	d107      	bne.n	80090ee <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	689b      	ldr	r3, [r3, #8]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d103      	bne.n	80090ee <HAL_SPI_TransmitReceive+0x68>
 80090e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80090ea:	2b04      	cmp	r3, #4
 80090ec:	d003      	beq.n	80090f6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80090ee:	2302      	movs	r3, #2
 80090f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80090f4:	e15b      	b.n	80093ae <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d005      	beq.n	8009108 <HAL_SPI_TransmitReceive+0x82>
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d002      	beq.n	8009108 <HAL_SPI_TransmitReceive+0x82>
 8009102:	887b      	ldrh	r3, [r7, #2]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d103      	bne.n	8009110 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8009108:	2301      	movs	r3, #1
 800910a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800910e:	e14e      	b.n	80093ae <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009116:	b2db      	uxtb	r3, r3
 8009118:	2b04      	cmp	r3, #4
 800911a:	d003      	beq.n	8009124 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	2205      	movs	r2, #5
 8009120:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	2200      	movs	r2, #0
 8009128:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	687a      	ldr	r2, [r7, #4]
 800912e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	887a      	ldrh	r2, [r7, #2]
 8009134:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	887a      	ldrh	r2, [r7, #2]
 800913a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	68ba      	ldr	r2, [r7, #8]
 8009140:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	887a      	ldrh	r2, [r7, #2]
 8009146:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	887a      	ldrh	r2, [r7, #2]
 800914c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	2200      	movs	r2, #0
 8009152:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	2200      	movs	r2, #0
 8009158:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009164:	2b40      	cmp	r3, #64	; 0x40
 8009166:	d007      	beq.n	8009178 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	681a      	ldr	r2, [r3, #0]
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009176:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	68db      	ldr	r3, [r3, #12]
 800917c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009180:	d178      	bne.n	8009274 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d002      	beq.n	8009190 <HAL_SPI_TransmitReceive+0x10a>
 800918a:	8b7b      	ldrh	r3, [r7, #26]
 800918c:	2b01      	cmp	r3, #1
 800918e:	d166      	bne.n	800925e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009194:	881a      	ldrh	r2, [r3, #0]
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091a0:	1c9a      	adds	r2, r3, #2
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	3b01      	subs	r3, #1
 80091ae:	b29a      	uxth	r2, r3
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80091b4:	e053      	b.n	800925e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	689b      	ldr	r3, [r3, #8]
 80091bc:	f003 0302 	and.w	r3, r3, #2
 80091c0:	2b02      	cmp	r3, #2
 80091c2:	d11b      	bne.n	80091fc <HAL_SPI_TransmitReceive+0x176>
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80091c8:	b29b      	uxth	r3, r3
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d016      	beq.n	80091fc <HAL_SPI_TransmitReceive+0x176>
 80091ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091d0:	2b01      	cmp	r3, #1
 80091d2:	d113      	bne.n	80091fc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091d8:	881a      	ldrh	r2, [r3, #0]
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091e4:	1c9a      	adds	r2, r3, #2
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80091ee:	b29b      	uxth	r3, r3
 80091f0:	3b01      	subs	r3, #1
 80091f2:	b29a      	uxth	r2, r3
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80091f8:	2300      	movs	r3, #0
 80091fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	689b      	ldr	r3, [r3, #8]
 8009202:	f003 0301 	and.w	r3, r3, #1
 8009206:	2b01      	cmp	r3, #1
 8009208:	d119      	bne.n	800923e <HAL_SPI_TransmitReceive+0x1b8>
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800920e:	b29b      	uxth	r3, r3
 8009210:	2b00      	cmp	r3, #0
 8009212:	d014      	beq.n	800923e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	68da      	ldr	r2, [r3, #12]
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800921e:	b292      	uxth	r2, r2
 8009220:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009226:	1c9a      	adds	r2, r3, #2
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009230:	b29b      	uxth	r3, r3
 8009232:	3b01      	subs	r3, #1
 8009234:	b29a      	uxth	r2, r3
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800923a:	2301      	movs	r3, #1
 800923c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800923e:	f7fc f8f1 	bl	8005424 <HAL_GetTick>
 8009242:	4602      	mov	r2, r0
 8009244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009246:	1ad3      	subs	r3, r2, r3
 8009248:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800924a:	429a      	cmp	r2, r3
 800924c:	d807      	bhi.n	800925e <HAL_SPI_TransmitReceive+0x1d8>
 800924e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009254:	d003      	beq.n	800925e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8009256:	2303      	movs	r3, #3
 8009258:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800925c:	e0a7      	b.n	80093ae <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009262:	b29b      	uxth	r3, r3
 8009264:	2b00      	cmp	r3, #0
 8009266:	d1a6      	bne.n	80091b6 <HAL_SPI_TransmitReceive+0x130>
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800926c:	b29b      	uxth	r3, r3
 800926e:	2b00      	cmp	r3, #0
 8009270:	d1a1      	bne.n	80091b6 <HAL_SPI_TransmitReceive+0x130>
 8009272:	e07c      	b.n	800936e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	685b      	ldr	r3, [r3, #4]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d002      	beq.n	8009282 <HAL_SPI_TransmitReceive+0x1fc>
 800927c:	8b7b      	ldrh	r3, [r7, #26]
 800927e:	2b01      	cmp	r3, #1
 8009280:	d16b      	bne.n	800935a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	330c      	adds	r3, #12
 800928c:	7812      	ldrb	r2, [r2, #0]
 800928e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009294:	1c5a      	adds	r2, r3, #1
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800929e:	b29b      	uxth	r3, r3
 80092a0:	3b01      	subs	r3, #1
 80092a2:	b29a      	uxth	r2, r3
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80092a8:	e057      	b.n	800935a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	689b      	ldr	r3, [r3, #8]
 80092b0:	f003 0302 	and.w	r3, r3, #2
 80092b4:	2b02      	cmp	r3, #2
 80092b6:	d11c      	bne.n	80092f2 <HAL_SPI_TransmitReceive+0x26c>
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80092bc:	b29b      	uxth	r3, r3
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d017      	beq.n	80092f2 <HAL_SPI_TransmitReceive+0x26c>
 80092c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d114      	bne.n	80092f2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	330c      	adds	r3, #12
 80092d2:	7812      	ldrb	r2, [r2, #0]
 80092d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092da:	1c5a      	adds	r2, r3, #1
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80092e4:	b29b      	uxth	r3, r3
 80092e6:	3b01      	subs	r3, #1
 80092e8:	b29a      	uxth	r2, r3
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80092ee:	2300      	movs	r3, #0
 80092f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	689b      	ldr	r3, [r3, #8]
 80092f8:	f003 0301 	and.w	r3, r3, #1
 80092fc:	2b01      	cmp	r3, #1
 80092fe:	d119      	bne.n	8009334 <HAL_SPI_TransmitReceive+0x2ae>
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009304:	b29b      	uxth	r3, r3
 8009306:	2b00      	cmp	r3, #0
 8009308:	d014      	beq.n	8009334 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	68da      	ldr	r2, [r3, #12]
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009314:	b2d2      	uxtb	r2, r2
 8009316:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800931c:	1c5a      	adds	r2, r3, #1
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009326:	b29b      	uxth	r3, r3
 8009328:	3b01      	subs	r3, #1
 800932a:	b29a      	uxth	r2, r3
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009330:	2301      	movs	r3, #1
 8009332:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009334:	f7fc f876 	bl	8005424 <HAL_GetTick>
 8009338:	4602      	mov	r2, r0
 800933a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800933c:	1ad3      	subs	r3, r2, r3
 800933e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009340:	429a      	cmp	r2, r3
 8009342:	d803      	bhi.n	800934c <HAL_SPI_TransmitReceive+0x2c6>
 8009344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009346:	f1b3 3fff 	cmp.w	r3, #4294967295
 800934a:	d102      	bne.n	8009352 <HAL_SPI_TransmitReceive+0x2cc>
 800934c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800934e:	2b00      	cmp	r3, #0
 8009350:	d103      	bne.n	800935a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8009352:	2303      	movs	r3, #3
 8009354:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009358:	e029      	b.n	80093ae <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800935e:	b29b      	uxth	r3, r3
 8009360:	2b00      	cmp	r3, #0
 8009362:	d1a2      	bne.n	80092aa <HAL_SPI_TransmitReceive+0x224>
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009368:	b29b      	uxth	r3, r3
 800936a:	2b00      	cmp	r3, #0
 800936c:	d19d      	bne.n	80092aa <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800936e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009370:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009372:	68f8      	ldr	r0, [r7, #12]
 8009374:	f000 f8f8 	bl	8009568 <SPI_EndRxTxTransaction>
 8009378:	4603      	mov	r3, r0
 800937a:	2b00      	cmp	r3, #0
 800937c:	d006      	beq.n	800938c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800937e:	2301      	movs	r3, #1
 8009380:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	2220      	movs	r2, #32
 8009388:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800938a:	e010      	b.n	80093ae <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	689b      	ldr	r3, [r3, #8]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d10b      	bne.n	80093ac <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009394:	2300      	movs	r3, #0
 8009396:	617b      	str	r3, [r7, #20]
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	68db      	ldr	r3, [r3, #12]
 800939e:	617b      	str	r3, [r7, #20]
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	689b      	ldr	r3, [r3, #8]
 80093a6:	617b      	str	r3, [r7, #20]
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	e000      	b.n	80093ae <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80093ac:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	2201      	movs	r2, #1
 80093b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	2200      	movs	r2, #0
 80093ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80093be:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80093c2:	4618      	mov	r0, r3
 80093c4:	3730      	adds	r7, #48	; 0x30
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bd80      	pop	{r7, pc}

080093ca <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80093ca:	b580      	push	{r7, lr}
 80093cc:	b084      	sub	sp, #16
 80093ce:	af00      	add	r7, sp, #0
 80093d0:	60f8      	str	r0, [r7, #12]
 80093d2:	60b9      	str	r1, [r7, #8]
 80093d4:	603b      	str	r3, [r7, #0]
 80093d6:	4613      	mov	r3, r2
 80093d8:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80093da:	e04c      	b.n	8009476 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093e2:	d048      	beq.n	8009476 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80093e4:	f7fc f81e 	bl	8005424 <HAL_GetTick>
 80093e8:	4602      	mov	r2, r0
 80093ea:	69bb      	ldr	r3, [r7, #24]
 80093ec:	1ad3      	subs	r3, r2, r3
 80093ee:	683a      	ldr	r2, [r7, #0]
 80093f0:	429a      	cmp	r2, r3
 80093f2:	d902      	bls.n	80093fa <SPI_WaitFlagStateUntilTimeout+0x30>
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d13d      	bne.n	8009476 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	685a      	ldr	r2, [r3, #4]
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009408:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	685b      	ldr	r3, [r3, #4]
 800940e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009412:	d111      	bne.n	8009438 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	689b      	ldr	r3, [r3, #8]
 8009418:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800941c:	d004      	beq.n	8009428 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	689b      	ldr	r3, [r3, #8]
 8009422:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009426:	d107      	bne.n	8009438 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	681a      	ldr	r2, [r3, #0]
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009436:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800943c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009440:	d10f      	bne.n	8009462 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	681a      	ldr	r2, [r3, #0]
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009450:	601a      	str	r2, [r3, #0]
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	681a      	ldr	r2, [r3, #0]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009460:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	2201      	movs	r2, #1
 8009466:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2200      	movs	r2, #0
 800946e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8009472:	2303      	movs	r3, #3
 8009474:	e00f      	b.n	8009496 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	689a      	ldr	r2, [r3, #8]
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	4013      	ands	r3, r2
 8009480:	68ba      	ldr	r2, [r7, #8]
 8009482:	429a      	cmp	r2, r3
 8009484:	bf0c      	ite	eq
 8009486:	2301      	moveq	r3, #1
 8009488:	2300      	movne	r3, #0
 800948a:	b2db      	uxtb	r3, r3
 800948c:	461a      	mov	r2, r3
 800948e:	79fb      	ldrb	r3, [r7, #7]
 8009490:	429a      	cmp	r2, r3
 8009492:	d1a3      	bne.n	80093dc <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8009494:	2300      	movs	r3, #0
}
 8009496:	4618      	mov	r0, r3
 8009498:	3710      	adds	r7, #16
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}

0800949e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800949e:	b580      	push	{r7, lr}
 80094a0:	b086      	sub	sp, #24
 80094a2:	af02      	add	r7, sp, #8
 80094a4:	60f8      	str	r0, [r7, #12]
 80094a6:	60b9      	str	r1, [r7, #8]
 80094a8:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	685b      	ldr	r3, [r3, #4]
 80094ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80094b2:	d111      	bne.n	80094d8 <SPI_EndRxTransaction+0x3a>
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	689b      	ldr	r3, [r3, #8]
 80094b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094bc:	d004      	beq.n	80094c8 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	689b      	ldr	r3, [r3, #8]
 80094c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094c6:	d107      	bne.n	80094d8 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	681a      	ldr	r2, [r3, #0]
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80094d6:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	685b      	ldr	r3, [r3, #4]
 80094dc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80094e0:	d12a      	bne.n	8009538 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	689b      	ldr	r3, [r3, #8]
 80094e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094ea:	d012      	beq.n	8009512 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	9300      	str	r3, [sp, #0]
 80094f0:	68bb      	ldr	r3, [r7, #8]
 80094f2:	2200      	movs	r2, #0
 80094f4:	2180      	movs	r1, #128	; 0x80
 80094f6:	68f8      	ldr	r0, [r7, #12]
 80094f8:	f7ff ff67 	bl	80093ca <SPI_WaitFlagStateUntilTimeout>
 80094fc:	4603      	mov	r3, r0
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d02d      	beq.n	800955e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009506:	f043 0220 	orr.w	r2, r3, #32
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800950e:	2303      	movs	r3, #3
 8009510:	e026      	b.n	8009560 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	9300      	str	r3, [sp, #0]
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	2200      	movs	r2, #0
 800951a:	2101      	movs	r1, #1
 800951c:	68f8      	ldr	r0, [r7, #12]
 800951e:	f7ff ff54 	bl	80093ca <SPI_WaitFlagStateUntilTimeout>
 8009522:	4603      	mov	r3, r0
 8009524:	2b00      	cmp	r3, #0
 8009526:	d01a      	beq.n	800955e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800952c:	f043 0220 	orr.w	r2, r3, #32
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009534:	2303      	movs	r3, #3
 8009536:	e013      	b.n	8009560 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	9300      	str	r3, [sp, #0]
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	2200      	movs	r2, #0
 8009540:	2101      	movs	r1, #1
 8009542:	68f8      	ldr	r0, [r7, #12]
 8009544:	f7ff ff41 	bl	80093ca <SPI_WaitFlagStateUntilTimeout>
 8009548:	4603      	mov	r3, r0
 800954a:	2b00      	cmp	r3, #0
 800954c:	d007      	beq.n	800955e <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009552:	f043 0220 	orr.w	r2, r3, #32
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800955a:	2303      	movs	r3, #3
 800955c:	e000      	b.n	8009560 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800955e:	2300      	movs	r3, #0
}
 8009560:	4618      	mov	r0, r3
 8009562:	3710      	adds	r7, #16
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b088      	sub	sp, #32
 800956c:	af02      	add	r7, sp, #8
 800956e:	60f8      	str	r0, [r7, #12]
 8009570:	60b9      	str	r1, [r7, #8]
 8009572:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009574:	4b1b      	ldr	r3, [pc, #108]	; (80095e4 <SPI_EndRxTxTransaction+0x7c>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4a1b      	ldr	r2, [pc, #108]	; (80095e8 <SPI_EndRxTxTransaction+0x80>)
 800957a:	fba2 2303 	umull	r2, r3, r2, r3
 800957e:	0d5b      	lsrs	r3, r3, #21
 8009580:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009584:	fb02 f303 	mul.w	r3, r2, r3
 8009588:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	685b      	ldr	r3, [r3, #4]
 800958e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009592:	d112      	bne.n	80095ba <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	9300      	str	r3, [sp, #0]
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	2200      	movs	r2, #0
 800959c:	2180      	movs	r1, #128	; 0x80
 800959e:	68f8      	ldr	r0, [r7, #12]
 80095a0:	f7ff ff13 	bl	80093ca <SPI_WaitFlagStateUntilTimeout>
 80095a4:	4603      	mov	r3, r0
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d016      	beq.n	80095d8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095ae:	f043 0220 	orr.w	r2, r3, #32
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80095b6:	2303      	movs	r3, #3
 80095b8:	e00f      	b.n	80095da <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d00a      	beq.n	80095d6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80095c0:	697b      	ldr	r3, [r7, #20]
 80095c2:	3b01      	subs	r3, #1
 80095c4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	689b      	ldr	r3, [r3, #8]
 80095cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095d0:	2b80      	cmp	r3, #128	; 0x80
 80095d2:	d0f2      	beq.n	80095ba <SPI_EndRxTxTransaction+0x52>
 80095d4:	e000      	b.n	80095d8 <SPI_EndRxTxTransaction+0x70>
        break;
 80095d6:	bf00      	nop
  }

  return HAL_OK;
 80095d8:	2300      	movs	r3, #0
}
 80095da:	4618      	mov	r0, r3
 80095dc:	3718      	adds	r7, #24
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}
 80095e2:	bf00      	nop
 80095e4:	20000000 	.word	0x20000000
 80095e8:	165e9f81 	.word	0x165e9f81

080095ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b082      	sub	sp, #8
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d101      	bne.n	80095fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80095fa:	2301      	movs	r3, #1
 80095fc:	e01d      	b.n	800963a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009604:	b2db      	uxtb	r3, r3
 8009606:	2b00      	cmp	r3, #0
 8009608:	d106      	bne.n	8009618 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2200      	movs	r2, #0
 800960e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f7fb fbbe 	bl	8004d94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2202      	movs	r2, #2
 800961c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681a      	ldr	r2, [r3, #0]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	3304      	adds	r3, #4
 8009628:	4619      	mov	r1, r3
 800962a:	4610      	mov	r0, r2
 800962c:	f000 fbde 	bl	8009dec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2201      	movs	r2, #1
 8009634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009638:	2300      	movs	r3, #0
}
 800963a:	4618      	mov	r0, r3
 800963c:	3708      	adds	r7, #8
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}

08009642 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8009642:	b480      	push	{r7}
 8009644:	b083      	sub	sp, #12
 8009646:	af00      	add	r7, sp, #0
 8009648:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2202      	movs	r2, #2
 800964e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	6a1a      	ldr	r2, [r3, #32]
 8009658:	f241 1311 	movw	r3, #4369	; 0x1111
 800965c:	4013      	ands	r3, r2
 800965e:	2b00      	cmp	r3, #0
 8009660:	d10f      	bne.n	8009682 <HAL_TIM_Base_Stop+0x40>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	6a1a      	ldr	r2, [r3, #32]
 8009668:	f240 4344 	movw	r3, #1092	; 0x444
 800966c:	4013      	ands	r3, r2
 800966e:	2b00      	cmp	r3, #0
 8009670:	d107      	bne.n	8009682 <HAL_TIM_Base_Stop+0x40>
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	681a      	ldr	r2, [r3, #0]
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	f022 0201 	bic.w	r2, r2, #1
 8009680:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2201      	movs	r2, #1
 8009686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800968a:	2300      	movs	r3, #0
}
 800968c:	4618      	mov	r0, r3
 800968e:	370c      	adds	r7, #12
 8009690:	46bd      	mov	sp, r7
 8009692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009696:	4770      	bx	lr

08009698 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009698:	b480      	push	{r7}
 800969a:	b085      	sub	sp, #20
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	68da      	ldr	r2, [r3, #12]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f042 0201 	orr.w	r2, r2, #1
 80096ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	689b      	ldr	r3, [r3, #8]
 80096b6:	f003 0307 	and.w	r3, r3, #7
 80096ba:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	2b06      	cmp	r3, #6
 80096c0:	d007      	beq.n	80096d2 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	681a      	ldr	r2, [r3, #0]
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f042 0201 	orr.w	r2, r2, #1
 80096d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80096d2:	2300      	movs	r3, #0
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	3714      	adds	r7, #20
 80096d8:	46bd      	mov	sp, r7
 80096da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096de:	4770      	bx	lr

080096e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b082      	sub	sp, #8
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d101      	bne.n	80096f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80096ee:	2301      	movs	r3, #1
 80096f0:	e01d      	b.n	800972e <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096f8:	b2db      	uxtb	r3, r3
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d106      	bne.n	800970c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2200      	movs	r2, #0
 8009702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	f000 f815 	bl	8009736 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2202      	movs	r2, #2
 8009710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681a      	ldr	r2, [r3, #0]
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	3304      	adds	r3, #4
 800971c:	4619      	mov	r1, r3
 800971e:	4610      	mov	r0, r2
 8009720:	f000 fb64 	bl	8009dec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2201      	movs	r2, #1
 8009728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800972c:	2300      	movs	r3, #0
}
 800972e:	4618      	mov	r0, r3
 8009730:	3708      	adds	r7, #8
 8009732:	46bd      	mov	sp, r7
 8009734:	bd80      	pop	{r7, pc}

08009736 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009736:	b480      	push	{r7}
 8009738:	b083      	sub	sp, #12
 800973a:	af00      	add	r7, sp, #0
 800973c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800973e:	bf00      	nop
 8009740:	370c      	adds	r7, #12
 8009742:	46bd      	mov	sp, r7
 8009744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009748:	4770      	bx	lr
	...

0800974c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b084      	sub	sp, #16
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
 8009754:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	2201      	movs	r2, #1
 800975c:	6839      	ldr	r1, [r7, #0]
 800975e:	4618      	mov	r0, r3
 8009760:	f000 fe2e 	bl	800a3c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	4a15      	ldr	r2, [pc, #84]	; (80097c0 <HAL_TIM_PWM_Start+0x74>)
 800976a:	4293      	cmp	r3, r2
 800976c:	d004      	beq.n	8009778 <HAL_TIM_PWM_Start+0x2c>
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	4a14      	ldr	r2, [pc, #80]	; (80097c4 <HAL_TIM_PWM_Start+0x78>)
 8009774:	4293      	cmp	r3, r2
 8009776:	d101      	bne.n	800977c <HAL_TIM_PWM_Start+0x30>
 8009778:	2301      	movs	r3, #1
 800977a:	e000      	b.n	800977e <HAL_TIM_PWM_Start+0x32>
 800977c:	2300      	movs	r3, #0
 800977e:	2b00      	cmp	r3, #0
 8009780:	d007      	beq.n	8009792 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009790:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	689b      	ldr	r3, [r3, #8]
 8009798:	f003 0307 	and.w	r3, r3, #7
 800979c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	2b06      	cmp	r3, #6
 80097a2:	d007      	beq.n	80097b4 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	681a      	ldr	r2, [r3, #0]
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f042 0201 	orr.w	r2, r2, #1
 80097b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80097b4:	2300      	movs	r3, #0
}
 80097b6:	4618      	mov	r0, r3
 80097b8:	3710      	adds	r7, #16
 80097ba:	46bd      	mov	sp, r7
 80097bc:	bd80      	pop	{r7, pc}
 80097be:	bf00      	nop
 80097c0:	40010000 	.word	0x40010000
 80097c4:	40010400 	.word	0x40010400

080097c8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b082      	sub	sp, #8
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
 80097d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	2200      	movs	r2, #0
 80097d8:	6839      	ldr	r1, [r7, #0]
 80097da:	4618      	mov	r0, r3
 80097dc:	f000 fdf0 	bl	800a3c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	4a22      	ldr	r2, [pc, #136]	; (8009870 <HAL_TIM_PWM_Stop+0xa8>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d004      	beq.n	80097f4 <HAL_TIM_PWM_Stop+0x2c>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	4a21      	ldr	r2, [pc, #132]	; (8009874 <HAL_TIM_PWM_Stop+0xac>)
 80097f0:	4293      	cmp	r3, r2
 80097f2:	d101      	bne.n	80097f8 <HAL_TIM_PWM_Stop+0x30>
 80097f4:	2301      	movs	r3, #1
 80097f6:	e000      	b.n	80097fa <HAL_TIM_PWM_Stop+0x32>
 80097f8:	2300      	movs	r3, #0
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d017      	beq.n	800982e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	6a1a      	ldr	r2, [r3, #32]
 8009804:	f241 1311 	movw	r3, #4369	; 0x1111
 8009808:	4013      	ands	r3, r2
 800980a:	2b00      	cmp	r3, #0
 800980c:	d10f      	bne.n	800982e <HAL_TIM_PWM_Stop+0x66>
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	6a1a      	ldr	r2, [r3, #32]
 8009814:	f240 4344 	movw	r3, #1092	; 0x444
 8009818:	4013      	ands	r3, r2
 800981a:	2b00      	cmp	r3, #0
 800981c:	d107      	bne.n	800982e <HAL_TIM_PWM_Stop+0x66>
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800982c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	6a1a      	ldr	r2, [r3, #32]
 8009834:	f241 1311 	movw	r3, #4369	; 0x1111
 8009838:	4013      	ands	r3, r2
 800983a:	2b00      	cmp	r3, #0
 800983c:	d10f      	bne.n	800985e <HAL_TIM_PWM_Stop+0x96>
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	6a1a      	ldr	r2, [r3, #32]
 8009844:	f240 4344 	movw	r3, #1092	; 0x444
 8009848:	4013      	ands	r3, r2
 800984a:	2b00      	cmp	r3, #0
 800984c:	d107      	bne.n	800985e <HAL_TIM_PWM_Stop+0x96>
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	681a      	ldr	r2, [r3, #0]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f022 0201 	bic.w	r2, r2, #1
 800985c:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2201      	movs	r2, #1
 8009862:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009866:	2300      	movs	r3, #0
}
 8009868:	4618      	mov	r0, r3
 800986a:	3708      	adds	r7, #8
 800986c:	46bd      	mov	sp, r7
 800986e:	bd80      	pop	{r7, pc}
 8009870:	40010000 	.word	0x40010000
 8009874:	40010400 	.word	0x40010400

08009878 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b082      	sub	sp, #8
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	691b      	ldr	r3, [r3, #16]
 8009886:	f003 0302 	and.w	r3, r3, #2
 800988a:	2b02      	cmp	r3, #2
 800988c:	d122      	bne.n	80098d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	68db      	ldr	r3, [r3, #12]
 8009894:	f003 0302 	and.w	r3, r3, #2
 8009898:	2b02      	cmp	r3, #2
 800989a:	d11b      	bne.n	80098d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f06f 0202 	mvn.w	r2, #2
 80098a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	2201      	movs	r2, #1
 80098aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	699b      	ldr	r3, [r3, #24]
 80098b2:	f003 0303 	and.w	r3, r3, #3
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d003      	beq.n	80098c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f000 fa78 	bl	8009db0 <HAL_TIM_IC_CaptureCallback>
 80098c0:	e005      	b.n	80098ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f000 fa6a 	bl	8009d9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f000 fa7b 	bl	8009dc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2200      	movs	r2, #0
 80098d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	691b      	ldr	r3, [r3, #16]
 80098da:	f003 0304 	and.w	r3, r3, #4
 80098de:	2b04      	cmp	r3, #4
 80098e0:	d122      	bne.n	8009928 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	68db      	ldr	r3, [r3, #12]
 80098e8:	f003 0304 	and.w	r3, r3, #4
 80098ec:	2b04      	cmp	r3, #4
 80098ee:	d11b      	bne.n	8009928 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f06f 0204 	mvn.w	r2, #4
 80098f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2202      	movs	r2, #2
 80098fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	699b      	ldr	r3, [r3, #24]
 8009906:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800990a:	2b00      	cmp	r3, #0
 800990c:	d003      	beq.n	8009916 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f000 fa4e 	bl	8009db0 <HAL_TIM_IC_CaptureCallback>
 8009914:	e005      	b.n	8009922 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f000 fa40 	bl	8009d9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f000 fa51 	bl	8009dc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2200      	movs	r2, #0
 8009926:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	691b      	ldr	r3, [r3, #16]
 800992e:	f003 0308 	and.w	r3, r3, #8
 8009932:	2b08      	cmp	r3, #8
 8009934:	d122      	bne.n	800997c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	68db      	ldr	r3, [r3, #12]
 800993c:	f003 0308 	and.w	r3, r3, #8
 8009940:	2b08      	cmp	r3, #8
 8009942:	d11b      	bne.n	800997c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f06f 0208 	mvn.w	r2, #8
 800994c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2204      	movs	r2, #4
 8009952:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	69db      	ldr	r3, [r3, #28]
 800995a:	f003 0303 	and.w	r3, r3, #3
 800995e:	2b00      	cmp	r3, #0
 8009960:	d003      	beq.n	800996a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f000 fa24 	bl	8009db0 <HAL_TIM_IC_CaptureCallback>
 8009968:	e005      	b.n	8009976 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f000 fa16 	bl	8009d9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f000 fa27 	bl	8009dc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2200      	movs	r2, #0
 800997a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	691b      	ldr	r3, [r3, #16]
 8009982:	f003 0310 	and.w	r3, r3, #16
 8009986:	2b10      	cmp	r3, #16
 8009988:	d122      	bne.n	80099d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	68db      	ldr	r3, [r3, #12]
 8009990:	f003 0310 	and.w	r3, r3, #16
 8009994:	2b10      	cmp	r3, #16
 8009996:	d11b      	bne.n	80099d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f06f 0210 	mvn.w	r2, #16
 80099a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2208      	movs	r2, #8
 80099a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	69db      	ldr	r3, [r3, #28]
 80099ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d003      	beq.n	80099be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	f000 f9fa 	bl	8009db0 <HAL_TIM_IC_CaptureCallback>
 80099bc:	e005      	b.n	80099ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f000 f9ec 	bl	8009d9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	f000 f9fd 	bl	8009dc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2200      	movs	r2, #0
 80099ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	691b      	ldr	r3, [r3, #16]
 80099d6:	f003 0301 	and.w	r3, r3, #1
 80099da:	2b01      	cmp	r3, #1
 80099dc:	d10e      	bne.n	80099fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	68db      	ldr	r3, [r3, #12]
 80099e4:	f003 0301 	and.w	r3, r3, #1
 80099e8:	2b01      	cmp	r3, #1
 80099ea:	d107      	bne.n	80099fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f06f 0201 	mvn.w	r2, #1
 80099f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f7f9 fcd8 	bl	80033ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	691b      	ldr	r3, [r3, #16]
 8009a02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a06:	2b80      	cmp	r3, #128	; 0x80
 8009a08:	d10e      	bne.n	8009a28 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	68db      	ldr	r3, [r3, #12]
 8009a10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a14:	2b80      	cmp	r3, #128	; 0x80
 8009a16:	d107      	bne.n	8009a28 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	f000 fd78 	bl	800a518 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	691b      	ldr	r3, [r3, #16]
 8009a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a32:	2b40      	cmp	r3, #64	; 0x40
 8009a34:	d10e      	bne.n	8009a54 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	68db      	ldr	r3, [r3, #12]
 8009a3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a40:	2b40      	cmp	r3, #64	; 0x40
 8009a42:	d107      	bne.n	8009a54 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009a4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f000 f9c2 	bl	8009dd8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	691b      	ldr	r3, [r3, #16]
 8009a5a:	f003 0320 	and.w	r3, r3, #32
 8009a5e:	2b20      	cmp	r3, #32
 8009a60:	d10e      	bne.n	8009a80 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	68db      	ldr	r3, [r3, #12]
 8009a68:	f003 0320 	and.w	r3, r3, #32
 8009a6c:	2b20      	cmp	r3, #32
 8009a6e:	d107      	bne.n	8009a80 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f06f 0220 	mvn.w	r2, #32
 8009a78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f000 fd42 	bl	800a504 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009a80:	bf00      	nop
 8009a82:	3708      	adds	r7, #8
 8009a84:	46bd      	mov	sp, r7
 8009a86:	bd80      	pop	{r7, pc}

08009a88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b084      	sub	sp, #16
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	60f8      	str	r0, [r7, #12]
 8009a90:	60b9      	str	r1, [r7, #8]
 8009a92:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a9a:	2b01      	cmp	r3, #1
 8009a9c:	d101      	bne.n	8009aa2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009a9e:	2302      	movs	r3, #2
 8009aa0:	e0b4      	b.n	8009c0c <HAL_TIM_PWM_ConfigChannel+0x184>
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	2201      	movs	r2, #1
 8009aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	2202      	movs	r2, #2
 8009aae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2b0c      	cmp	r3, #12
 8009ab6:	f200 809f 	bhi.w	8009bf8 <HAL_TIM_PWM_ConfigChannel+0x170>
 8009aba:	a201      	add	r2, pc, #4	; (adr r2, 8009ac0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8009abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ac0:	08009af5 	.word	0x08009af5
 8009ac4:	08009bf9 	.word	0x08009bf9
 8009ac8:	08009bf9 	.word	0x08009bf9
 8009acc:	08009bf9 	.word	0x08009bf9
 8009ad0:	08009b35 	.word	0x08009b35
 8009ad4:	08009bf9 	.word	0x08009bf9
 8009ad8:	08009bf9 	.word	0x08009bf9
 8009adc:	08009bf9 	.word	0x08009bf9
 8009ae0:	08009b77 	.word	0x08009b77
 8009ae4:	08009bf9 	.word	0x08009bf9
 8009ae8:	08009bf9 	.word	0x08009bf9
 8009aec:	08009bf9 	.word	0x08009bf9
 8009af0:	08009bb7 	.word	0x08009bb7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	68b9      	ldr	r1, [r7, #8]
 8009afa:	4618      	mov	r0, r3
 8009afc:	f000 fa16 	bl	8009f2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	699a      	ldr	r2, [r3, #24]
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	f042 0208 	orr.w	r2, r2, #8
 8009b0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	699a      	ldr	r2, [r3, #24]
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f022 0204 	bic.w	r2, r2, #4
 8009b1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	6999      	ldr	r1, [r3, #24]
 8009b26:	68bb      	ldr	r3, [r7, #8]
 8009b28:	691a      	ldr	r2, [r3, #16]
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	430a      	orrs	r2, r1
 8009b30:	619a      	str	r2, [r3, #24]
      break;
 8009b32:	e062      	b.n	8009bfa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	68b9      	ldr	r1, [r7, #8]
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	f000 fa66 	bl	800a00c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	699a      	ldr	r2, [r3, #24]
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009b4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	699a      	ldr	r2, [r3, #24]
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009b5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	6999      	ldr	r1, [r3, #24]
 8009b66:	68bb      	ldr	r3, [r7, #8]
 8009b68:	691b      	ldr	r3, [r3, #16]
 8009b6a:	021a      	lsls	r2, r3, #8
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	430a      	orrs	r2, r1
 8009b72:	619a      	str	r2, [r3, #24]
      break;
 8009b74:	e041      	b.n	8009bfa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	68b9      	ldr	r1, [r7, #8]
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	f000 fabb 	bl	800a0f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	69da      	ldr	r2, [r3, #28]
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	f042 0208 	orr.w	r2, r2, #8
 8009b90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	69da      	ldr	r2, [r3, #28]
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	f022 0204 	bic.w	r2, r2, #4
 8009ba0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	69d9      	ldr	r1, [r3, #28]
 8009ba8:	68bb      	ldr	r3, [r7, #8]
 8009baa:	691a      	ldr	r2, [r3, #16]
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	430a      	orrs	r2, r1
 8009bb2:	61da      	str	r2, [r3, #28]
      break;
 8009bb4:	e021      	b.n	8009bfa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	68b9      	ldr	r1, [r7, #8]
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	f000 fb0f 	bl	800a1e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	69da      	ldr	r2, [r3, #28]
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009bd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	69da      	ldr	r2, [r3, #28]
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009be0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	69d9      	ldr	r1, [r3, #28]
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	691b      	ldr	r3, [r3, #16]
 8009bec:	021a      	lsls	r2, r3, #8
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	430a      	orrs	r2, r1
 8009bf4:	61da      	str	r2, [r3, #28]
      break;
 8009bf6:	e000      	b.n	8009bfa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8009bf8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	2201      	movs	r2, #1
 8009bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	2200      	movs	r2, #0
 8009c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009c0a:	2300      	movs	r3, #0
}
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	3710      	adds	r7, #16
 8009c10:	46bd      	mov	sp, r7
 8009c12:	bd80      	pop	{r7, pc}

08009c14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b084      	sub	sp, #16
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
 8009c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	d101      	bne.n	8009c2c <HAL_TIM_ConfigClockSource+0x18>
 8009c28:	2302      	movs	r3, #2
 8009c2a:	e0b3      	b.n	8009d94 <HAL_TIM_ConfigClockSource+0x180>
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2201      	movs	r2, #1
 8009c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2202      	movs	r2, #2
 8009c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	689b      	ldr	r3, [r3, #8]
 8009c42:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009c4a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009c52:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	68fa      	ldr	r2, [r7, #12]
 8009c5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009c64:	d03e      	beq.n	8009ce4 <HAL_TIM_ConfigClockSource+0xd0>
 8009c66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009c6a:	f200 8087 	bhi.w	8009d7c <HAL_TIM_ConfigClockSource+0x168>
 8009c6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c72:	f000 8085 	beq.w	8009d80 <HAL_TIM_ConfigClockSource+0x16c>
 8009c76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c7a:	d87f      	bhi.n	8009d7c <HAL_TIM_ConfigClockSource+0x168>
 8009c7c:	2b70      	cmp	r3, #112	; 0x70
 8009c7e:	d01a      	beq.n	8009cb6 <HAL_TIM_ConfigClockSource+0xa2>
 8009c80:	2b70      	cmp	r3, #112	; 0x70
 8009c82:	d87b      	bhi.n	8009d7c <HAL_TIM_ConfigClockSource+0x168>
 8009c84:	2b60      	cmp	r3, #96	; 0x60
 8009c86:	d050      	beq.n	8009d2a <HAL_TIM_ConfigClockSource+0x116>
 8009c88:	2b60      	cmp	r3, #96	; 0x60
 8009c8a:	d877      	bhi.n	8009d7c <HAL_TIM_ConfigClockSource+0x168>
 8009c8c:	2b50      	cmp	r3, #80	; 0x50
 8009c8e:	d03c      	beq.n	8009d0a <HAL_TIM_ConfigClockSource+0xf6>
 8009c90:	2b50      	cmp	r3, #80	; 0x50
 8009c92:	d873      	bhi.n	8009d7c <HAL_TIM_ConfigClockSource+0x168>
 8009c94:	2b40      	cmp	r3, #64	; 0x40
 8009c96:	d058      	beq.n	8009d4a <HAL_TIM_ConfigClockSource+0x136>
 8009c98:	2b40      	cmp	r3, #64	; 0x40
 8009c9a:	d86f      	bhi.n	8009d7c <HAL_TIM_ConfigClockSource+0x168>
 8009c9c:	2b30      	cmp	r3, #48	; 0x30
 8009c9e:	d064      	beq.n	8009d6a <HAL_TIM_ConfigClockSource+0x156>
 8009ca0:	2b30      	cmp	r3, #48	; 0x30
 8009ca2:	d86b      	bhi.n	8009d7c <HAL_TIM_ConfigClockSource+0x168>
 8009ca4:	2b20      	cmp	r3, #32
 8009ca6:	d060      	beq.n	8009d6a <HAL_TIM_ConfigClockSource+0x156>
 8009ca8:	2b20      	cmp	r3, #32
 8009caa:	d867      	bhi.n	8009d7c <HAL_TIM_ConfigClockSource+0x168>
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d05c      	beq.n	8009d6a <HAL_TIM_ConfigClockSource+0x156>
 8009cb0:	2b10      	cmp	r3, #16
 8009cb2:	d05a      	beq.n	8009d6a <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8009cb4:	e062      	b.n	8009d7c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6818      	ldr	r0, [r3, #0]
 8009cba:	683b      	ldr	r3, [r7, #0]
 8009cbc:	6899      	ldr	r1, [r3, #8]
 8009cbe:	683b      	ldr	r3, [r7, #0]
 8009cc0:	685a      	ldr	r2, [r3, #4]
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	68db      	ldr	r3, [r3, #12]
 8009cc6:	f000 fb5b 	bl	800a380 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	689b      	ldr	r3, [r3, #8]
 8009cd0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009cd8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	68fa      	ldr	r2, [r7, #12]
 8009ce0:	609a      	str	r2, [r3, #8]
      break;
 8009ce2:	e04e      	b.n	8009d82 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	6818      	ldr	r0, [r3, #0]
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	6899      	ldr	r1, [r3, #8]
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	685a      	ldr	r2, [r3, #4]
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	68db      	ldr	r3, [r3, #12]
 8009cf4:	f000 fb44 	bl	800a380 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	689a      	ldr	r2, [r3, #8]
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009d06:	609a      	str	r2, [r3, #8]
      break;
 8009d08:	e03b      	b.n	8009d82 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	6818      	ldr	r0, [r3, #0]
 8009d0e:	683b      	ldr	r3, [r7, #0]
 8009d10:	6859      	ldr	r1, [r3, #4]
 8009d12:	683b      	ldr	r3, [r7, #0]
 8009d14:	68db      	ldr	r3, [r3, #12]
 8009d16:	461a      	mov	r2, r3
 8009d18:	f000 fab8 	bl	800a28c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	2150      	movs	r1, #80	; 0x50
 8009d22:	4618      	mov	r0, r3
 8009d24:	f000 fb11 	bl	800a34a <TIM_ITRx_SetConfig>
      break;
 8009d28:	e02b      	b.n	8009d82 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	6818      	ldr	r0, [r3, #0]
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	6859      	ldr	r1, [r3, #4]
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	68db      	ldr	r3, [r3, #12]
 8009d36:	461a      	mov	r2, r3
 8009d38:	f000 fad7 	bl	800a2ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	2160      	movs	r1, #96	; 0x60
 8009d42:	4618      	mov	r0, r3
 8009d44:	f000 fb01 	bl	800a34a <TIM_ITRx_SetConfig>
      break;
 8009d48:	e01b      	b.n	8009d82 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6818      	ldr	r0, [r3, #0]
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	6859      	ldr	r1, [r3, #4]
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	68db      	ldr	r3, [r3, #12]
 8009d56:	461a      	mov	r2, r3
 8009d58:	f000 fa98 	bl	800a28c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	2140      	movs	r1, #64	; 0x40
 8009d62:	4618      	mov	r0, r3
 8009d64:	f000 faf1 	bl	800a34a <TIM_ITRx_SetConfig>
      break;
 8009d68:	e00b      	b.n	8009d82 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681a      	ldr	r2, [r3, #0]
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	4619      	mov	r1, r3
 8009d74:	4610      	mov	r0, r2
 8009d76:	f000 fae8 	bl	800a34a <TIM_ITRx_SetConfig>
      break;
 8009d7a:	e002      	b.n	8009d82 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8009d7c:	bf00      	nop
 8009d7e:	e000      	b.n	8009d82 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8009d80:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2201      	movs	r2, #1
 8009d86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009d92:	2300      	movs	r3, #0
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3710      	adds	r7, #16
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}

08009d9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b083      	sub	sp, #12
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009da4:	bf00      	nop
 8009da6:	370c      	adds	r7, #12
 8009da8:	46bd      	mov	sp, r7
 8009daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dae:	4770      	bx	lr

08009db0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009db0:	b480      	push	{r7}
 8009db2:	b083      	sub	sp, #12
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009db8:	bf00      	nop
 8009dba:	370c      	adds	r7, #12
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc2:	4770      	bx	lr

08009dc4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b083      	sub	sp, #12
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009dcc:	bf00      	nop
 8009dce:	370c      	adds	r7, #12
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd6:	4770      	bx	lr

08009dd8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b083      	sub	sp, #12
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009de0:	bf00      	nop
 8009de2:	370c      	adds	r7, #12
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr

08009dec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009dec:	b480      	push	{r7}
 8009dee:	b085      	sub	sp, #20
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
 8009df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	4a40      	ldr	r2, [pc, #256]	; (8009f00 <TIM_Base_SetConfig+0x114>)
 8009e00:	4293      	cmp	r3, r2
 8009e02:	d013      	beq.n	8009e2c <TIM_Base_SetConfig+0x40>
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e0a:	d00f      	beq.n	8009e2c <TIM_Base_SetConfig+0x40>
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	4a3d      	ldr	r2, [pc, #244]	; (8009f04 <TIM_Base_SetConfig+0x118>)
 8009e10:	4293      	cmp	r3, r2
 8009e12:	d00b      	beq.n	8009e2c <TIM_Base_SetConfig+0x40>
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	4a3c      	ldr	r2, [pc, #240]	; (8009f08 <TIM_Base_SetConfig+0x11c>)
 8009e18:	4293      	cmp	r3, r2
 8009e1a:	d007      	beq.n	8009e2c <TIM_Base_SetConfig+0x40>
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	4a3b      	ldr	r2, [pc, #236]	; (8009f0c <TIM_Base_SetConfig+0x120>)
 8009e20:	4293      	cmp	r3, r2
 8009e22:	d003      	beq.n	8009e2c <TIM_Base_SetConfig+0x40>
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	4a3a      	ldr	r2, [pc, #232]	; (8009f10 <TIM_Base_SetConfig+0x124>)
 8009e28:	4293      	cmp	r3, r2
 8009e2a:	d108      	bne.n	8009e3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	685b      	ldr	r3, [r3, #4]
 8009e38:	68fa      	ldr	r2, [r7, #12]
 8009e3a:	4313      	orrs	r3, r2
 8009e3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	4a2f      	ldr	r2, [pc, #188]	; (8009f00 <TIM_Base_SetConfig+0x114>)
 8009e42:	4293      	cmp	r3, r2
 8009e44:	d02b      	beq.n	8009e9e <TIM_Base_SetConfig+0xb2>
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e4c:	d027      	beq.n	8009e9e <TIM_Base_SetConfig+0xb2>
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	4a2c      	ldr	r2, [pc, #176]	; (8009f04 <TIM_Base_SetConfig+0x118>)
 8009e52:	4293      	cmp	r3, r2
 8009e54:	d023      	beq.n	8009e9e <TIM_Base_SetConfig+0xb2>
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	4a2b      	ldr	r2, [pc, #172]	; (8009f08 <TIM_Base_SetConfig+0x11c>)
 8009e5a:	4293      	cmp	r3, r2
 8009e5c:	d01f      	beq.n	8009e9e <TIM_Base_SetConfig+0xb2>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	4a2a      	ldr	r2, [pc, #168]	; (8009f0c <TIM_Base_SetConfig+0x120>)
 8009e62:	4293      	cmp	r3, r2
 8009e64:	d01b      	beq.n	8009e9e <TIM_Base_SetConfig+0xb2>
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	4a29      	ldr	r2, [pc, #164]	; (8009f10 <TIM_Base_SetConfig+0x124>)
 8009e6a:	4293      	cmp	r3, r2
 8009e6c:	d017      	beq.n	8009e9e <TIM_Base_SetConfig+0xb2>
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	4a28      	ldr	r2, [pc, #160]	; (8009f14 <TIM_Base_SetConfig+0x128>)
 8009e72:	4293      	cmp	r3, r2
 8009e74:	d013      	beq.n	8009e9e <TIM_Base_SetConfig+0xb2>
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	4a27      	ldr	r2, [pc, #156]	; (8009f18 <TIM_Base_SetConfig+0x12c>)
 8009e7a:	4293      	cmp	r3, r2
 8009e7c:	d00f      	beq.n	8009e9e <TIM_Base_SetConfig+0xb2>
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	4a26      	ldr	r2, [pc, #152]	; (8009f1c <TIM_Base_SetConfig+0x130>)
 8009e82:	4293      	cmp	r3, r2
 8009e84:	d00b      	beq.n	8009e9e <TIM_Base_SetConfig+0xb2>
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	4a25      	ldr	r2, [pc, #148]	; (8009f20 <TIM_Base_SetConfig+0x134>)
 8009e8a:	4293      	cmp	r3, r2
 8009e8c:	d007      	beq.n	8009e9e <TIM_Base_SetConfig+0xb2>
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	4a24      	ldr	r2, [pc, #144]	; (8009f24 <TIM_Base_SetConfig+0x138>)
 8009e92:	4293      	cmp	r3, r2
 8009e94:	d003      	beq.n	8009e9e <TIM_Base_SetConfig+0xb2>
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	4a23      	ldr	r2, [pc, #140]	; (8009f28 <TIM_Base_SetConfig+0x13c>)
 8009e9a:	4293      	cmp	r3, r2
 8009e9c:	d108      	bne.n	8009eb0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ea4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009ea6:	683b      	ldr	r3, [r7, #0]
 8009ea8:	68db      	ldr	r3, [r3, #12]
 8009eaa:	68fa      	ldr	r2, [r7, #12]
 8009eac:	4313      	orrs	r3, r2
 8009eae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	695b      	ldr	r3, [r3, #20]
 8009eba:	4313      	orrs	r3, r2
 8009ebc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	68fa      	ldr	r2, [r7, #12]
 8009ec2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	689a      	ldr	r2, [r3, #8]
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	681a      	ldr	r2, [r3, #0]
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	4a0a      	ldr	r2, [pc, #40]	; (8009f00 <TIM_Base_SetConfig+0x114>)
 8009ed8:	4293      	cmp	r3, r2
 8009eda:	d003      	beq.n	8009ee4 <TIM_Base_SetConfig+0xf8>
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	4a0c      	ldr	r2, [pc, #48]	; (8009f10 <TIM_Base_SetConfig+0x124>)
 8009ee0:	4293      	cmp	r3, r2
 8009ee2:	d103      	bne.n	8009eec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	691a      	ldr	r2, [r3, #16]
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2201      	movs	r2, #1
 8009ef0:	615a      	str	r2, [r3, #20]
}
 8009ef2:	bf00      	nop
 8009ef4:	3714      	adds	r7, #20
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efc:	4770      	bx	lr
 8009efe:	bf00      	nop
 8009f00:	40010000 	.word	0x40010000
 8009f04:	40000400 	.word	0x40000400
 8009f08:	40000800 	.word	0x40000800
 8009f0c:	40000c00 	.word	0x40000c00
 8009f10:	40010400 	.word	0x40010400
 8009f14:	40014000 	.word	0x40014000
 8009f18:	40014400 	.word	0x40014400
 8009f1c:	40014800 	.word	0x40014800
 8009f20:	40001800 	.word	0x40001800
 8009f24:	40001c00 	.word	0x40001c00
 8009f28:	40002000 	.word	0x40002000

08009f2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009f2c:	b480      	push	{r7}
 8009f2e:	b087      	sub	sp, #28
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	6078      	str	r0, [r7, #4]
 8009f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6a1b      	ldr	r3, [r3, #32]
 8009f3a:	f023 0201 	bic.w	r2, r3, #1
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	6a1b      	ldr	r3, [r3, #32]
 8009f46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	685b      	ldr	r3, [r3, #4]
 8009f4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	699b      	ldr	r3, [r3, #24]
 8009f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	f023 0303 	bic.w	r3, r3, #3
 8009f62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	68fa      	ldr	r2, [r7, #12]
 8009f6a:	4313      	orrs	r3, r2
 8009f6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009f6e:	697b      	ldr	r3, [r7, #20]
 8009f70:	f023 0302 	bic.w	r3, r3, #2
 8009f74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	689b      	ldr	r3, [r3, #8]
 8009f7a:	697a      	ldr	r2, [r7, #20]
 8009f7c:	4313      	orrs	r3, r2
 8009f7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	4a20      	ldr	r2, [pc, #128]	; (800a004 <TIM_OC1_SetConfig+0xd8>)
 8009f84:	4293      	cmp	r3, r2
 8009f86:	d003      	beq.n	8009f90 <TIM_OC1_SetConfig+0x64>
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	4a1f      	ldr	r2, [pc, #124]	; (800a008 <TIM_OC1_SetConfig+0xdc>)
 8009f8c:	4293      	cmp	r3, r2
 8009f8e:	d10c      	bne.n	8009faa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009f90:	697b      	ldr	r3, [r7, #20]
 8009f92:	f023 0308 	bic.w	r3, r3, #8
 8009f96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	68db      	ldr	r3, [r3, #12]
 8009f9c:	697a      	ldr	r2, [r7, #20]
 8009f9e:	4313      	orrs	r3, r2
 8009fa0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	f023 0304 	bic.w	r3, r3, #4
 8009fa8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	4a15      	ldr	r2, [pc, #84]	; (800a004 <TIM_OC1_SetConfig+0xd8>)
 8009fae:	4293      	cmp	r3, r2
 8009fb0:	d003      	beq.n	8009fba <TIM_OC1_SetConfig+0x8e>
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	4a14      	ldr	r2, [pc, #80]	; (800a008 <TIM_OC1_SetConfig+0xdc>)
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	d111      	bne.n	8009fde <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009fba:	693b      	ldr	r3, [r7, #16]
 8009fbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009fc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009fc2:	693b      	ldr	r3, [r7, #16]
 8009fc4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009fc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009fca:	683b      	ldr	r3, [r7, #0]
 8009fcc:	695b      	ldr	r3, [r3, #20]
 8009fce:	693a      	ldr	r2, [r7, #16]
 8009fd0:	4313      	orrs	r3, r2
 8009fd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	699b      	ldr	r3, [r3, #24]
 8009fd8:	693a      	ldr	r2, [r7, #16]
 8009fda:	4313      	orrs	r3, r2
 8009fdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	693a      	ldr	r2, [r7, #16]
 8009fe2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	68fa      	ldr	r2, [r7, #12]
 8009fe8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	685a      	ldr	r2, [r3, #4]
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	697a      	ldr	r2, [r7, #20]
 8009ff6:	621a      	str	r2, [r3, #32]
}
 8009ff8:	bf00      	nop
 8009ffa:	371c      	adds	r7, #28
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a002:	4770      	bx	lr
 800a004:	40010000 	.word	0x40010000
 800a008:	40010400 	.word	0x40010400

0800a00c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a00c:	b480      	push	{r7}
 800a00e:	b087      	sub	sp, #28
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
 800a014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6a1b      	ldr	r3, [r3, #32]
 800a01a:	f023 0210 	bic.w	r2, r3, #16
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6a1b      	ldr	r3, [r3, #32]
 800a026:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	685b      	ldr	r3, [r3, #4]
 800a02c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	699b      	ldr	r3, [r3, #24]
 800a032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a03a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a042:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	021b      	lsls	r3, r3, #8
 800a04a:	68fa      	ldr	r2, [r7, #12]
 800a04c:	4313      	orrs	r3, r2
 800a04e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	f023 0320 	bic.w	r3, r3, #32
 800a056:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	689b      	ldr	r3, [r3, #8]
 800a05c:	011b      	lsls	r3, r3, #4
 800a05e:	697a      	ldr	r2, [r7, #20]
 800a060:	4313      	orrs	r3, r2
 800a062:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	4a22      	ldr	r2, [pc, #136]	; (800a0f0 <TIM_OC2_SetConfig+0xe4>)
 800a068:	4293      	cmp	r3, r2
 800a06a:	d003      	beq.n	800a074 <TIM_OC2_SetConfig+0x68>
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	4a21      	ldr	r2, [pc, #132]	; (800a0f4 <TIM_OC2_SetConfig+0xe8>)
 800a070:	4293      	cmp	r3, r2
 800a072:	d10d      	bne.n	800a090 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a074:	697b      	ldr	r3, [r7, #20]
 800a076:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a07a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	68db      	ldr	r3, [r3, #12]
 800a080:	011b      	lsls	r3, r3, #4
 800a082:	697a      	ldr	r2, [r7, #20]
 800a084:	4313      	orrs	r3, r2
 800a086:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a088:	697b      	ldr	r3, [r7, #20]
 800a08a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a08e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	4a17      	ldr	r2, [pc, #92]	; (800a0f0 <TIM_OC2_SetConfig+0xe4>)
 800a094:	4293      	cmp	r3, r2
 800a096:	d003      	beq.n	800a0a0 <TIM_OC2_SetConfig+0x94>
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	4a16      	ldr	r2, [pc, #88]	; (800a0f4 <TIM_OC2_SetConfig+0xe8>)
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d113      	bne.n	800a0c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a0a0:	693b      	ldr	r3, [r7, #16]
 800a0a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a0a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a0a8:	693b      	ldr	r3, [r7, #16]
 800a0aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a0ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	695b      	ldr	r3, [r3, #20]
 800a0b4:	009b      	lsls	r3, r3, #2
 800a0b6:	693a      	ldr	r2, [r7, #16]
 800a0b8:	4313      	orrs	r3, r2
 800a0ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a0bc:	683b      	ldr	r3, [r7, #0]
 800a0be:	699b      	ldr	r3, [r3, #24]
 800a0c0:	009b      	lsls	r3, r3, #2
 800a0c2:	693a      	ldr	r2, [r7, #16]
 800a0c4:	4313      	orrs	r3, r2
 800a0c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	693a      	ldr	r2, [r7, #16]
 800a0cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	68fa      	ldr	r2, [r7, #12]
 800a0d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a0d4:	683b      	ldr	r3, [r7, #0]
 800a0d6:	685a      	ldr	r2, [r3, #4]
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	697a      	ldr	r2, [r7, #20]
 800a0e0:	621a      	str	r2, [r3, #32]
}
 800a0e2:	bf00      	nop
 800a0e4:	371c      	adds	r7, #28
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ec:	4770      	bx	lr
 800a0ee:	bf00      	nop
 800a0f0:	40010000 	.word	0x40010000
 800a0f4:	40010400 	.word	0x40010400

0800a0f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a0f8:	b480      	push	{r7}
 800a0fa:	b087      	sub	sp, #28
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
 800a100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	6a1b      	ldr	r3, [r3, #32]
 800a106:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	6a1b      	ldr	r3, [r3, #32]
 800a112:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	685b      	ldr	r3, [r3, #4]
 800a118:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	69db      	ldr	r3, [r3, #28]
 800a11e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a126:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	f023 0303 	bic.w	r3, r3, #3
 800a12e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	68fa      	ldr	r2, [r7, #12]
 800a136:	4313      	orrs	r3, r2
 800a138:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a13a:	697b      	ldr	r3, [r7, #20]
 800a13c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a140:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	689b      	ldr	r3, [r3, #8]
 800a146:	021b      	lsls	r3, r3, #8
 800a148:	697a      	ldr	r2, [r7, #20]
 800a14a:	4313      	orrs	r3, r2
 800a14c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	4a21      	ldr	r2, [pc, #132]	; (800a1d8 <TIM_OC3_SetConfig+0xe0>)
 800a152:	4293      	cmp	r3, r2
 800a154:	d003      	beq.n	800a15e <TIM_OC3_SetConfig+0x66>
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	4a20      	ldr	r2, [pc, #128]	; (800a1dc <TIM_OC3_SetConfig+0xe4>)
 800a15a:	4293      	cmp	r3, r2
 800a15c:	d10d      	bne.n	800a17a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a15e:	697b      	ldr	r3, [r7, #20]
 800a160:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a164:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	68db      	ldr	r3, [r3, #12]
 800a16a:	021b      	lsls	r3, r3, #8
 800a16c:	697a      	ldr	r2, [r7, #20]
 800a16e:	4313      	orrs	r3, r2
 800a170:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a172:	697b      	ldr	r3, [r7, #20]
 800a174:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a178:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	4a16      	ldr	r2, [pc, #88]	; (800a1d8 <TIM_OC3_SetConfig+0xe0>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	d003      	beq.n	800a18a <TIM_OC3_SetConfig+0x92>
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	4a15      	ldr	r2, [pc, #84]	; (800a1dc <TIM_OC3_SetConfig+0xe4>)
 800a186:	4293      	cmp	r3, r2
 800a188:	d113      	bne.n	800a1b2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a18a:	693b      	ldr	r3, [r7, #16]
 800a18c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a190:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a192:	693b      	ldr	r3, [r7, #16]
 800a194:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a198:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	695b      	ldr	r3, [r3, #20]
 800a19e:	011b      	lsls	r3, r3, #4
 800a1a0:	693a      	ldr	r2, [r7, #16]
 800a1a2:	4313      	orrs	r3, r2
 800a1a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	699b      	ldr	r3, [r3, #24]
 800a1aa:	011b      	lsls	r3, r3, #4
 800a1ac:	693a      	ldr	r2, [r7, #16]
 800a1ae:	4313      	orrs	r3, r2
 800a1b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	693a      	ldr	r2, [r7, #16]
 800a1b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	68fa      	ldr	r2, [r7, #12]
 800a1bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	685a      	ldr	r2, [r3, #4]
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	697a      	ldr	r2, [r7, #20]
 800a1ca:	621a      	str	r2, [r3, #32]
}
 800a1cc:	bf00      	nop
 800a1ce:	371c      	adds	r7, #28
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d6:	4770      	bx	lr
 800a1d8:	40010000 	.word	0x40010000
 800a1dc:	40010400 	.word	0x40010400

0800a1e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b087      	sub	sp, #28
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
 800a1e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	6a1b      	ldr	r3, [r3, #32]
 800a1ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	6a1b      	ldr	r3, [r3, #32]
 800a1fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	685b      	ldr	r3, [r3, #4]
 800a200:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	69db      	ldr	r3, [r3, #28]
 800a206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a20e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a216:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	021b      	lsls	r3, r3, #8
 800a21e:	68fa      	ldr	r2, [r7, #12]
 800a220:	4313      	orrs	r3, r2
 800a222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a224:	693b      	ldr	r3, [r7, #16]
 800a226:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a22a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	689b      	ldr	r3, [r3, #8]
 800a230:	031b      	lsls	r3, r3, #12
 800a232:	693a      	ldr	r2, [r7, #16]
 800a234:	4313      	orrs	r3, r2
 800a236:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	4a12      	ldr	r2, [pc, #72]	; (800a284 <TIM_OC4_SetConfig+0xa4>)
 800a23c:	4293      	cmp	r3, r2
 800a23e:	d003      	beq.n	800a248 <TIM_OC4_SetConfig+0x68>
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	4a11      	ldr	r2, [pc, #68]	; (800a288 <TIM_OC4_SetConfig+0xa8>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d109      	bne.n	800a25c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a248:	697b      	ldr	r3, [r7, #20]
 800a24a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a24e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	695b      	ldr	r3, [r3, #20]
 800a254:	019b      	lsls	r3, r3, #6
 800a256:	697a      	ldr	r2, [r7, #20]
 800a258:	4313      	orrs	r3, r2
 800a25a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	697a      	ldr	r2, [r7, #20]
 800a260:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	68fa      	ldr	r2, [r7, #12]
 800a266:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	685a      	ldr	r2, [r3, #4]
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	693a      	ldr	r2, [r7, #16]
 800a274:	621a      	str	r2, [r3, #32]
}
 800a276:	bf00      	nop
 800a278:	371c      	adds	r7, #28
 800a27a:	46bd      	mov	sp, r7
 800a27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a280:	4770      	bx	lr
 800a282:	bf00      	nop
 800a284:	40010000 	.word	0x40010000
 800a288:	40010400 	.word	0x40010400

0800a28c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a28c:	b480      	push	{r7}
 800a28e:	b087      	sub	sp, #28
 800a290:	af00      	add	r7, sp, #0
 800a292:	60f8      	str	r0, [r7, #12]
 800a294:	60b9      	str	r1, [r7, #8]
 800a296:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	6a1b      	ldr	r3, [r3, #32]
 800a29c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	6a1b      	ldr	r3, [r3, #32]
 800a2a2:	f023 0201 	bic.w	r2, r3, #1
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	699b      	ldr	r3, [r3, #24]
 800a2ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a2b0:	693b      	ldr	r3, [r7, #16]
 800a2b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a2b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	011b      	lsls	r3, r3, #4
 800a2bc:	693a      	ldr	r2, [r7, #16]
 800a2be:	4313      	orrs	r3, r2
 800a2c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	f023 030a 	bic.w	r3, r3, #10
 800a2c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a2ca:	697a      	ldr	r2, [r7, #20]
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	4313      	orrs	r3, r2
 800a2d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	693a      	ldr	r2, [r7, #16]
 800a2d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	697a      	ldr	r2, [r7, #20]
 800a2dc:	621a      	str	r2, [r3, #32]
}
 800a2de:	bf00      	nop
 800a2e0:	371c      	adds	r7, #28
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e8:	4770      	bx	lr

0800a2ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a2ea:	b480      	push	{r7}
 800a2ec:	b087      	sub	sp, #28
 800a2ee:	af00      	add	r7, sp, #0
 800a2f0:	60f8      	str	r0, [r7, #12]
 800a2f2:	60b9      	str	r1, [r7, #8]
 800a2f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	6a1b      	ldr	r3, [r3, #32]
 800a2fa:	f023 0210 	bic.w	r2, r3, #16
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	699b      	ldr	r3, [r3, #24]
 800a306:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	6a1b      	ldr	r3, [r3, #32]
 800a30c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a30e:	697b      	ldr	r3, [r7, #20]
 800a310:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a314:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	031b      	lsls	r3, r3, #12
 800a31a:	697a      	ldr	r2, [r7, #20]
 800a31c:	4313      	orrs	r3, r2
 800a31e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a320:	693b      	ldr	r3, [r7, #16]
 800a322:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a326:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	011b      	lsls	r3, r3, #4
 800a32c:	693a      	ldr	r2, [r7, #16]
 800a32e:	4313      	orrs	r3, r2
 800a330:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	697a      	ldr	r2, [r7, #20]
 800a336:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	693a      	ldr	r2, [r7, #16]
 800a33c:	621a      	str	r2, [r3, #32]
}
 800a33e:	bf00      	nop
 800a340:	371c      	adds	r7, #28
 800a342:	46bd      	mov	sp, r7
 800a344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a348:	4770      	bx	lr

0800a34a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a34a:	b480      	push	{r7}
 800a34c:	b085      	sub	sp, #20
 800a34e:	af00      	add	r7, sp, #0
 800a350:	6078      	str	r0, [r7, #4]
 800a352:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	689b      	ldr	r3, [r3, #8]
 800a358:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a360:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a362:	683a      	ldr	r2, [r7, #0]
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	4313      	orrs	r3, r2
 800a368:	f043 0307 	orr.w	r3, r3, #7
 800a36c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	68fa      	ldr	r2, [r7, #12]
 800a372:	609a      	str	r2, [r3, #8]
}
 800a374:	bf00      	nop
 800a376:	3714      	adds	r7, #20
 800a378:	46bd      	mov	sp, r7
 800a37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37e:	4770      	bx	lr

0800a380 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a380:	b480      	push	{r7}
 800a382:	b087      	sub	sp, #28
 800a384:	af00      	add	r7, sp, #0
 800a386:	60f8      	str	r0, [r7, #12]
 800a388:	60b9      	str	r1, [r7, #8]
 800a38a:	607a      	str	r2, [r7, #4]
 800a38c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	689b      	ldr	r3, [r3, #8]
 800a392:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a394:	697b      	ldr	r3, [r7, #20]
 800a396:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a39a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	021a      	lsls	r2, r3, #8
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	431a      	orrs	r2, r3
 800a3a4:	68bb      	ldr	r3, [r7, #8]
 800a3a6:	4313      	orrs	r3, r2
 800a3a8:	697a      	ldr	r2, [r7, #20]
 800a3aa:	4313      	orrs	r3, r2
 800a3ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	697a      	ldr	r2, [r7, #20]
 800a3b2:	609a      	str	r2, [r3, #8]
}
 800a3b4:	bf00      	nop
 800a3b6:	371c      	adds	r7, #28
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3be:	4770      	bx	lr

0800a3c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b087      	sub	sp, #28
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	60f8      	str	r0, [r7, #12]
 800a3c8:	60b9      	str	r1, [r7, #8]
 800a3ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a3cc:	68bb      	ldr	r3, [r7, #8]
 800a3ce:	f003 031f 	and.w	r3, r3, #31
 800a3d2:	2201      	movs	r2, #1
 800a3d4:	fa02 f303 	lsl.w	r3, r2, r3
 800a3d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	6a1a      	ldr	r2, [r3, #32]
 800a3de:	697b      	ldr	r3, [r7, #20]
 800a3e0:	43db      	mvns	r3, r3
 800a3e2:	401a      	ands	r2, r3
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	6a1a      	ldr	r2, [r3, #32]
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	f003 031f 	and.w	r3, r3, #31
 800a3f2:	6879      	ldr	r1, [r7, #4]
 800a3f4:	fa01 f303 	lsl.w	r3, r1, r3
 800a3f8:	431a      	orrs	r2, r3
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	621a      	str	r2, [r3, #32]
}
 800a3fe:	bf00      	nop
 800a400:	371c      	adds	r7, #28
 800a402:	46bd      	mov	sp, r7
 800a404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a408:	4770      	bx	lr
	...

0800a40c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a40c:	b480      	push	{r7}
 800a40e:	b085      	sub	sp, #20
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
 800a414:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a41c:	2b01      	cmp	r3, #1
 800a41e:	d101      	bne.n	800a424 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a420:	2302      	movs	r3, #2
 800a422:	e05a      	b.n	800a4da <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2201      	movs	r2, #1
 800a428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2202      	movs	r2, #2
 800a430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	685b      	ldr	r3, [r3, #4]
 800a43a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	689b      	ldr	r3, [r3, #8]
 800a442:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a44a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	68fa      	ldr	r2, [r7, #12]
 800a452:	4313      	orrs	r3, r2
 800a454:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	68fa      	ldr	r2, [r7, #12]
 800a45c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	4a21      	ldr	r2, [pc, #132]	; (800a4e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a464:	4293      	cmp	r3, r2
 800a466:	d022      	beq.n	800a4ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a470:	d01d      	beq.n	800a4ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	4a1d      	ldr	r2, [pc, #116]	; (800a4ec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a478:	4293      	cmp	r3, r2
 800a47a:	d018      	beq.n	800a4ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4a1b      	ldr	r2, [pc, #108]	; (800a4f0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a482:	4293      	cmp	r3, r2
 800a484:	d013      	beq.n	800a4ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	4a1a      	ldr	r2, [pc, #104]	; (800a4f4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a48c:	4293      	cmp	r3, r2
 800a48e:	d00e      	beq.n	800a4ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	4a18      	ldr	r2, [pc, #96]	; (800a4f8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a496:	4293      	cmp	r3, r2
 800a498:	d009      	beq.n	800a4ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	4a17      	ldr	r2, [pc, #92]	; (800a4fc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a4a0:	4293      	cmp	r3, r2
 800a4a2:	d004      	beq.n	800a4ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	4a15      	ldr	r2, [pc, #84]	; (800a500 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	d10c      	bne.n	800a4c8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a4ae:	68bb      	ldr	r3, [r7, #8]
 800a4b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a4b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	685b      	ldr	r3, [r3, #4]
 800a4ba:	68ba      	ldr	r2, [r7, #8]
 800a4bc:	4313      	orrs	r3, r2
 800a4be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	68ba      	ldr	r2, [r7, #8]
 800a4c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2201      	movs	r2, #1
 800a4cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a4d8:	2300      	movs	r3, #0
}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	3714      	adds	r7, #20
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e4:	4770      	bx	lr
 800a4e6:	bf00      	nop
 800a4e8:	40010000 	.word	0x40010000
 800a4ec:	40000400 	.word	0x40000400
 800a4f0:	40000800 	.word	0x40000800
 800a4f4:	40000c00 	.word	0x40000c00
 800a4f8:	40010400 	.word	0x40010400
 800a4fc:	40014000 	.word	0x40014000
 800a500:	40001800 	.word	0x40001800

0800a504 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a504:	b480      	push	{r7}
 800a506:	b083      	sub	sp, #12
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a50c:	bf00      	nop
 800a50e:	370c      	adds	r7, #12
 800a510:	46bd      	mov	sp, r7
 800a512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a516:	4770      	bx	lr

0800a518 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a518:	b480      	push	{r7}
 800a51a:	b083      	sub	sp, #12
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a520:	bf00      	nop
 800a522:	370c      	adds	r7, #12
 800a524:	46bd      	mov	sp, r7
 800a526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52a:	4770      	bx	lr

0800a52c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b082      	sub	sp, #8
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d101      	bne.n	800a53e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a53a:	2301      	movs	r3, #1
 800a53c:	e03f      	b.n	800a5be <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a544:	b2db      	uxtb	r3, r3
 800a546:	2b00      	cmp	r3, #0
 800a548:	d106      	bne.n	800a558 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2200      	movs	r2, #0
 800a54e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	f7fa fd44 	bl	8004fe0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2224      	movs	r2, #36	; 0x24
 800a55c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	68da      	ldr	r2, [r3, #12]
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a56e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a570:	6878      	ldr	r0, [r7, #4]
 800a572:	f000 fd0f 	bl	800af94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	691a      	ldr	r2, [r3, #16]
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a584:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	695a      	ldr	r2, [r3, #20]
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a594:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	68da      	ldr	r2, [r3, #12]
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a5a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2220      	movs	r2, #32
 800a5b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2220      	movs	r2, #32
 800a5b8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800a5bc:	2300      	movs	r3, #0
}
 800a5be:	4618      	mov	r0, r3
 800a5c0:	3708      	adds	r7, #8
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd80      	pop	{r7, pc}

0800a5c6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a5c6:	b580      	push	{r7, lr}
 800a5c8:	b088      	sub	sp, #32
 800a5ca:	af02      	add	r7, sp, #8
 800a5cc:	60f8      	str	r0, [r7, #12]
 800a5ce:	60b9      	str	r1, [r7, #8]
 800a5d0:	603b      	str	r3, [r7, #0]
 800a5d2:	4613      	mov	r3, r2
 800a5d4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a5e0:	b2db      	uxtb	r3, r3
 800a5e2:	2b20      	cmp	r3, #32
 800a5e4:	f040 8083 	bne.w	800a6ee <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800a5e8:	68bb      	ldr	r3, [r7, #8]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d002      	beq.n	800a5f4 <HAL_UART_Transmit+0x2e>
 800a5ee:	88fb      	ldrh	r3, [r7, #6]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d101      	bne.n	800a5f8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800a5f4:	2301      	movs	r3, #1
 800a5f6:	e07b      	b.n	800a6f0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a5fe:	2b01      	cmp	r3, #1
 800a600:	d101      	bne.n	800a606 <HAL_UART_Transmit+0x40>
 800a602:	2302      	movs	r3, #2
 800a604:	e074      	b.n	800a6f0 <HAL_UART_Transmit+0x12a>
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	2201      	movs	r2, #1
 800a60a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	2200      	movs	r2, #0
 800a612:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	2221      	movs	r2, #33	; 0x21
 800a618:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800a61c:	f7fa ff02 	bl	8005424 <HAL_GetTick>
 800a620:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	88fa      	ldrh	r2, [r7, #6]
 800a626:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	88fa      	ldrh	r2, [r7, #6]
 800a62c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	2200      	movs	r2, #0
 800a632:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800a636:	e042      	b.n	800a6be <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a63c:	b29b      	uxth	r3, r3
 800a63e:	3b01      	subs	r3, #1
 800a640:	b29a      	uxth	r2, r3
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	689b      	ldr	r3, [r3, #8]
 800a64a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a64e:	d122      	bne.n	800a696 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a650:	683b      	ldr	r3, [r7, #0]
 800a652:	9300      	str	r3, [sp, #0]
 800a654:	697b      	ldr	r3, [r7, #20]
 800a656:	2200      	movs	r2, #0
 800a658:	2180      	movs	r1, #128	; 0x80
 800a65a:	68f8      	ldr	r0, [r7, #12]
 800a65c:	f000 fb19 	bl	800ac92 <UART_WaitOnFlagUntilTimeout>
 800a660:	4603      	mov	r3, r0
 800a662:	2b00      	cmp	r3, #0
 800a664:	d001      	beq.n	800a66a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800a666:	2303      	movs	r3, #3
 800a668:	e042      	b.n	800a6f0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800a66a:	68bb      	ldr	r3, [r7, #8]
 800a66c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800a66e:	693b      	ldr	r3, [r7, #16]
 800a670:	881b      	ldrh	r3, [r3, #0]
 800a672:	461a      	mov	r2, r3
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a67c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	691b      	ldr	r3, [r3, #16]
 800a682:	2b00      	cmp	r3, #0
 800a684:	d103      	bne.n	800a68e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800a686:	68bb      	ldr	r3, [r7, #8]
 800a688:	3302      	adds	r3, #2
 800a68a:	60bb      	str	r3, [r7, #8]
 800a68c:	e017      	b.n	800a6be <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800a68e:	68bb      	ldr	r3, [r7, #8]
 800a690:	3301      	adds	r3, #1
 800a692:	60bb      	str	r3, [r7, #8]
 800a694:	e013      	b.n	800a6be <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	9300      	str	r3, [sp, #0]
 800a69a:	697b      	ldr	r3, [r7, #20]
 800a69c:	2200      	movs	r2, #0
 800a69e:	2180      	movs	r1, #128	; 0x80
 800a6a0:	68f8      	ldr	r0, [r7, #12]
 800a6a2:	f000 faf6 	bl	800ac92 <UART_WaitOnFlagUntilTimeout>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d001      	beq.n	800a6b0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800a6ac:	2303      	movs	r3, #3
 800a6ae:	e01f      	b.n	800a6f0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800a6b0:	68bb      	ldr	r3, [r7, #8]
 800a6b2:	1c5a      	adds	r2, r3, #1
 800a6b4:	60ba      	str	r2, [r7, #8]
 800a6b6:	781a      	ldrb	r2, [r3, #0]
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a6c2:	b29b      	uxth	r3, r3
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d1b7      	bne.n	800a638 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	9300      	str	r3, [sp, #0]
 800a6cc:	697b      	ldr	r3, [r7, #20]
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	2140      	movs	r1, #64	; 0x40
 800a6d2:	68f8      	ldr	r0, [r7, #12]
 800a6d4:	f000 fadd 	bl	800ac92 <UART_WaitOnFlagUntilTimeout>
 800a6d8:	4603      	mov	r3, r0
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d001      	beq.n	800a6e2 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800a6de:	2303      	movs	r3, #3
 800a6e0:	e006      	b.n	800a6f0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	2220      	movs	r2, #32
 800a6e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	e000      	b.n	800a6f0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800a6ee:	2302      	movs	r3, #2
  }
}
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	3718      	adds	r7, #24
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	bd80      	pop	{r7, pc}

0800a6f8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b086      	sub	sp, #24
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	60f8      	str	r0, [r7, #12]
 800a700:	60b9      	str	r1, [r7, #8]
 800a702:	4613      	mov	r3, r2
 800a704:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a70c:	b2db      	uxtb	r3, r3
 800a70e:	2b20      	cmp	r3, #32
 800a710:	d153      	bne.n	800a7ba <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800a712:	68bb      	ldr	r3, [r7, #8]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d002      	beq.n	800a71e <HAL_UART_Transmit_DMA+0x26>
 800a718:	88fb      	ldrh	r3, [r7, #6]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d101      	bne.n	800a722 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800a71e:	2301      	movs	r3, #1
 800a720:	e04c      	b.n	800a7bc <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a728:	2b01      	cmp	r3, #1
 800a72a:	d101      	bne.n	800a730 <HAL_UART_Transmit_DMA+0x38>
 800a72c:	2302      	movs	r3, #2
 800a72e:	e045      	b.n	800a7bc <HAL_UART_Transmit_DMA+0xc4>
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	2201      	movs	r2, #1
 800a734:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800a738:	68ba      	ldr	r2, [r7, #8]
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	88fa      	ldrh	r2, [r7, #6]
 800a742:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	88fa      	ldrh	r2, [r7, #6]
 800a748:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	2200      	movs	r2, #0
 800a74e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	2221      	movs	r2, #33	; 0x21
 800a754:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a75c:	4a19      	ldr	r2, [pc, #100]	; (800a7c4 <HAL_UART_Transmit_DMA+0xcc>)
 800a75e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a764:	4a18      	ldr	r2, [pc, #96]	; (800a7c8 <HAL_UART_Transmit_DMA+0xd0>)
 800a766:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a76c:	4a17      	ldr	r2, [pc, #92]	; (800a7cc <HAL_UART_Transmit_DMA+0xd4>)
 800a76e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a774:	2200      	movs	r2, #0
 800a776:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 800a778:	f107 0308 	add.w	r3, r7, #8
 800a77c:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	6819      	ldr	r1, [r3, #0]
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	3304      	adds	r3, #4
 800a78c:	461a      	mov	r2, r3
 800a78e:	88fb      	ldrh	r3, [r7, #6]
 800a790:	f7fb fc34 	bl	8005ffc <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a79c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	695a      	ldr	r2, [r3, #20]
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a7b4:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	e000      	b.n	800a7bc <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800a7ba:	2302      	movs	r3, #2
  }
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	3718      	adds	r7, #24
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd80      	pop	{r7, pc}
 800a7c4:	0800ab0d 	.word	0x0800ab0d
 800a7c8:	0800ab5f 	.word	0x0800ab5f
 800a7cc:	0800abff 	.word	0x0800abff

0800a7d0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b086      	sub	sp, #24
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	60f8      	str	r0, [r7, #12]
 800a7d8:	60b9      	str	r1, [r7, #8]
 800a7da:	4613      	mov	r3, r2
 800a7dc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a7e4:	b2db      	uxtb	r3, r3
 800a7e6:	2b20      	cmp	r3, #32
 800a7e8:	d166      	bne.n	800a8b8 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a7ea:	68bb      	ldr	r3, [r7, #8]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d002      	beq.n	800a7f6 <HAL_UART_Receive_DMA+0x26>
 800a7f0:	88fb      	ldrh	r3, [r7, #6]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d101      	bne.n	800a7fa <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800a7f6:	2301      	movs	r3, #1
 800a7f8:	e05f      	b.n	800a8ba <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a800:	2b01      	cmp	r3, #1
 800a802:	d101      	bne.n	800a808 <HAL_UART_Receive_DMA+0x38>
 800a804:	2302      	movs	r3, #2
 800a806:	e058      	b.n	800a8ba <HAL_UART_Receive_DMA+0xea>
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	2201      	movs	r2, #1
 800a80c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800a810:	68ba      	ldr	r2, [r7, #8]
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	88fa      	ldrh	r2, [r7, #6]
 800a81a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	2200      	movs	r2, #0
 800a820:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	2222      	movs	r2, #34	; 0x22
 800a826:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a82e:	4a25      	ldr	r2, [pc, #148]	; (800a8c4 <HAL_UART_Receive_DMA+0xf4>)
 800a830:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a836:	4a24      	ldr	r2, [pc, #144]	; (800a8c8 <HAL_UART_Receive_DMA+0xf8>)
 800a838:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a83e:	4a23      	ldr	r2, [pc, #140]	; (800a8cc <HAL_UART_Receive_DMA+0xfc>)
 800a840:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a846:	2200      	movs	r2, #0
 800a848:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800a84a:	f107 0308 	add.w	r3, r7, #8
 800a84e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	3304      	adds	r3, #4
 800a85a:	4619      	mov	r1, r3
 800a85c:	697b      	ldr	r3, [r7, #20]
 800a85e:	681a      	ldr	r2, [r3, #0]
 800a860:	88fb      	ldrh	r3, [r7, #6]
 800a862:	f7fb fbcb 	bl	8005ffc <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800a866:	2300      	movs	r3, #0
 800a868:	613b      	str	r3, [r7, #16]
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	613b      	str	r3, [r7, #16]
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	685b      	ldr	r3, [r3, #4]
 800a878:	613b      	str	r3, [r7, #16]
 800a87a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	2200      	movs	r2, #0
 800a880:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	68da      	ldr	r2, [r3, #12]
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a892:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	695a      	ldr	r2, [r3, #20]
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	f042 0201 	orr.w	r2, r2, #1
 800a8a2:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	695a      	ldr	r2, [r3, #20]
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a8b2:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	e000      	b.n	800a8ba <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800a8b8:	2302      	movs	r3, #2
  }
}
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	3718      	adds	r7, #24
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd80      	pop	{r7, pc}
 800a8c2:	bf00      	nop
 800a8c4:	0800ab7b 	.word	0x0800ab7b
 800a8c8:	0800abe3 	.word	0x0800abe3
 800a8cc:	0800abff 	.word	0x0800abff

0800a8d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b088      	sub	sp, #32
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	68db      	ldr	r3, [r3, #12]
 800a8e6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	695b      	ldr	r3, [r3, #20]
 800a8ee:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a8f8:	69fb      	ldr	r3, [r7, #28]
 800a8fa:	f003 030f 	and.w	r3, r3, #15
 800a8fe:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800a900:	693b      	ldr	r3, [r7, #16]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d10d      	bne.n	800a922 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a906:	69fb      	ldr	r3, [r7, #28]
 800a908:	f003 0320 	and.w	r3, r3, #32
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d008      	beq.n	800a922 <HAL_UART_IRQHandler+0x52>
 800a910:	69bb      	ldr	r3, [r7, #24]
 800a912:	f003 0320 	and.w	r3, r3, #32
 800a916:	2b00      	cmp	r3, #0
 800a918:	d003      	beq.n	800a922 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800a91a:	6878      	ldr	r0, [r7, #4]
 800a91c:	f000 fab9 	bl	800ae92 <UART_Receive_IT>
      return;
 800a920:	e0d0      	b.n	800aac4 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a922:	693b      	ldr	r3, [r7, #16]
 800a924:	2b00      	cmp	r3, #0
 800a926:	f000 80b0 	beq.w	800aa8a <HAL_UART_IRQHandler+0x1ba>
 800a92a:	697b      	ldr	r3, [r7, #20]
 800a92c:	f003 0301 	and.w	r3, r3, #1
 800a930:	2b00      	cmp	r3, #0
 800a932:	d105      	bne.n	800a940 <HAL_UART_IRQHandler+0x70>
 800a934:	69bb      	ldr	r3, [r7, #24]
 800a936:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	f000 80a5 	beq.w	800aa8a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a940:	69fb      	ldr	r3, [r7, #28]
 800a942:	f003 0301 	and.w	r3, r3, #1
 800a946:	2b00      	cmp	r3, #0
 800a948:	d00a      	beq.n	800a960 <HAL_UART_IRQHandler+0x90>
 800a94a:	69bb      	ldr	r3, [r7, #24]
 800a94c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a950:	2b00      	cmp	r3, #0
 800a952:	d005      	beq.n	800a960 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a958:	f043 0201 	orr.w	r2, r3, #1
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a960:	69fb      	ldr	r3, [r7, #28]
 800a962:	f003 0304 	and.w	r3, r3, #4
 800a966:	2b00      	cmp	r3, #0
 800a968:	d00a      	beq.n	800a980 <HAL_UART_IRQHandler+0xb0>
 800a96a:	697b      	ldr	r3, [r7, #20]
 800a96c:	f003 0301 	and.w	r3, r3, #1
 800a970:	2b00      	cmp	r3, #0
 800a972:	d005      	beq.n	800a980 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a978:	f043 0202 	orr.w	r2, r3, #2
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a980:	69fb      	ldr	r3, [r7, #28]
 800a982:	f003 0302 	and.w	r3, r3, #2
 800a986:	2b00      	cmp	r3, #0
 800a988:	d00a      	beq.n	800a9a0 <HAL_UART_IRQHandler+0xd0>
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	f003 0301 	and.w	r3, r3, #1
 800a990:	2b00      	cmp	r3, #0
 800a992:	d005      	beq.n	800a9a0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a998:	f043 0204 	orr.w	r2, r3, #4
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800a9a0:	69fb      	ldr	r3, [r7, #28]
 800a9a2:	f003 0308 	and.w	r3, r3, #8
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d00f      	beq.n	800a9ca <HAL_UART_IRQHandler+0xfa>
 800a9aa:	69bb      	ldr	r3, [r7, #24]
 800a9ac:	f003 0320 	and.w	r3, r3, #32
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d104      	bne.n	800a9be <HAL_UART_IRQHandler+0xee>
 800a9b4:	697b      	ldr	r3, [r7, #20]
 800a9b6:	f003 0301 	and.w	r3, r3, #1
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d005      	beq.n	800a9ca <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9c2:	f043 0208 	orr.w	r2, r3, #8
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d077      	beq.n	800aac2 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a9d2:	69fb      	ldr	r3, [r7, #28]
 800a9d4:	f003 0320 	and.w	r3, r3, #32
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d007      	beq.n	800a9ec <HAL_UART_IRQHandler+0x11c>
 800a9dc:	69bb      	ldr	r3, [r7, #24]
 800a9de:	f003 0320 	and.w	r3, r3, #32
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d002      	beq.n	800a9ec <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f000 fa53 	bl	800ae92 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	695b      	ldr	r3, [r3, #20]
 800a9f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a9f6:	2b40      	cmp	r3, #64	; 0x40
 800a9f8:	bf0c      	ite	eq
 800a9fa:	2301      	moveq	r3, #1
 800a9fc:	2300      	movne	r3, #0
 800a9fe:	b2db      	uxtb	r3, r3
 800aa00:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa06:	f003 0308 	and.w	r3, r3, #8
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d102      	bne.n	800aa14 <HAL_UART_IRQHandler+0x144>
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d031      	beq.n	800aa78 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	f000 f99c 	bl	800ad52 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	695b      	ldr	r3, [r3, #20]
 800aa20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa24:	2b40      	cmp	r3, #64	; 0x40
 800aa26:	d123      	bne.n	800aa70 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	695a      	ldr	r2, [r3, #20]
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aa36:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d013      	beq.n	800aa68 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa44:	4a21      	ldr	r2, [pc, #132]	; (800aacc <HAL_UART_IRQHandler+0x1fc>)
 800aa46:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	f7fb fb2d 	bl	80060ac <HAL_DMA_Abort_IT>
 800aa52:	4603      	mov	r3, r0
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d016      	beq.n	800aa86 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa5e:	687a      	ldr	r2, [r7, #4]
 800aa60:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800aa62:	4610      	mov	r0, r2
 800aa64:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa66:	e00e      	b.n	800aa86 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800aa68:	6878      	ldr	r0, [r7, #4]
 800aa6a:	f000 f845 	bl	800aaf8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa6e:	e00a      	b.n	800aa86 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aa70:	6878      	ldr	r0, [r7, #4]
 800aa72:	f000 f841 	bl	800aaf8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa76:	e006      	b.n	800aa86 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f000 f83d 	bl	800aaf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	2200      	movs	r2, #0
 800aa82:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800aa84:	e01d      	b.n	800aac2 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa86:	bf00      	nop
    return;
 800aa88:	e01b      	b.n	800aac2 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800aa8a:	69fb      	ldr	r3, [r7, #28]
 800aa8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d008      	beq.n	800aaa6 <HAL_UART_IRQHandler+0x1d6>
 800aa94:	69bb      	ldr	r3, [r7, #24]
 800aa96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d003      	beq.n	800aaa6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800aa9e:	6878      	ldr	r0, [r7, #4]
 800aaa0:	f000 f989 	bl	800adb6 <UART_Transmit_IT>
    return;
 800aaa4:	e00e      	b.n	800aac4 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800aaa6:	69fb      	ldr	r3, [r7, #28]
 800aaa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d009      	beq.n	800aac4 <HAL_UART_IRQHandler+0x1f4>
 800aab0:	69bb      	ldr	r3, [r7, #24]
 800aab2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d004      	beq.n	800aac4 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800aaba:	6878      	ldr	r0, [r7, #4]
 800aabc:	f000 f9d1 	bl	800ae62 <UART_EndTransmit_IT>
    return;
 800aac0:	e000      	b.n	800aac4 <HAL_UART_IRQHandler+0x1f4>
    return;
 800aac2:	bf00      	nop
  }
}
 800aac4:	3720      	adds	r7, #32
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}
 800aaca:	bf00      	nop
 800aacc:	0800ad8f 	.word	0x0800ad8f

0800aad0 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800aad0:	b480      	push	{r7}
 800aad2:	b083      	sub	sp, #12
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800aad8:	bf00      	nop
 800aada:	370c      	adds	r7, #12
 800aadc:	46bd      	mov	sp, r7
 800aade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae2:	4770      	bx	lr

0800aae4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800aae4:	b480      	push	{r7}
 800aae6:	b083      	sub	sp, #12
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800aaec:	bf00      	nop
 800aaee:	370c      	adds	r7, #12
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf6:	4770      	bx	lr

0800aaf8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800aaf8:	b480      	push	{r7}
 800aafa:	b083      	sub	sp, #12
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ab00:	bf00      	nop
 800ab02:	370c      	adds	r7, #12
 800ab04:	46bd      	mov	sp, r7
 800ab06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0a:	4770      	bx	lr

0800ab0c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b084      	sub	sp, #16
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab18:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d113      	bne.n	800ab50 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	695a      	ldr	r2, [r3, #20]
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ab3c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	68da      	ldr	r2, [r3, #12]
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ab4c:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ab4e:	e002      	b.n	800ab56 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800ab50:	68f8      	ldr	r0, [r7, #12]
 800ab52:	f7f8 fbff 	bl	8003354 <HAL_UART_TxCpltCallback>
}
 800ab56:	bf00      	nop
 800ab58:	3710      	adds	r7, #16
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	bd80      	pop	{r7, pc}

0800ab5e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ab5e:	b580      	push	{r7, lr}
 800ab60:	b084      	sub	sp, #16
 800ab62:	af00      	add	r7, sp, #0
 800ab64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab6a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800ab6c:	68f8      	ldr	r0, [r7, #12]
 800ab6e:	f7ff ffaf 	bl	800aad0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab72:	bf00      	nop
 800ab74:	3710      	adds	r7, #16
 800ab76:	46bd      	mov	sp, r7
 800ab78:	bd80      	pop	{r7, pc}

0800ab7a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ab7a:	b580      	push	{r7, lr}
 800ab7c:	b084      	sub	sp, #16
 800ab7e:	af00      	add	r7, sp, #0
 800ab80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab86:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d11e      	bne.n	800abd4 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	2200      	movs	r2, #0
 800ab9a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	68da      	ldr	r2, [r3, #12]
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800abaa:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	695a      	ldr	r2, [r3, #20]
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	f022 0201 	bic.w	r2, r2, #1
 800abba:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	695a      	ldr	r2, [r3, #20]
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800abca:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	2220      	movs	r2, #32
 800abd0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800abd4:	68f8      	ldr	r0, [r7, #12]
 800abd6:	f7f8 fb83 	bl	80032e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800abda:	bf00      	nop
 800abdc:	3710      	adds	r7, #16
 800abde:	46bd      	mov	sp, r7
 800abe0:	bd80      	pop	{r7, pc}

0800abe2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800abe2:	b580      	push	{r7, lr}
 800abe4:	b084      	sub	sp, #16
 800abe6:	af00      	add	r7, sp, #0
 800abe8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abee:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800abf0:	68f8      	ldr	r0, [r7, #12]
 800abf2:	f7ff ff77 	bl	800aae4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800abf6:	bf00      	nop
 800abf8:	3710      	adds	r7, #16
 800abfa:	46bd      	mov	sp, r7
 800abfc:	bd80      	pop	{r7, pc}

0800abfe <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800abfe:	b580      	push	{r7, lr}
 800ac00:	b084      	sub	sp, #16
 800ac02:	af00      	add	r7, sp, #0
 800ac04:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800ac06:	2300      	movs	r3, #0
 800ac08:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac0e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800ac10:	68bb      	ldr	r3, [r7, #8]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	695b      	ldr	r3, [r3, #20]
 800ac16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac1a:	2b80      	cmp	r3, #128	; 0x80
 800ac1c:	bf0c      	ite	eq
 800ac1e:	2301      	moveq	r3, #1
 800ac20:	2300      	movne	r3, #0
 800ac22:	b2db      	uxtb	r3, r3
 800ac24:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800ac26:	68bb      	ldr	r3, [r7, #8]
 800ac28:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ac2c:	b2db      	uxtb	r3, r3
 800ac2e:	2b21      	cmp	r3, #33	; 0x21
 800ac30:	d108      	bne.n	800ac44 <UART_DMAError+0x46>
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d005      	beq.n	800ac44 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800ac3e:	68b8      	ldr	r0, [r7, #8]
 800ac40:	f000 f871 	bl	800ad26 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ac44:	68bb      	ldr	r3, [r7, #8]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	695b      	ldr	r3, [r3, #20]
 800ac4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac4e:	2b40      	cmp	r3, #64	; 0x40
 800ac50:	bf0c      	ite	eq
 800ac52:	2301      	moveq	r3, #1
 800ac54:	2300      	movne	r3, #0
 800ac56:	b2db      	uxtb	r3, r3
 800ac58:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ac60:	b2db      	uxtb	r3, r3
 800ac62:	2b22      	cmp	r3, #34	; 0x22
 800ac64:	d108      	bne.n	800ac78 <UART_DMAError+0x7a>
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d005      	beq.n	800ac78 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800ac6c:	68bb      	ldr	r3, [r7, #8]
 800ac6e:	2200      	movs	r2, #0
 800ac70:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800ac72:	68b8      	ldr	r0, [r7, #8]
 800ac74:	f000 f86d 	bl	800ad52 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ac78:	68bb      	ldr	r3, [r7, #8]
 800ac7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac7c:	f043 0210 	orr.w	r2, r3, #16
 800ac80:	68bb      	ldr	r3, [r7, #8]
 800ac82:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ac84:	68b8      	ldr	r0, [r7, #8]
 800ac86:	f7ff ff37 	bl	800aaf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ac8a:	bf00      	nop
 800ac8c:	3710      	adds	r7, #16
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	bd80      	pop	{r7, pc}

0800ac92 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800ac92:	b580      	push	{r7, lr}
 800ac94:	b084      	sub	sp, #16
 800ac96:	af00      	add	r7, sp, #0
 800ac98:	60f8      	str	r0, [r7, #12]
 800ac9a:	60b9      	str	r1, [r7, #8]
 800ac9c:	603b      	str	r3, [r7, #0]
 800ac9e:	4613      	mov	r3, r2
 800aca0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aca2:	e02c      	b.n	800acfe <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aca4:	69bb      	ldr	r3, [r7, #24]
 800aca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acaa:	d028      	beq.n	800acfe <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800acac:	69bb      	ldr	r3, [r7, #24]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d007      	beq.n	800acc2 <UART_WaitOnFlagUntilTimeout+0x30>
 800acb2:	f7fa fbb7 	bl	8005424 <HAL_GetTick>
 800acb6:	4602      	mov	r2, r0
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	1ad3      	subs	r3, r2, r3
 800acbc:	69ba      	ldr	r2, [r7, #24]
 800acbe:	429a      	cmp	r2, r3
 800acc0:	d21d      	bcs.n	800acfe <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	68da      	ldr	r2, [r3, #12]
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800acd0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	695a      	ldr	r2, [r3, #20]
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	f022 0201 	bic.w	r2, r2, #1
 800ace0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	2220      	movs	r2, #32
 800ace6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	2220      	movs	r2, #32
 800acee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	2200      	movs	r2, #0
 800acf6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800acfa:	2303      	movs	r3, #3
 800acfc:	e00f      	b.n	800ad1e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	681a      	ldr	r2, [r3, #0]
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	4013      	ands	r3, r2
 800ad08:	68ba      	ldr	r2, [r7, #8]
 800ad0a:	429a      	cmp	r2, r3
 800ad0c:	bf0c      	ite	eq
 800ad0e:	2301      	moveq	r3, #1
 800ad10:	2300      	movne	r3, #0
 800ad12:	b2db      	uxtb	r3, r3
 800ad14:	461a      	mov	r2, r3
 800ad16:	79fb      	ldrb	r3, [r7, #7]
 800ad18:	429a      	cmp	r2, r3
 800ad1a:	d0c3      	beq.n	800aca4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ad1c:	2300      	movs	r3, #0
}
 800ad1e:	4618      	mov	r0, r3
 800ad20:	3710      	adds	r7, #16
 800ad22:	46bd      	mov	sp, r7
 800ad24:	bd80      	pop	{r7, pc}

0800ad26 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ad26:	b480      	push	{r7}
 800ad28:	b083      	sub	sp, #12
 800ad2a:	af00      	add	r7, sp, #0
 800ad2c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	68da      	ldr	r2, [r3, #12]
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800ad3c:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2220      	movs	r2, #32
 800ad42:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800ad46:	bf00      	nop
 800ad48:	370c      	adds	r7, #12
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad50:	4770      	bx	lr

0800ad52 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ad52:	b480      	push	{r7}
 800ad54:	b083      	sub	sp, #12
 800ad56:	af00      	add	r7, sp, #0
 800ad58:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	68da      	ldr	r2, [r3, #12]
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800ad68:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	695a      	ldr	r2, [r3, #20]
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	f022 0201 	bic.w	r2, r2, #1
 800ad78:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	2220      	movs	r2, #32
 800ad7e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800ad82:	bf00      	nop
 800ad84:	370c      	adds	r7, #12
 800ad86:	46bd      	mov	sp, r7
 800ad88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8c:	4770      	bx	lr

0800ad8e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ad8e:	b580      	push	{r7, lr}
 800ad90:	b084      	sub	sp, #16
 800ad92:	af00      	add	r7, sp, #0
 800ad94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad9a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	2200      	movs	r2, #0
 800ada0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	2200      	movs	r2, #0
 800ada6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ada8:	68f8      	ldr	r0, [r7, #12]
 800adaa:	f7ff fea5 	bl	800aaf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800adae:	bf00      	nop
 800adb0:	3710      	adds	r7, #16
 800adb2:	46bd      	mov	sp, r7
 800adb4:	bd80      	pop	{r7, pc}

0800adb6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800adb6:	b480      	push	{r7}
 800adb8:	b085      	sub	sp, #20
 800adba:	af00      	add	r7, sp, #0
 800adbc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800adc4:	b2db      	uxtb	r3, r3
 800adc6:	2b21      	cmp	r3, #33	; 0x21
 800adc8:	d144      	bne.n	800ae54 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	689b      	ldr	r3, [r3, #8]
 800adce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800add2:	d11a      	bne.n	800ae0a <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	6a1b      	ldr	r3, [r3, #32]
 800add8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	881b      	ldrh	r3, [r3, #0]
 800adde:	461a      	mov	r2, r3
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ade8:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	691b      	ldr	r3, [r3, #16]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d105      	bne.n	800adfe <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	6a1b      	ldr	r3, [r3, #32]
 800adf6:	1c9a      	adds	r2, r3, #2
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	621a      	str	r2, [r3, #32]
 800adfc:	e00e      	b.n	800ae1c <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	6a1b      	ldr	r3, [r3, #32]
 800ae02:	1c5a      	adds	r2, r3, #1
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	621a      	str	r2, [r3, #32]
 800ae08:	e008      	b.n	800ae1c <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	6a1b      	ldr	r3, [r3, #32]
 800ae0e:	1c59      	adds	r1, r3, #1
 800ae10:	687a      	ldr	r2, [r7, #4]
 800ae12:	6211      	str	r1, [r2, #32]
 800ae14:	781a      	ldrb	r2, [r3, #0]
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ae20:	b29b      	uxth	r3, r3
 800ae22:	3b01      	subs	r3, #1
 800ae24:	b29b      	uxth	r3, r3
 800ae26:	687a      	ldr	r2, [r7, #4]
 800ae28:	4619      	mov	r1, r3
 800ae2a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d10f      	bne.n	800ae50 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	68da      	ldr	r2, [r3, #12]
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ae3e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	68da      	ldr	r2, [r3, #12]
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ae4e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ae50:	2300      	movs	r3, #0
 800ae52:	e000      	b.n	800ae56 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800ae54:	2302      	movs	r3, #2
  }
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3714      	adds	r7, #20
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae60:	4770      	bx	lr

0800ae62 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ae62:	b580      	push	{r7, lr}
 800ae64:	b082      	sub	sp, #8
 800ae66:	af00      	add	r7, sp, #0
 800ae68:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	68da      	ldr	r2, [r3, #12]
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ae78:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	2220      	movs	r2, #32
 800ae7e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ae82:	6878      	ldr	r0, [r7, #4]
 800ae84:	f7f8 fa66 	bl	8003354 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ae88:	2300      	movs	r3, #0
}
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	3708      	adds	r7, #8
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	bd80      	pop	{r7, pc}

0800ae92 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ae92:	b580      	push	{r7, lr}
 800ae94:	b084      	sub	sp, #16
 800ae96:	af00      	add	r7, sp, #0
 800ae98:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800aea0:	b2db      	uxtb	r3, r3
 800aea2:	2b22      	cmp	r3, #34	; 0x22
 800aea4:	d171      	bne.n	800af8a <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	689b      	ldr	r3, [r3, #8]
 800aeaa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aeae:	d123      	bne.n	800aef8 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aeb4:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	691b      	ldr	r3, [r3, #16]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d10e      	bne.n	800aedc <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	685b      	ldr	r3, [r3, #4]
 800aec4:	b29b      	uxth	r3, r3
 800aec6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aeca:	b29a      	uxth	r2, r3
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aed4:	1c9a      	adds	r2, r3, #2
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	629a      	str	r2, [r3, #40]	; 0x28
 800aeda:	e029      	b.n	800af30 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	685b      	ldr	r3, [r3, #4]
 800aee2:	b29b      	uxth	r3, r3
 800aee4:	b2db      	uxtb	r3, r3
 800aee6:	b29a      	uxth	r2, r3
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aef0:	1c5a      	adds	r2, r3, #1
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	629a      	str	r2, [r3, #40]	; 0x28
 800aef6:	e01b      	b.n	800af30 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	691b      	ldr	r3, [r3, #16]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d10a      	bne.n	800af16 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	6858      	ldr	r0, [r3, #4]
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af0a:	1c59      	adds	r1, r3, #1
 800af0c:	687a      	ldr	r2, [r7, #4]
 800af0e:	6291      	str	r1, [r2, #40]	; 0x28
 800af10:	b2c2      	uxtb	r2, r0
 800af12:	701a      	strb	r2, [r3, #0]
 800af14:	e00c      	b.n	800af30 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	685b      	ldr	r3, [r3, #4]
 800af1c:	b2da      	uxtb	r2, r3
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af22:	1c58      	adds	r0, r3, #1
 800af24:	6879      	ldr	r1, [r7, #4]
 800af26:	6288      	str	r0, [r1, #40]	; 0x28
 800af28:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800af2c:	b2d2      	uxtb	r2, r2
 800af2e:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800af34:	b29b      	uxth	r3, r3
 800af36:	3b01      	subs	r3, #1
 800af38:	b29b      	uxth	r3, r3
 800af3a:	687a      	ldr	r2, [r7, #4]
 800af3c:	4619      	mov	r1, r3
 800af3e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800af40:	2b00      	cmp	r3, #0
 800af42:	d120      	bne.n	800af86 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	68da      	ldr	r2, [r3, #12]
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f022 0220 	bic.w	r2, r2, #32
 800af52:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	68da      	ldr	r2, [r3, #12]
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800af62:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	695a      	ldr	r2, [r3, #20]
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	f022 0201 	bic.w	r2, r2, #1
 800af72:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2220      	movs	r2, #32
 800af78:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800af7c:	6878      	ldr	r0, [r7, #4]
 800af7e:	f7f8 f9af 	bl	80032e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800af82:	2300      	movs	r3, #0
 800af84:	e002      	b.n	800af8c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800af86:	2300      	movs	r3, #0
 800af88:	e000      	b.n	800af8c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800af8a:	2302      	movs	r3, #2
  }
}
 800af8c:	4618      	mov	r0, r3
 800af8e:	3710      	adds	r7, #16
 800af90:	46bd      	mov	sp, r7
 800af92:	bd80      	pop	{r7, pc}

0800af94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800af94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af98:	b0bd      	sub	sp, #244	; 0xf4
 800af9a:	af00      	add	r7, sp, #0
 800af9c:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800afa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	691b      	ldr	r3, [r3, #16]
 800afa8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800afac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800afb0:	68d9      	ldr	r1, [r3, #12]
 800afb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800afb6:	681a      	ldr	r2, [r3, #0]
 800afb8:	ea40 0301 	orr.w	r3, r0, r1
 800afbc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800afbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800afc2:	689a      	ldr	r2, [r3, #8]
 800afc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800afc8:	691b      	ldr	r3, [r3, #16]
 800afca:	431a      	orrs	r2, r3
 800afcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800afd0:	695b      	ldr	r3, [r3, #20]
 800afd2:	431a      	orrs	r2, r3
 800afd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800afd8:	69db      	ldr	r3, [r3, #28]
 800afda:	4313      	orrs	r3, r2
 800afdc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800afe0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	68db      	ldr	r3, [r3, #12]
 800afe8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800afec:	f021 010c 	bic.w	r1, r1, #12
 800aff0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aff4:	681a      	ldr	r2, [r3, #0]
 800aff6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800affa:	430b      	orrs	r3, r1
 800affc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800affe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	695b      	ldr	r3, [r3, #20]
 800b006:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b00a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b00e:	6999      	ldr	r1, [r3, #24]
 800b010:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b014:	681a      	ldr	r2, [r3, #0]
 800b016:	ea40 0301 	orr.w	r3, r0, r1
 800b01a:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b01c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b020:	69db      	ldr	r3, [r3, #28]
 800b022:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b026:	f040 81a5 	bne.w	800b374 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b02a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b02e:	681a      	ldr	r2, [r3, #0]
 800b030:	4bcd      	ldr	r3, [pc, #820]	; (800b368 <UART_SetConfig+0x3d4>)
 800b032:	429a      	cmp	r2, r3
 800b034:	d006      	beq.n	800b044 <UART_SetConfig+0xb0>
 800b036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b03a:	681a      	ldr	r2, [r3, #0]
 800b03c:	4bcb      	ldr	r3, [pc, #812]	; (800b36c <UART_SetConfig+0x3d8>)
 800b03e:	429a      	cmp	r2, r3
 800b040:	f040 80cb 	bne.w	800b1da <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b044:	f7fd f9ae 	bl	80083a4 <HAL_RCC_GetPCLK2Freq>
 800b048:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b04c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b050:	461c      	mov	r4, r3
 800b052:	f04f 0500 	mov.w	r5, #0
 800b056:	4622      	mov	r2, r4
 800b058:	462b      	mov	r3, r5
 800b05a:	1891      	adds	r1, r2, r2
 800b05c:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800b060:	415b      	adcs	r3, r3
 800b062:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b066:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800b06a:	1912      	adds	r2, r2, r4
 800b06c:	eb45 0303 	adc.w	r3, r5, r3
 800b070:	f04f 0000 	mov.w	r0, #0
 800b074:	f04f 0100 	mov.w	r1, #0
 800b078:	00d9      	lsls	r1, r3, #3
 800b07a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b07e:	00d0      	lsls	r0, r2, #3
 800b080:	4602      	mov	r2, r0
 800b082:	460b      	mov	r3, r1
 800b084:	1911      	adds	r1, r2, r4
 800b086:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800b08a:	416b      	adcs	r3, r5
 800b08c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b094:	685b      	ldr	r3, [r3, #4]
 800b096:	461a      	mov	r2, r3
 800b098:	f04f 0300 	mov.w	r3, #0
 800b09c:	1891      	adds	r1, r2, r2
 800b09e:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800b0a2:	415b      	adcs	r3, r3
 800b0a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b0a8:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800b0ac:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800b0b0:	f7f5 fe0a 	bl	8000cc8 <__aeabi_uldivmod>
 800b0b4:	4602      	mov	r2, r0
 800b0b6:	460b      	mov	r3, r1
 800b0b8:	4bad      	ldr	r3, [pc, #692]	; (800b370 <UART_SetConfig+0x3dc>)
 800b0ba:	fba3 2302 	umull	r2, r3, r3, r2
 800b0be:	095b      	lsrs	r3, r3, #5
 800b0c0:	011e      	lsls	r6, r3, #4
 800b0c2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b0c6:	461c      	mov	r4, r3
 800b0c8:	f04f 0500 	mov.w	r5, #0
 800b0cc:	4622      	mov	r2, r4
 800b0ce:	462b      	mov	r3, r5
 800b0d0:	1891      	adds	r1, r2, r2
 800b0d2:	67b9      	str	r1, [r7, #120]	; 0x78
 800b0d4:	415b      	adcs	r3, r3
 800b0d6:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b0d8:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800b0dc:	1912      	adds	r2, r2, r4
 800b0de:	eb45 0303 	adc.w	r3, r5, r3
 800b0e2:	f04f 0000 	mov.w	r0, #0
 800b0e6:	f04f 0100 	mov.w	r1, #0
 800b0ea:	00d9      	lsls	r1, r3, #3
 800b0ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b0f0:	00d0      	lsls	r0, r2, #3
 800b0f2:	4602      	mov	r2, r0
 800b0f4:	460b      	mov	r3, r1
 800b0f6:	1911      	adds	r1, r2, r4
 800b0f8:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800b0fc:	416b      	adcs	r3, r5
 800b0fe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b106:	685b      	ldr	r3, [r3, #4]
 800b108:	461a      	mov	r2, r3
 800b10a:	f04f 0300 	mov.w	r3, #0
 800b10e:	1891      	adds	r1, r2, r2
 800b110:	6739      	str	r1, [r7, #112]	; 0x70
 800b112:	415b      	adcs	r3, r3
 800b114:	677b      	str	r3, [r7, #116]	; 0x74
 800b116:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800b11a:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800b11e:	f7f5 fdd3 	bl	8000cc8 <__aeabi_uldivmod>
 800b122:	4602      	mov	r2, r0
 800b124:	460b      	mov	r3, r1
 800b126:	4b92      	ldr	r3, [pc, #584]	; (800b370 <UART_SetConfig+0x3dc>)
 800b128:	fba3 1302 	umull	r1, r3, r3, r2
 800b12c:	095b      	lsrs	r3, r3, #5
 800b12e:	2164      	movs	r1, #100	; 0x64
 800b130:	fb01 f303 	mul.w	r3, r1, r3
 800b134:	1ad3      	subs	r3, r2, r3
 800b136:	00db      	lsls	r3, r3, #3
 800b138:	3332      	adds	r3, #50	; 0x32
 800b13a:	4a8d      	ldr	r2, [pc, #564]	; (800b370 <UART_SetConfig+0x3dc>)
 800b13c:	fba2 2303 	umull	r2, r3, r2, r3
 800b140:	095b      	lsrs	r3, r3, #5
 800b142:	005b      	lsls	r3, r3, #1
 800b144:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b148:	441e      	add	r6, r3
 800b14a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b14e:	4618      	mov	r0, r3
 800b150:	f04f 0100 	mov.w	r1, #0
 800b154:	4602      	mov	r2, r0
 800b156:	460b      	mov	r3, r1
 800b158:	1894      	adds	r4, r2, r2
 800b15a:	66bc      	str	r4, [r7, #104]	; 0x68
 800b15c:	415b      	adcs	r3, r3
 800b15e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b160:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800b164:	1812      	adds	r2, r2, r0
 800b166:	eb41 0303 	adc.w	r3, r1, r3
 800b16a:	f04f 0400 	mov.w	r4, #0
 800b16e:	f04f 0500 	mov.w	r5, #0
 800b172:	00dd      	lsls	r5, r3, #3
 800b174:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b178:	00d4      	lsls	r4, r2, #3
 800b17a:	4622      	mov	r2, r4
 800b17c:	462b      	mov	r3, r5
 800b17e:	1814      	adds	r4, r2, r0
 800b180:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 800b184:	414b      	adcs	r3, r1
 800b186:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b18a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b18e:	685b      	ldr	r3, [r3, #4]
 800b190:	461a      	mov	r2, r3
 800b192:	f04f 0300 	mov.w	r3, #0
 800b196:	1891      	adds	r1, r2, r2
 800b198:	6639      	str	r1, [r7, #96]	; 0x60
 800b19a:	415b      	adcs	r3, r3
 800b19c:	667b      	str	r3, [r7, #100]	; 0x64
 800b19e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800b1a2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b1a6:	f7f5 fd8f 	bl	8000cc8 <__aeabi_uldivmod>
 800b1aa:	4602      	mov	r2, r0
 800b1ac:	460b      	mov	r3, r1
 800b1ae:	4b70      	ldr	r3, [pc, #448]	; (800b370 <UART_SetConfig+0x3dc>)
 800b1b0:	fba3 1302 	umull	r1, r3, r3, r2
 800b1b4:	095b      	lsrs	r3, r3, #5
 800b1b6:	2164      	movs	r1, #100	; 0x64
 800b1b8:	fb01 f303 	mul.w	r3, r1, r3
 800b1bc:	1ad3      	subs	r3, r2, r3
 800b1be:	00db      	lsls	r3, r3, #3
 800b1c0:	3332      	adds	r3, #50	; 0x32
 800b1c2:	4a6b      	ldr	r2, [pc, #428]	; (800b370 <UART_SetConfig+0x3dc>)
 800b1c4:	fba2 2303 	umull	r2, r3, r2, r3
 800b1c8:	095b      	lsrs	r3, r3, #5
 800b1ca:	f003 0207 	and.w	r2, r3, #7
 800b1ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	4432      	add	r2, r6
 800b1d6:	609a      	str	r2, [r3, #8]
 800b1d8:	e26d      	b.n	800b6b6 <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b1da:	f7fd f8cf 	bl	800837c <HAL_RCC_GetPCLK1Freq>
 800b1de:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b1e2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b1e6:	461c      	mov	r4, r3
 800b1e8:	f04f 0500 	mov.w	r5, #0
 800b1ec:	4622      	mov	r2, r4
 800b1ee:	462b      	mov	r3, r5
 800b1f0:	1891      	adds	r1, r2, r2
 800b1f2:	65b9      	str	r1, [r7, #88]	; 0x58
 800b1f4:	415b      	adcs	r3, r3
 800b1f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b1f8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b1fc:	1912      	adds	r2, r2, r4
 800b1fe:	eb45 0303 	adc.w	r3, r5, r3
 800b202:	f04f 0000 	mov.w	r0, #0
 800b206:	f04f 0100 	mov.w	r1, #0
 800b20a:	00d9      	lsls	r1, r3, #3
 800b20c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b210:	00d0      	lsls	r0, r2, #3
 800b212:	4602      	mov	r2, r0
 800b214:	460b      	mov	r3, r1
 800b216:	1911      	adds	r1, r2, r4
 800b218:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800b21c:	416b      	adcs	r3, r5
 800b21e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b226:	685b      	ldr	r3, [r3, #4]
 800b228:	461a      	mov	r2, r3
 800b22a:	f04f 0300 	mov.w	r3, #0
 800b22e:	1891      	adds	r1, r2, r2
 800b230:	6539      	str	r1, [r7, #80]	; 0x50
 800b232:	415b      	adcs	r3, r3
 800b234:	657b      	str	r3, [r7, #84]	; 0x54
 800b236:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b23a:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800b23e:	f7f5 fd43 	bl	8000cc8 <__aeabi_uldivmod>
 800b242:	4602      	mov	r2, r0
 800b244:	460b      	mov	r3, r1
 800b246:	4b4a      	ldr	r3, [pc, #296]	; (800b370 <UART_SetConfig+0x3dc>)
 800b248:	fba3 2302 	umull	r2, r3, r3, r2
 800b24c:	095b      	lsrs	r3, r3, #5
 800b24e:	011e      	lsls	r6, r3, #4
 800b250:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b254:	461c      	mov	r4, r3
 800b256:	f04f 0500 	mov.w	r5, #0
 800b25a:	4622      	mov	r2, r4
 800b25c:	462b      	mov	r3, r5
 800b25e:	1891      	adds	r1, r2, r2
 800b260:	64b9      	str	r1, [r7, #72]	; 0x48
 800b262:	415b      	adcs	r3, r3
 800b264:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b266:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b26a:	1912      	adds	r2, r2, r4
 800b26c:	eb45 0303 	adc.w	r3, r5, r3
 800b270:	f04f 0000 	mov.w	r0, #0
 800b274:	f04f 0100 	mov.w	r1, #0
 800b278:	00d9      	lsls	r1, r3, #3
 800b27a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b27e:	00d0      	lsls	r0, r2, #3
 800b280:	4602      	mov	r2, r0
 800b282:	460b      	mov	r3, r1
 800b284:	1911      	adds	r1, r2, r4
 800b286:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800b28a:	416b      	adcs	r3, r5
 800b28c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b290:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b294:	685b      	ldr	r3, [r3, #4]
 800b296:	461a      	mov	r2, r3
 800b298:	f04f 0300 	mov.w	r3, #0
 800b29c:	1891      	adds	r1, r2, r2
 800b29e:	6439      	str	r1, [r7, #64]	; 0x40
 800b2a0:	415b      	adcs	r3, r3
 800b2a2:	647b      	str	r3, [r7, #68]	; 0x44
 800b2a4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b2a8:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800b2ac:	f7f5 fd0c 	bl	8000cc8 <__aeabi_uldivmod>
 800b2b0:	4602      	mov	r2, r0
 800b2b2:	460b      	mov	r3, r1
 800b2b4:	4b2e      	ldr	r3, [pc, #184]	; (800b370 <UART_SetConfig+0x3dc>)
 800b2b6:	fba3 1302 	umull	r1, r3, r3, r2
 800b2ba:	095b      	lsrs	r3, r3, #5
 800b2bc:	2164      	movs	r1, #100	; 0x64
 800b2be:	fb01 f303 	mul.w	r3, r1, r3
 800b2c2:	1ad3      	subs	r3, r2, r3
 800b2c4:	00db      	lsls	r3, r3, #3
 800b2c6:	3332      	adds	r3, #50	; 0x32
 800b2c8:	4a29      	ldr	r2, [pc, #164]	; (800b370 <UART_SetConfig+0x3dc>)
 800b2ca:	fba2 2303 	umull	r2, r3, r2, r3
 800b2ce:	095b      	lsrs	r3, r3, #5
 800b2d0:	005b      	lsls	r3, r3, #1
 800b2d2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b2d6:	441e      	add	r6, r3
 800b2d8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b2dc:	4618      	mov	r0, r3
 800b2de:	f04f 0100 	mov.w	r1, #0
 800b2e2:	4602      	mov	r2, r0
 800b2e4:	460b      	mov	r3, r1
 800b2e6:	1894      	adds	r4, r2, r2
 800b2e8:	63bc      	str	r4, [r7, #56]	; 0x38
 800b2ea:	415b      	adcs	r3, r3
 800b2ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b2ee:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b2f2:	1812      	adds	r2, r2, r0
 800b2f4:	eb41 0303 	adc.w	r3, r1, r3
 800b2f8:	f04f 0400 	mov.w	r4, #0
 800b2fc:	f04f 0500 	mov.w	r5, #0
 800b300:	00dd      	lsls	r5, r3, #3
 800b302:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b306:	00d4      	lsls	r4, r2, #3
 800b308:	4622      	mov	r2, r4
 800b30a:	462b      	mov	r3, r5
 800b30c:	1814      	adds	r4, r2, r0
 800b30e:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800b312:	414b      	adcs	r3, r1
 800b314:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b318:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b31c:	685b      	ldr	r3, [r3, #4]
 800b31e:	461a      	mov	r2, r3
 800b320:	f04f 0300 	mov.w	r3, #0
 800b324:	1891      	adds	r1, r2, r2
 800b326:	6339      	str	r1, [r7, #48]	; 0x30
 800b328:	415b      	adcs	r3, r3
 800b32a:	637b      	str	r3, [r7, #52]	; 0x34
 800b32c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800b330:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b334:	f7f5 fcc8 	bl	8000cc8 <__aeabi_uldivmod>
 800b338:	4602      	mov	r2, r0
 800b33a:	460b      	mov	r3, r1
 800b33c:	4b0c      	ldr	r3, [pc, #48]	; (800b370 <UART_SetConfig+0x3dc>)
 800b33e:	fba3 1302 	umull	r1, r3, r3, r2
 800b342:	095b      	lsrs	r3, r3, #5
 800b344:	2164      	movs	r1, #100	; 0x64
 800b346:	fb01 f303 	mul.w	r3, r1, r3
 800b34a:	1ad3      	subs	r3, r2, r3
 800b34c:	00db      	lsls	r3, r3, #3
 800b34e:	3332      	adds	r3, #50	; 0x32
 800b350:	4a07      	ldr	r2, [pc, #28]	; (800b370 <UART_SetConfig+0x3dc>)
 800b352:	fba2 2303 	umull	r2, r3, r2, r3
 800b356:	095b      	lsrs	r3, r3, #5
 800b358:	f003 0207 	and.w	r2, r3, #7
 800b35c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	4432      	add	r2, r6
 800b364:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800b366:	e1a6      	b.n	800b6b6 <UART_SetConfig+0x722>
 800b368:	40011000 	.word	0x40011000
 800b36c:	40011400 	.word	0x40011400
 800b370:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b374:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b378:	681a      	ldr	r2, [r3, #0]
 800b37a:	4bd1      	ldr	r3, [pc, #836]	; (800b6c0 <UART_SetConfig+0x72c>)
 800b37c:	429a      	cmp	r2, r3
 800b37e:	d006      	beq.n	800b38e <UART_SetConfig+0x3fa>
 800b380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b384:	681a      	ldr	r2, [r3, #0]
 800b386:	4bcf      	ldr	r3, [pc, #828]	; (800b6c4 <UART_SetConfig+0x730>)
 800b388:	429a      	cmp	r2, r3
 800b38a:	f040 80ca 	bne.w	800b522 <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 800b38e:	f7fd f809 	bl	80083a4 <HAL_RCC_GetPCLK2Freq>
 800b392:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b396:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b39a:	461c      	mov	r4, r3
 800b39c:	f04f 0500 	mov.w	r5, #0
 800b3a0:	4622      	mov	r2, r4
 800b3a2:	462b      	mov	r3, r5
 800b3a4:	1891      	adds	r1, r2, r2
 800b3a6:	62b9      	str	r1, [r7, #40]	; 0x28
 800b3a8:	415b      	adcs	r3, r3
 800b3aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b3ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b3b0:	1912      	adds	r2, r2, r4
 800b3b2:	eb45 0303 	adc.w	r3, r5, r3
 800b3b6:	f04f 0000 	mov.w	r0, #0
 800b3ba:	f04f 0100 	mov.w	r1, #0
 800b3be:	00d9      	lsls	r1, r3, #3
 800b3c0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b3c4:	00d0      	lsls	r0, r2, #3
 800b3c6:	4602      	mov	r2, r0
 800b3c8:	460b      	mov	r3, r1
 800b3ca:	eb12 0a04 	adds.w	sl, r2, r4
 800b3ce:	eb43 0b05 	adc.w	fp, r3, r5
 800b3d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b3d6:	685b      	ldr	r3, [r3, #4]
 800b3d8:	4618      	mov	r0, r3
 800b3da:	f04f 0100 	mov.w	r1, #0
 800b3de:	f04f 0200 	mov.w	r2, #0
 800b3e2:	f04f 0300 	mov.w	r3, #0
 800b3e6:	008b      	lsls	r3, r1, #2
 800b3e8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b3ec:	0082      	lsls	r2, r0, #2
 800b3ee:	4650      	mov	r0, sl
 800b3f0:	4659      	mov	r1, fp
 800b3f2:	f7f5 fc69 	bl	8000cc8 <__aeabi_uldivmod>
 800b3f6:	4602      	mov	r2, r0
 800b3f8:	460b      	mov	r3, r1
 800b3fa:	4bb3      	ldr	r3, [pc, #716]	; (800b6c8 <UART_SetConfig+0x734>)
 800b3fc:	fba3 2302 	umull	r2, r3, r3, r2
 800b400:	095b      	lsrs	r3, r3, #5
 800b402:	011e      	lsls	r6, r3, #4
 800b404:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b408:	4618      	mov	r0, r3
 800b40a:	f04f 0100 	mov.w	r1, #0
 800b40e:	4602      	mov	r2, r0
 800b410:	460b      	mov	r3, r1
 800b412:	1894      	adds	r4, r2, r2
 800b414:	623c      	str	r4, [r7, #32]
 800b416:	415b      	adcs	r3, r3
 800b418:	627b      	str	r3, [r7, #36]	; 0x24
 800b41a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b41e:	1812      	adds	r2, r2, r0
 800b420:	eb41 0303 	adc.w	r3, r1, r3
 800b424:	f04f 0400 	mov.w	r4, #0
 800b428:	f04f 0500 	mov.w	r5, #0
 800b42c:	00dd      	lsls	r5, r3, #3
 800b42e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b432:	00d4      	lsls	r4, r2, #3
 800b434:	4622      	mov	r2, r4
 800b436:	462b      	mov	r3, r5
 800b438:	1814      	adds	r4, r2, r0
 800b43a:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800b43e:	414b      	adcs	r3, r1
 800b440:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b444:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b448:	685b      	ldr	r3, [r3, #4]
 800b44a:	4618      	mov	r0, r3
 800b44c:	f04f 0100 	mov.w	r1, #0
 800b450:	f04f 0200 	mov.w	r2, #0
 800b454:	f04f 0300 	mov.w	r3, #0
 800b458:	008b      	lsls	r3, r1, #2
 800b45a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b45e:	0082      	lsls	r2, r0, #2
 800b460:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800b464:	f7f5 fc30 	bl	8000cc8 <__aeabi_uldivmod>
 800b468:	4602      	mov	r2, r0
 800b46a:	460b      	mov	r3, r1
 800b46c:	4b96      	ldr	r3, [pc, #600]	; (800b6c8 <UART_SetConfig+0x734>)
 800b46e:	fba3 1302 	umull	r1, r3, r3, r2
 800b472:	095b      	lsrs	r3, r3, #5
 800b474:	2164      	movs	r1, #100	; 0x64
 800b476:	fb01 f303 	mul.w	r3, r1, r3
 800b47a:	1ad3      	subs	r3, r2, r3
 800b47c:	011b      	lsls	r3, r3, #4
 800b47e:	3332      	adds	r3, #50	; 0x32
 800b480:	4a91      	ldr	r2, [pc, #580]	; (800b6c8 <UART_SetConfig+0x734>)
 800b482:	fba2 2303 	umull	r2, r3, r2, r3
 800b486:	095b      	lsrs	r3, r3, #5
 800b488:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b48c:	441e      	add	r6, r3
 800b48e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b492:	4618      	mov	r0, r3
 800b494:	f04f 0100 	mov.w	r1, #0
 800b498:	4602      	mov	r2, r0
 800b49a:	460b      	mov	r3, r1
 800b49c:	1894      	adds	r4, r2, r2
 800b49e:	61bc      	str	r4, [r7, #24]
 800b4a0:	415b      	adcs	r3, r3
 800b4a2:	61fb      	str	r3, [r7, #28]
 800b4a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b4a8:	1812      	adds	r2, r2, r0
 800b4aa:	eb41 0303 	adc.w	r3, r1, r3
 800b4ae:	f04f 0400 	mov.w	r4, #0
 800b4b2:	f04f 0500 	mov.w	r5, #0
 800b4b6:	00dd      	lsls	r5, r3, #3
 800b4b8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b4bc:	00d4      	lsls	r4, r2, #3
 800b4be:	4622      	mov	r2, r4
 800b4c0:	462b      	mov	r3, r5
 800b4c2:	1814      	adds	r4, r2, r0
 800b4c4:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 800b4c8:	414b      	adcs	r3, r1
 800b4ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b4ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b4d2:	685b      	ldr	r3, [r3, #4]
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	f04f 0100 	mov.w	r1, #0
 800b4da:	f04f 0200 	mov.w	r2, #0
 800b4de:	f04f 0300 	mov.w	r3, #0
 800b4e2:	008b      	lsls	r3, r1, #2
 800b4e4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b4e8:	0082      	lsls	r2, r0, #2
 800b4ea:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800b4ee:	f7f5 fbeb 	bl	8000cc8 <__aeabi_uldivmod>
 800b4f2:	4602      	mov	r2, r0
 800b4f4:	460b      	mov	r3, r1
 800b4f6:	4b74      	ldr	r3, [pc, #464]	; (800b6c8 <UART_SetConfig+0x734>)
 800b4f8:	fba3 1302 	umull	r1, r3, r3, r2
 800b4fc:	095b      	lsrs	r3, r3, #5
 800b4fe:	2164      	movs	r1, #100	; 0x64
 800b500:	fb01 f303 	mul.w	r3, r1, r3
 800b504:	1ad3      	subs	r3, r2, r3
 800b506:	011b      	lsls	r3, r3, #4
 800b508:	3332      	adds	r3, #50	; 0x32
 800b50a:	4a6f      	ldr	r2, [pc, #444]	; (800b6c8 <UART_SetConfig+0x734>)
 800b50c:	fba2 2303 	umull	r2, r3, r2, r3
 800b510:	095b      	lsrs	r3, r3, #5
 800b512:	f003 020f 	and.w	r2, r3, #15
 800b516:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	4432      	add	r2, r6
 800b51e:	609a      	str	r2, [r3, #8]
 800b520:	e0c9      	b.n	800b6b6 <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 800b522:	f7fc ff2b 	bl	800837c <HAL_RCC_GetPCLK1Freq>
 800b526:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b52a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b52e:	461c      	mov	r4, r3
 800b530:	f04f 0500 	mov.w	r5, #0
 800b534:	4622      	mov	r2, r4
 800b536:	462b      	mov	r3, r5
 800b538:	1891      	adds	r1, r2, r2
 800b53a:	6139      	str	r1, [r7, #16]
 800b53c:	415b      	adcs	r3, r3
 800b53e:	617b      	str	r3, [r7, #20]
 800b540:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b544:	1912      	adds	r2, r2, r4
 800b546:	eb45 0303 	adc.w	r3, r5, r3
 800b54a:	f04f 0000 	mov.w	r0, #0
 800b54e:	f04f 0100 	mov.w	r1, #0
 800b552:	00d9      	lsls	r1, r3, #3
 800b554:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b558:	00d0      	lsls	r0, r2, #3
 800b55a:	4602      	mov	r2, r0
 800b55c:	460b      	mov	r3, r1
 800b55e:	eb12 0804 	adds.w	r8, r2, r4
 800b562:	eb43 0905 	adc.w	r9, r3, r5
 800b566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b56a:	685b      	ldr	r3, [r3, #4]
 800b56c:	4618      	mov	r0, r3
 800b56e:	f04f 0100 	mov.w	r1, #0
 800b572:	f04f 0200 	mov.w	r2, #0
 800b576:	f04f 0300 	mov.w	r3, #0
 800b57a:	008b      	lsls	r3, r1, #2
 800b57c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b580:	0082      	lsls	r2, r0, #2
 800b582:	4640      	mov	r0, r8
 800b584:	4649      	mov	r1, r9
 800b586:	f7f5 fb9f 	bl	8000cc8 <__aeabi_uldivmod>
 800b58a:	4602      	mov	r2, r0
 800b58c:	460b      	mov	r3, r1
 800b58e:	4b4e      	ldr	r3, [pc, #312]	; (800b6c8 <UART_SetConfig+0x734>)
 800b590:	fba3 2302 	umull	r2, r3, r3, r2
 800b594:	095b      	lsrs	r3, r3, #5
 800b596:	011e      	lsls	r6, r3, #4
 800b598:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b59c:	4618      	mov	r0, r3
 800b59e:	f04f 0100 	mov.w	r1, #0
 800b5a2:	4602      	mov	r2, r0
 800b5a4:	460b      	mov	r3, r1
 800b5a6:	1894      	adds	r4, r2, r2
 800b5a8:	60bc      	str	r4, [r7, #8]
 800b5aa:	415b      	adcs	r3, r3
 800b5ac:	60fb      	str	r3, [r7, #12]
 800b5ae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b5b2:	1812      	adds	r2, r2, r0
 800b5b4:	eb41 0303 	adc.w	r3, r1, r3
 800b5b8:	f04f 0400 	mov.w	r4, #0
 800b5bc:	f04f 0500 	mov.w	r5, #0
 800b5c0:	00dd      	lsls	r5, r3, #3
 800b5c2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b5c6:	00d4      	lsls	r4, r2, #3
 800b5c8:	4622      	mov	r2, r4
 800b5ca:	462b      	mov	r3, r5
 800b5cc:	1814      	adds	r4, r2, r0
 800b5ce:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800b5d2:	414b      	adcs	r3, r1
 800b5d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b5d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b5dc:	685b      	ldr	r3, [r3, #4]
 800b5de:	4618      	mov	r0, r3
 800b5e0:	f04f 0100 	mov.w	r1, #0
 800b5e4:	f04f 0200 	mov.w	r2, #0
 800b5e8:	f04f 0300 	mov.w	r3, #0
 800b5ec:	008b      	lsls	r3, r1, #2
 800b5ee:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b5f2:	0082      	lsls	r2, r0, #2
 800b5f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b5f8:	f7f5 fb66 	bl	8000cc8 <__aeabi_uldivmod>
 800b5fc:	4602      	mov	r2, r0
 800b5fe:	460b      	mov	r3, r1
 800b600:	4b31      	ldr	r3, [pc, #196]	; (800b6c8 <UART_SetConfig+0x734>)
 800b602:	fba3 1302 	umull	r1, r3, r3, r2
 800b606:	095b      	lsrs	r3, r3, #5
 800b608:	2164      	movs	r1, #100	; 0x64
 800b60a:	fb01 f303 	mul.w	r3, r1, r3
 800b60e:	1ad3      	subs	r3, r2, r3
 800b610:	011b      	lsls	r3, r3, #4
 800b612:	3332      	adds	r3, #50	; 0x32
 800b614:	4a2c      	ldr	r2, [pc, #176]	; (800b6c8 <UART_SetConfig+0x734>)
 800b616:	fba2 2303 	umull	r2, r3, r2, r3
 800b61a:	095b      	lsrs	r3, r3, #5
 800b61c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b620:	441e      	add	r6, r3
 800b622:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b626:	4618      	mov	r0, r3
 800b628:	f04f 0100 	mov.w	r1, #0
 800b62c:	4602      	mov	r2, r0
 800b62e:	460b      	mov	r3, r1
 800b630:	1894      	adds	r4, r2, r2
 800b632:	603c      	str	r4, [r7, #0]
 800b634:	415b      	adcs	r3, r3
 800b636:	607b      	str	r3, [r7, #4]
 800b638:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b63c:	1812      	adds	r2, r2, r0
 800b63e:	eb41 0303 	adc.w	r3, r1, r3
 800b642:	f04f 0400 	mov.w	r4, #0
 800b646:	f04f 0500 	mov.w	r5, #0
 800b64a:	00dd      	lsls	r5, r3, #3
 800b64c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b650:	00d4      	lsls	r4, r2, #3
 800b652:	4622      	mov	r2, r4
 800b654:	462b      	mov	r3, r5
 800b656:	1814      	adds	r4, r2, r0
 800b658:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 800b65c:	414b      	adcs	r3, r1
 800b65e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b662:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b666:	685b      	ldr	r3, [r3, #4]
 800b668:	4618      	mov	r0, r3
 800b66a:	f04f 0100 	mov.w	r1, #0
 800b66e:	f04f 0200 	mov.w	r2, #0
 800b672:	f04f 0300 	mov.w	r3, #0
 800b676:	008b      	lsls	r3, r1, #2
 800b678:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b67c:	0082      	lsls	r2, r0, #2
 800b67e:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800b682:	f7f5 fb21 	bl	8000cc8 <__aeabi_uldivmod>
 800b686:	4602      	mov	r2, r0
 800b688:	460b      	mov	r3, r1
 800b68a:	4b0f      	ldr	r3, [pc, #60]	; (800b6c8 <UART_SetConfig+0x734>)
 800b68c:	fba3 1302 	umull	r1, r3, r3, r2
 800b690:	095b      	lsrs	r3, r3, #5
 800b692:	2164      	movs	r1, #100	; 0x64
 800b694:	fb01 f303 	mul.w	r3, r1, r3
 800b698:	1ad3      	subs	r3, r2, r3
 800b69a:	011b      	lsls	r3, r3, #4
 800b69c:	3332      	adds	r3, #50	; 0x32
 800b69e:	4a0a      	ldr	r2, [pc, #40]	; (800b6c8 <UART_SetConfig+0x734>)
 800b6a0:	fba2 2303 	umull	r2, r3, r2, r3
 800b6a4:	095b      	lsrs	r3, r3, #5
 800b6a6:	f003 020f 	and.w	r2, r3, #15
 800b6aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	4432      	add	r2, r6
 800b6b2:	609a      	str	r2, [r3, #8]
}
 800b6b4:	e7ff      	b.n	800b6b6 <UART_SetConfig+0x722>
 800b6b6:	bf00      	nop
 800b6b8:	37f4      	adds	r7, #244	; 0xf4
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6c0:	40011000 	.word	0x40011000
 800b6c4:	40011400 	.word	0x40011400
 800b6c8:	51eb851f 	.word	0x51eb851f

0800b6cc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b6cc:	b580      	push	{r7, lr}
 800b6ce:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800b6d0:	4904      	ldr	r1, [pc, #16]	; (800b6e4 <MX_FATFS_Init+0x18>)
 800b6d2:	4805      	ldr	r0, [pc, #20]	; (800b6e8 <MX_FATFS_Init+0x1c>)
 800b6d4:	f003 fa92 	bl	800ebfc <FATFS_LinkDriver>
 800b6d8:	4603      	mov	r3, r0
 800b6da:	461a      	mov	r2, r3
 800b6dc:	4b03      	ldr	r3, [pc, #12]	; (800b6ec <MX_FATFS_Init+0x20>)
 800b6de:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b6e0:	bf00      	nop
 800b6e2:	bd80      	pop	{r7, pc}
 800b6e4:	2000179c 	.word	0x2000179c
 800b6e8:	2000000c 	.word	0x2000000c
 800b6ec:	200017a0 	.word	0x200017a0

0800b6f0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b6f0:	b480      	push	{r7}
 800b6f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b6f4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fe:	4770      	bx	lr

0800b700 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b082      	sub	sp, #8
 800b704:	af00      	add	r7, sp, #0
 800b706:	4603      	mov	r3, r0
 800b708:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 800b70a:	79fb      	ldrb	r3, [r7, #7]
 800b70c:	4618      	mov	r0, r3
 800b70e:	f000 f9dd 	bl	800bacc <USER_SPI_initialize>
 800b712:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800b714:	4618      	mov	r0, r3
 800b716:	3708      	adds	r7, #8
 800b718:	46bd      	mov	sp, r7
 800b71a:	bd80      	pop	{r7, pc}

0800b71c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b082      	sub	sp, #8
 800b720:	af00      	add	r7, sp, #0
 800b722:	4603      	mov	r3, r0
 800b724:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800b726:	79fb      	ldrb	r3, [r7, #7]
 800b728:	4618      	mov	r0, r3
 800b72a:	f000 fab9 	bl	800bca0 <USER_SPI_status>
 800b72e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800b730:	4618      	mov	r0, r3
 800b732:	3708      	adds	r7, #8
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}

0800b738 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b084      	sub	sp, #16
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	60b9      	str	r1, [r7, #8]
 800b740:	607a      	str	r2, [r7, #4]
 800b742:	603b      	str	r3, [r7, #0]
 800b744:	4603      	mov	r3, r0
 800b746:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 800b748:	7bf8      	ldrb	r0, [r7, #15]
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	687a      	ldr	r2, [r7, #4]
 800b74e:	68b9      	ldr	r1, [r7, #8]
 800b750:	f000 fabc 	bl	800bccc <USER_SPI_read>
 800b754:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800b756:	4618      	mov	r0, r3
 800b758:	3710      	adds	r7, #16
 800b75a:	46bd      	mov	sp, r7
 800b75c:	bd80      	pop	{r7, pc}

0800b75e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800b75e:	b580      	push	{r7, lr}
 800b760:	b084      	sub	sp, #16
 800b762:	af00      	add	r7, sp, #0
 800b764:	60b9      	str	r1, [r7, #8]
 800b766:	607a      	str	r2, [r7, #4]
 800b768:	603b      	str	r3, [r7, #0]
 800b76a:	4603      	mov	r3, r0
 800b76c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800b76e:	7bf8      	ldrb	r0, [r7, #15]
 800b770:	683b      	ldr	r3, [r7, #0]
 800b772:	687a      	ldr	r2, [r7, #4]
 800b774:	68b9      	ldr	r1, [r7, #8]
 800b776:	f000 fb0f 	bl	800bd98 <USER_SPI_write>
 800b77a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800b77c:	4618      	mov	r0, r3
 800b77e:	3710      	adds	r7, #16
 800b780:	46bd      	mov	sp, r7
 800b782:	bd80      	pop	{r7, pc}

0800b784 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b082      	sub	sp, #8
 800b788:	af00      	add	r7, sp, #0
 800b78a:	4603      	mov	r3, r0
 800b78c:	603a      	str	r2, [r7, #0]
 800b78e:	71fb      	strb	r3, [r7, #7]
 800b790:	460b      	mov	r3, r1
 800b792:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800b794:	79b9      	ldrb	r1, [r7, #6]
 800b796:	79fb      	ldrb	r3, [r7, #7]
 800b798:	683a      	ldr	r2, [r7, #0]
 800b79a:	4618      	mov	r0, r3
 800b79c:	f000 fb78 	bl	800be90 <USER_SPI_ioctl>
 800b7a0:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	3708      	adds	r7, #8
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	bd80      	pop	{r7, pc}
	...

0800b7ac <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b082      	sub	sp, #8
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800b7b4:	f7f9 fe36 	bl	8005424 <HAL_GetTick>
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	4a04      	ldr	r2, [pc, #16]	; (800b7cc <SPI_Timer_On+0x20>)
 800b7bc:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800b7be:	4a04      	ldr	r2, [pc, #16]	; (800b7d0 <SPI_Timer_On+0x24>)
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	6013      	str	r3, [r2, #0]
}
 800b7c4:	bf00      	nop
 800b7c6:	3708      	adds	r7, #8
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	bd80      	pop	{r7, pc}
 800b7cc:	20001c04 	.word	0x20001c04
 800b7d0:	20001c08 	.word	0x20001c08

0800b7d4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800b7d8:	f7f9 fe24 	bl	8005424 <HAL_GetTick>
 800b7dc:	4602      	mov	r2, r0
 800b7de:	4b06      	ldr	r3, [pc, #24]	; (800b7f8 <SPI_Timer_Status+0x24>)
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	1ad2      	subs	r2, r2, r3
 800b7e4:	4b05      	ldr	r3, [pc, #20]	; (800b7fc <SPI_Timer_Status+0x28>)
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	429a      	cmp	r2, r3
 800b7ea:	bf34      	ite	cc
 800b7ec:	2301      	movcc	r3, #1
 800b7ee:	2300      	movcs	r3, #0
 800b7f0:	b2db      	uxtb	r3, r3
}
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	bd80      	pop	{r7, pc}
 800b7f6:	bf00      	nop
 800b7f8:	20001c04 	.word	0x20001c04
 800b7fc:	20001c08 	.word	0x20001c08

0800b800 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b086      	sub	sp, #24
 800b804:	af02      	add	r7, sp, #8
 800b806:	4603      	mov	r3, r0
 800b808:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800b80a:	f107 020f 	add.w	r2, r7, #15
 800b80e:	1df9      	adds	r1, r7, #7
 800b810:	2332      	movs	r3, #50	; 0x32
 800b812:	9300      	str	r3, [sp, #0]
 800b814:	2301      	movs	r3, #1
 800b816:	4804      	ldr	r0, [pc, #16]	; (800b828 <xchg_spi+0x28>)
 800b818:	f7fd fc35 	bl	8009086 <HAL_SPI_TransmitReceive>
    return rxDat;
 800b81c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b81e:	4618      	mov	r0, r3
 800b820:	3710      	adds	r7, #16
 800b822:	46bd      	mov	sp, r7
 800b824:	bd80      	pop	{r7, pc}
 800b826:	bf00      	nop
 800b828:	20001460 	.word	0x20001460

0800b82c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800b82c:	b590      	push	{r4, r7, lr}
 800b82e:	b085      	sub	sp, #20
 800b830:	af00      	add	r7, sp, #0
 800b832:	6078      	str	r0, [r7, #4]
 800b834:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800b836:	2300      	movs	r3, #0
 800b838:	60fb      	str	r3, [r7, #12]
 800b83a:	e00a      	b.n	800b852 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800b83c:	687a      	ldr	r2, [r7, #4]
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	18d4      	adds	r4, r2, r3
 800b842:	20ff      	movs	r0, #255	; 0xff
 800b844:	f7ff ffdc 	bl	800b800 <xchg_spi>
 800b848:	4603      	mov	r3, r0
 800b84a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	3301      	adds	r3, #1
 800b850:	60fb      	str	r3, [r7, #12]
 800b852:	68fa      	ldr	r2, [r7, #12]
 800b854:	683b      	ldr	r3, [r7, #0]
 800b856:	429a      	cmp	r2, r3
 800b858:	d3f0      	bcc.n	800b83c <rcvr_spi_multi+0x10>
	}
}
 800b85a:	bf00      	nop
 800b85c:	bf00      	nop
 800b85e:	3714      	adds	r7, #20
 800b860:	46bd      	mov	sp, r7
 800b862:	bd90      	pop	{r4, r7, pc}

0800b864 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800b864:	b580      	push	{r7, lr}
 800b866:	b084      	sub	sp, #16
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
 800b86c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 800b86e:	2300      	movs	r3, #0
 800b870:	60fb      	str	r3, [r7, #12]
 800b872:	e009      	b.n	800b888 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 800b874:	687a      	ldr	r2, [r7, #4]
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	4413      	add	r3, r2
 800b87a:	781b      	ldrb	r3, [r3, #0]
 800b87c:	4618      	mov	r0, r3
 800b87e:	f7ff ffbf 	bl	800b800 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	3301      	adds	r3, #1
 800b886:	60fb      	str	r3, [r7, #12]
 800b888:	68fa      	ldr	r2, [r7, #12]
 800b88a:	683b      	ldr	r3, [r7, #0]
 800b88c:	429a      	cmp	r2, r3
 800b88e:	d3f1      	bcc.n	800b874 <xmit_spi_multi+0x10>
	}
}
 800b890:	bf00      	nop
 800b892:	bf00      	nop
 800b894:	3710      	adds	r7, #16
 800b896:	46bd      	mov	sp, r7
 800b898:	bd80      	pop	{r7, pc}

0800b89a <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800b89a:	b580      	push	{r7, lr}
 800b89c:	b086      	sub	sp, #24
 800b89e:	af00      	add	r7, sp, #0
 800b8a0:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800b8a2:	f7f9 fdbf 	bl	8005424 <HAL_GetTick>
 800b8a6:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800b8ac:	20ff      	movs	r0, #255	; 0xff
 800b8ae:	f7ff ffa7 	bl	800b800 <xchg_spi>
 800b8b2:	4603      	mov	r3, r0
 800b8b4:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800b8b6:	7bfb      	ldrb	r3, [r7, #15]
 800b8b8:	2bff      	cmp	r3, #255	; 0xff
 800b8ba:	d007      	beq.n	800b8cc <wait_ready+0x32>
 800b8bc:	f7f9 fdb2 	bl	8005424 <HAL_GetTick>
 800b8c0:	4602      	mov	r2, r0
 800b8c2:	697b      	ldr	r3, [r7, #20]
 800b8c4:	1ad3      	subs	r3, r2, r3
 800b8c6:	693a      	ldr	r2, [r7, #16]
 800b8c8:	429a      	cmp	r2, r3
 800b8ca:	d8ef      	bhi.n	800b8ac <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800b8cc:	7bfb      	ldrb	r3, [r7, #15]
 800b8ce:	2bff      	cmp	r3, #255	; 0xff
 800b8d0:	bf0c      	ite	eq
 800b8d2:	2301      	moveq	r3, #1
 800b8d4:	2300      	movne	r3, #0
 800b8d6:	b2db      	uxtb	r3, r3
}
 800b8d8:	4618      	mov	r0, r3
 800b8da:	3718      	adds	r7, #24
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	bd80      	pop	{r7, pc}

0800b8e0 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800b8e0:	b580      	push	{r7, lr}
 800b8e2:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800b8e4:	2201      	movs	r2, #1
 800b8e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b8ea:	4804      	ldr	r0, [pc, #16]	; (800b8fc <despiselect+0x1c>)
 800b8ec:	f7fb f82e 	bl	800694c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800b8f0:	20ff      	movs	r0, #255	; 0xff
 800b8f2:	f7ff ff85 	bl	800b800 <xchg_spi>

}
 800b8f6:	bf00      	nop
 800b8f8:	bd80      	pop	{r7, pc}
 800b8fa:	bf00      	nop
 800b8fc:	40021400 	.word	0x40021400

0800b900 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800b900:	b580      	push	{r7, lr}
 800b902:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800b904:	2200      	movs	r2, #0
 800b906:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b90a:	480a      	ldr	r0, [pc, #40]	; (800b934 <spiselect+0x34>)
 800b90c:	f7fb f81e 	bl	800694c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800b910:	20ff      	movs	r0, #255	; 0xff
 800b912:	f7ff ff75 	bl	800b800 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800b916:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800b91a:	f7ff ffbe 	bl	800b89a <wait_ready>
 800b91e:	4603      	mov	r3, r0
 800b920:	2b00      	cmp	r3, #0
 800b922:	d001      	beq.n	800b928 <spiselect+0x28>
 800b924:	2301      	movs	r3, #1
 800b926:	e002      	b.n	800b92e <spiselect+0x2e>

	despiselect();
 800b928:	f7ff ffda 	bl	800b8e0 <despiselect>
	return 0;	/* Timeout */
 800b92c:	2300      	movs	r3, #0
}
 800b92e:	4618      	mov	r0, r3
 800b930:	bd80      	pop	{r7, pc}
 800b932:	bf00      	nop
 800b934:	40021400 	.word	0x40021400

0800b938 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b084      	sub	sp, #16
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
 800b940:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800b942:	20c8      	movs	r0, #200	; 0xc8
 800b944:	f7ff ff32 	bl	800b7ac <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800b948:	20ff      	movs	r0, #255	; 0xff
 800b94a:	f7ff ff59 	bl	800b800 <xchg_spi>
 800b94e:	4603      	mov	r3, r0
 800b950:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800b952:	7bfb      	ldrb	r3, [r7, #15]
 800b954:	2bff      	cmp	r3, #255	; 0xff
 800b956:	d104      	bne.n	800b962 <rcvr_datablock+0x2a>
 800b958:	f7ff ff3c 	bl	800b7d4 <SPI_Timer_Status>
 800b95c:	4603      	mov	r3, r0
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d1f2      	bne.n	800b948 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800b962:	7bfb      	ldrb	r3, [r7, #15]
 800b964:	2bfe      	cmp	r3, #254	; 0xfe
 800b966:	d001      	beq.n	800b96c <rcvr_datablock+0x34>
 800b968:	2300      	movs	r3, #0
 800b96a:	e00a      	b.n	800b982 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800b96c:	6839      	ldr	r1, [r7, #0]
 800b96e:	6878      	ldr	r0, [r7, #4]
 800b970:	f7ff ff5c 	bl	800b82c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800b974:	20ff      	movs	r0, #255	; 0xff
 800b976:	f7ff ff43 	bl	800b800 <xchg_spi>
 800b97a:	20ff      	movs	r0, #255	; 0xff
 800b97c:	f7ff ff40 	bl	800b800 <xchg_spi>

	return 1;						/* Function succeeded */
 800b980:	2301      	movs	r3, #1
}
 800b982:	4618      	mov	r0, r3
 800b984:	3710      	adds	r7, #16
 800b986:	46bd      	mov	sp, r7
 800b988:	bd80      	pop	{r7, pc}

0800b98a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800b98a:	b580      	push	{r7, lr}
 800b98c:	b084      	sub	sp, #16
 800b98e:	af00      	add	r7, sp, #0
 800b990:	6078      	str	r0, [r7, #4]
 800b992:	460b      	mov	r3, r1
 800b994:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800b996:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800b99a:	f7ff ff7e 	bl	800b89a <wait_ready>
 800b99e:	4603      	mov	r3, r0
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d101      	bne.n	800b9a8 <xmit_datablock+0x1e>
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	e01e      	b.n	800b9e6 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800b9a8:	78fb      	ldrb	r3, [r7, #3]
 800b9aa:	4618      	mov	r0, r3
 800b9ac:	f7ff ff28 	bl	800b800 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800b9b0:	78fb      	ldrb	r3, [r7, #3]
 800b9b2:	2bfd      	cmp	r3, #253	; 0xfd
 800b9b4:	d016      	beq.n	800b9e4 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800b9b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b9ba:	6878      	ldr	r0, [r7, #4]
 800b9bc:	f7ff ff52 	bl	800b864 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800b9c0:	20ff      	movs	r0, #255	; 0xff
 800b9c2:	f7ff ff1d 	bl	800b800 <xchg_spi>
 800b9c6:	20ff      	movs	r0, #255	; 0xff
 800b9c8:	f7ff ff1a 	bl	800b800 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800b9cc:	20ff      	movs	r0, #255	; 0xff
 800b9ce:	f7ff ff17 	bl	800b800 <xchg_spi>
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800b9d6:	7bfb      	ldrb	r3, [r7, #15]
 800b9d8:	f003 031f 	and.w	r3, r3, #31
 800b9dc:	2b05      	cmp	r3, #5
 800b9de:	d001      	beq.n	800b9e4 <xmit_datablock+0x5a>
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	e000      	b.n	800b9e6 <xmit_datablock+0x5c>
	}
	return 1;
 800b9e4:	2301      	movs	r3, #1
}
 800b9e6:	4618      	mov	r0, r3
 800b9e8:	3710      	adds	r7, #16
 800b9ea:	46bd      	mov	sp, r7
 800b9ec:	bd80      	pop	{r7, pc}

0800b9ee <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800b9ee:	b580      	push	{r7, lr}
 800b9f0:	b084      	sub	sp, #16
 800b9f2:	af00      	add	r7, sp, #0
 800b9f4:	4603      	mov	r3, r0
 800b9f6:	6039      	str	r1, [r7, #0]
 800b9f8:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800b9fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	da0e      	bge.n	800ba20 <send_cmd+0x32>
		cmd &= 0x7F;
 800ba02:	79fb      	ldrb	r3, [r7, #7]
 800ba04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba08:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800ba0a:	2100      	movs	r1, #0
 800ba0c:	2037      	movs	r0, #55	; 0x37
 800ba0e:	f7ff ffee 	bl	800b9ee <send_cmd>
 800ba12:	4603      	mov	r3, r0
 800ba14:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800ba16:	7bbb      	ldrb	r3, [r7, #14]
 800ba18:	2b01      	cmp	r3, #1
 800ba1a:	d901      	bls.n	800ba20 <send_cmd+0x32>
 800ba1c:	7bbb      	ldrb	r3, [r7, #14]
 800ba1e:	e051      	b.n	800bac4 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800ba20:	79fb      	ldrb	r3, [r7, #7]
 800ba22:	2b0c      	cmp	r3, #12
 800ba24:	d008      	beq.n	800ba38 <send_cmd+0x4a>
		despiselect();
 800ba26:	f7ff ff5b 	bl	800b8e0 <despiselect>
		if (!spiselect()) return 0xFF;
 800ba2a:	f7ff ff69 	bl	800b900 <spiselect>
 800ba2e:	4603      	mov	r3, r0
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d101      	bne.n	800ba38 <send_cmd+0x4a>
 800ba34:	23ff      	movs	r3, #255	; 0xff
 800ba36:	e045      	b.n	800bac4 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800ba38:	79fb      	ldrb	r3, [r7, #7]
 800ba3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba3e:	b2db      	uxtb	r3, r3
 800ba40:	4618      	mov	r0, r3
 800ba42:	f7ff fedd 	bl	800b800 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800ba46:	683b      	ldr	r3, [r7, #0]
 800ba48:	0e1b      	lsrs	r3, r3, #24
 800ba4a:	b2db      	uxtb	r3, r3
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	f7ff fed7 	bl	800b800 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800ba52:	683b      	ldr	r3, [r7, #0]
 800ba54:	0c1b      	lsrs	r3, r3, #16
 800ba56:	b2db      	uxtb	r3, r3
 800ba58:	4618      	mov	r0, r3
 800ba5a:	f7ff fed1 	bl	800b800 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800ba5e:	683b      	ldr	r3, [r7, #0]
 800ba60:	0a1b      	lsrs	r3, r3, #8
 800ba62:	b2db      	uxtb	r3, r3
 800ba64:	4618      	mov	r0, r3
 800ba66:	f7ff fecb 	bl	800b800 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800ba6a:	683b      	ldr	r3, [r7, #0]
 800ba6c:	b2db      	uxtb	r3, r3
 800ba6e:	4618      	mov	r0, r3
 800ba70:	f7ff fec6 	bl	800b800 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800ba74:	2301      	movs	r3, #1
 800ba76:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800ba78:	79fb      	ldrb	r3, [r7, #7]
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d101      	bne.n	800ba82 <send_cmd+0x94>
 800ba7e:	2395      	movs	r3, #149	; 0x95
 800ba80:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800ba82:	79fb      	ldrb	r3, [r7, #7]
 800ba84:	2b08      	cmp	r3, #8
 800ba86:	d101      	bne.n	800ba8c <send_cmd+0x9e>
 800ba88:	2387      	movs	r3, #135	; 0x87
 800ba8a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800ba8c:	7bfb      	ldrb	r3, [r7, #15]
 800ba8e:	4618      	mov	r0, r3
 800ba90:	f7ff feb6 	bl	800b800 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800ba94:	79fb      	ldrb	r3, [r7, #7]
 800ba96:	2b0c      	cmp	r3, #12
 800ba98:	d102      	bne.n	800baa0 <send_cmd+0xb2>
 800ba9a:	20ff      	movs	r0, #255	; 0xff
 800ba9c:	f7ff feb0 	bl	800b800 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800baa0:	230a      	movs	r3, #10
 800baa2:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800baa4:	20ff      	movs	r0, #255	; 0xff
 800baa6:	f7ff feab 	bl	800b800 <xchg_spi>
 800baaa:	4603      	mov	r3, r0
 800baac:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800baae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	da05      	bge.n	800bac2 <send_cmd+0xd4>
 800bab6:	7bfb      	ldrb	r3, [r7, #15]
 800bab8:	3b01      	subs	r3, #1
 800baba:	73fb      	strb	r3, [r7, #15]
 800babc:	7bfb      	ldrb	r3, [r7, #15]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d1f0      	bne.n	800baa4 <send_cmd+0xb6>

	return res;							/* Return received response */
 800bac2:	7bbb      	ldrb	r3, [r7, #14]
}
 800bac4:	4618      	mov	r0, r3
 800bac6:	3710      	adds	r7, #16
 800bac8:	46bd      	mov	sp, r7
 800baca:	bd80      	pop	{r7, pc}

0800bacc <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800bacc:	b590      	push	{r4, r7, lr}
 800bace:	b085      	sub	sp, #20
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	4603      	mov	r3, r0
 800bad4:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800bad6:	79fb      	ldrb	r3, [r7, #7]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d001      	beq.n	800bae0 <USER_SPI_initialize+0x14>
 800badc:	2301      	movs	r3, #1
 800bade:	e0d4      	b.n	800bc8a <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800bae0:	4b6c      	ldr	r3, [pc, #432]	; (800bc94 <USER_SPI_initialize+0x1c8>)
 800bae2:	781b      	ldrb	r3, [r3, #0]
 800bae4:	b2db      	uxtb	r3, r3
 800bae6:	f003 0302 	and.w	r3, r3, #2
 800baea:	2b00      	cmp	r3, #0
 800baec:	d003      	beq.n	800baf6 <USER_SPI_initialize+0x2a>
 800baee:	4b69      	ldr	r3, [pc, #420]	; (800bc94 <USER_SPI_initialize+0x1c8>)
 800baf0:	781b      	ldrb	r3, [r3, #0]
 800baf2:	b2db      	uxtb	r3, r3
 800baf4:	e0c9      	b.n	800bc8a <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 800baf6:	4b68      	ldr	r3, [pc, #416]	; (800bc98 <USER_SPI_initialize+0x1cc>)
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	681a      	ldr	r2, [r3, #0]
 800bafc:	4b66      	ldr	r3, [pc, #408]	; (800bc98 <USER_SPI_initialize+0x1cc>)
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 800bb04:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800bb06:	230a      	movs	r3, #10
 800bb08:	73fb      	strb	r3, [r7, #15]
 800bb0a:	e005      	b.n	800bb18 <USER_SPI_initialize+0x4c>
 800bb0c:	20ff      	movs	r0, #255	; 0xff
 800bb0e:	f7ff fe77 	bl	800b800 <xchg_spi>
 800bb12:	7bfb      	ldrb	r3, [r7, #15]
 800bb14:	3b01      	subs	r3, #1
 800bb16:	73fb      	strb	r3, [r7, #15]
 800bb18:	7bfb      	ldrb	r3, [r7, #15]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d1f6      	bne.n	800bb0c <USER_SPI_initialize+0x40>

	ty = 0;
 800bb1e:	2300      	movs	r3, #0
 800bb20:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800bb22:	2100      	movs	r1, #0
 800bb24:	2000      	movs	r0, #0
 800bb26:	f7ff ff62 	bl	800b9ee <send_cmd>
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	2b01      	cmp	r3, #1
 800bb2e:	f040 808b 	bne.w	800bc48 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800bb32:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800bb36:	f7ff fe39 	bl	800b7ac <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800bb3a:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bb3e:	2008      	movs	r0, #8
 800bb40:	f7ff ff55 	bl	800b9ee <send_cmd>
 800bb44:	4603      	mov	r3, r0
 800bb46:	2b01      	cmp	r3, #1
 800bb48:	d151      	bne.n	800bbee <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	73fb      	strb	r3, [r7, #15]
 800bb4e:	e00d      	b.n	800bb6c <USER_SPI_initialize+0xa0>
 800bb50:	7bfc      	ldrb	r4, [r7, #15]
 800bb52:	20ff      	movs	r0, #255	; 0xff
 800bb54:	f7ff fe54 	bl	800b800 <xchg_spi>
 800bb58:	4603      	mov	r3, r0
 800bb5a:	461a      	mov	r2, r3
 800bb5c:	f107 0310 	add.w	r3, r7, #16
 800bb60:	4423      	add	r3, r4
 800bb62:	f803 2c08 	strb.w	r2, [r3, #-8]
 800bb66:	7bfb      	ldrb	r3, [r7, #15]
 800bb68:	3301      	adds	r3, #1
 800bb6a:	73fb      	strb	r3, [r7, #15]
 800bb6c:	7bfb      	ldrb	r3, [r7, #15]
 800bb6e:	2b03      	cmp	r3, #3
 800bb70:	d9ee      	bls.n	800bb50 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800bb72:	7abb      	ldrb	r3, [r7, #10]
 800bb74:	2b01      	cmp	r3, #1
 800bb76:	d167      	bne.n	800bc48 <USER_SPI_initialize+0x17c>
 800bb78:	7afb      	ldrb	r3, [r7, #11]
 800bb7a:	2baa      	cmp	r3, #170	; 0xaa
 800bb7c:	d164      	bne.n	800bc48 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800bb7e:	bf00      	nop
 800bb80:	f7ff fe28 	bl	800b7d4 <SPI_Timer_Status>
 800bb84:	4603      	mov	r3, r0
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d007      	beq.n	800bb9a <USER_SPI_initialize+0xce>
 800bb8a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800bb8e:	20a9      	movs	r0, #169	; 0xa9
 800bb90:	f7ff ff2d 	bl	800b9ee <send_cmd>
 800bb94:	4603      	mov	r3, r0
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d1f2      	bne.n	800bb80 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800bb9a:	f7ff fe1b 	bl	800b7d4 <SPI_Timer_Status>
 800bb9e:	4603      	mov	r3, r0
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d051      	beq.n	800bc48 <USER_SPI_initialize+0x17c>
 800bba4:	2100      	movs	r1, #0
 800bba6:	203a      	movs	r0, #58	; 0x3a
 800bba8:	f7ff ff21 	bl	800b9ee <send_cmd>
 800bbac:	4603      	mov	r3, r0
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d14a      	bne.n	800bc48 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	73fb      	strb	r3, [r7, #15]
 800bbb6:	e00d      	b.n	800bbd4 <USER_SPI_initialize+0x108>
 800bbb8:	7bfc      	ldrb	r4, [r7, #15]
 800bbba:	20ff      	movs	r0, #255	; 0xff
 800bbbc:	f7ff fe20 	bl	800b800 <xchg_spi>
 800bbc0:	4603      	mov	r3, r0
 800bbc2:	461a      	mov	r2, r3
 800bbc4:	f107 0310 	add.w	r3, r7, #16
 800bbc8:	4423      	add	r3, r4
 800bbca:	f803 2c08 	strb.w	r2, [r3, #-8]
 800bbce:	7bfb      	ldrb	r3, [r7, #15]
 800bbd0:	3301      	adds	r3, #1
 800bbd2:	73fb      	strb	r3, [r7, #15]
 800bbd4:	7bfb      	ldrb	r3, [r7, #15]
 800bbd6:	2b03      	cmp	r3, #3
 800bbd8:	d9ee      	bls.n	800bbb8 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800bbda:	7a3b      	ldrb	r3, [r7, #8]
 800bbdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d001      	beq.n	800bbe8 <USER_SPI_initialize+0x11c>
 800bbe4:	230c      	movs	r3, #12
 800bbe6:	e000      	b.n	800bbea <USER_SPI_initialize+0x11e>
 800bbe8:	2304      	movs	r3, #4
 800bbea:	737b      	strb	r3, [r7, #13]
 800bbec:	e02c      	b.n	800bc48 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800bbee:	2100      	movs	r1, #0
 800bbf0:	20a9      	movs	r0, #169	; 0xa9
 800bbf2:	f7ff fefc 	bl	800b9ee <send_cmd>
 800bbf6:	4603      	mov	r3, r0
 800bbf8:	2b01      	cmp	r3, #1
 800bbfa:	d804      	bhi.n	800bc06 <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800bbfc:	2302      	movs	r3, #2
 800bbfe:	737b      	strb	r3, [r7, #13]
 800bc00:	23a9      	movs	r3, #169	; 0xa9
 800bc02:	73bb      	strb	r3, [r7, #14]
 800bc04:	e003      	b.n	800bc0e <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800bc06:	2301      	movs	r3, #1
 800bc08:	737b      	strb	r3, [r7, #13]
 800bc0a:	2301      	movs	r3, #1
 800bc0c:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800bc0e:	bf00      	nop
 800bc10:	f7ff fde0 	bl	800b7d4 <SPI_Timer_Status>
 800bc14:	4603      	mov	r3, r0
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d007      	beq.n	800bc2a <USER_SPI_initialize+0x15e>
 800bc1a:	7bbb      	ldrb	r3, [r7, #14]
 800bc1c:	2100      	movs	r1, #0
 800bc1e:	4618      	mov	r0, r3
 800bc20:	f7ff fee5 	bl	800b9ee <send_cmd>
 800bc24:	4603      	mov	r3, r0
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d1f2      	bne.n	800bc10 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800bc2a:	f7ff fdd3 	bl	800b7d4 <SPI_Timer_Status>
 800bc2e:	4603      	mov	r3, r0
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d007      	beq.n	800bc44 <USER_SPI_initialize+0x178>
 800bc34:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bc38:	2010      	movs	r0, #16
 800bc3a:	f7ff fed8 	bl	800b9ee <send_cmd>
 800bc3e:	4603      	mov	r3, r0
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d001      	beq.n	800bc48 <USER_SPI_initialize+0x17c>
				ty = 0;
 800bc44:	2300      	movs	r3, #0
 800bc46:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800bc48:	4a14      	ldr	r2, [pc, #80]	; (800bc9c <USER_SPI_initialize+0x1d0>)
 800bc4a:	7b7b      	ldrb	r3, [r7, #13]
 800bc4c:	7013      	strb	r3, [r2, #0]
	despiselect();
 800bc4e:	f7ff fe47 	bl	800b8e0 <despiselect>

	if (ty) {			/* OK */
 800bc52:	7b7b      	ldrb	r3, [r7, #13]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d012      	beq.n	800bc7e <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 800bc58:	4b0f      	ldr	r3, [pc, #60]	; (800bc98 <USER_SPI_initialize+0x1cc>)
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800bc62:	4b0d      	ldr	r3, [pc, #52]	; (800bc98 <USER_SPI_initialize+0x1cc>)
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	f042 0208 	orr.w	r2, r2, #8
 800bc6a:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800bc6c:	4b09      	ldr	r3, [pc, #36]	; (800bc94 <USER_SPI_initialize+0x1c8>)
 800bc6e:	781b      	ldrb	r3, [r3, #0]
 800bc70:	b2db      	uxtb	r3, r3
 800bc72:	f023 0301 	bic.w	r3, r3, #1
 800bc76:	b2da      	uxtb	r2, r3
 800bc78:	4b06      	ldr	r3, [pc, #24]	; (800bc94 <USER_SPI_initialize+0x1c8>)
 800bc7a:	701a      	strb	r2, [r3, #0]
 800bc7c:	e002      	b.n	800bc84 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800bc7e:	4b05      	ldr	r3, [pc, #20]	; (800bc94 <USER_SPI_initialize+0x1c8>)
 800bc80:	2201      	movs	r2, #1
 800bc82:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800bc84:	4b03      	ldr	r3, [pc, #12]	; (800bc94 <USER_SPI_initialize+0x1c8>)
 800bc86:	781b      	ldrb	r3, [r3, #0]
 800bc88:	b2db      	uxtb	r3, r3
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	3714      	adds	r7, #20
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd90      	pop	{r4, r7, pc}
 800bc92:	bf00      	nop
 800bc94:	20000020 	.word	0x20000020
 800bc98:	20001460 	.word	0x20001460
 800bc9c:	200004c8 	.word	0x200004c8

0800bca0 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800bca0:	b480      	push	{r7}
 800bca2:	b083      	sub	sp, #12
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	4603      	mov	r3, r0
 800bca8:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800bcaa:	79fb      	ldrb	r3, [r7, #7]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d001      	beq.n	800bcb4 <USER_SPI_status+0x14>
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	e002      	b.n	800bcba <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800bcb4:	4b04      	ldr	r3, [pc, #16]	; (800bcc8 <USER_SPI_status+0x28>)
 800bcb6:	781b      	ldrb	r3, [r3, #0]
 800bcb8:	b2db      	uxtb	r3, r3
}
 800bcba:	4618      	mov	r0, r3
 800bcbc:	370c      	adds	r7, #12
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc4:	4770      	bx	lr
 800bcc6:	bf00      	nop
 800bcc8:	20000020 	.word	0x20000020

0800bccc <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800bccc:	b580      	push	{r7, lr}
 800bcce:	b084      	sub	sp, #16
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	60b9      	str	r1, [r7, #8]
 800bcd4:	607a      	str	r2, [r7, #4]
 800bcd6:	603b      	str	r3, [r7, #0]
 800bcd8:	4603      	mov	r3, r0
 800bcda:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800bcdc:	7bfb      	ldrb	r3, [r7, #15]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d102      	bne.n	800bce8 <USER_SPI_read+0x1c>
 800bce2:	683b      	ldr	r3, [r7, #0]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d101      	bne.n	800bcec <USER_SPI_read+0x20>
 800bce8:	2304      	movs	r3, #4
 800bcea:	e04d      	b.n	800bd88 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800bcec:	4b28      	ldr	r3, [pc, #160]	; (800bd90 <USER_SPI_read+0xc4>)
 800bcee:	781b      	ldrb	r3, [r3, #0]
 800bcf0:	b2db      	uxtb	r3, r3
 800bcf2:	f003 0301 	and.w	r3, r3, #1
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d001      	beq.n	800bcfe <USER_SPI_read+0x32>
 800bcfa:	2303      	movs	r3, #3
 800bcfc:	e044      	b.n	800bd88 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800bcfe:	4b25      	ldr	r3, [pc, #148]	; (800bd94 <USER_SPI_read+0xc8>)
 800bd00:	781b      	ldrb	r3, [r3, #0]
 800bd02:	f003 0308 	and.w	r3, r3, #8
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d102      	bne.n	800bd10 <USER_SPI_read+0x44>
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	025b      	lsls	r3, r3, #9
 800bd0e:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800bd10:	683b      	ldr	r3, [r7, #0]
 800bd12:	2b01      	cmp	r3, #1
 800bd14:	d111      	bne.n	800bd3a <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800bd16:	6879      	ldr	r1, [r7, #4]
 800bd18:	2011      	movs	r0, #17
 800bd1a:	f7ff fe68 	bl	800b9ee <send_cmd>
 800bd1e:	4603      	mov	r3, r0
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d129      	bne.n	800bd78 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800bd24:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bd28:	68b8      	ldr	r0, [r7, #8]
 800bd2a:	f7ff fe05 	bl	800b938 <rcvr_datablock>
 800bd2e:	4603      	mov	r3, r0
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d021      	beq.n	800bd78 <USER_SPI_read+0xac>
			count = 0;
 800bd34:	2300      	movs	r3, #0
 800bd36:	603b      	str	r3, [r7, #0]
 800bd38:	e01e      	b.n	800bd78 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800bd3a:	6879      	ldr	r1, [r7, #4]
 800bd3c:	2012      	movs	r0, #18
 800bd3e:	f7ff fe56 	bl	800b9ee <send_cmd>
 800bd42:	4603      	mov	r3, r0
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d117      	bne.n	800bd78 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800bd48:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bd4c:	68b8      	ldr	r0, [r7, #8]
 800bd4e:	f7ff fdf3 	bl	800b938 <rcvr_datablock>
 800bd52:	4603      	mov	r3, r0
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d00a      	beq.n	800bd6e <USER_SPI_read+0xa2>
				buff += 512;
 800bd58:	68bb      	ldr	r3, [r7, #8]
 800bd5a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800bd5e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800bd60:	683b      	ldr	r3, [r7, #0]
 800bd62:	3b01      	subs	r3, #1
 800bd64:	603b      	str	r3, [r7, #0]
 800bd66:	683b      	ldr	r3, [r7, #0]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d1ed      	bne.n	800bd48 <USER_SPI_read+0x7c>
 800bd6c:	e000      	b.n	800bd70 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800bd6e:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800bd70:	2100      	movs	r1, #0
 800bd72:	200c      	movs	r0, #12
 800bd74:	f7ff fe3b 	bl	800b9ee <send_cmd>
		}
	}
	despiselect();
 800bd78:	f7ff fdb2 	bl	800b8e0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800bd7c:	683b      	ldr	r3, [r7, #0]
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	bf14      	ite	ne
 800bd82:	2301      	movne	r3, #1
 800bd84:	2300      	moveq	r3, #0
 800bd86:	b2db      	uxtb	r3, r3
}
 800bd88:	4618      	mov	r0, r3
 800bd8a:	3710      	adds	r7, #16
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	bd80      	pop	{r7, pc}
 800bd90:	20000020 	.word	0x20000020
 800bd94:	200004c8 	.word	0x200004c8

0800bd98 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800bd98:	b580      	push	{r7, lr}
 800bd9a:	b084      	sub	sp, #16
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	60b9      	str	r1, [r7, #8]
 800bda0:	607a      	str	r2, [r7, #4]
 800bda2:	603b      	str	r3, [r7, #0]
 800bda4:	4603      	mov	r3, r0
 800bda6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800bda8:	7bfb      	ldrb	r3, [r7, #15]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d102      	bne.n	800bdb4 <USER_SPI_write+0x1c>
 800bdae:	683b      	ldr	r3, [r7, #0]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d101      	bne.n	800bdb8 <USER_SPI_write+0x20>
 800bdb4:	2304      	movs	r3, #4
 800bdb6:	e063      	b.n	800be80 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800bdb8:	4b33      	ldr	r3, [pc, #204]	; (800be88 <USER_SPI_write+0xf0>)
 800bdba:	781b      	ldrb	r3, [r3, #0]
 800bdbc:	b2db      	uxtb	r3, r3
 800bdbe:	f003 0301 	and.w	r3, r3, #1
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d001      	beq.n	800bdca <USER_SPI_write+0x32>
 800bdc6:	2303      	movs	r3, #3
 800bdc8:	e05a      	b.n	800be80 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800bdca:	4b2f      	ldr	r3, [pc, #188]	; (800be88 <USER_SPI_write+0xf0>)
 800bdcc:	781b      	ldrb	r3, [r3, #0]
 800bdce:	b2db      	uxtb	r3, r3
 800bdd0:	f003 0304 	and.w	r3, r3, #4
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d001      	beq.n	800bddc <USER_SPI_write+0x44>
 800bdd8:	2302      	movs	r3, #2
 800bdda:	e051      	b.n	800be80 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800bddc:	4b2b      	ldr	r3, [pc, #172]	; (800be8c <USER_SPI_write+0xf4>)
 800bdde:	781b      	ldrb	r3, [r3, #0]
 800bde0:	f003 0308 	and.w	r3, r3, #8
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d102      	bne.n	800bdee <USER_SPI_write+0x56>
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	025b      	lsls	r3, r3, #9
 800bdec:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800bdee:	683b      	ldr	r3, [r7, #0]
 800bdf0:	2b01      	cmp	r3, #1
 800bdf2:	d110      	bne.n	800be16 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800bdf4:	6879      	ldr	r1, [r7, #4]
 800bdf6:	2018      	movs	r0, #24
 800bdf8:	f7ff fdf9 	bl	800b9ee <send_cmd>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d136      	bne.n	800be70 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800be02:	21fe      	movs	r1, #254	; 0xfe
 800be04:	68b8      	ldr	r0, [r7, #8]
 800be06:	f7ff fdc0 	bl	800b98a <xmit_datablock>
 800be0a:	4603      	mov	r3, r0
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d02f      	beq.n	800be70 <USER_SPI_write+0xd8>
			count = 0;
 800be10:	2300      	movs	r3, #0
 800be12:	603b      	str	r3, [r7, #0]
 800be14:	e02c      	b.n	800be70 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800be16:	4b1d      	ldr	r3, [pc, #116]	; (800be8c <USER_SPI_write+0xf4>)
 800be18:	781b      	ldrb	r3, [r3, #0]
 800be1a:	f003 0306 	and.w	r3, r3, #6
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d003      	beq.n	800be2a <USER_SPI_write+0x92>
 800be22:	6839      	ldr	r1, [r7, #0]
 800be24:	2097      	movs	r0, #151	; 0x97
 800be26:	f7ff fde2 	bl	800b9ee <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800be2a:	6879      	ldr	r1, [r7, #4]
 800be2c:	2019      	movs	r0, #25
 800be2e:	f7ff fdde 	bl	800b9ee <send_cmd>
 800be32:	4603      	mov	r3, r0
 800be34:	2b00      	cmp	r3, #0
 800be36:	d11b      	bne.n	800be70 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800be38:	21fc      	movs	r1, #252	; 0xfc
 800be3a:	68b8      	ldr	r0, [r7, #8]
 800be3c:	f7ff fda5 	bl	800b98a <xmit_datablock>
 800be40:	4603      	mov	r3, r0
 800be42:	2b00      	cmp	r3, #0
 800be44:	d00a      	beq.n	800be5c <USER_SPI_write+0xc4>
				buff += 512;
 800be46:	68bb      	ldr	r3, [r7, #8]
 800be48:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800be4c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800be4e:	683b      	ldr	r3, [r7, #0]
 800be50:	3b01      	subs	r3, #1
 800be52:	603b      	str	r3, [r7, #0]
 800be54:	683b      	ldr	r3, [r7, #0]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d1ee      	bne.n	800be38 <USER_SPI_write+0xa0>
 800be5a:	e000      	b.n	800be5e <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800be5c:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800be5e:	21fd      	movs	r1, #253	; 0xfd
 800be60:	2000      	movs	r0, #0
 800be62:	f7ff fd92 	bl	800b98a <xmit_datablock>
 800be66:	4603      	mov	r3, r0
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d101      	bne.n	800be70 <USER_SPI_write+0xd8>
 800be6c:	2301      	movs	r3, #1
 800be6e:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800be70:	f7ff fd36 	bl	800b8e0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800be74:	683b      	ldr	r3, [r7, #0]
 800be76:	2b00      	cmp	r3, #0
 800be78:	bf14      	ite	ne
 800be7a:	2301      	movne	r3, #1
 800be7c:	2300      	moveq	r3, #0
 800be7e:	b2db      	uxtb	r3, r3
}
 800be80:	4618      	mov	r0, r3
 800be82:	3710      	adds	r7, #16
 800be84:	46bd      	mov	sp, r7
 800be86:	bd80      	pop	{r7, pc}
 800be88:	20000020 	.word	0x20000020
 800be8c:	200004c8 	.word	0x200004c8

0800be90 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800be90:	b580      	push	{r7, lr}
 800be92:	b08c      	sub	sp, #48	; 0x30
 800be94:	af00      	add	r7, sp, #0
 800be96:	4603      	mov	r3, r0
 800be98:	603a      	str	r2, [r7, #0]
 800be9a:	71fb      	strb	r3, [r7, #7]
 800be9c:	460b      	mov	r3, r1
 800be9e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800bea0:	79fb      	ldrb	r3, [r7, #7]
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d001      	beq.n	800beaa <USER_SPI_ioctl+0x1a>
 800bea6:	2304      	movs	r3, #4
 800bea8:	e15a      	b.n	800c160 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800beaa:	4baf      	ldr	r3, [pc, #700]	; (800c168 <USER_SPI_ioctl+0x2d8>)
 800beac:	781b      	ldrb	r3, [r3, #0]
 800beae:	b2db      	uxtb	r3, r3
 800beb0:	f003 0301 	and.w	r3, r3, #1
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d001      	beq.n	800bebc <USER_SPI_ioctl+0x2c>
 800beb8:	2303      	movs	r3, #3
 800beba:	e151      	b.n	800c160 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800bebc:	2301      	movs	r3, #1
 800bebe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 800bec2:	79bb      	ldrb	r3, [r7, #6]
 800bec4:	2b04      	cmp	r3, #4
 800bec6:	f200 8136 	bhi.w	800c136 <USER_SPI_ioctl+0x2a6>
 800beca:	a201      	add	r2, pc, #4	; (adr r2, 800bed0 <USER_SPI_ioctl+0x40>)
 800becc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bed0:	0800bee5 	.word	0x0800bee5
 800bed4:	0800bef9 	.word	0x0800bef9
 800bed8:	0800c137 	.word	0x0800c137
 800bedc:	0800bfa5 	.word	0x0800bfa5
 800bee0:	0800c09b 	.word	0x0800c09b
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800bee4:	f7ff fd0c 	bl	800b900 <spiselect>
 800bee8:	4603      	mov	r3, r0
 800beea:	2b00      	cmp	r3, #0
 800beec:	f000 8127 	beq.w	800c13e <USER_SPI_ioctl+0x2ae>
 800bef0:	2300      	movs	r3, #0
 800bef2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800bef6:	e122      	b.n	800c13e <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800bef8:	2100      	movs	r1, #0
 800befa:	2009      	movs	r0, #9
 800befc:	f7ff fd77 	bl	800b9ee <send_cmd>
 800bf00:	4603      	mov	r3, r0
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	f040 811d 	bne.w	800c142 <USER_SPI_ioctl+0x2b2>
 800bf08:	f107 030c 	add.w	r3, r7, #12
 800bf0c:	2110      	movs	r1, #16
 800bf0e:	4618      	mov	r0, r3
 800bf10:	f7ff fd12 	bl	800b938 <rcvr_datablock>
 800bf14:	4603      	mov	r3, r0
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	f000 8113 	beq.w	800c142 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800bf1c:	7b3b      	ldrb	r3, [r7, #12]
 800bf1e:	099b      	lsrs	r3, r3, #6
 800bf20:	b2db      	uxtb	r3, r3
 800bf22:	2b01      	cmp	r3, #1
 800bf24:	d111      	bne.n	800bf4a <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800bf26:	7d7b      	ldrb	r3, [r7, #21]
 800bf28:	461a      	mov	r2, r3
 800bf2a:	7d3b      	ldrb	r3, [r7, #20]
 800bf2c:	021b      	lsls	r3, r3, #8
 800bf2e:	4413      	add	r3, r2
 800bf30:	461a      	mov	r2, r3
 800bf32:	7cfb      	ldrb	r3, [r7, #19]
 800bf34:	041b      	lsls	r3, r3, #16
 800bf36:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800bf3a:	4413      	add	r3, r2
 800bf3c:	3301      	adds	r3, #1
 800bf3e:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800bf40:	69fb      	ldr	r3, [r7, #28]
 800bf42:	029a      	lsls	r2, r3, #10
 800bf44:	683b      	ldr	r3, [r7, #0]
 800bf46:	601a      	str	r2, [r3, #0]
 800bf48:	e028      	b.n	800bf9c <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800bf4a:	7c7b      	ldrb	r3, [r7, #17]
 800bf4c:	f003 030f 	and.w	r3, r3, #15
 800bf50:	b2da      	uxtb	r2, r3
 800bf52:	7dbb      	ldrb	r3, [r7, #22]
 800bf54:	09db      	lsrs	r3, r3, #7
 800bf56:	b2db      	uxtb	r3, r3
 800bf58:	4413      	add	r3, r2
 800bf5a:	b2da      	uxtb	r2, r3
 800bf5c:	7d7b      	ldrb	r3, [r7, #21]
 800bf5e:	005b      	lsls	r3, r3, #1
 800bf60:	b2db      	uxtb	r3, r3
 800bf62:	f003 0306 	and.w	r3, r3, #6
 800bf66:	b2db      	uxtb	r3, r3
 800bf68:	4413      	add	r3, r2
 800bf6a:	b2db      	uxtb	r3, r3
 800bf6c:	3302      	adds	r3, #2
 800bf6e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800bf72:	7d3b      	ldrb	r3, [r7, #20]
 800bf74:	099b      	lsrs	r3, r3, #6
 800bf76:	b2db      	uxtb	r3, r3
 800bf78:	461a      	mov	r2, r3
 800bf7a:	7cfb      	ldrb	r3, [r7, #19]
 800bf7c:	009b      	lsls	r3, r3, #2
 800bf7e:	441a      	add	r2, r3
 800bf80:	7cbb      	ldrb	r3, [r7, #18]
 800bf82:	029b      	lsls	r3, r3, #10
 800bf84:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800bf88:	4413      	add	r3, r2
 800bf8a:	3301      	adds	r3, #1
 800bf8c:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800bf8e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800bf92:	3b09      	subs	r3, #9
 800bf94:	69fa      	ldr	r2, [r7, #28]
 800bf96:	409a      	lsls	r2, r3
 800bf98:	683b      	ldr	r3, [r7, #0]
 800bf9a:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800bfa2:	e0ce      	b.n	800c142 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800bfa4:	4b71      	ldr	r3, [pc, #452]	; (800c16c <USER_SPI_ioctl+0x2dc>)
 800bfa6:	781b      	ldrb	r3, [r3, #0]
 800bfa8:	f003 0304 	and.w	r3, r3, #4
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d031      	beq.n	800c014 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800bfb0:	2100      	movs	r1, #0
 800bfb2:	208d      	movs	r0, #141	; 0x8d
 800bfb4:	f7ff fd1b 	bl	800b9ee <send_cmd>
 800bfb8:	4603      	mov	r3, r0
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	f040 80c3 	bne.w	800c146 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800bfc0:	20ff      	movs	r0, #255	; 0xff
 800bfc2:	f7ff fc1d 	bl	800b800 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800bfc6:	f107 030c 	add.w	r3, r7, #12
 800bfca:	2110      	movs	r1, #16
 800bfcc:	4618      	mov	r0, r3
 800bfce:	f7ff fcb3 	bl	800b938 <rcvr_datablock>
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	f000 80b6 	beq.w	800c146 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800bfda:	2330      	movs	r3, #48	; 0x30
 800bfdc:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800bfe0:	e007      	b.n	800bff2 <USER_SPI_ioctl+0x162>
 800bfe2:	20ff      	movs	r0, #255	; 0xff
 800bfe4:	f7ff fc0c 	bl	800b800 <xchg_spi>
 800bfe8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800bfec:	3b01      	subs	r3, #1
 800bfee:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800bff2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d1f3      	bne.n	800bfe2 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800bffa:	7dbb      	ldrb	r3, [r7, #22]
 800bffc:	091b      	lsrs	r3, r3, #4
 800bffe:	b2db      	uxtb	r3, r3
 800c000:	461a      	mov	r2, r3
 800c002:	2310      	movs	r3, #16
 800c004:	fa03 f202 	lsl.w	r2, r3, r2
 800c008:	683b      	ldr	r3, [r7, #0]
 800c00a:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800c00c:	2300      	movs	r3, #0
 800c00e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800c012:	e098      	b.n	800c146 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800c014:	2100      	movs	r1, #0
 800c016:	2009      	movs	r0, #9
 800c018:	f7ff fce9 	bl	800b9ee <send_cmd>
 800c01c:	4603      	mov	r3, r0
 800c01e:	2b00      	cmp	r3, #0
 800c020:	f040 8091 	bne.w	800c146 <USER_SPI_ioctl+0x2b6>
 800c024:	f107 030c 	add.w	r3, r7, #12
 800c028:	2110      	movs	r1, #16
 800c02a:	4618      	mov	r0, r3
 800c02c:	f7ff fc84 	bl	800b938 <rcvr_datablock>
 800c030:	4603      	mov	r3, r0
 800c032:	2b00      	cmp	r3, #0
 800c034:	f000 8087 	beq.w	800c146 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800c038:	4b4c      	ldr	r3, [pc, #304]	; (800c16c <USER_SPI_ioctl+0x2dc>)
 800c03a:	781b      	ldrb	r3, [r3, #0]
 800c03c:	f003 0302 	and.w	r3, r3, #2
 800c040:	2b00      	cmp	r3, #0
 800c042:	d012      	beq.n	800c06a <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800c044:	7dbb      	ldrb	r3, [r7, #22]
 800c046:	005b      	lsls	r3, r3, #1
 800c048:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800c04c:	7dfa      	ldrb	r2, [r7, #23]
 800c04e:	09d2      	lsrs	r2, r2, #7
 800c050:	b2d2      	uxtb	r2, r2
 800c052:	4413      	add	r3, r2
 800c054:	1c5a      	adds	r2, r3, #1
 800c056:	7e7b      	ldrb	r3, [r7, #25]
 800c058:	099b      	lsrs	r3, r3, #6
 800c05a:	b2db      	uxtb	r3, r3
 800c05c:	3b01      	subs	r3, #1
 800c05e:	fa02 f303 	lsl.w	r3, r2, r3
 800c062:	461a      	mov	r2, r3
 800c064:	683b      	ldr	r3, [r7, #0]
 800c066:	601a      	str	r2, [r3, #0]
 800c068:	e013      	b.n	800c092 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800c06a:	7dbb      	ldrb	r3, [r7, #22]
 800c06c:	109b      	asrs	r3, r3, #2
 800c06e:	b29b      	uxth	r3, r3
 800c070:	f003 031f 	and.w	r3, r3, #31
 800c074:	3301      	adds	r3, #1
 800c076:	7dfa      	ldrb	r2, [r7, #23]
 800c078:	00d2      	lsls	r2, r2, #3
 800c07a:	f002 0218 	and.w	r2, r2, #24
 800c07e:	7df9      	ldrb	r1, [r7, #23]
 800c080:	0949      	lsrs	r1, r1, #5
 800c082:	b2c9      	uxtb	r1, r1
 800c084:	440a      	add	r2, r1
 800c086:	3201      	adds	r2, #1
 800c088:	fb02 f303 	mul.w	r3, r2, r3
 800c08c:	461a      	mov	r2, r3
 800c08e:	683b      	ldr	r3, [r7, #0]
 800c090:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800c092:	2300      	movs	r3, #0
 800c094:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800c098:	e055      	b.n	800c146 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800c09a:	4b34      	ldr	r3, [pc, #208]	; (800c16c <USER_SPI_ioctl+0x2dc>)
 800c09c:	781b      	ldrb	r3, [r3, #0]
 800c09e:	f003 0306 	and.w	r3, r3, #6
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d051      	beq.n	800c14a <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800c0a6:	f107 020c 	add.w	r2, r7, #12
 800c0aa:	79fb      	ldrb	r3, [r7, #7]
 800c0ac:	210b      	movs	r1, #11
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	f7ff feee 	bl	800be90 <USER_SPI_ioctl>
 800c0b4:	4603      	mov	r3, r0
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d149      	bne.n	800c14e <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800c0ba:	7b3b      	ldrb	r3, [r7, #12]
 800c0bc:	099b      	lsrs	r3, r3, #6
 800c0be:	b2db      	uxtb	r3, r3
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d104      	bne.n	800c0ce <USER_SPI_ioctl+0x23e>
 800c0c4:	7dbb      	ldrb	r3, [r7, #22]
 800c0c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d041      	beq.n	800c152 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800c0ce:	683b      	ldr	r3, [r7, #0]
 800c0d0:	623b      	str	r3, [r7, #32]
 800c0d2:	6a3b      	ldr	r3, [r7, #32]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	62bb      	str	r3, [r7, #40]	; 0x28
 800c0d8:	6a3b      	ldr	r3, [r7, #32]
 800c0da:	685b      	ldr	r3, [r3, #4]
 800c0dc:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 800c0de:	4b23      	ldr	r3, [pc, #140]	; (800c16c <USER_SPI_ioctl+0x2dc>)
 800c0e0:	781b      	ldrb	r3, [r3, #0]
 800c0e2:	f003 0308 	and.w	r3, r3, #8
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d105      	bne.n	800c0f6 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800c0ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0ec:	025b      	lsls	r3, r3, #9
 800c0ee:	62bb      	str	r3, [r7, #40]	; 0x28
 800c0f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0f2:	025b      	lsls	r3, r3, #9
 800c0f4:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800c0f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c0f8:	2020      	movs	r0, #32
 800c0fa:	f7ff fc78 	bl	800b9ee <send_cmd>
 800c0fe:	4603      	mov	r3, r0
 800c100:	2b00      	cmp	r3, #0
 800c102:	d128      	bne.n	800c156 <USER_SPI_ioctl+0x2c6>
 800c104:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c106:	2021      	movs	r0, #33	; 0x21
 800c108:	f7ff fc71 	bl	800b9ee <send_cmd>
 800c10c:	4603      	mov	r3, r0
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d121      	bne.n	800c156 <USER_SPI_ioctl+0x2c6>
 800c112:	2100      	movs	r1, #0
 800c114:	2026      	movs	r0, #38	; 0x26
 800c116:	f7ff fc6a 	bl	800b9ee <send_cmd>
 800c11a:	4603      	mov	r3, r0
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d11a      	bne.n	800c156 <USER_SPI_ioctl+0x2c6>
 800c120:	f247 5030 	movw	r0, #30000	; 0x7530
 800c124:	f7ff fbb9 	bl	800b89a <wait_ready>
 800c128:	4603      	mov	r3, r0
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d013      	beq.n	800c156 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800c12e:	2300      	movs	r3, #0
 800c130:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800c134:	e00f      	b.n	800c156 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800c136:	2304      	movs	r3, #4
 800c138:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800c13c:	e00c      	b.n	800c158 <USER_SPI_ioctl+0x2c8>
		break;
 800c13e:	bf00      	nop
 800c140:	e00a      	b.n	800c158 <USER_SPI_ioctl+0x2c8>
		break;
 800c142:	bf00      	nop
 800c144:	e008      	b.n	800c158 <USER_SPI_ioctl+0x2c8>
		break;
 800c146:	bf00      	nop
 800c148:	e006      	b.n	800c158 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800c14a:	bf00      	nop
 800c14c:	e004      	b.n	800c158 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800c14e:	bf00      	nop
 800c150:	e002      	b.n	800c158 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800c152:	bf00      	nop
 800c154:	e000      	b.n	800c158 <USER_SPI_ioctl+0x2c8>
		break;
 800c156:	bf00      	nop
	}

	despiselect();
 800c158:	f7ff fbc2 	bl	800b8e0 <despiselect>

	return res;
 800c15c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c160:	4618      	mov	r0, r3
 800c162:	3730      	adds	r7, #48	; 0x30
 800c164:	46bd      	mov	sp, r7
 800c166:	bd80      	pop	{r7, pc}
 800c168:	20000020 	.word	0x20000020
 800c16c:	200004c8 	.word	0x200004c8

0800c170 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b084      	sub	sp, #16
 800c174:	af00      	add	r7, sp, #0
 800c176:	4603      	mov	r3, r0
 800c178:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800c17a:	79fb      	ldrb	r3, [r7, #7]
 800c17c:	4a08      	ldr	r2, [pc, #32]	; (800c1a0 <disk_status+0x30>)
 800c17e:	009b      	lsls	r3, r3, #2
 800c180:	4413      	add	r3, r2
 800c182:	685b      	ldr	r3, [r3, #4]
 800c184:	685b      	ldr	r3, [r3, #4]
 800c186:	79fa      	ldrb	r2, [r7, #7]
 800c188:	4905      	ldr	r1, [pc, #20]	; (800c1a0 <disk_status+0x30>)
 800c18a:	440a      	add	r2, r1
 800c18c:	7a12      	ldrb	r2, [r2, #8]
 800c18e:	4610      	mov	r0, r2
 800c190:	4798      	blx	r3
 800c192:	4603      	mov	r3, r0
 800c194:	73fb      	strb	r3, [r7, #15]
  return stat;
 800c196:	7bfb      	ldrb	r3, [r7, #15]
}
 800c198:	4618      	mov	r0, r3
 800c19a:	3710      	adds	r7, #16
 800c19c:	46bd      	mov	sp, r7
 800c19e:	bd80      	pop	{r7, pc}
 800c1a0:	200004f4 	.word	0x200004f4

0800c1a4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	b084      	sub	sp, #16
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	4603      	mov	r3, r0
 800c1ac:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800c1b2:	79fb      	ldrb	r3, [r7, #7]
 800c1b4:	4a0d      	ldr	r2, [pc, #52]	; (800c1ec <disk_initialize+0x48>)
 800c1b6:	5cd3      	ldrb	r3, [r2, r3]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d111      	bne.n	800c1e0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800c1bc:	79fb      	ldrb	r3, [r7, #7]
 800c1be:	4a0b      	ldr	r2, [pc, #44]	; (800c1ec <disk_initialize+0x48>)
 800c1c0:	2101      	movs	r1, #1
 800c1c2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800c1c4:	79fb      	ldrb	r3, [r7, #7]
 800c1c6:	4a09      	ldr	r2, [pc, #36]	; (800c1ec <disk_initialize+0x48>)
 800c1c8:	009b      	lsls	r3, r3, #2
 800c1ca:	4413      	add	r3, r2
 800c1cc:	685b      	ldr	r3, [r3, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	79fa      	ldrb	r2, [r7, #7]
 800c1d2:	4906      	ldr	r1, [pc, #24]	; (800c1ec <disk_initialize+0x48>)
 800c1d4:	440a      	add	r2, r1
 800c1d6:	7a12      	ldrb	r2, [r2, #8]
 800c1d8:	4610      	mov	r0, r2
 800c1da:	4798      	blx	r3
 800c1dc:	4603      	mov	r3, r0
 800c1de:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800c1e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	3710      	adds	r7, #16
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	bd80      	pop	{r7, pc}
 800c1ea:	bf00      	nop
 800c1ec:	200004f4 	.word	0x200004f4

0800c1f0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800c1f0:	b590      	push	{r4, r7, lr}
 800c1f2:	b087      	sub	sp, #28
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	60b9      	str	r1, [r7, #8]
 800c1f8:	607a      	str	r2, [r7, #4]
 800c1fa:	603b      	str	r3, [r7, #0]
 800c1fc:	4603      	mov	r3, r0
 800c1fe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800c200:	7bfb      	ldrb	r3, [r7, #15]
 800c202:	4a0a      	ldr	r2, [pc, #40]	; (800c22c <disk_read+0x3c>)
 800c204:	009b      	lsls	r3, r3, #2
 800c206:	4413      	add	r3, r2
 800c208:	685b      	ldr	r3, [r3, #4]
 800c20a:	689c      	ldr	r4, [r3, #8]
 800c20c:	7bfb      	ldrb	r3, [r7, #15]
 800c20e:	4a07      	ldr	r2, [pc, #28]	; (800c22c <disk_read+0x3c>)
 800c210:	4413      	add	r3, r2
 800c212:	7a18      	ldrb	r0, [r3, #8]
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	687a      	ldr	r2, [r7, #4]
 800c218:	68b9      	ldr	r1, [r7, #8]
 800c21a:	47a0      	blx	r4
 800c21c:	4603      	mov	r3, r0
 800c21e:	75fb      	strb	r3, [r7, #23]
  return res;
 800c220:	7dfb      	ldrb	r3, [r7, #23]
}
 800c222:	4618      	mov	r0, r3
 800c224:	371c      	adds	r7, #28
 800c226:	46bd      	mov	sp, r7
 800c228:	bd90      	pop	{r4, r7, pc}
 800c22a:	bf00      	nop
 800c22c:	200004f4 	.word	0x200004f4

0800c230 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800c230:	b590      	push	{r4, r7, lr}
 800c232:	b087      	sub	sp, #28
 800c234:	af00      	add	r7, sp, #0
 800c236:	60b9      	str	r1, [r7, #8]
 800c238:	607a      	str	r2, [r7, #4]
 800c23a:	603b      	str	r3, [r7, #0]
 800c23c:	4603      	mov	r3, r0
 800c23e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800c240:	7bfb      	ldrb	r3, [r7, #15]
 800c242:	4a0a      	ldr	r2, [pc, #40]	; (800c26c <disk_write+0x3c>)
 800c244:	009b      	lsls	r3, r3, #2
 800c246:	4413      	add	r3, r2
 800c248:	685b      	ldr	r3, [r3, #4]
 800c24a:	68dc      	ldr	r4, [r3, #12]
 800c24c:	7bfb      	ldrb	r3, [r7, #15]
 800c24e:	4a07      	ldr	r2, [pc, #28]	; (800c26c <disk_write+0x3c>)
 800c250:	4413      	add	r3, r2
 800c252:	7a18      	ldrb	r0, [r3, #8]
 800c254:	683b      	ldr	r3, [r7, #0]
 800c256:	687a      	ldr	r2, [r7, #4]
 800c258:	68b9      	ldr	r1, [r7, #8]
 800c25a:	47a0      	blx	r4
 800c25c:	4603      	mov	r3, r0
 800c25e:	75fb      	strb	r3, [r7, #23]
  return res;
 800c260:	7dfb      	ldrb	r3, [r7, #23]
}
 800c262:	4618      	mov	r0, r3
 800c264:	371c      	adds	r7, #28
 800c266:	46bd      	mov	sp, r7
 800c268:	bd90      	pop	{r4, r7, pc}
 800c26a:	bf00      	nop
 800c26c:	200004f4 	.word	0x200004f4

0800c270 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b084      	sub	sp, #16
 800c274:	af00      	add	r7, sp, #0
 800c276:	4603      	mov	r3, r0
 800c278:	603a      	str	r2, [r7, #0]
 800c27a:	71fb      	strb	r3, [r7, #7]
 800c27c:	460b      	mov	r3, r1
 800c27e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800c280:	79fb      	ldrb	r3, [r7, #7]
 800c282:	4a09      	ldr	r2, [pc, #36]	; (800c2a8 <disk_ioctl+0x38>)
 800c284:	009b      	lsls	r3, r3, #2
 800c286:	4413      	add	r3, r2
 800c288:	685b      	ldr	r3, [r3, #4]
 800c28a:	691b      	ldr	r3, [r3, #16]
 800c28c:	79fa      	ldrb	r2, [r7, #7]
 800c28e:	4906      	ldr	r1, [pc, #24]	; (800c2a8 <disk_ioctl+0x38>)
 800c290:	440a      	add	r2, r1
 800c292:	7a10      	ldrb	r0, [r2, #8]
 800c294:	79b9      	ldrb	r1, [r7, #6]
 800c296:	683a      	ldr	r2, [r7, #0]
 800c298:	4798      	blx	r3
 800c29a:	4603      	mov	r3, r0
 800c29c:	73fb      	strb	r3, [r7, #15]
  return res;
 800c29e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	3710      	adds	r7, #16
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	bd80      	pop	{r7, pc}
 800c2a8:	200004f4 	.word	0x200004f4

0800c2ac <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800c2ac:	b480      	push	{r7}
 800c2ae:	b085      	sub	sp, #20
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	3301      	adds	r3, #1
 800c2b8:	781b      	ldrb	r3, [r3, #0]
 800c2ba:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800c2bc:	89fb      	ldrh	r3, [r7, #14]
 800c2be:	021b      	lsls	r3, r3, #8
 800c2c0:	b21a      	sxth	r2, r3
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	781b      	ldrb	r3, [r3, #0]
 800c2c6:	b21b      	sxth	r3, r3
 800c2c8:	4313      	orrs	r3, r2
 800c2ca:	b21b      	sxth	r3, r3
 800c2cc:	81fb      	strh	r3, [r7, #14]
	return rv;
 800c2ce:	89fb      	ldrh	r3, [r7, #14]
}
 800c2d0:	4618      	mov	r0, r3
 800c2d2:	3714      	adds	r7, #20
 800c2d4:	46bd      	mov	sp, r7
 800c2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2da:	4770      	bx	lr

0800c2dc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800c2dc:	b480      	push	{r7}
 800c2de:	b085      	sub	sp, #20
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	3303      	adds	r3, #3
 800c2e8:	781b      	ldrb	r3, [r3, #0]
 800c2ea:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	021b      	lsls	r3, r3, #8
 800c2f0:	687a      	ldr	r2, [r7, #4]
 800c2f2:	3202      	adds	r2, #2
 800c2f4:	7812      	ldrb	r2, [r2, #0]
 800c2f6:	4313      	orrs	r3, r2
 800c2f8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	021b      	lsls	r3, r3, #8
 800c2fe:	687a      	ldr	r2, [r7, #4]
 800c300:	3201      	adds	r2, #1
 800c302:	7812      	ldrb	r2, [r2, #0]
 800c304:	4313      	orrs	r3, r2
 800c306:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	021b      	lsls	r3, r3, #8
 800c30c:	687a      	ldr	r2, [r7, #4]
 800c30e:	7812      	ldrb	r2, [r2, #0]
 800c310:	4313      	orrs	r3, r2
 800c312:	60fb      	str	r3, [r7, #12]
	return rv;
 800c314:	68fb      	ldr	r3, [r7, #12]
}
 800c316:	4618      	mov	r0, r3
 800c318:	3714      	adds	r7, #20
 800c31a:	46bd      	mov	sp, r7
 800c31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c320:	4770      	bx	lr

0800c322 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800c322:	b480      	push	{r7}
 800c324:	b083      	sub	sp, #12
 800c326:	af00      	add	r7, sp, #0
 800c328:	6078      	str	r0, [r7, #4]
 800c32a:	460b      	mov	r3, r1
 800c32c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	1c5a      	adds	r2, r3, #1
 800c332:	607a      	str	r2, [r7, #4]
 800c334:	887a      	ldrh	r2, [r7, #2]
 800c336:	b2d2      	uxtb	r2, r2
 800c338:	701a      	strb	r2, [r3, #0]
 800c33a:	887b      	ldrh	r3, [r7, #2]
 800c33c:	0a1b      	lsrs	r3, r3, #8
 800c33e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	1c5a      	adds	r2, r3, #1
 800c344:	607a      	str	r2, [r7, #4]
 800c346:	887a      	ldrh	r2, [r7, #2]
 800c348:	b2d2      	uxtb	r2, r2
 800c34a:	701a      	strb	r2, [r3, #0]
}
 800c34c:	bf00      	nop
 800c34e:	370c      	adds	r7, #12
 800c350:	46bd      	mov	sp, r7
 800c352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c356:	4770      	bx	lr

0800c358 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800c358:	b480      	push	{r7}
 800c35a:	b083      	sub	sp, #12
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	6078      	str	r0, [r7, #4]
 800c360:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	1c5a      	adds	r2, r3, #1
 800c366:	607a      	str	r2, [r7, #4]
 800c368:	683a      	ldr	r2, [r7, #0]
 800c36a:	b2d2      	uxtb	r2, r2
 800c36c:	701a      	strb	r2, [r3, #0]
 800c36e:	683b      	ldr	r3, [r7, #0]
 800c370:	0a1b      	lsrs	r3, r3, #8
 800c372:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	1c5a      	adds	r2, r3, #1
 800c378:	607a      	str	r2, [r7, #4]
 800c37a:	683a      	ldr	r2, [r7, #0]
 800c37c:	b2d2      	uxtb	r2, r2
 800c37e:	701a      	strb	r2, [r3, #0]
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	0a1b      	lsrs	r3, r3, #8
 800c384:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	1c5a      	adds	r2, r3, #1
 800c38a:	607a      	str	r2, [r7, #4]
 800c38c:	683a      	ldr	r2, [r7, #0]
 800c38e:	b2d2      	uxtb	r2, r2
 800c390:	701a      	strb	r2, [r3, #0]
 800c392:	683b      	ldr	r3, [r7, #0]
 800c394:	0a1b      	lsrs	r3, r3, #8
 800c396:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	1c5a      	adds	r2, r3, #1
 800c39c:	607a      	str	r2, [r7, #4]
 800c39e:	683a      	ldr	r2, [r7, #0]
 800c3a0:	b2d2      	uxtb	r2, r2
 800c3a2:	701a      	strb	r2, [r3, #0]
}
 800c3a4:	bf00      	nop
 800c3a6:	370c      	adds	r7, #12
 800c3a8:	46bd      	mov	sp, r7
 800c3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ae:	4770      	bx	lr

0800c3b0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800c3b0:	b480      	push	{r7}
 800c3b2:	b087      	sub	sp, #28
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	60f8      	str	r0, [r7, #12]
 800c3b8:	60b9      	str	r1, [r7, #8]
 800c3ba:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800c3c0:	68bb      	ldr	r3, [r7, #8]
 800c3c2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d00d      	beq.n	800c3e6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800c3ca:	693a      	ldr	r2, [r7, #16]
 800c3cc:	1c53      	adds	r3, r2, #1
 800c3ce:	613b      	str	r3, [r7, #16]
 800c3d0:	697b      	ldr	r3, [r7, #20]
 800c3d2:	1c59      	adds	r1, r3, #1
 800c3d4:	6179      	str	r1, [r7, #20]
 800c3d6:	7812      	ldrb	r2, [r2, #0]
 800c3d8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	3b01      	subs	r3, #1
 800c3de:	607b      	str	r3, [r7, #4]
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d1f1      	bne.n	800c3ca <mem_cpy+0x1a>
	}
}
 800c3e6:	bf00      	nop
 800c3e8:	371c      	adds	r7, #28
 800c3ea:	46bd      	mov	sp, r7
 800c3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f0:	4770      	bx	lr

0800c3f2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800c3f2:	b480      	push	{r7}
 800c3f4:	b087      	sub	sp, #28
 800c3f6:	af00      	add	r7, sp, #0
 800c3f8:	60f8      	str	r0, [r7, #12]
 800c3fa:	60b9      	str	r1, [r7, #8]
 800c3fc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800c402:	697b      	ldr	r3, [r7, #20]
 800c404:	1c5a      	adds	r2, r3, #1
 800c406:	617a      	str	r2, [r7, #20]
 800c408:	68ba      	ldr	r2, [r7, #8]
 800c40a:	b2d2      	uxtb	r2, r2
 800c40c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	3b01      	subs	r3, #1
 800c412:	607b      	str	r3, [r7, #4]
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d1f3      	bne.n	800c402 <mem_set+0x10>
}
 800c41a:	bf00      	nop
 800c41c:	bf00      	nop
 800c41e:	371c      	adds	r7, #28
 800c420:	46bd      	mov	sp, r7
 800c422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c426:	4770      	bx	lr

0800c428 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800c428:	b480      	push	{r7}
 800c42a:	b089      	sub	sp, #36	; 0x24
 800c42c:	af00      	add	r7, sp, #0
 800c42e:	60f8      	str	r0, [r7, #12]
 800c430:	60b9      	str	r1, [r7, #8]
 800c432:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	61fb      	str	r3, [r7, #28]
 800c438:	68bb      	ldr	r3, [r7, #8]
 800c43a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800c43c:	2300      	movs	r3, #0
 800c43e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800c440:	69fb      	ldr	r3, [r7, #28]
 800c442:	1c5a      	adds	r2, r3, #1
 800c444:	61fa      	str	r2, [r7, #28]
 800c446:	781b      	ldrb	r3, [r3, #0]
 800c448:	4619      	mov	r1, r3
 800c44a:	69bb      	ldr	r3, [r7, #24]
 800c44c:	1c5a      	adds	r2, r3, #1
 800c44e:	61ba      	str	r2, [r7, #24]
 800c450:	781b      	ldrb	r3, [r3, #0]
 800c452:	1acb      	subs	r3, r1, r3
 800c454:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	3b01      	subs	r3, #1
 800c45a:	607b      	str	r3, [r7, #4]
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d002      	beq.n	800c468 <mem_cmp+0x40>
 800c462:	697b      	ldr	r3, [r7, #20]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d0eb      	beq.n	800c440 <mem_cmp+0x18>

	return r;
 800c468:	697b      	ldr	r3, [r7, #20]
}
 800c46a:	4618      	mov	r0, r3
 800c46c:	3724      	adds	r7, #36	; 0x24
 800c46e:	46bd      	mov	sp, r7
 800c470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c474:	4770      	bx	lr

0800c476 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800c476:	b480      	push	{r7}
 800c478:	b083      	sub	sp, #12
 800c47a:	af00      	add	r7, sp, #0
 800c47c:	6078      	str	r0, [r7, #4]
 800c47e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c480:	e002      	b.n	800c488 <chk_chr+0x12>
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	3301      	adds	r3, #1
 800c486:	607b      	str	r3, [r7, #4]
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	781b      	ldrb	r3, [r3, #0]
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d005      	beq.n	800c49c <chk_chr+0x26>
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	781b      	ldrb	r3, [r3, #0]
 800c494:	461a      	mov	r2, r3
 800c496:	683b      	ldr	r3, [r7, #0]
 800c498:	4293      	cmp	r3, r2
 800c49a:	d1f2      	bne.n	800c482 <chk_chr+0xc>
	return *str;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	781b      	ldrb	r3, [r3, #0]
}
 800c4a0:	4618      	mov	r0, r3
 800c4a2:	370c      	adds	r7, #12
 800c4a4:	46bd      	mov	sp, r7
 800c4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4aa:	4770      	bx	lr

0800c4ac <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c4ac:	b480      	push	{r7}
 800c4ae:	b085      	sub	sp, #20
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	6078      	str	r0, [r7, #4]
 800c4b4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	60bb      	str	r3, [r7, #8]
 800c4ba:	68bb      	ldr	r3, [r7, #8]
 800c4bc:	60fb      	str	r3, [r7, #12]
 800c4be:	e029      	b.n	800c514 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800c4c0:	4a27      	ldr	r2, [pc, #156]	; (800c560 <chk_lock+0xb4>)
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	011b      	lsls	r3, r3, #4
 800c4c6:	4413      	add	r3, r2
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d01d      	beq.n	800c50a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c4ce:	4a24      	ldr	r2, [pc, #144]	; (800c560 <chk_lock+0xb4>)
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	011b      	lsls	r3, r3, #4
 800c4d4:	4413      	add	r3, r2
 800c4d6:	681a      	ldr	r2, [r3, #0]
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	429a      	cmp	r2, r3
 800c4de:	d116      	bne.n	800c50e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800c4e0:	4a1f      	ldr	r2, [pc, #124]	; (800c560 <chk_lock+0xb4>)
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	011b      	lsls	r3, r3, #4
 800c4e6:	4413      	add	r3, r2
 800c4e8:	3304      	adds	r3, #4
 800c4ea:	681a      	ldr	r2, [r3, #0]
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c4f0:	429a      	cmp	r2, r3
 800c4f2:	d10c      	bne.n	800c50e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c4f4:	4a1a      	ldr	r2, [pc, #104]	; (800c560 <chk_lock+0xb4>)
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	011b      	lsls	r3, r3, #4
 800c4fa:	4413      	add	r3, r2
 800c4fc:	3308      	adds	r3, #8
 800c4fe:	681a      	ldr	r2, [r3, #0]
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c504:	429a      	cmp	r2, r3
 800c506:	d102      	bne.n	800c50e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c508:	e007      	b.n	800c51a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c50a:	2301      	movs	r3, #1
 800c50c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	3301      	adds	r3, #1
 800c512:	60fb      	str	r3, [r7, #12]
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	2b01      	cmp	r3, #1
 800c518:	d9d2      	bls.n	800c4c0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	2b02      	cmp	r3, #2
 800c51e:	d109      	bne.n	800c534 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c520:	68bb      	ldr	r3, [r7, #8]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d102      	bne.n	800c52c <chk_lock+0x80>
 800c526:	683b      	ldr	r3, [r7, #0]
 800c528:	2b02      	cmp	r3, #2
 800c52a:	d101      	bne.n	800c530 <chk_lock+0x84>
 800c52c:	2300      	movs	r3, #0
 800c52e:	e010      	b.n	800c552 <chk_lock+0xa6>
 800c530:	2312      	movs	r3, #18
 800c532:	e00e      	b.n	800c552 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c534:	683b      	ldr	r3, [r7, #0]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d108      	bne.n	800c54c <chk_lock+0xa0>
 800c53a:	4a09      	ldr	r2, [pc, #36]	; (800c560 <chk_lock+0xb4>)
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	011b      	lsls	r3, r3, #4
 800c540:	4413      	add	r3, r2
 800c542:	330c      	adds	r3, #12
 800c544:	881b      	ldrh	r3, [r3, #0]
 800c546:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c54a:	d101      	bne.n	800c550 <chk_lock+0xa4>
 800c54c:	2310      	movs	r3, #16
 800c54e:	e000      	b.n	800c552 <chk_lock+0xa6>
 800c550:	2300      	movs	r3, #0
}
 800c552:	4618      	mov	r0, r3
 800c554:	3714      	adds	r7, #20
 800c556:	46bd      	mov	sp, r7
 800c558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c55c:	4770      	bx	lr
 800c55e:	bf00      	nop
 800c560:	200004d4 	.word	0x200004d4

0800c564 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c564:	b480      	push	{r7}
 800c566:	b083      	sub	sp, #12
 800c568:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c56a:	2300      	movs	r3, #0
 800c56c:	607b      	str	r3, [r7, #4]
 800c56e:	e002      	b.n	800c576 <enq_lock+0x12>
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	3301      	adds	r3, #1
 800c574:	607b      	str	r3, [r7, #4]
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	2b01      	cmp	r3, #1
 800c57a:	d806      	bhi.n	800c58a <enq_lock+0x26>
 800c57c:	4a09      	ldr	r2, [pc, #36]	; (800c5a4 <enq_lock+0x40>)
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	011b      	lsls	r3, r3, #4
 800c582:	4413      	add	r3, r2
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	2b00      	cmp	r3, #0
 800c588:	d1f2      	bne.n	800c570 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	2b02      	cmp	r3, #2
 800c58e:	bf14      	ite	ne
 800c590:	2301      	movne	r3, #1
 800c592:	2300      	moveq	r3, #0
 800c594:	b2db      	uxtb	r3, r3
}
 800c596:	4618      	mov	r0, r3
 800c598:	370c      	adds	r7, #12
 800c59a:	46bd      	mov	sp, r7
 800c59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a0:	4770      	bx	lr
 800c5a2:	bf00      	nop
 800c5a4:	200004d4 	.word	0x200004d4

0800c5a8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c5a8:	b480      	push	{r7}
 800c5aa:	b085      	sub	sp, #20
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
 800c5b0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c5b2:	2300      	movs	r3, #0
 800c5b4:	60fb      	str	r3, [r7, #12]
 800c5b6:	e01f      	b.n	800c5f8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c5b8:	4a41      	ldr	r2, [pc, #260]	; (800c6c0 <inc_lock+0x118>)
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	011b      	lsls	r3, r3, #4
 800c5be:	4413      	add	r3, r2
 800c5c0:	681a      	ldr	r2, [r3, #0]
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	429a      	cmp	r2, r3
 800c5c8:	d113      	bne.n	800c5f2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c5ca:	4a3d      	ldr	r2, [pc, #244]	; (800c6c0 <inc_lock+0x118>)
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	011b      	lsls	r3, r3, #4
 800c5d0:	4413      	add	r3, r2
 800c5d2:	3304      	adds	r3, #4
 800c5d4:	681a      	ldr	r2, [r3, #0]
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c5da:	429a      	cmp	r2, r3
 800c5dc:	d109      	bne.n	800c5f2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c5de:	4a38      	ldr	r2, [pc, #224]	; (800c6c0 <inc_lock+0x118>)
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	011b      	lsls	r3, r3, #4
 800c5e4:	4413      	add	r3, r2
 800c5e6:	3308      	adds	r3, #8
 800c5e8:	681a      	ldr	r2, [r3, #0]
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c5ee:	429a      	cmp	r2, r3
 800c5f0:	d006      	beq.n	800c600 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	3301      	adds	r3, #1
 800c5f6:	60fb      	str	r3, [r7, #12]
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	2b01      	cmp	r3, #1
 800c5fc:	d9dc      	bls.n	800c5b8 <inc_lock+0x10>
 800c5fe:	e000      	b.n	800c602 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c600:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	2b02      	cmp	r3, #2
 800c606:	d132      	bne.n	800c66e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c608:	2300      	movs	r3, #0
 800c60a:	60fb      	str	r3, [r7, #12]
 800c60c:	e002      	b.n	800c614 <inc_lock+0x6c>
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	3301      	adds	r3, #1
 800c612:	60fb      	str	r3, [r7, #12]
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	2b01      	cmp	r3, #1
 800c618:	d806      	bhi.n	800c628 <inc_lock+0x80>
 800c61a:	4a29      	ldr	r2, [pc, #164]	; (800c6c0 <inc_lock+0x118>)
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	011b      	lsls	r3, r3, #4
 800c620:	4413      	add	r3, r2
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d1f2      	bne.n	800c60e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	2b02      	cmp	r3, #2
 800c62c:	d101      	bne.n	800c632 <inc_lock+0x8a>
 800c62e:	2300      	movs	r3, #0
 800c630:	e040      	b.n	800c6b4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	681a      	ldr	r2, [r3, #0]
 800c636:	4922      	ldr	r1, [pc, #136]	; (800c6c0 <inc_lock+0x118>)
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	011b      	lsls	r3, r3, #4
 800c63c:	440b      	add	r3, r1
 800c63e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	689a      	ldr	r2, [r3, #8]
 800c644:	491e      	ldr	r1, [pc, #120]	; (800c6c0 <inc_lock+0x118>)
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	011b      	lsls	r3, r3, #4
 800c64a:	440b      	add	r3, r1
 800c64c:	3304      	adds	r3, #4
 800c64e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	695a      	ldr	r2, [r3, #20]
 800c654:	491a      	ldr	r1, [pc, #104]	; (800c6c0 <inc_lock+0x118>)
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	011b      	lsls	r3, r3, #4
 800c65a:	440b      	add	r3, r1
 800c65c:	3308      	adds	r3, #8
 800c65e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c660:	4a17      	ldr	r2, [pc, #92]	; (800c6c0 <inc_lock+0x118>)
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	011b      	lsls	r3, r3, #4
 800c666:	4413      	add	r3, r2
 800c668:	330c      	adds	r3, #12
 800c66a:	2200      	movs	r2, #0
 800c66c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c66e:	683b      	ldr	r3, [r7, #0]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d009      	beq.n	800c688 <inc_lock+0xe0>
 800c674:	4a12      	ldr	r2, [pc, #72]	; (800c6c0 <inc_lock+0x118>)
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	011b      	lsls	r3, r3, #4
 800c67a:	4413      	add	r3, r2
 800c67c:	330c      	adds	r3, #12
 800c67e:	881b      	ldrh	r3, [r3, #0]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d001      	beq.n	800c688 <inc_lock+0xe0>
 800c684:	2300      	movs	r3, #0
 800c686:	e015      	b.n	800c6b4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c688:	683b      	ldr	r3, [r7, #0]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d108      	bne.n	800c6a0 <inc_lock+0xf8>
 800c68e:	4a0c      	ldr	r2, [pc, #48]	; (800c6c0 <inc_lock+0x118>)
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	011b      	lsls	r3, r3, #4
 800c694:	4413      	add	r3, r2
 800c696:	330c      	adds	r3, #12
 800c698:	881b      	ldrh	r3, [r3, #0]
 800c69a:	3301      	adds	r3, #1
 800c69c:	b29a      	uxth	r2, r3
 800c69e:	e001      	b.n	800c6a4 <inc_lock+0xfc>
 800c6a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c6a4:	4906      	ldr	r1, [pc, #24]	; (800c6c0 <inc_lock+0x118>)
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	011b      	lsls	r3, r3, #4
 800c6aa:	440b      	add	r3, r1
 800c6ac:	330c      	adds	r3, #12
 800c6ae:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	3301      	adds	r3, #1
}
 800c6b4:	4618      	mov	r0, r3
 800c6b6:	3714      	adds	r7, #20
 800c6b8:	46bd      	mov	sp, r7
 800c6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6be:	4770      	bx	lr
 800c6c0:	200004d4 	.word	0x200004d4

0800c6c4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800c6c4:	b480      	push	{r7}
 800c6c6:	b085      	sub	sp, #20
 800c6c8:	af00      	add	r7, sp, #0
 800c6ca:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	3b01      	subs	r3, #1
 800c6d0:	607b      	str	r3, [r7, #4]
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	2b01      	cmp	r3, #1
 800c6d6:	d825      	bhi.n	800c724 <dec_lock+0x60>
		n = Files[i].ctr;
 800c6d8:	4a17      	ldr	r2, [pc, #92]	; (800c738 <dec_lock+0x74>)
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	011b      	lsls	r3, r3, #4
 800c6de:	4413      	add	r3, r2
 800c6e0:	330c      	adds	r3, #12
 800c6e2:	881b      	ldrh	r3, [r3, #0]
 800c6e4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c6e6:	89fb      	ldrh	r3, [r7, #14]
 800c6e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c6ec:	d101      	bne.n	800c6f2 <dec_lock+0x2e>
 800c6ee:	2300      	movs	r3, #0
 800c6f0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c6f2:	89fb      	ldrh	r3, [r7, #14]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d002      	beq.n	800c6fe <dec_lock+0x3a>
 800c6f8:	89fb      	ldrh	r3, [r7, #14]
 800c6fa:	3b01      	subs	r3, #1
 800c6fc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c6fe:	4a0e      	ldr	r2, [pc, #56]	; (800c738 <dec_lock+0x74>)
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	011b      	lsls	r3, r3, #4
 800c704:	4413      	add	r3, r2
 800c706:	330c      	adds	r3, #12
 800c708:	89fa      	ldrh	r2, [r7, #14]
 800c70a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c70c:	89fb      	ldrh	r3, [r7, #14]
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d105      	bne.n	800c71e <dec_lock+0x5a>
 800c712:	4a09      	ldr	r2, [pc, #36]	; (800c738 <dec_lock+0x74>)
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	011b      	lsls	r3, r3, #4
 800c718:	4413      	add	r3, r2
 800c71a:	2200      	movs	r2, #0
 800c71c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c71e:	2300      	movs	r3, #0
 800c720:	737b      	strb	r3, [r7, #13]
 800c722:	e001      	b.n	800c728 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c724:	2302      	movs	r3, #2
 800c726:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c728:	7b7b      	ldrb	r3, [r7, #13]
}
 800c72a:	4618      	mov	r0, r3
 800c72c:	3714      	adds	r7, #20
 800c72e:	46bd      	mov	sp, r7
 800c730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c734:	4770      	bx	lr
 800c736:	bf00      	nop
 800c738:	200004d4 	.word	0x200004d4

0800c73c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c73c:	b480      	push	{r7}
 800c73e:	b085      	sub	sp, #20
 800c740:	af00      	add	r7, sp, #0
 800c742:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c744:	2300      	movs	r3, #0
 800c746:	60fb      	str	r3, [r7, #12]
 800c748:	e010      	b.n	800c76c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c74a:	4a0d      	ldr	r2, [pc, #52]	; (800c780 <clear_lock+0x44>)
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	011b      	lsls	r3, r3, #4
 800c750:	4413      	add	r3, r2
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	687a      	ldr	r2, [r7, #4]
 800c756:	429a      	cmp	r2, r3
 800c758:	d105      	bne.n	800c766 <clear_lock+0x2a>
 800c75a:	4a09      	ldr	r2, [pc, #36]	; (800c780 <clear_lock+0x44>)
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	011b      	lsls	r3, r3, #4
 800c760:	4413      	add	r3, r2
 800c762:	2200      	movs	r2, #0
 800c764:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	3301      	adds	r3, #1
 800c76a:	60fb      	str	r3, [r7, #12]
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	2b01      	cmp	r3, #1
 800c770:	d9eb      	bls.n	800c74a <clear_lock+0xe>
	}
}
 800c772:	bf00      	nop
 800c774:	bf00      	nop
 800c776:	3714      	adds	r7, #20
 800c778:	46bd      	mov	sp, r7
 800c77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c77e:	4770      	bx	lr
 800c780:	200004d4 	.word	0x200004d4

0800c784 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c784:	b580      	push	{r7, lr}
 800c786:	b086      	sub	sp, #24
 800c788:	af00      	add	r7, sp, #0
 800c78a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c78c:	2300      	movs	r3, #0
 800c78e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	78db      	ldrb	r3, [r3, #3]
 800c794:	2b00      	cmp	r3, #0
 800c796:	d034      	beq.n	800c802 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c79c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	7858      	ldrb	r0, [r3, #1]
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c7a8:	2301      	movs	r3, #1
 800c7aa:	697a      	ldr	r2, [r7, #20]
 800c7ac:	f7ff fd40 	bl	800c230 <disk_write>
 800c7b0:	4603      	mov	r3, r0
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d002      	beq.n	800c7bc <sync_window+0x38>
			res = FR_DISK_ERR;
 800c7b6:	2301      	movs	r3, #1
 800c7b8:	73fb      	strb	r3, [r7, #15]
 800c7ba:	e022      	b.n	800c802 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	2200      	movs	r2, #0
 800c7c0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	6a1b      	ldr	r3, [r3, #32]
 800c7c6:	697a      	ldr	r2, [r7, #20]
 800c7c8:	1ad2      	subs	r2, r2, r3
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	699b      	ldr	r3, [r3, #24]
 800c7ce:	429a      	cmp	r2, r3
 800c7d0:	d217      	bcs.n	800c802 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	789b      	ldrb	r3, [r3, #2]
 800c7d6:	613b      	str	r3, [r7, #16]
 800c7d8:	e010      	b.n	800c7fc <sync_window+0x78>
					wsect += fs->fsize;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	699b      	ldr	r3, [r3, #24]
 800c7de:	697a      	ldr	r2, [r7, #20]
 800c7e0:	4413      	add	r3, r2
 800c7e2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	7858      	ldrb	r0, [r3, #1]
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c7ee:	2301      	movs	r3, #1
 800c7f0:	697a      	ldr	r2, [r7, #20]
 800c7f2:	f7ff fd1d 	bl	800c230 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c7f6:	693b      	ldr	r3, [r7, #16]
 800c7f8:	3b01      	subs	r3, #1
 800c7fa:	613b      	str	r3, [r7, #16]
 800c7fc:	693b      	ldr	r3, [r7, #16]
 800c7fe:	2b01      	cmp	r3, #1
 800c800:	d8eb      	bhi.n	800c7da <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c802:	7bfb      	ldrb	r3, [r7, #15]
}
 800c804:	4618      	mov	r0, r3
 800c806:	3718      	adds	r7, #24
 800c808:	46bd      	mov	sp, r7
 800c80a:	bd80      	pop	{r7, pc}

0800c80c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	b084      	sub	sp, #16
 800c810:	af00      	add	r7, sp, #0
 800c812:	6078      	str	r0, [r7, #4]
 800c814:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c816:	2300      	movs	r3, #0
 800c818:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c81e:	683a      	ldr	r2, [r7, #0]
 800c820:	429a      	cmp	r2, r3
 800c822:	d01b      	beq.n	800c85c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c824:	6878      	ldr	r0, [r7, #4]
 800c826:	f7ff ffad 	bl	800c784 <sync_window>
 800c82a:	4603      	mov	r3, r0
 800c82c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c82e:	7bfb      	ldrb	r3, [r7, #15]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d113      	bne.n	800c85c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	7858      	ldrb	r0, [r3, #1]
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c83e:	2301      	movs	r3, #1
 800c840:	683a      	ldr	r2, [r7, #0]
 800c842:	f7ff fcd5 	bl	800c1f0 <disk_read>
 800c846:	4603      	mov	r3, r0
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d004      	beq.n	800c856 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c84c:	f04f 33ff 	mov.w	r3, #4294967295
 800c850:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c852:	2301      	movs	r3, #1
 800c854:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	683a      	ldr	r2, [r7, #0]
 800c85a:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800c85c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c85e:	4618      	mov	r0, r3
 800c860:	3710      	adds	r7, #16
 800c862:	46bd      	mov	sp, r7
 800c864:	bd80      	pop	{r7, pc}
	...

0800c868 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c868:	b580      	push	{r7, lr}
 800c86a:	b084      	sub	sp, #16
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c870:	6878      	ldr	r0, [r7, #4]
 800c872:	f7ff ff87 	bl	800c784 <sync_window>
 800c876:	4603      	mov	r3, r0
 800c878:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c87a:	7bfb      	ldrb	r3, [r7, #15]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d158      	bne.n	800c932 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	781b      	ldrb	r3, [r3, #0]
 800c884:	2b03      	cmp	r3, #3
 800c886:	d148      	bne.n	800c91a <sync_fs+0xb2>
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	791b      	ldrb	r3, [r3, #4]
 800c88c:	2b01      	cmp	r3, #1
 800c88e:	d144      	bne.n	800c91a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	3330      	adds	r3, #48	; 0x30
 800c894:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c898:	2100      	movs	r1, #0
 800c89a:	4618      	mov	r0, r3
 800c89c:	f7ff fda9 	bl	800c3f2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	3330      	adds	r3, #48	; 0x30
 800c8a4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c8a8:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	f7ff fd38 	bl	800c322 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	3330      	adds	r3, #48	; 0x30
 800c8b6:	4921      	ldr	r1, [pc, #132]	; (800c93c <sync_fs+0xd4>)
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	f7ff fd4d 	bl	800c358 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	3330      	adds	r3, #48	; 0x30
 800c8c2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800c8c6:	491e      	ldr	r1, [pc, #120]	; (800c940 <sync_fs+0xd8>)
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	f7ff fd45 	bl	800c358 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	3330      	adds	r3, #48	; 0x30
 800c8d2:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	691b      	ldr	r3, [r3, #16]
 800c8da:	4619      	mov	r1, r3
 800c8dc:	4610      	mov	r0, r2
 800c8de:	f7ff fd3b 	bl	800c358 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	3330      	adds	r3, #48	; 0x30
 800c8e6:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	68db      	ldr	r3, [r3, #12]
 800c8ee:	4619      	mov	r1, r3
 800c8f0:	4610      	mov	r0, r2
 800c8f2:	f7ff fd31 	bl	800c358 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	69db      	ldr	r3, [r3, #28]
 800c8fa:	1c5a      	adds	r2, r3, #1
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	7858      	ldrb	r0, [r3, #1]
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c90e:	2301      	movs	r3, #1
 800c910:	f7ff fc8e 	bl	800c230 <disk_write>
			fs->fsi_flag = 0;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	2200      	movs	r2, #0
 800c918:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	785b      	ldrb	r3, [r3, #1]
 800c91e:	2200      	movs	r2, #0
 800c920:	2100      	movs	r1, #0
 800c922:	4618      	mov	r0, r3
 800c924:	f7ff fca4 	bl	800c270 <disk_ioctl>
 800c928:	4603      	mov	r3, r0
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d001      	beq.n	800c932 <sync_fs+0xca>
 800c92e:	2301      	movs	r3, #1
 800c930:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c932:	7bfb      	ldrb	r3, [r7, #15]
}
 800c934:	4618      	mov	r0, r3
 800c936:	3710      	adds	r7, #16
 800c938:	46bd      	mov	sp, r7
 800c93a:	bd80      	pop	{r7, pc}
 800c93c:	41615252 	.word	0x41615252
 800c940:	61417272 	.word	0x61417272

0800c944 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c944:	b480      	push	{r7}
 800c946:	b083      	sub	sp, #12
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
 800c94c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c94e:	683b      	ldr	r3, [r7, #0]
 800c950:	3b02      	subs	r3, #2
 800c952:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	695b      	ldr	r3, [r3, #20]
 800c958:	3b02      	subs	r3, #2
 800c95a:	683a      	ldr	r2, [r7, #0]
 800c95c:	429a      	cmp	r2, r3
 800c95e:	d301      	bcc.n	800c964 <clust2sect+0x20>
 800c960:	2300      	movs	r3, #0
 800c962:	e008      	b.n	800c976 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	895b      	ldrh	r3, [r3, #10]
 800c968:	461a      	mov	r2, r3
 800c96a:	683b      	ldr	r3, [r7, #0]
 800c96c:	fb03 f202 	mul.w	r2, r3, r2
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c974:	4413      	add	r3, r2
}
 800c976:	4618      	mov	r0, r3
 800c978:	370c      	adds	r7, #12
 800c97a:	46bd      	mov	sp, r7
 800c97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c980:	4770      	bx	lr

0800c982 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c982:	b580      	push	{r7, lr}
 800c984:	b086      	sub	sp, #24
 800c986:	af00      	add	r7, sp, #0
 800c988:	6078      	str	r0, [r7, #4]
 800c98a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c992:	683b      	ldr	r3, [r7, #0]
 800c994:	2b01      	cmp	r3, #1
 800c996:	d904      	bls.n	800c9a2 <get_fat+0x20>
 800c998:	693b      	ldr	r3, [r7, #16]
 800c99a:	695b      	ldr	r3, [r3, #20]
 800c99c:	683a      	ldr	r2, [r7, #0]
 800c99e:	429a      	cmp	r2, r3
 800c9a0:	d302      	bcc.n	800c9a8 <get_fat+0x26>
		val = 1;	/* Internal error */
 800c9a2:	2301      	movs	r3, #1
 800c9a4:	617b      	str	r3, [r7, #20]
 800c9a6:	e08f      	b.n	800cac8 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c9a8:	f04f 33ff 	mov.w	r3, #4294967295
 800c9ac:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c9ae:	693b      	ldr	r3, [r7, #16]
 800c9b0:	781b      	ldrb	r3, [r3, #0]
 800c9b2:	2b03      	cmp	r3, #3
 800c9b4:	d062      	beq.n	800ca7c <get_fat+0xfa>
 800c9b6:	2b03      	cmp	r3, #3
 800c9b8:	dc7c      	bgt.n	800cab4 <get_fat+0x132>
 800c9ba:	2b01      	cmp	r3, #1
 800c9bc:	d002      	beq.n	800c9c4 <get_fat+0x42>
 800c9be:	2b02      	cmp	r3, #2
 800c9c0:	d042      	beq.n	800ca48 <get_fat+0xc6>
 800c9c2:	e077      	b.n	800cab4 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c9c4:	683b      	ldr	r3, [r7, #0]
 800c9c6:	60fb      	str	r3, [r7, #12]
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	085b      	lsrs	r3, r3, #1
 800c9cc:	68fa      	ldr	r2, [r7, #12]
 800c9ce:	4413      	add	r3, r2
 800c9d0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c9d2:	693b      	ldr	r3, [r7, #16]
 800c9d4:	6a1a      	ldr	r2, [r3, #32]
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	0a5b      	lsrs	r3, r3, #9
 800c9da:	4413      	add	r3, r2
 800c9dc:	4619      	mov	r1, r3
 800c9de:	6938      	ldr	r0, [r7, #16]
 800c9e0:	f7ff ff14 	bl	800c80c <move_window>
 800c9e4:	4603      	mov	r3, r0
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d167      	bne.n	800caba <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	1c5a      	adds	r2, r3, #1
 800c9ee:	60fa      	str	r2, [r7, #12]
 800c9f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9f4:	693a      	ldr	r2, [r7, #16]
 800c9f6:	4413      	add	r3, r2
 800c9f8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c9fc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c9fe:	693b      	ldr	r3, [r7, #16]
 800ca00:	6a1a      	ldr	r2, [r3, #32]
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	0a5b      	lsrs	r3, r3, #9
 800ca06:	4413      	add	r3, r2
 800ca08:	4619      	mov	r1, r3
 800ca0a:	6938      	ldr	r0, [r7, #16]
 800ca0c:	f7ff fefe 	bl	800c80c <move_window>
 800ca10:	4603      	mov	r3, r0
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d153      	bne.n	800cabe <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca1c:	693a      	ldr	r2, [r7, #16]
 800ca1e:	4413      	add	r3, r2
 800ca20:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800ca24:	021b      	lsls	r3, r3, #8
 800ca26:	461a      	mov	r2, r3
 800ca28:	68bb      	ldr	r3, [r7, #8]
 800ca2a:	4313      	orrs	r3, r2
 800ca2c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800ca2e:	683b      	ldr	r3, [r7, #0]
 800ca30:	f003 0301 	and.w	r3, r3, #1
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d002      	beq.n	800ca3e <get_fat+0xbc>
 800ca38:	68bb      	ldr	r3, [r7, #8]
 800ca3a:	091b      	lsrs	r3, r3, #4
 800ca3c:	e002      	b.n	800ca44 <get_fat+0xc2>
 800ca3e:	68bb      	ldr	r3, [r7, #8]
 800ca40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ca44:	617b      	str	r3, [r7, #20]
			break;
 800ca46:	e03f      	b.n	800cac8 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ca48:	693b      	ldr	r3, [r7, #16]
 800ca4a:	6a1a      	ldr	r2, [r3, #32]
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	0a1b      	lsrs	r3, r3, #8
 800ca50:	4413      	add	r3, r2
 800ca52:	4619      	mov	r1, r3
 800ca54:	6938      	ldr	r0, [r7, #16]
 800ca56:	f7ff fed9 	bl	800c80c <move_window>
 800ca5a:	4603      	mov	r3, r0
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d130      	bne.n	800cac2 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800ca60:	693b      	ldr	r3, [r7, #16]
 800ca62:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ca66:	683b      	ldr	r3, [r7, #0]
 800ca68:	005b      	lsls	r3, r3, #1
 800ca6a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800ca6e:	4413      	add	r3, r2
 800ca70:	4618      	mov	r0, r3
 800ca72:	f7ff fc1b 	bl	800c2ac <ld_word>
 800ca76:	4603      	mov	r3, r0
 800ca78:	617b      	str	r3, [r7, #20]
			break;
 800ca7a:	e025      	b.n	800cac8 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ca7c:	693b      	ldr	r3, [r7, #16]
 800ca7e:	6a1a      	ldr	r2, [r3, #32]
 800ca80:	683b      	ldr	r3, [r7, #0]
 800ca82:	09db      	lsrs	r3, r3, #7
 800ca84:	4413      	add	r3, r2
 800ca86:	4619      	mov	r1, r3
 800ca88:	6938      	ldr	r0, [r7, #16]
 800ca8a:	f7ff febf 	bl	800c80c <move_window>
 800ca8e:	4603      	mov	r3, r0
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d118      	bne.n	800cac6 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800ca94:	693b      	ldr	r3, [r7, #16]
 800ca96:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ca9a:	683b      	ldr	r3, [r7, #0]
 800ca9c:	009b      	lsls	r3, r3, #2
 800ca9e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800caa2:	4413      	add	r3, r2
 800caa4:	4618      	mov	r0, r3
 800caa6:	f7ff fc19 	bl	800c2dc <ld_dword>
 800caaa:	4603      	mov	r3, r0
 800caac:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800cab0:	617b      	str	r3, [r7, #20]
			break;
 800cab2:	e009      	b.n	800cac8 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800cab4:	2301      	movs	r3, #1
 800cab6:	617b      	str	r3, [r7, #20]
 800cab8:	e006      	b.n	800cac8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800caba:	bf00      	nop
 800cabc:	e004      	b.n	800cac8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cabe:	bf00      	nop
 800cac0:	e002      	b.n	800cac8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800cac2:	bf00      	nop
 800cac4:	e000      	b.n	800cac8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800cac6:	bf00      	nop
		}
	}

	return val;
 800cac8:	697b      	ldr	r3, [r7, #20]
}
 800caca:	4618      	mov	r0, r3
 800cacc:	3718      	adds	r7, #24
 800cace:	46bd      	mov	sp, r7
 800cad0:	bd80      	pop	{r7, pc}

0800cad2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800cad2:	b590      	push	{r4, r7, lr}
 800cad4:	b089      	sub	sp, #36	; 0x24
 800cad6:	af00      	add	r7, sp, #0
 800cad8:	60f8      	str	r0, [r7, #12]
 800cada:	60b9      	str	r1, [r7, #8]
 800cadc:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800cade:	2302      	movs	r3, #2
 800cae0:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800cae2:	68bb      	ldr	r3, [r7, #8]
 800cae4:	2b01      	cmp	r3, #1
 800cae6:	f240 80d2 	bls.w	800cc8e <put_fat+0x1bc>
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	695b      	ldr	r3, [r3, #20]
 800caee:	68ba      	ldr	r2, [r7, #8]
 800caf0:	429a      	cmp	r2, r3
 800caf2:	f080 80cc 	bcs.w	800cc8e <put_fat+0x1bc>
		switch (fs->fs_type) {
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	781b      	ldrb	r3, [r3, #0]
 800cafa:	2b03      	cmp	r3, #3
 800cafc:	f000 8096 	beq.w	800cc2c <put_fat+0x15a>
 800cb00:	2b03      	cmp	r3, #3
 800cb02:	f300 80cd 	bgt.w	800cca0 <put_fat+0x1ce>
 800cb06:	2b01      	cmp	r3, #1
 800cb08:	d002      	beq.n	800cb10 <put_fat+0x3e>
 800cb0a:	2b02      	cmp	r3, #2
 800cb0c:	d06e      	beq.n	800cbec <put_fat+0x11a>
 800cb0e:	e0c7      	b.n	800cca0 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800cb10:	68bb      	ldr	r3, [r7, #8]
 800cb12:	61bb      	str	r3, [r7, #24]
 800cb14:	69bb      	ldr	r3, [r7, #24]
 800cb16:	085b      	lsrs	r3, r3, #1
 800cb18:	69ba      	ldr	r2, [r7, #24]
 800cb1a:	4413      	add	r3, r2
 800cb1c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	6a1a      	ldr	r2, [r3, #32]
 800cb22:	69bb      	ldr	r3, [r7, #24]
 800cb24:	0a5b      	lsrs	r3, r3, #9
 800cb26:	4413      	add	r3, r2
 800cb28:	4619      	mov	r1, r3
 800cb2a:	68f8      	ldr	r0, [r7, #12]
 800cb2c:	f7ff fe6e 	bl	800c80c <move_window>
 800cb30:	4603      	mov	r3, r0
 800cb32:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cb34:	7ffb      	ldrb	r3, [r7, #31]
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	f040 80ab 	bne.w	800cc92 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800cb42:	69bb      	ldr	r3, [r7, #24]
 800cb44:	1c59      	adds	r1, r3, #1
 800cb46:	61b9      	str	r1, [r7, #24]
 800cb48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb4c:	4413      	add	r3, r2
 800cb4e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800cb50:	68bb      	ldr	r3, [r7, #8]
 800cb52:	f003 0301 	and.w	r3, r3, #1
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d00d      	beq.n	800cb76 <put_fat+0xa4>
 800cb5a:	697b      	ldr	r3, [r7, #20]
 800cb5c:	781b      	ldrb	r3, [r3, #0]
 800cb5e:	b25b      	sxtb	r3, r3
 800cb60:	f003 030f 	and.w	r3, r3, #15
 800cb64:	b25a      	sxtb	r2, r3
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	b2db      	uxtb	r3, r3
 800cb6a:	011b      	lsls	r3, r3, #4
 800cb6c:	b25b      	sxtb	r3, r3
 800cb6e:	4313      	orrs	r3, r2
 800cb70:	b25b      	sxtb	r3, r3
 800cb72:	b2db      	uxtb	r3, r3
 800cb74:	e001      	b.n	800cb7a <put_fat+0xa8>
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	b2db      	uxtb	r3, r3
 800cb7a:	697a      	ldr	r2, [r7, #20]
 800cb7c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	2201      	movs	r2, #1
 800cb82:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	6a1a      	ldr	r2, [r3, #32]
 800cb88:	69bb      	ldr	r3, [r7, #24]
 800cb8a:	0a5b      	lsrs	r3, r3, #9
 800cb8c:	4413      	add	r3, r2
 800cb8e:	4619      	mov	r1, r3
 800cb90:	68f8      	ldr	r0, [r7, #12]
 800cb92:	f7ff fe3b 	bl	800c80c <move_window>
 800cb96:	4603      	mov	r3, r0
 800cb98:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cb9a:	7ffb      	ldrb	r3, [r7, #31]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d17a      	bne.n	800cc96 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800cba6:	69bb      	ldr	r3, [r7, #24]
 800cba8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbac:	4413      	add	r3, r2
 800cbae:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800cbb0:	68bb      	ldr	r3, [r7, #8]
 800cbb2:	f003 0301 	and.w	r3, r3, #1
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d003      	beq.n	800cbc2 <put_fat+0xf0>
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	091b      	lsrs	r3, r3, #4
 800cbbe:	b2db      	uxtb	r3, r3
 800cbc0:	e00e      	b.n	800cbe0 <put_fat+0x10e>
 800cbc2:	697b      	ldr	r3, [r7, #20]
 800cbc4:	781b      	ldrb	r3, [r3, #0]
 800cbc6:	b25b      	sxtb	r3, r3
 800cbc8:	f023 030f 	bic.w	r3, r3, #15
 800cbcc:	b25a      	sxtb	r2, r3
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	0a1b      	lsrs	r3, r3, #8
 800cbd2:	b25b      	sxtb	r3, r3
 800cbd4:	f003 030f 	and.w	r3, r3, #15
 800cbd8:	b25b      	sxtb	r3, r3
 800cbda:	4313      	orrs	r3, r2
 800cbdc:	b25b      	sxtb	r3, r3
 800cbde:	b2db      	uxtb	r3, r3
 800cbe0:	697a      	ldr	r2, [r7, #20]
 800cbe2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	2201      	movs	r2, #1
 800cbe8:	70da      	strb	r2, [r3, #3]
			break;
 800cbea:	e059      	b.n	800cca0 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	6a1a      	ldr	r2, [r3, #32]
 800cbf0:	68bb      	ldr	r3, [r7, #8]
 800cbf2:	0a1b      	lsrs	r3, r3, #8
 800cbf4:	4413      	add	r3, r2
 800cbf6:	4619      	mov	r1, r3
 800cbf8:	68f8      	ldr	r0, [r7, #12]
 800cbfa:	f7ff fe07 	bl	800c80c <move_window>
 800cbfe:	4603      	mov	r3, r0
 800cc00:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cc02:	7ffb      	ldrb	r3, [r7, #31]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d148      	bne.n	800cc9a <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800cc0e:	68bb      	ldr	r3, [r7, #8]
 800cc10:	005b      	lsls	r3, r3, #1
 800cc12:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800cc16:	4413      	add	r3, r2
 800cc18:	687a      	ldr	r2, [r7, #4]
 800cc1a:	b292      	uxth	r2, r2
 800cc1c:	4611      	mov	r1, r2
 800cc1e:	4618      	mov	r0, r3
 800cc20:	f7ff fb7f 	bl	800c322 <st_word>
			fs->wflag = 1;
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	2201      	movs	r2, #1
 800cc28:	70da      	strb	r2, [r3, #3]
			break;
 800cc2a:	e039      	b.n	800cca0 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	6a1a      	ldr	r2, [r3, #32]
 800cc30:	68bb      	ldr	r3, [r7, #8]
 800cc32:	09db      	lsrs	r3, r3, #7
 800cc34:	4413      	add	r3, r2
 800cc36:	4619      	mov	r1, r3
 800cc38:	68f8      	ldr	r0, [r7, #12]
 800cc3a:	f7ff fde7 	bl	800c80c <move_window>
 800cc3e:	4603      	mov	r3, r0
 800cc40:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cc42:	7ffb      	ldrb	r3, [r7, #31]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d12a      	bne.n	800cc9e <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800cc54:	68bb      	ldr	r3, [r7, #8]
 800cc56:	009b      	lsls	r3, r3, #2
 800cc58:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800cc5c:	4413      	add	r3, r2
 800cc5e:	4618      	mov	r0, r3
 800cc60:	f7ff fb3c 	bl	800c2dc <ld_dword>
 800cc64:	4603      	mov	r3, r0
 800cc66:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800cc6a:	4323      	orrs	r3, r4
 800cc6c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800cc74:	68bb      	ldr	r3, [r7, #8]
 800cc76:	009b      	lsls	r3, r3, #2
 800cc78:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800cc7c:	4413      	add	r3, r2
 800cc7e:	6879      	ldr	r1, [r7, #4]
 800cc80:	4618      	mov	r0, r3
 800cc82:	f7ff fb69 	bl	800c358 <st_dword>
			fs->wflag = 1;
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	2201      	movs	r2, #1
 800cc8a:	70da      	strb	r2, [r3, #3]
			break;
 800cc8c:	e008      	b.n	800cca0 <put_fat+0x1ce>
		}
	}
 800cc8e:	bf00      	nop
 800cc90:	e006      	b.n	800cca0 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800cc92:	bf00      	nop
 800cc94:	e004      	b.n	800cca0 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800cc96:	bf00      	nop
 800cc98:	e002      	b.n	800cca0 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800cc9a:	bf00      	nop
 800cc9c:	e000      	b.n	800cca0 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800cc9e:	bf00      	nop
	return res;
 800cca0:	7ffb      	ldrb	r3, [r7, #31]
}
 800cca2:	4618      	mov	r0, r3
 800cca4:	3724      	adds	r7, #36	; 0x24
 800cca6:	46bd      	mov	sp, r7
 800cca8:	bd90      	pop	{r4, r7, pc}

0800ccaa <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800ccaa:	b580      	push	{r7, lr}
 800ccac:	b088      	sub	sp, #32
 800ccae:	af00      	add	r7, sp, #0
 800ccb0:	60f8      	str	r0, [r7, #12]
 800ccb2:	60b9      	str	r1, [r7, #8]
 800ccb4:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800ccc0:	68bb      	ldr	r3, [r7, #8]
 800ccc2:	2b01      	cmp	r3, #1
 800ccc4:	d904      	bls.n	800ccd0 <remove_chain+0x26>
 800ccc6:	69bb      	ldr	r3, [r7, #24]
 800ccc8:	695b      	ldr	r3, [r3, #20]
 800ccca:	68ba      	ldr	r2, [r7, #8]
 800cccc:	429a      	cmp	r2, r3
 800ccce:	d301      	bcc.n	800ccd4 <remove_chain+0x2a>
 800ccd0:	2302      	movs	r3, #2
 800ccd2:	e04b      	b.n	800cd6c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d00c      	beq.n	800ccf4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800ccda:	f04f 32ff 	mov.w	r2, #4294967295
 800ccde:	6879      	ldr	r1, [r7, #4]
 800cce0:	69b8      	ldr	r0, [r7, #24]
 800cce2:	f7ff fef6 	bl	800cad2 <put_fat>
 800cce6:	4603      	mov	r3, r0
 800cce8:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800ccea:	7ffb      	ldrb	r3, [r7, #31]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d001      	beq.n	800ccf4 <remove_chain+0x4a>
 800ccf0:	7ffb      	ldrb	r3, [r7, #31]
 800ccf2:	e03b      	b.n	800cd6c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800ccf4:	68b9      	ldr	r1, [r7, #8]
 800ccf6:	68f8      	ldr	r0, [r7, #12]
 800ccf8:	f7ff fe43 	bl	800c982 <get_fat>
 800ccfc:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800ccfe:	697b      	ldr	r3, [r7, #20]
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d031      	beq.n	800cd68 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800cd04:	697b      	ldr	r3, [r7, #20]
 800cd06:	2b01      	cmp	r3, #1
 800cd08:	d101      	bne.n	800cd0e <remove_chain+0x64>
 800cd0a:	2302      	movs	r3, #2
 800cd0c:	e02e      	b.n	800cd6c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800cd0e:	697b      	ldr	r3, [r7, #20]
 800cd10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd14:	d101      	bne.n	800cd1a <remove_chain+0x70>
 800cd16:	2301      	movs	r3, #1
 800cd18:	e028      	b.n	800cd6c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800cd1a:	2200      	movs	r2, #0
 800cd1c:	68b9      	ldr	r1, [r7, #8]
 800cd1e:	69b8      	ldr	r0, [r7, #24]
 800cd20:	f7ff fed7 	bl	800cad2 <put_fat>
 800cd24:	4603      	mov	r3, r0
 800cd26:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800cd28:	7ffb      	ldrb	r3, [r7, #31]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d001      	beq.n	800cd32 <remove_chain+0x88>
 800cd2e:	7ffb      	ldrb	r3, [r7, #31]
 800cd30:	e01c      	b.n	800cd6c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800cd32:	69bb      	ldr	r3, [r7, #24]
 800cd34:	691a      	ldr	r2, [r3, #16]
 800cd36:	69bb      	ldr	r3, [r7, #24]
 800cd38:	695b      	ldr	r3, [r3, #20]
 800cd3a:	3b02      	subs	r3, #2
 800cd3c:	429a      	cmp	r2, r3
 800cd3e:	d20b      	bcs.n	800cd58 <remove_chain+0xae>
			fs->free_clst++;
 800cd40:	69bb      	ldr	r3, [r7, #24]
 800cd42:	691b      	ldr	r3, [r3, #16]
 800cd44:	1c5a      	adds	r2, r3, #1
 800cd46:	69bb      	ldr	r3, [r7, #24]
 800cd48:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800cd4a:	69bb      	ldr	r3, [r7, #24]
 800cd4c:	791b      	ldrb	r3, [r3, #4]
 800cd4e:	f043 0301 	orr.w	r3, r3, #1
 800cd52:	b2da      	uxtb	r2, r3
 800cd54:	69bb      	ldr	r3, [r7, #24]
 800cd56:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800cd58:	697b      	ldr	r3, [r7, #20]
 800cd5a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800cd5c:	69bb      	ldr	r3, [r7, #24]
 800cd5e:	695b      	ldr	r3, [r3, #20]
 800cd60:	68ba      	ldr	r2, [r7, #8]
 800cd62:	429a      	cmp	r2, r3
 800cd64:	d3c6      	bcc.n	800ccf4 <remove_chain+0x4a>
 800cd66:	e000      	b.n	800cd6a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800cd68:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800cd6a:	2300      	movs	r3, #0
}
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	3720      	adds	r7, #32
 800cd70:	46bd      	mov	sp, r7
 800cd72:	bd80      	pop	{r7, pc}

0800cd74 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	b088      	sub	sp, #32
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]
 800cd7c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800cd84:	683b      	ldr	r3, [r7, #0]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d10d      	bne.n	800cda6 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800cd8a:	693b      	ldr	r3, [r7, #16]
 800cd8c:	68db      	ldr	r3, [r3, #12]
 800cd8e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800cd90:	69bb      	ldr	r3, [r7, #24]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d004      	beq.n	800cda0 <create_chain+0x2c>
 800cd96:	693b      	ldr	r3, [r7, #16]
 800cd98:	695b      	ldr	r3, [r3, #20]
 800cd9a:	69ba      	ldr	r2, [r7, #24]
 800cd9c:	429a      	cmp	r2, r3
 800cd9e:	d31b      	bcc.n	800cdd8 <create_chain+0x64>
 800cda0:	2301      	movs	r3, #1
 800cda2:	61bb      	str	r3, [r7, #24]
 800cda4:	e018      	b.n	800cdd8 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800cda6:	6839      	ldr	r1, [r7, #0]
 800cda8:	6878      	ldr	r0, [r7, #4]
 800cdaa:	f7ff fdea 	bl	800c982 <get_fat>
 800cdae:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	2b01      	cmp	r3, #1
 800cdb4:	d801      	bhi.n	800cdba <create_chain+0x46>
 800cdb6:	2301      	movs	r3, #1
 800cdb8:	e070      	b.n	800ce9c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdc0:	d101      	bne.n	800cdc6 <create_chain+0x52>
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	e06a      	b.n	800ce9c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800cdc6:	693b      	ldr	r3, [r7, #16]
 800cdc8:	695b      	ldr	r3, [r3, #20]
 800cdca:	68fa      	ldr	r2, [r7, #12]
 800cdcc:	429a      	cmp	r2, r3
 800cdce:	d201      	bcs.n	800cdd4 <create_chain+0x60>
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	e063      	b.n	800ce9c <create_chain+0x128>
		scl = clst;
 800cdd4:	683b      	ldr	r3, [r7, #0]
 800cdd6:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800cdd8:	69bb      	ldr	r3, [r7, #24]
 800cdda:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800cddc:	69fb      	ldr	r3, [r7, #28]
 800cdde:	3301      	adds	r3, #1
 800cde0:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800cde2:	693b      	ldr	r3, [r7, #16]
 800cde4:	695b      	ldr	r3, [r3, #20]
 800cde6:	69fa      	ldr	r2, [r7, #28]
 800cde8:	429a      	cmp	r2, r3
 800cdea:	d307      	bcc.n	800cdfc <create_chain+0x88>
				ncl = 2;
 800cdec:	2302      	movs	r3, #2
 800cdee:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800cdf0:	69fa      	ldr	r2, [r7, #28]
 800cdf2:	69bb      	ldr	r3, [r7, #24]
 800cdf4:	429a      	cmp	r2, r3
 800cdf6:	d901      	bls.n	800cdfc <create_chain+0x88>
 800cdf8:	2300      	movs	r3, #0
 800cdfa:	e04f      	b.n	800ce9c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800cdfc:	69f9      	ldr	r1, [r7, #28]
 800cdfe:	6878      	ldr	r0, [r7, #4]
 800ce00:	f7ff fdbf 	bl	800c982 <get_fat>
 800ce04:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d00e      	beq.n	800ce2a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	2b01      	cmp	r3, #1
 800ce10:	d003      	beq.n	800ce1a <create_chain+0xa6>
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce18:	d101      	bne.n	800ce1e <create_chain+0xaa>
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	e03e      	b.n	800ce9c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800ce1e:	69fa      	ldr	r2, [r7, #28]
 800ce20:	69bb      	ldr	r3, [r7, #24]
 800ce22:	429a      	cmp	r2, r3
 800ce24:	d1da      	bne.n	800cddc <create_chain+0x68>
 800ce26:	2300      	movs	r3, #0
 800ce28:	e038      	b.n	800ce9c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800ce2a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800ce2c:	f04f 32ff 	mov.w	r2, #4294967295
 800ce30:	69f9      	ldr	r1, [r7, #28]
 800ce32:	6938      	ldr	r0, [r7, #16]
 800ce34:	f7ff fe4d 	bl	800cad2 <put_fat>
 800ce38:	4603      	mov	r3, r0
 800ce3a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800ce3c:	7dfb      	ldrb	r3, [r7, #23]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d109      	bne.n	800ce56 <create_chain+0xe2>
 800ce42:	683b      	ldr	r3, [r7, #0]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d006      	beq.n	800ce56 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800ce48:	69fa      	ldr	r2, [r7, #28]
 800ce4a:	6839      	ldr	r1, [r7, #0]
 800ce4c:	6938      	ldr	r0, [r7, #16]
 800ce4e:	f7ff fe40 	bl	800cad2 <put_fat>
 800ce52:	4603      	mov	r3, r0
 800ce54:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800ce56:	7dfb      	ldrb	r3, [r7, #23]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d116      	bne.n	800ce8a <create_chain+0x116>
		fs->last_clst = ncl;
 800ce5c:	693b      	ldr	r3, [r7, #16]
 800ce5e:	69fa      	ldr	r2, [r7, #28]
 800ce60:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800ce62:	693b      	ldr	r3, [r7, #16]
 800ce64:	691a      	ldr	r2, [r3, #16]
 800ce66:	693b      	ldr	r3, [r7, #16]
 800ce68:	695b      	ldr	r3, [r3, #20]
 800ce6a:	3b02      	subs	r3, #2
 800ce6c:	429a      	cmp	r2, r3
 800ce6e:	d804      	bhi.n	800ce7a <create_chain+0x106>
 800ce70:	693b      	ldr	r3, [r7, #16]
 800ce72:	691b      	ldr	r3, [r3, #16]
 800ce74:	1e5a      	subs	r2, r3, #1
 800ce76:	693b      	ldr	r3, [r7, #16]
 800ce78:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800ce7a:	693b      	ldr	r3, [r7, #16]
 800ce7c:	791b      	ldrb	r3, [r3, #4]
 800ce7e:	f043 0301 	orr.w	r3, r3, #1
 800ce82:	b2da      	uxtb	r2, r3
 800ce84:	693b      	ldr	r3, [r7, #16]
 800ce86:	711a      	strb	r2, [r3, #4]
 800ce88:	e007      	b.n	800ce9a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800ce8a:	7dfb      	ldrb	r3, [r7, #23]
 800ce8c:	2b01      	cmp	r3, #1
 800ce8e:	d102      	bne.n	800ce96 <create_chain+0x122>
 800ce90:	f04f 33ff 	mov.w	r3, #4294967295
 800ce94:	e000      	b.n	800ce98 <create_chain+0x124>
 800ce96:	2301      	movs	r3, #1
 800ce98:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800ce9a:	69fb      	ldr	r3, [r7, #28]
}
 800ce9c:	4618      	mov	r0, r3
 800ce9e:	3720      	adds	r7, #32
 800cea0:	46bd      	mov	sp, r7
 800cea2:	bd80      	pop	{r7, pc}

0800cea4 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800cea4:	b480      	push	{r7}
 800cea6:	b087      	sub	sp, #28
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
 800ceac:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ceb8:	3304      	adds	r3, #4
 800ceba:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800cebc:	683b      	ldr	r3, [r7, #0]
 800cebe:	0a5b      	lsrs	r3, r3, #9
 800cec0:	68fa      	ldr	r2, [r7, #12]
 800cec2:	8952      	ldrh	r2, [r2, #10]
 800cec4:	fbb3 f3f2 	udiv	r3, r3, r2
 800cec8:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ceca:	693b      	ldr	r3, [r7, #16]
 800cecc:	1d1a      	adds	r2, r3, #4
 800cece:	613a      	str	r2, [r7, #16]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800ced4:	68bb      	ldr	r3, [r7, #8]
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d101      	bne.n	800cede <clmt_clust+0x3a>
 800ceda:	2300      	movs	r3, #0
 800cedc:	e010      	b.n	800cf00 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800cede:	697a      	ldr	r2, [r7, #20]
 800cee0:	68bb      	ldr	r3, [r7, #8]
 800cee2:	429a      	cmp	r2, r3
 800cee4:	d307      	bcc.n	800cef6 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800cee6:	697a      	ldr	r2, [r7, #20]
 800cee8:	68bb      	ldr	r3, [r7, #8]
 800ceea:	1ad3      	subs	r3, r2, r3
 800ceec:	617b      	str	r3, [r7, #20]
 800ceee:	693b      	ldr	r3, [r7, #16]
 800cef0:	3304      	adds	r3, #4
 800cef2:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800cef4:	e7e9      	b.n	800ceca <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800cef6:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800cef8:	693b      	ldr	r3, [r7, #16]
 800cefa:	681a      	ldr	r2, [r3, #0]
 800cefc:	697b      	ldr	r3, [r7, #20]
 800cefe:	4413      	add	r3, r2
}
 800cf00:	4618      	mov	r0, r3
 800cf02:	371c      	adds	r7, #28
 800cf04:	46bd      	mov	sp, r7
 800cf06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf0a:	4770      	bx	lr

0800cf0c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800cf0c:	b580      	push	{r7, lr}
 800cf0e:	b086      	sub	sp, #24
 800cf10:	af00      	add	r7, sp, #0
 800cf12:	6078      	str	r0, [r7, #4]
 800cf14:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800cf1c:	683b      	ldr	r3, [r7, #0]
 800cf1e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cf22:	d204      	bcs.n	800cf2e <dir_sdi+0x22>
 800cf24:	683b      	ldr	r3, [r7, #0]
 800cf26:	f003 031f 	and.w	r3, r3, #31
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d001      	beq.n	800cf32 <dir_sdi+0x26>
		return FR_INT_ERR;
 800cf2e:	2302      	movs	r3, #2
 800cf30:	e063      	b.n	800cffa <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	683a      	ldr	r2, [r7, #0]
 800cf36:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	689b      	ldr	r3, [r3, #8]
 800cf3c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800cf3e:	697b      	ldr	r3, [r7, #20]
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d106      	bne.n	800cf52 <dir_sdi+0x46>
 800cf44:	693b      	ldr	r3, [r7, #16]
 800cf46:	781b      	ldrb	r3, [r3, #0]
 800cf48:	2b02      	cmp	r3, #2
 800cf4a:	d902      	bls.n	800cf52 <dir_sdi+0x46>
		clst = fs->dirbase;
 800cf4c:	693b      	ldr	r3, [r7, #16]
 800cf4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf50:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800cf52:	697b      	ldr	r3, [r7, #20]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d10c      	bne.n	800cf72 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800cf58:	683b      	ldr	r3, [r7, #0]
 800cf5a:	095b      	lsrs	r3, r3, #5
 800cf5c:	693a      	ldr	r2, [r7, #16]
 800cf5e:	8912      	ldrh	r2, [r2, #8]
 800cf60:	4293      	cmp	r3, r2
 800cf62:	d301      	bcc.n	800cf68 <dir_sdi+0x5c>
 800cf64:	2302      	movs	r3, #2
 800cf66:	e048      	b.n	800cffa <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800cf68:	693b      	ldr	r3, [r7, #16]
 800cf6a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	61da      	str	r2, [r3, #28]
 800cf70:	e029      	b.n	800cfc6 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800cf72:	693b      	ldr	r3, [r7, #16]
 800cf74:	895b      	ldrh	r3, [r3, #10]
 800cf76:	025b      	lsls	r3, r3, #9
 800cf78:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cf7a:	e019      	b.n	800cfb0 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	6979      	ldr	r1, [r7, #20]
 800cf80:	4618      	mov	r0, r3
 800cf82:	f7ff fcfe 	bl	800c982 <get_fat>
 800cf86:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cf88:	697b      	ldr	r3, [r7, #20]
 800cf8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf8e:	d101      	bne.n	800cf94 <dir_sdi+0x88>
 800cf90:	2301      	movs	r3, #1
 800cf92:	e032      	b.n	800cffa <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800cf94:	697b      	ldr	r3, [r7, #20]
 800cf96:	2b01      	cmp	r3, #1
 800cf98:	d904      	bls.n	800cfa4 <dir_sdi+0x98>
 800cf9a:	693b      	ldr	r3, [r7, #16]
 800cf9c:	695b      	ldr	r3, [r3, #20]
 800cf9e:	697a      	ldr	r2, [r7, #20]
 800cfa0:	429a      	cmp	r2, r3
 800cfa2:	d301      	bcc.n	800cfa8 <dir_sdi+0x9c>
 800cfa4:	2302      	movs	r3, #2
 800cfa6:	e028      	b.n	800cffa <dir_sdi+0xee>
			ofs -= csz;
 800cfa8:	683a      	ldr	r2, [r7, #0]
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	1ad3      	subs	r3, r2, r3
 800cfae:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cfb0:	683a      	ldr	r2, [r7, #0]
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	429a      	cmp	r2, r3
 800cfb6:	d2e1      	bcs.n	800cf7c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800cfb8:	6979      	ldr	r1, [r7, #20]
 800cfba:	6938      	ldr	r0, [r7, #16]
 800cfbc:	f7ff fcc2 	bl	800c944 <clust2sect>
 800cfc0:	4602      	mov	r2, r0
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	697a      	ldr	r2, [r7, #20]
 800cfca:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	69db      	ldr	r3, [r3, #28]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d101      	bne.n	800cfd8 <dir_sdi+0xcc>
 800cfd4:	2302      	movs	r3, #2
 800cfd6:	e010      	b.n	800cffa <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	69da      	ldr	r2, [r3, #28]
 800cfdc:	683b      	ldr	r3, [r7, #0]
 800cfde:	0a5b      	lsrs	r3, r3, #9
 800cfe0:	441a      	add	r2, r3
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800cfe6:	693b      	ldr	r3, [r7, #16]
 800cfe8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800cfec:	683b      	ldr	r3, [r7, #0]
 800cfee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cff2:	441a      	add	r2, r3
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cff8:	2300      	movs	r3, #0
}
 800cffa:	4618      	mov	r0, r3
 800cffc:	3718      	adds	r7, #24
 800cffe:	46bd      	mov	sp, r7
 800d000:	bd80      	pop	{r7, pc}

0800d002 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d002:	b580      	push	{r7, lr}
 800d004:	b086      	sub	sp, #24
 800d006:	af00      	add	r7, sp, #0
 800d008:	6078      	str	r0, [r7, #4]
 800d00a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	695b      	ldr	r3, [r3, #20]
 800d016:	3320      	adds	r3, #32
 800d018:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	69db      	ldr	r3, [r3, #28]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d003      	beq.n	800d02a <dir_next+0x28>
 800d022:	68bb      	ldr	r3, [r7, #8]
 800d024:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d028:	d301      	bcc.n	800d02e <dir_next+0x2c>
 800d02a:	2304      	movs	r3, #4
 800d02c:	e0aa      	b.n	800d184 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d02e:	68bb      	ldr	r3, [r7, #8]
 800d030:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d034:	2b00      	cmp	r3, #0
 800d036:	f040 8098 	bne.w	800d16a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	69db      	ldr	r3, [r3, #28]
 800d03e:	1c5a      	adds	r2, r3, #1
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	699b      	ldr	r3, [r3, #24]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d10b      	bne.n	800d064 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d04c:	68bb      	ldr	r3, [r7, #8]
 800d04e:	095b      	lsrs	r3, r3, #5
 800d050:	68fa      	ldr	r2, [r7, #12]
 800d052:	8912      	ldrh	r2, [r2, #8]
 800d054:	4293      	cmp	r3, r2
 800d056:	f0c0 8088 	bcc.w	800d16a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	2200      	movs	r2, #0
 800d05e:	61da      	str	r2, [r3, #28]
 800d060:	2304      	movs	r3, #4
 800d062:	e08f      	b.n	800d184 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d064:	68bb      	ldr	r3, [r7, #8]
 800d066:	0a5b      	lsrs	r3, r3, #9
 800d068:	68fa      	ldr	r2, [r7, #12]
 800d06a:	8952      	ldrh	r2, [r2, #10]
 800d06c:	3a01      	subs	r2, #1
 800d06e:	4013      	ands	r3, r2
 800d070:	2b00      	cmp	r3, #0
 800d072:	d17a      	bne.n	800d16a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d074:	687a      	ldr	r2, [r7, #4]
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	699b      	ldr	r3, [r3, #24]
 800d07a:	4619      	mov	r1, r3
 800d07c:	4610      	mov	r0, r2
 800d07e:	f7ff fc80 	bl	800c982 <get_fat>
 800d082:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d084:	697b      	ldr	r3, [r7, #20]
 800d086:	2b01      	cmp	r3, #1
 800d088:	d801      	bhi.n	800d08e <dir_next+0x8c>
 800d08a:	2302      	movs	r3, #2
 800d08c:	e07a      	b.n	800d184 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800d08e:	697b      	ldr	r3, [r7, #20]
 800d090:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d094:	d101      	bne.n	800d09a <dir_next+0x98>
 800d096:	2301      	movs	r3, #1
 800d098:	e074      	b.n	800d184 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	695b      	ldr	r3, [r3, #20]
 800d09e:	697a      	ldr	r2, [r7, #20]
 800d0a0:	429a      	cmp	r2, r3
 800d0a2:	d358      	bcc.n	800d156 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800d0a4:	683b      	ldr	r3, [r7, #0]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d104      	bne.n	800d0b4 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	61da      	str	r2, [r3, #28]
 800d0b0:	2304      	movs	r3, #4
 800d0b2:	e067      	b.n	800d184 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d0b4:	687a      	ldr	r2, [r7, #4]
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	699b      	ldr	r3, [r3, #24]
 800d0ba:	4619      	mov	r1, r3
 800d0bc:	4610      	mov	r0, r2
 800d0be:	f7ff fe59 	bl	800cd74 <create_chain>
 800d0c2:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d0c4:	697b      	ldr	r3, [r7, #20]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d101      	bne.n	800d0ce <dir_next+0xcc>
 800d0ca:	2307      	movs	r3, #7
 800d0cc:	e05a      	b.n	800d184 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d0ce:	697b      	ldr	r3, [r7, #20]
 800d0d0:	2b01      	cmp	r3, #1
 800d0d2:	d101      	bne.n	800d0d8 <dir_next+0xd6>
 800d0d4:	2302      	movs	r3, #2
 800d0d6:	e055      	b.n	800d184 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d0d8:	697b      	ldr	r3, [r7, #20]
 800d0da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0de:	d101      	bne.n	800d0e4 <dir_next+0xe2>
 800d0e0:	2301      	movs	r3, #1
 800d0e2:	e04f      	b.n	800d184 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800d0e4:	68f8      	ldr	r0, [r7, #12]
 800d0e6:	f7ff fb4d 	bl	800c784 <sync_window>
 800d0ea:	4603      	mov	r3, r0
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d001      	beq.n	800d0f4 <dir_next+0xf2>
 800d0f0:	2301      	movs	r3, #1
 800d0f2:	e047      	b.n	800d184 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	3330      	adds	r3, #48	; 0x30
 800d0f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d0fc:	2100      	movs	r1, #0
 800d0fe:	4618      	mov	r0, r3
 800d100:	f7ff f977 	bl	800c3f2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d104:	2300      	movs	r3, #0
 800d106:	613b      	str	r3, [r7, #16]
 800d108:	6979      	ldr	r1, [r7, #20]
 800d10a:	68f8      	ldr	r0, [r7, #12]
 800d10c:	f7ff fc1a 	bl	800c944 <clust2sect>
 800d110:	4602      	mov	r2, r0
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	62da      	str	r2, [r3, #44]	; 0x2c
 800d116:	e012      	b.n	800d13e <dir_next+0x13c>
						fs->wflag = 1;
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	2201      	movs	r2, #1
 800d11c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800d11e:	68f8      	ldr	r0, [r7, #12]
 800d120:	f7ff fb30 	bl	800c784 <sync_window>
 800d124:	4603      	mov	r3, r0
 800d126:	2b00      	cmp	r3, #0
 800d128:	d001      	beq.n	800d12e <dir_next+0x12c>
 800d12a:	2301      	movs	r3, #1
 800d12c:	e02a      	b.n	800d184 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d12e:	693b      	ldr	r3, [r7, #16]
 800d130:	3301      	adds	r3, #1
 800d132:	613b      	str	r3, [r7, #16]
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d138:	1c5a      	adds	r2, r3, #1
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	62da      	str	r2, [r3, #44]	; 0x2c
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	895b      	ldrh	r3, [r3, #10]
 800d142:	461a      	mov	r2, r3
 800d144:	693b      	ldr	r3, [r7, #16]
 800d146:	4293      	cmp	r3, r2
 800d148:	d3e6      	bcc.n	800d118 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d14e:	693b      	ldr	r3, [r7, #16]
 800d150:	1ad2      	subs	r2, r2, r3
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	697a      	ldr	r2, [r7, #20]
 800d15a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800d15c:	6979      	ldr	r1, [r7, #20]
 800d15e:	68f8      	ldr	r0, [r7, #12]
 800d160:	f7ff fbf0 	bl	800c944 <clust2sect>
 800d164:	4602      	mov	r2, r0
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	68ba      	ldr	r2, [r7, #8]
 800d16e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d176:	68bb      	ldr	r3, [r7, #8]
 800d178:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d17c:	441a      	add	r2, r3
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d182:	2300      	movs	r3, #0
}
 800d184:	4618      	mov	r0, r3
 800d186:	3718      	adds	r7, #24
 800d188:	46bd      	mov	sp, r7
 800d18a:	bd80      	pop	{r7, pc}

0800d18c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b086      	sub	sp, #24
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
 800d194:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800d19c:	2100      	movs	r1, #0
 800d19e:	6878      	ldr	r0, [r7, #4]
 800d1a0:	f7ff feb4 	bl	800cf0c <dir_sdi>
 800d1a4:	4603      	mov	r3, r0
 800d1a6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d1a8:	7dfb      	ldrb	r3, [r7, #23]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d12b      	bne.n	800d206 <dir_alloc+0x7a>
		n = 0;
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	69db      	ldr	r3, [r3, #28]
 800d1b6:	4619      	mov	r1, r3
 800d1b8:	68f8      	ldr	r0, [r7, #12]
 800d1ba:	f7ff fb27 	bl	800c80c <move_window>
 800d1be:	4603      	mov	r3, r0
 800d1c0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d1c2:	7dfb      	ldrb	r3, [r7, #23]
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d11d      	bne.n	800d204 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	6a1b      	ldr	r3, [r3, #32]
 800d1cc:	781b      	ldrb	r3, [r3, #0]
 800d1ce:	2be5      	cmp	r3, #229	; 0xe5
 800d1d0:	d004      	beq.n	800d1dc <dir_alloc+0x50>
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	6a1b      	ldr	r3, [r3, #32]
 800d1d6:	781b      	ldrb	r3, [r3, #0]
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d107      	bne.n	800d1ec <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800d1dc:	693b      	ldr	r3, [r7, #16]
 800d1de:	3301      	adds	r3, #1
 800d1e0:	613b      	str	r3, [r7, #16]
 800d1e2:	693a      	ldr	r2, [r7, #16]
 800d1e4:	683b      	ldr	r3, [r7, #0]
 800d1e6:	429a      	cmp	r2, r3
 800d1e8:	d102      	bne.n	800d1f0 <dir_alloc+0x64>
 800d1ea:	e00c      	b.n	800d206 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800d1f0:	2101      	movs	r1, #1
 800d1f2:	6878      	ldr	r0, [r7, #4]
 800d1f4:	f7ff ff05 	bl	800d002 <dir_next>
 800d1f8:	4603      	mov	r3, r0
 800d1fa:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800d1fc:	7dfb      	ldrb	r3, [r7, #23]
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d0d7      	beq.n	800d1b2 <dir_alloc+0x26>
 800d202:	e000      	b.n	800d206 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800d204:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800d206:	7dfb      	ldrb	r3, [r7, #23]
 800d208:	2b04      	cmp	r3, #4
 800d20a:	d101      	bne.n	800d210 <dir_alloc+0x84>
 800d20c:	2307      	movs	r3, #7
 800d20e:	75fb      	strb	r3, [r7, #23]
	return res;
 800d210:	7dfb      	ldrb	r3, [r7, #23]
}
 800d212:	4618      	mov	r0, r3
 800d214:	3718      	adds	r7, #24
 800d216:	46bd      	mov	sp, r7
 800d218:	bd80      	pop	{r7, pc}

0800d21a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800d21a:	b580      	push	{r7, lr}
 800d21c:	b084      	sub	sp, #16
 800d21e:	af00      	add	r7, sp, #0
 800d220:	6078      	str	r0, [r7, #4]
 800d222:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800d224:	683b      	ldr	r3, [r7, #0]
 800d226:	331a      	adds	r3, #26
 800d228:	4618      	mov	r0, r3
 800d22a:	f7ff f83f 	bl	800c2ac <ld_word>
 800d22e:	4603      	mov	r3, r0
 800d230:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	781b      	ldrb	r3, [r3, #0]
 800d236:	2b03      	cmp	r3, #3
 800d238:	d109      	bne.n	800d24e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800d23a:	683b      	ldr	r3, [r7, #0]
 800d23c:	3314      	adds	r3, #20
 800d23e:	4618      	mov	r0, r3
 800d240:	f7ff f834 	bl	800c2ac <ld_word>
 800d244:	4603      	mov	r3, r0
 800d246:	041b      	lsls	r3, r3, #16
 800d248:	68fa      	ldr	r2, [r7, #12]
 800d24a:	4313      	orrs	r3, r2
 800d24c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800d24e:	68fb      	ldr	r3, [r7, #12]
}
 800d250:	4618      	mov	r0, r3
 800d252:	3710      	adds	r7, #16
 800d254:	46bd      	mov	sp, r7
 800d256:	bd80      	pop	{r7, pc}

0800d258 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800d258:	b580      	push	{r7, lr}
 800d25a:	b084      	sub	sp, #16
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	60f8      	str	r0, [r7, #12]
 800d260:	60b9      	str	r1, [r7, #8]
 800d262:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800d264:	68bb      	ldr	r3, [r7, #8]
 800d266:	331a      	adds	r3, #26
 800d268:	687a      	ldr	r2, [r7, #4]
 800d26a:	b292      	uxth	r2, r2
 800d26c:	4611      	mov	r1, r2
 800d26e:	4618      	mov	r0, r3
 800d270:	f7ff f857 	bl	800c322 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	781b      	ldrb	r3, [r3, #0]
 800d278:	2b03      	cmp	r3, #3
 800d27a:	d109      	bne.n	800d290 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800d27c:	68bb      	ldr	r3, [r7, #8]
 800d27e:	f103 0214 	add.w	r2, r3, #20
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	0c1b      	lsrs	r3, r3, #16
 800d286:	b29b      	uxth	r3, r3
 800d288:	4619      	mov	r1, r3
 800d28a:	4610      	mov	r0, r2
 800d28c:	f7ff f849 	bl	800c322 <st_word>
	}
}
 800d290:	bf00      	nop
 800d292:	3710      	adds	r7, #16
 800d294:	46bd      	mov	sp, r7
 800d296:	bd80      	pop	{r7, pc}

0800d298 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800d298:	b580      	push	{r7, lr}
 800d29a:	b086      	sub	sp, #24
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	6078      	str	r0, [r7, #4]
 800d2a0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800d2a2:	2304      	movs	r3, #4
 800d2a4:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800d2ac:	e03c      	b.n	800d328 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	69db      	ldr	r3, [r3, #28]
 800d2b2:	4619      	mov	r1, r3
 800d2b4:	6938      	ldr	r0, [r7, #16]
 800d2b6:	f7ff faa9 	bl	800c80c <move_window>
 800d2ba:	4603      	mov	r3, r0
 800d2bc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d2be:	7dfb      	ldrb	r3, [r7, #23]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d136      	bne.n	800d332 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	6a1b      	ldr	r3, [r3, #32]
 800d2c8:	781b      	ldrb	r3, [r3, #0]
 800d2ca:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800d2cc:	7bfb      	ldrb	r3, [r7, #15]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d102      	bne.n	800d2d8 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800d2d2:	2304      	movs	r3, #4
 800d2d4:	75fb      	strb	r3, [r7, #23]
 800d2d6:	e031      	b.n	800d33c <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	6a1b      	ldr	r3, [r3, #32]
 800d2dc:	330b      	adds	r3, #11
 800d2de:	781b      	ldrb	r3, [r3, #0]
 800d2e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d2e4:	73bb      	strb	r3, [r7, #14]
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	7bba      	ldrb	r2, [r7, #14]
 800d2ea:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800d2ec:	7bfb      	ldrb	r3, [r7, #15]
 800d2ee:	2be5      	cmp	r3, #229	; 0xe5
 800d2f0:	d011      	beq.n	800d316 <dir_read+0x7e>
 800d2f2:	7bfb      	ldrb	r3, [r7, #15]
 800d2f4:	2b2e      	cmp	r3, #46	; 0x2e
 800d2f6:	d00e      	beq.n	800d316 <dir_read+0x7e>
 800d2f8:	7bbb      	ldrb	r3, [r7, #14]
 800d2fa:	2b0f      	cmp	r3, #15
 800d2fc:	d00b      	beq.n	800d316 <dir_read+0x7e>
 800d2fe:	7bbb      	ldrb	r3, [r7, #14]
 800d300:	f023 0320 	bic.w	r3, r3, #32
 800d304:	2b08      	cmp	r3, #8
 800d306:	bf0c      	ite	eq
 800d308:	2301      	moveq	r3, #1
 800d30a:	2300      	movne	r3, #0
 800d30c:	b2db      	uxtb	r3, r3
 800d30e:	461a      	mov	r2, r3
 800d310:	683b      	ldr	r3, [r7, #0]
 800d312:	4293      	cmp	r3, r2
 800d314:	d00f      	beq.n	800d336 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800d316:	2100      	movs	r1, #0
 800d318:	6878      	ldr	r0, [r7, #4]
 800d31a:	f7ff fe72 	bl	800d002 <dir_next>
 800d31e:	4603      	mov	r3, r0
 800d320:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d322:	7dfb      	ldrb	r3, [r7, #23]
 800d324:	2b00      	cmp	r3, #0
 800d326:	d108      	bne.n	800d33a <dir_read+0xa2>
	while (dp->sect) {
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	69db      	ldr	r3, [r3, #28]
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d1be      	bne.n	800d2ae <dir_read+0x16>
 800d330:	e004      	b.n	800d33c <dir_read+0xa4>
		if (res != FR_OK) break;
 800d332:	bf00      	nop
 800d334:	e002      	b.n	800d33c <dir_read+0xa4>
				break;
 800d336:	bf00      	nop
 800d338:	e000      	b.n	800d33c <dir_read+0xa4>
		if (res != FR_OK) break;
 800d33a:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800d33c:	7dfb      	ldrb	r3, [r7, #23]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d002      	beq.n	800d348 <dir_read+0xb0>
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	2200      	movs	r2, #0
 800d346:	61da      	str	r2, [r3, #28]
	return res;
 800d348:	7dfb      	ldrb	r3, [r7, #23]
}
 800d34a:	4618      	mov	r0, r3
 800d34c:	3718      	adds	r7, #24
 800d34e:	46bd      	mov	sp, r7
 800d350:	bd80      	pop	{r7, pc}

0800d352 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800d352:	b580      	push	{r7, lr}
 800d354:	b086      	sub	sp, #24
 800d356:	af00      	add	r7, sp, #0
 800d358:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800d360:	2100      	movs	r1, #0
 800d362:	6878      	ldr	r0, [r7, #4]
 800d364:	f7ff fdd2 	bl	800cf0c <dir_sdi>
 800d368:	4603      	mov	r3, r0
 800d36a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800d36c:	7dfb      	ldrb	r3, [r7, #23]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d001      	beq.n	800d376 <dir_find+0x24>
 800d372:	7dfb      	ldrb	r3, [r7, #23]
 800d374:	e03e      	b.n	800d3f4 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	69db      	ldr	r3, [r3, #28]
 800d37a:	4619      	mov	r1, r3
 800d37c:	6938      	ldr	r0, [r7, #16]
 800d37e:	f7ff fa45 	bl	800c80c <move_window>
 800d382:	4603      	mov	r3, r0
 800d384:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d386:	7dfb      	ldrb	r3, [r7, #23]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d12f      	bne.n	800d3ec <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	6a1b      	ldr	r3, [r3, #32]
 800d390:	781b      	ldrb	r3, [r3, #0]
 800d392:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d394:	7bfb      	ldrb	r3, [r7, #15]
 800d396:	2b00      	cmp	r3, #0
 800d398:	d102      	bne.n	800d3a0 <dir_find+0x4e>
 800d39a:	2304      	movs	r3, #4
 800d39c:	75fb      	strb	r3, [r7, #23]
 800d39e:	e028      	b.n	800d3f2 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	6a1b      	ldr	r3, [r3, #32]
 800d3a4:	330b      	adds	r3, #11
 800d3a6:	781b      	ldrb	r3, [r3, #0]
 800d3a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d3ac:	b2da      	uxtb	r2, r3
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	6a1b      	ldr	r3, [r3, #32]
 800d3b6:	330b      	adds	r3, #11
 800d3b8:	781b      	ldrb	r3, [r3, #0]
 800d3ba:	f003 0308 	and.w	r3, r3, #8
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d10a      	bne.n	800d3d8 <dir_find+0x86>
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	6a18      	ldr	r0, [r3, #32]
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	3324      	adds	r3, #36	; 0x24
 800d3ca:	220b      	movs	r2, #11
 800d3cc:	4619      	mov	r1, r3
 800d3ce:	f7ff f82b 	bl	800c428 <mem_cmp>
 800d3d2:	4603      	mov	r3, r0
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d00b      	beq.n	800d3f0 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d3d8:	2100      	movs	r1, #0
 800d3da:	6878      	ldr	r0, [r7, #4]
 800d3dc:	f7ff fe11 	bl	800d002 <dir_next>
 800d3e0:	4603      	mov	r3, r0
 800d3e2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800d3e4:	7dfb      	ldrb	r3, [r7, #23]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d0c5      	beq.n	800d376 <dir_find+0x24>
 800d3ea:	e002      	b.n	800d3f2 <dir_find+0xa0>
		if (res != FR_OK) break;
 800d3ec:	bf00      	nop
 800d3ee:	e000      	b.n	800d3f2 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800d3f0:	bf00      	nop

	return res;
 800d3f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3f4:	4618      	mov	r0, r3
 800d3f6:	3718      	adds	r7, #24
 800d3f8:	46bd      	mov	sp, r7
 800d3fa:	bd80      	pop	{r7, pc}

0800d3fc <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800d3fc:	b580      	push	{r7, lr}
 800d3fe:	b084      	sub	sp, #16
 800d400:	af00      	add	r7, sp, #0
 800d402:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800d40a:	2101      	movs	r1, #1
 800d40c:	6878      	ldr	r0, [r7, #4]
 800d40e:	f7ff febd 	bl	800d18c <dir_alloc>
 800d412:	4603      	mov	r3, r0
 800d414:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d416:	7bfb      	ldrb	r3, [r7, #15]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d11c      	bne.n	800d456 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	69db      	ldr	r3, [r3, #28]
 800d420:	4619      	mov	r1, r3
 800d422:	68b8      	ldr	r0, [r7, #8]
 800d424:	f7ff f9f2 	bl	800c80c <move_window>
 800d428:	4603      	mov	r3, r0
 800d42a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d42c:	7bfb      	ldrb	r3, [r7, #15]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d111      	bne.n	800d456 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	6a1b      	ldr	r3, [r3, #32]
 800d436:	2220      	movs	r2, #32
 800d438:	2100      	movs	r1, #0
 800d43a:	4618      	mov	r0, r3
 800d43c:	f7fe ffd9 	bl	800c3f2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	6a18      	ldr	r0, [r3, #32]
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	3324      	adds	r3, #36	; 0x24
 800d448:	220b      	movs	r2, #11
 800d44a:	4619      	mov	r1, r3
 800d44c:	f7fe ffb0 	bl	800c3b0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800d450:	68bb      	ldr	r3, [r7, #8]
 800d452:	2201      	movs	r2, #1
 800d454:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d456:	7bfb      	ldrb	r3, [r7, #15]
}
 800d458:	4618      	mov	r0, r3
 800d45a:	3710      	adds	r7, #16
 800d45c:	46bd      	mov	sp, r7
 800d45e:	bd80      	pop	{r7, pc}

0800d460 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800d460:	b580      	push	{r7, lr}
 800d462:	b086      	sub	sp, #24
 800d464:	af00      	add	r7, sp, #0
 800d466:	6078      	str	r0, [r7, #4]
 800d468:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800d46a:	683b      	ldr	r3, [r7, #0]
 800d46c:	2200      	movs	r2, #0
 800d46e:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	69db      	ldr	r3, [r3, #28]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d04e      	beq.n	800d516 <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 800d478:	2300      	movs	r3, #0
 800d47a:	613b      	str	r3, [r7, #16]
 800d47c:	693b      	ldr	r3, [r7, #16]
 800d47e:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 800d480:	e021      	b.n	800d4c6 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	6a1a      	ldr	r2, [r3, #32]
 800d486:	697b      	ldr	r3, [r7, #20]
 800d488:	1c59      	adds	r1, r3, #1
 800d48a:	6179      	str	r1, [r7, #20]
 800d48c:	4413      	add	r3, r2
 800d48e:	781b      	ldrb	r3, [r3, #0]
 800d490:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 800d492:	7bfb      	ldrb	r3, [r7, #15]
 800d494:	2b20      	cmp	r3, #32
 800d496:	d100      	bne.n	800d49a <get_fileinfo+0x3a>
 800d498:	e015      	b.n	800d4c6 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800d49a:	7bfb      	ldrb	r3, [r7, #15]
 800d49c:	2b05      	cmp	r3, #5
 800d49e:	d101      	bne.n	800d4a4 <get_fileinfo+0x44>
 800d4a0:	23e5      	movs	r3, #229	; 0xe5
 800d4a2:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800d4a4:	697b      	ldr	r3, [r7, #20]
 800d4a6:	2b09      	cmp	r3, #9
 800d4a8:	d106      	bne.n	800d4b8 <get_fileinfo+0x58>
 800d4aa:	693b      	ldr	r3, [r7, #16]
 800d4ac:	1c5a      	adds	r2, r3, #1
 800d4ae:	613a      	str	r2, [r7, #16]
 800d4b0:	683a      	ldr	r2, [r7, #0]
 800d4b2:	4413      	add	r3, r2
 800d4b4:	222e      	movs	r2, #46	; 0x2e
 800d4b6:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 800d4b8:	693b      	ldr	r3, [r7, #16]
 800d4ba:	1c5a      	adds	r2, r3, #1
 800d4bc:	613a      	str	r2, [r7, #16]
 800d4be:	683a      	ldr	r2, [r7, #0]
 800d4c0:	4413      	add	r3, r2
 800d4c2:	7bfa      	ldrb	r2, [r7, #15]
 800d4c4:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 800d4c6:	697b      	ldr	r3, [r7, #20]
 800d4c8:	2b0a      	cmp	r3, #10
 800d4ca:	d9da      	bls.n	800d482 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 800d4cc:	683a      	ldr	r2, [r7, #0]
 800d4ce:	693b      	ldr	r3, [r7, #16]
 800d4d0:	4413      	add	r3, r2
 800d4d2:	3309      	adds	r3, #9
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	6a1b      	ldr	r3, [r3, #32]
 800d4dc:	7ada      	ldrb	r2, [r3, #11]
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	6a1b      	ldr	r3, [r3, #32]
 800d4e6:	331c      	adds	r3, #28
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	f7fe fef7 	bl	800c2dc <ld_dword>
 800d4ee:	4602      	mov	r2, r0
 800d4f0:	683b      	ldr	r3, [r7, #0]
 800d4f2:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	6a1b      	ldr	r3, [r3, #32]
 800d4f8:	3316      	adds	r3, #22
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	f7fe feee 	bl	800c2dc <ld_dword>
 800d500:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800d502:	68bb      	ldr	r3, [r7, #8]
 800d504:	b29a      	uxth	r2, r3
 800d506:	683b      	ldr	r3, [r7, #0]
 800d508:	80da      	strh	r2, [r3, #6]
 800d50a:	68bb      	ldr	r3, [r7, #8]
 800d50c:	0c1b      	lsrs	r3, r3, #16
 800d50e:	b29a      	uxth	r2, r3
 800d510:	683b      	ldr	r3, [r7, #0]
 800d512:	809a      	strh	r2, [r3, #4]
 800d514:	e000      	b.n	800d518 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800d516:	bf00      	nop
}
 800d518:	3718      	adds	r7, #24
 800d51a:	46bd      	mov	sp, r7
 800d51c:	bd80      	pop	{r7, pc}
	...

0800d520 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d520:	b580      	push	{r7, lr}
 800d522:	b088      	sub	sp, #32
 800d524:	af00      	add	r7, sp, #0
 800d526:	6078      	str	r0, [r7, #4]
 800d528:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800d52a:	683b      	ldr	r3, [r7, #0]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	60fb      	str	r3, [r7, #12]
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	3324      	adds	r3, #36	; 0x24
 800d534:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800d536:	220b      	movs	r2, #11
 800d538:	2120      	movs	r1, #32
 800d53a:	68b8      	ldr	r0, [r7, #8]
 800d53c:	f7fe ff59 	bl	800c3f2 <mem_set>
	si = i = 0; ni = 8;
 800d540:	2300      	movs	r3, #0
 800d542:	613b      	str	r3, [r7, #16]
 800d544:	693b      	ldr	r3, [r7, #16]
 800d546:	61fb      	str	r3, [r7, #28]
 800d548:	2308      	movs	r3, #8
 800d54a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800d54c:	69fb      	ldr	r3, [r7, #28]
 800d54e:	1c5a      	adds	r2, r3, #1
 800d550:	61fa      	str	r2, [r7, #28]
 800d552:	68fa      	ldr	r2, [r7, #12]
 800d554:	4413      	add	r3, r2
 800d556:	781b      	ldrb	r3, [r3, #0]
 800d558:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d55a:	7efb      	ldrb	r3, [r7, #27]
 800d55c:	2b20      	cmp	r3, #32
 800d55e:	d94e      	bls.n	800d5fe <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800d560:	7efb      	ldrb	r3, [r7, #27]
 800d562:	2b2f      	cmp	r3, #47	; 0x2f
 800d564:	d006      	beq.n	800d574 <create_name+0x54>
 800d566:	7efb      	ldrb	r3, [r7, #27]
 800d568:	2b5c      	cmp	r3, #92	; 0x5c
 800d56a:	d110      	bne.n	800d58e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d56c:	e002      	b.n	800d574 <create_name+0x54>
 800d56e:	69fb      	ldr	r3, [r7, #28]
 800d570:	3301      	adds	r3, #1
 800d572:	61fb      	str	r3, [r7, #28]
 800d574:	68fa      	ldr	r2, [r7, #12]
 800d576:	69fb      	ldr	r3, [r7, #28]
 800d578:	4413      	add	r3, r2
 800d57a:	781b      	ldrb	r3, [r3, #0]
 800d57c:	2b2f      	cmp	r3, #47	; 0x2f
 800d57e:	d0f6      	beq.n	800d56e <create_name+0x4e>
 800d580:	68fa      	ldr	r2, [r7, #12]
 800d582:	69fb      	ldr	r3, [r7, #28]
 800d584:	4413      	add	r3, r2
 800d586:	781b      	ldrb	r3, [r3, #0]
 800d588:	2b5c      	cmp	r3, #92	; 0x5c
 800d58a:	d0f0      	beq.n	800d56e <create_name+0x4e>
			break;
 800d58c:	e038      	b.n	800d600 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800d58e:	7efb      	ldrb	r3, [r7, #27]
 800d590:	2b2e      	cmp	r3, #46	; 0x2e
 800d592:	d003      	beq.n	800d59c <create_name+0x7c>
 800d594:	693a      	ldr	r2, [r7, #16]
 800d596:	697b      	ldr	r3, [r7, #20]
 800d598:	429a      	cmp	r2, r3
 800d59a:	d30c      	bcc.n	800d5b6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800d59c:	697b      	ldr	r3, [r7, #20]
 800d59e:	2b0b      	cmp	r3, #11
 800d5a0:	d002      	beq.n	800d5a8 <create_name+0x88>
 800d5a2:	7efb      	ldrb	r3, [r7, #27]
 800d5a4:	2b2e      	cmp	r3, #46	; 0x2e
 800d5a6:	d001      	beq.n	800d5ac <create_name+0x8c>
 800d5a8:	2306      	movs	r3, #6
 800d5aa:	e044      	b.n	800d636 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800d5ac:	2308      	movs	r3, #8
 800d5ae:	613b      	str	r3, [r7, #16]
 800d5b0:	230b      	movs	r3, #11
 800d5b2:	617b      	str	r3, [r7, #20]
			continue;
 800d5b4:	e022      	b.n	800d5fc <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800d5b6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	da04      	bge.n	800d5c8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800d5be:	7efb      	ldrb	r3, [r7, #27]
 800d5c0:	3b80      	subs	r3, #128	; 0x80
 800d5c2:	4a1f      	ldr	r2, [pc, #124]	; (800d640 <create_name+0x120>)
 800d5c4:	5cd3      	ldrb	r3, [r2, r3]
 800d5c6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800d5c8:	7efb      	ldrb	r3, [r7, #27]
 800d5ca:	4619      	mov	r1, r3
 800d5cc:	481d      	ldr	r0, [pc, #116]	; (800d644 <create_name+0x124>)
 800d5ce:	f7fe ff52 	bl	800c476 <chk_chr>
 800d5d2:	4603      	mov	r3, r0
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d001      	beq.n	800d5dc <create_name+0xbc>
 800d5d8:	2306      	movs	r3, #6
 800d5da:	e02c      	b.n	800d636 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800d5dc:	7efb      	ldrb	r3, [r7, #27]
 800d5de:	2b60      	cmp	r3, #96	; 0x60
 800d5e0:	d905      	bls.n	800d5ee <create_name+0xce>
 800d5e2:	7efb      	ldrb	r3, [r7, #27]
 800d5e4:	2b7a      	cmp	r3, #122	; 0x7a
 800d5e6:	d802      	bhi.n	800d5ee <create_name+0xce>
 800d5e8:	7efb      	ldrb	r3, [r7, #27]
 800d5ea:	3b20      	subs	r3, #32
 800d5ec:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800d5ee:	693b      	ldr	r3, [r7, #16]
 800d5f0:	1c5a      	adds	r2, r3, #1
 800d5f2:	613a      	str	r2, [r7, #16]
 800d5f4:	68ba      	ldr	r2, [r7, #8]
 800d5f6:	4413      	add	r3, r2
 800d5f8:	7efa      	ldrb	r2, [r7, #27]
 800d5fa:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800d5fc:	e7a6      	b.n	800d54c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d5fe:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800d600:	68fa      	ldr	r2, [r7, #12]
 800d602:	69fb      	ldr	r3, [r7, #28]
 800d604:	441a      	add	r2, r3
 800d606:	683b      	ldr	r3, [r7, #0]
 800d608:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800d60a:	693b      	ldr	r3, [r7, #16]
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d101      	bne.n	800d614 <create_name+0xf4>
 800d610:	2306      	movs	r3, #6
 800d612:	e010      	b.n	800d636 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d614:	68bb      	ldr	r3, [r7, #8]
 800d616:	781b      	ldrb	r3, [r3, #0]
 800d618:	2be5      	cmp	r3, #229	; 0xe5
 800d61a:	d102      	bne.n	800d622 <create_name+0x102>
 800d61c:	68bb      	ldr	r3, [r7, #8]
 800d61e:	2205      	movs	r2, #5
 800d620:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d622:	7efb      	ldrb	r3, [r7, #27]
 800d624:	2b20      	cmp	r3, #32
 800d626:	d801      	bhi.n	800d62c <create_name+0x10c>
 800d628:	2204      	movs	r2, #4
 800d62a:	e000      	b.n	800d62e <create_name+0x10e>
 800d62c:	2200      	movs	r2, #0
 800d62e:	68bb      	ldr	r3, [r7, #8]
 800d630:	330b      	adds	r3, #11
 800d632:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800d634:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800d636:	4618      	mov	r0, r3
 800d638:	3720      	adds	r7, #32
 800d63a:	46bd      	mov	sp, r7
 800d63c:	bd80      	pop	{r7, pc}
 800d63e:	bf00      	nop
 800d640:	08015120 	.word	0x08015120
 800d644:	08015060 	.word	0x08015060

0800d648 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d648:	b580      	push	{r7, lr}
 800d64a:	b086      	sub	sp, #24
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	6078      	str	r0, [r7, #4]
 800d650:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d656:	693b      	ldr	r3, [r7, #16]
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d65c:	e002      	b.n	800d664 <follow_path+0x1c>
 800d65e:	683b      	ldr	r3, [r7, #0]
 800d660:	3301      	adds	r3, #1
 800d662:	603b      	str	r3, [r7, #0]
 800d664:	683b      	ldr	r3, [r7, #0]
 800d666:	781b      	ldrb	r3, [r3, #0]
 800d668:	2b2f      	cmp	r3, #47	; 0x2f
 800d66a:	d0f8      	beq.n	800d65e <follow_path+0x16>
 800d66c:	683b      	ldr	r3, [r7, #0]
 800d66e:	781b      	ldrb	r3, [r3, #0]
 800d670:	2b5c      	cmp	r3, #92	; 0x5c
 800d672:	d0f4      	beq.n	800d65e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d674:	693b      	ldr	r3, [r7, #16]
 800d676:	2200      	movs	r2, #0
 800d678:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d67a:	683b      	ldr	r3, [r7, #0]
 800d67c:	781b      	ldrb	r3, [r3, #0]
 800d67e:	2b1f      	cmp	r3, #31
 800d680:	d80a      	bhi.n	800d698 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	2280      	movs	r2, #128	; 0x80
 800d686:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800d68a:	2100      	movs	r1, #0
 800d68c:	6878      	ldr	r0, [r7, #4]
 800d68e:	f7ff fc3d 	bl	800cf0c <dir_sdi>
 800d692:	4603      	mov	r3, r0
 800d694:	75fb      	strb	r3, [r7, #23]
 800d696:	e043      	b.n	800d720 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d698:	463b      	mov	r3, r7
 800d69a:	4619      	mov	r1, r3
 800d69c:	6878      	ldr	r0, [r7, #4]
 800d69e:	f7ff ff3f 	bl	800d520 <create_name>
 800d6a2:	4603      	mov	r3, r0
 800d6a4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d6a6:	7dfb      	ldrb	r3, [r7, #23]
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d134      	bne.n	800d716 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d6ac:	6878      	ldr	r0, [r7, #4]
 800d6ae:	f7ff fe50 	bl	800d352 <dir_find>
 800d6b2:	4603      	mov	r3, r0
 800d6b4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d6bc:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d6be:	7dfb      	ldrb	r3, [r7, #23]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d00a      	beq.n	800d6da <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d6c4:	7dfb      	ldrb	r3, [r7, #23]
 800d6c6:	2b04      	cmp	r3, #4
 800d6c8:	d127      	bne.n	800d71a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d6ca:	7afb      	ldrb	r3, [r7, #11]
 800d6cc:	f003 0304 	and.w	r3, r3, #4
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d122      	bne.n	800d71a <follow_path+0xd2>
 800d6d4:	2305      	movs	r3, #5
 800d6d6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d6d8:	e01f      	b.n	800d71a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d6da:	7afb      	ldrb	r3, [r7, #11]
 800d6dc:	f003 0304 	and.w	r3, r3, #4
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d11c      	bne.n	800d71e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d6e4:	693b      	ldr	r3, [r7, #16]
 800d6e6:	799b      	ldrb	r3, [r3, #6]
 800d6e8:	f003 0310 	and.w	r3, r3, #16
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d102      	bne.n	800d6f6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d6f0:	2305      	movs	r3, #5
 800d6f2:	75fb      	strb	r3, [r7, #23]
 800d6f4:	e014      	b.n	800d720 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	695b      	ldr	r3, [r3, #20]
 800d700:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d704:	4413      	add	r3, r2
 800d706:	4619      	mov	r1, r3
 800d708:	68f8      	ldr	r0, [r7, #12]
 800d70a:	f7ff fd86 	bl	800d21a <ld_clust>
 800d70e:	4602      	mov	r2, r0
 800d710:	693b      	ldr	r3, [r7, #16]
 800d712:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d714:	e7c0      	b.n	800d698 <follow_path+0x50>
			if (res != FR_OK) break;
 800d716:	bf00      	nop
 800d718:	e002      	b.n	800d720 <follow_path+0xd8>
				break;
 800d71a:	bf00      	nop
 800d71c:	e000      	b.n	800d720 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d71e:	bf00      	nop
			}
		}
	}

	return res;
 800d720:	7dfb      	ldrb	r3, [r7, #23]
}
 800d722:	4618      	mov	r0, r3
 800d724:	3718      	adds	r7, #24
 800d726:	46bd      	mov	sp, r7
 800d728:	bd80      	pop	{r7, pc}

0800d72a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d72a:	b480      	push	{r7}
 800d72c:	b087      	sub	sp, #28
 800d72e:	af00      	add	r7, sp, #0
 800d730:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d732:	f04f 33ff 	mov.w	r3, #4294967295
 800d736:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d031      	beq.n	800d7a4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	617b      	str	r3, [r7, #20]
 800d746:	e002      	b.n	800d74e <get_ldnumber+0x24>
 800d748:	697b      	ldr	r3, [r7, #20]
 800d74a:	3301      	adds	r3, #1
 800d74c:	617b      	str	r3, [r7, #20]
 800d74e:	697b      	ldr	r3, [r7, #20]
 800d750:	781b      	ldrb	r3, [r3, #0]
 800d752:	2b20      	cmp	r3, #32
 800d754:	d903      	bls.n	800d75e <get_ldnumber+0x34>
 800d756:	697b      	ldr	r3, [r7, #20]
 800d758:	781b      	ldrb	r3, [r3, #0]
 800d75a:	2b3a      	cmp	r3, #58	; 0x3a
 800d75c:	d1f4      	bne.n	800d748 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d75e:	697b      	ldr	r3, [r7, #20]
 800d760:	781b      	ldrb	r3, [r3, #0]
 800d762:	2b3a      	cmp	r3, #58	; 0x3a
 800d764:	d11c      	bne.n	800d7a0 <get_ldnumber+0x76>
			tp = *path;
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	1c5a      	adds	r2, r3, #1
 800d770:	60fa      	str	r2, [r7, #12]
 800d772:	781b      	ldrb	r3, [r3, #0]
 800d774:	3b30      	subs	r3, #48	; 0x30
 800d776:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d778:	68bb      	ldr	r3, [r7, #8]
 800d77a:	2b09      	cmp	r3, #9
 800d77c:	d80e      	bhi.n	800d79c <get_ldnumber+0x72>
 800d77e:	68fa      	ldr	r2, [r7, #12]
 800d780:	697b      	ldr	r3, [r7, #20]
 800d782:	429a      	cmp	r2, r3
 800d784:	d10a      	bne.n	800d79c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d786:	68bb      	ldr	r3, [r7, #8]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d107      	bne.n	800d79c <get_ldnumber+0x72>
					vol = (int)i;
 800d78c:	68bb      	ldr	r3, [r7, #8]
 800d78e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d790:	697b      	ldr	r3, [r7, #20]
 800d792:	3301      	adds	r3, #1
 800d794:	617b      	str	r3, [r7, #20]
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	697a      	ldr	r2, [r7, #20]
 800d79a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d79c:	693b      	ldr	r3, [r7, #16]
 800d79e:	e002      	b.n	800d7a6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d7a4:	693b      	ldr	r3, [r7, #16]
}
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	371c      	adds	r7, #28
 800d7aa:	46bd      	mov	sp, r7
 800d7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b0:	4770      	bx	lr
	...

0800d7b4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d7b4:	b580      	push	{r7, lr}
 800d7b6:	b082      	sub	sp, #8
 800d7b8:	af00      	add	r7, sp, #0
 800d7ba:	6078      	str	r0, [r7, #4]
 800d7bc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	2200      	movs	r2, #0
 800d7c2:	70da      	strb	r2, [r3, #3]
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	f04f 32ff 	mov.w	r2, #4294967295
 800d7ca:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d7cc:	6839      	ldr	r1, [r7, #0]
 800d7ce:	6878      	ldr	r0, [r7, #4]
 800d7d0:	f7ff f81c 	bl	800c80c <move_window>
 800d7d4:	4603      	mov	r3, r0
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d001      	beq.n	800d7de <check_fs+0x2a>
 800d7da:	2304      	movs	r3, #4
 800d7dc:	e038      	b.n	800d850 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	3330      	adds	r3, #48	; 0x30
 800d7e2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	f7fe fd60 	bl	800c2ac <ld_word>
 800d7ec:	4603      	mov	r3, r0
 800d7ee:	461a      	mov	r2, r3
 800d7f0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d7f4:	429a      	cmp	r2, r3
 800d7f6:	d001      	beq.n	800d7fc <check_fs+0x48>
 800d7f8:	2303      	movs	r3, #3
 800d7fa:	e029      	b.n	800d850 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d802:	2be9      	cmp	r3, #233	; 0xe9
 800d804:	d009      	beq.n	800d81a <check_fs+0x66>
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d80c:	2beb      	cmp	r3, #235	; 0xeb
 800d80e:	d11e      	bne.n	800d84e <check_fs+0x9a>
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800d816:	2b90      	cmp	r3, #144	; 0x90
 800d818:	d119      	bne.n	800d84e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	3330      	adds	r3, #48	; 0x30
 800d81e:	3336      	adds	r3, #54	; 0x36
 800d820:	4618      	mov	r0, r3
 800d822:	f7fe fd5b 	bl	800c2dc <ld_dword>
 800d826:	4603      	mov	r3, r0
 800d828:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d82c:	4a0a      	ldr	r2, [pc, #40]	; (800d858 <check_fs+0xa4>)
 800d82e:	4293      	cmp	r3, r2
 800d830:	d101      	bne.n	800d836 <check_fs+0x82>
 800d832:	2300      	movs	r3, #0
 800d834:	e00c      	b.n	800d850 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	3330      	adds	r3, #48	; 0x30
 800d83a:	3352      	adds	r3, #82	; 0x52
 800d83c:	4618      	mov	r0, r3
 800d83e:	f7fe fd4d 	bl	800c2dc <ld_dword>
 800d842:	4603      	mov	r3, r0
 800d844:	4a05      	ldr	r2, [pc, #20]	; (800d85c <check_fs+0xa8>)
 800d846:	4293      	cmp	r3, r2
 800d848:	d101      	bne.n	800d84e <check_fs+0x9a>
 800d84a:	2300      	movs	r3, #0
 800d84c:	e000      	b.n	800d850 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d84e:	2302      	movs	r3, #2
}
 800d850:	4618      	mov	r0, r3
 800d852:	3708      	adds	r7, #8
 800d854:	46bd      	mov	sp, r7
 800d856:	bd80      	pop	{r7, pc}
 800d858:	00544146 	.word	0x00544146
 800d85c:	33544146 	.word	0x33544146

0800d860 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d860:	b580      	push	{r7, lr}
 800d862:	b096      	sub	sp, #88	; 0x58
 800d864:	af00      	add	r7, sp, #0
 800d866:	60f8      	str	r0, [r7, #12]
 800d868:	60b9      	str	r1, [r7, #8]
 800d86a:	4613      	mov	r3, r2
 800d86c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d86e:	68bb      	ldr	r3, [r7, #8]
 800d870:	2200      	movs	r2, #0
 800d872:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d874:	68f8      	ldr	r0, [r7, #12]
 800d876:	f7ff ff58 	bl	800d72a <get_ldnumber>
 800d87a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d87c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d87e:	2b00      	cmp	r3, #0
 800d880:	da01      	bge.n	800d886 <find_volume+0x26>
 800d882:	230b      	movs	r3, #11
 800d884:	e22e      	b.n	800dce4 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d886:	4aa8      	ldr	r2, [pc, #672]	; (800db28 <find_volume+0x2c8>)
 800d888:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d88a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d88e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d892:	2b00      	cmp	r3, #0
 800d894:	d101      	bne.n	800d89a <find_volume+0x3a>
 800d896:	230c      	movs	r3, #12
 800d898:	e224      	b.n	800dce4 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d89a:	68bb      	ldr	r3, [r7, #8]
 800d89c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d89e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d8a0:	79fb      	ldrb	r3, [r7, #7]
 800d8a2:	f023 0301 	bic.w	r3, r3, #1
 800d8a6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d8a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8aa:	781b      	ldrb	r3, [r3, #0]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d01a      	beq.n	800d8e6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d8b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8b2:	785b      	ldrb	r3, [r3, #1]
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	f7fe fc5b 	bl	800c170 <disk_status>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d8c0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d8c4:	f003 0301 	and.w	r3, r3, #1
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d10c      	bne.n	800d8e6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d8cc:	79fb      	ldrb	r3, [r7, #7]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d007      	beq.n	800d8e2 <find_volume+0x82>
 800d8d2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d8d6:	f003 0304 	and.w	r3, r3, #4
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d001      	beq.n	800d8e2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800d8de:	230a      	movs	r3, #10
 800d8e0:	e200      	b.n	800dce4 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 800d8e2:	2300      	movs	r3, #0
 800d8e4:	e1fe      	b.n	800dce4 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d8e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8e8:	2200      	movs	r2, #0
 800d8ea:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d8ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d8ee:	b2da      	uxtb	r2, r3
 800d8f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8f2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d8f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8f6:	785b      	ldrb	r3, [r3, #1]
 800d8f8:	4618      	mov	r0, r3
 800d8fa:	f7fe fc53 	bl	800c1a4 <disk_initialize>
 800d8fe:	4603      	mov	r3, r0
 800d900:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d904:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d908:	f003 0301 	and.w	r3, r3, #1
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d001      	beq.n	800d914 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d910:	2303      	movs	r3, #3
 800d912:	e1e7      	b.n	800dce4 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d914:	79fb      	ldrb	r3, [r7, #7]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d007      	beq.n	800d92a <find_volume+0xca>
 800d91a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d91e:	f003 0304 	and.w	r3, r3, #4
 800d922:	2b00      	cmp	r3, #0
 800d924:	d001      	beq.n	800d92a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800d926:	230a      	movs	r3, #10
 800d928:	e1dc      	b.n	800dce4 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d92a:	2300      	movs	r3, #0
 800d92c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d92e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d930:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d932:	f7ff ff3f 	bl	800d7b4 <check_fs>
 800d936:	4603      	mov	r3, r0
 800d938:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d93c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d940:	2b02      	cmp	r3, #2
 800d942:	d14b      	bne.n	800d9dc <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d944:	2300      	movs	r3, #0
 800d946:	643b      	str	r3, [r7, #64]	; 0x40
 800d948:	e01f      	b.n	800d98a <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d94a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d94c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d950:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d952:	011b      	lsls	r3, r3, #4
 800d954:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800d958:	4413      	add	r3, r2
 800d95a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d95c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d95e:	3304      	adds	r3, #4
 800d960:	781b      	ldrb	r3, [r3, #0]
 800d962:	2b00      	cmp	r3, #0
 800d964:	d006      	beq.n	800d974 <find_volume+0x114>
 800d966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d968:	3308      	adds	r3, #8
 800d96a:	4618      	mov	r0, r3
 800d96c:	f7fe fcb6 	bl	800c2dc <ld_dword>
 800d970:	4602      	mov	r2, r0
 800d972:	e000      	b.n	800d976 <find_volume+0x116>
 800d974:	2200      	movs	r2, #0
 800d976:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d978:	009b      	lsls	r3, r3, #2
 800d97a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800d97e:	440b      	add	r3, r1
 800d980:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d984:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d986:	3301      	adds	r3, #1
 800d988:	643b      	str	r3, [r7, #64]	; 0x40
 800d98a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d98c:	2b03      	cmp	r3, #3
 800d98e:	d9dc      	bls.n	800d94a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d990:	2300      	movs	r3, #0
 800d992:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800d994:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d996:	2b00      	cmp	r3, #0
 800d998:	d002      	beq.n	800d9a0 <find_volume+0x140>
 800d99a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d99c:	3b01      	subs	r3, #1
 800d99e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d9a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d9a2:	009b      	lsls	r3, r3, #2
 800d9a4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800d9a8:	4413      	add	r3, r2
 800d9aa:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d9ae:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d9b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d005      	beq.n	800d9c2 <find_volume+0x162>
 800d9b6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d9b8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d9ba:	f7ff fefb 	bl	800d7b4 <check_fs>
 800d9be:	4603      	mov	r3, r0
 800d9c0:	e000      	b.n	800d9c4 <find_volume+0x164>
 800d9c2:	2303      	movs	r3, #3
 800d9c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d9c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d9cc:	2b01      	cmp	r3, #1
 800d9ce:	d905      	bls.n	800d9dc <find_volume+0x17c>
 800d9d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d9d2:	3301      	adds	r3, #1
 800d9d4:	643b      	str	r3, [r7, #64]	; 0x40
 800d9d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d9d8:	2b03      	cmp	r3, #3
 800d9da:	d9e1      	bls.n	800d9a0 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d9dc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d9e0:	2b04      	cmp	r3, #4
 800d9e2:	d101      	bne.n	800d9e8 <find_volume+0x188>
 800d9e4:	2301      	movs	r3, #1
 800d9e6:	e17d      	b.n	800dce4 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d9e8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d9ec:	2b01      	cmp	r3, #1
 800d9ee:	d901      	bls.n	800d9f4 <find_volume+0x194>
 800d9f0:	230d      	movs	r3, #13
 800d9f2:	e177      	b.n	800dce4 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d9f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9f6:	3330      	adds	r3, #48	; 0x30
 800d9f8:	330b      	adds	r3, #11
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	f7fe fc56 	bl	800c2ac <ld_word>
 800da00:	4603      	mov	r3, r0
 800da02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800da06:	d001      	beq.n	800da0c <find_volume+0x1ac>
 800da08:	230d      	movs	r3, #13
 800da0a:	e16b      	b.n	800dce4 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800da0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da0e:	3330      	adds	r3, #48	; 0x30
 800da10:	3316      	adds	r3, #22
 800da12:	4618      	mov	r0, r3
 800da14:	f7fe fc4a 	bl	800c2ac <ld_word>
 800da18:	4603      	mov	r3, r0
 800da1a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800da1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d106      	bne.n	800da30 <find_volume+0x1d0>
 800da22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da24:	3330      	adds	r3, #48	; 0x30
 800da26:	3324      	adds	r3, #36	; 0x24
 800da28:	4618      	mov	r0, r3
 800da2a:	f7fe fc57 	bl	800c2dc <ld_dword>
 800da2e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800da30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da32:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800da34:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800da36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da38:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800da3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da3e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800da40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da42:	789b      	ldrb	r3, [r3, #2]
 800da44:	2b01      	cmp	r3, #1
 800da46:	d005      	beq.n	800da54 <find_volume+0x1f4>
 800da48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da4a:	789b      	ldrb	r3, [r3, #2]
 800da4c:	2b02      	cmp	r3, #2
 800da4e:	d001      	beq.n	800da54 <find_volume+0x1f4>
 800da50:	230d      	movs	r3, #13
 800da52:	e147      	b.n	800dce4 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800da54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da56:	789b      	ldrb	r3, [r3, #2]
 800da58:	461a      	mov	r2, r3
 800da5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800da5c:	fb02 f303 	mul.w	r3, r2, r3
 800da60:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800da62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800da68:	b29a      	uxth	r2, r3
 800da6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da6c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800da6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da70:	895b      	ldrh	r3, [r3, #10]
 800da72:	2b00      	cmp	r3, #0
 800da74:	d008      	beq.n	800da88 <find_volume+0x228>
 800da76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da78:	895b      	ldrh	r3, [r3, #10]
 800da7a:	461a      	mov	r2, r3
 800da7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da7e:	895b      	ldrh	r3, [r3, #10]
 800da80:	3b01      	subs	r3, #1
 800da82:	4013      	ands	r3, r2
 800da84:	2b00      	cmp	r3, #0
 800da86:	d001      	beq.n	800da8c <find_volume+0x22c>
 800da88:	230d      	movs	r3, #13
 800da8a:	e12b      	b.n	800dce4 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800da8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da8e:	3330      	adds	r3, #48	; 0x30
 800da90:	3311      	adds	r3, #17
 800da92:	4618      	mov	r0, r3
 800da94:	f7fe fc0a 	bl	800c2ac <ld_word>
 800da98:	4603      	mov	r3, r0
 800da9a:	461a      	mov	r2, r3
 800da9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da9e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800daa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800daa2:	891b      	ldrh	r3, [r3, #8]
 800daa4:	f003 030f 	and.w	r3, r3, #15
 800daa8:	b29b      	uxth	r3, r3
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d001      	beq.n	800dab2 <find_volume+0x252>
 800daae:	230d      	movs	r3, #13
 800dab0:	e118      	b.n	800dce4 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800dab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dab4:	3330      	adds	r3, #48	; 0x30
 800dab6:	3313      	adds	r3, #19
 800dab8:	4618      	mov	r0, r3
 800daba:	f7fe fbf7 	bl	800c2ac <ld_word>
 800dabe:	4603      	mov	r3, r0
 800dac0:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800dac2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d106      	bne.n	800dad6 <find_volume+0x276>
 800dac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800daca:	3330      	adds	r3, #48	; 0x30
 800dacc:	3320      	adds	r3, #32
 800dace:	4618      	mov	r0, r3
 800dad0:	f7fe fc04 	bl	800c2dc <ld_dword>
 800dad4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800dad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dad8:	3330      	adds	r3, #48	; 0x30
 800dada:	330e      	adds	r3, #14
 800dadc:	4618      	mov	r0, r3
 800dade:	f7fe fbe5 	bl	800c2ac <ld_word>
 800dae2:	4603      	mov	r3, r0
 800dae4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800dae6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d101      	bne.n	800daf0 <find_volume+0x290>
 800daec:	230d      	movs	r3, #13
 800daee:	e0f9      	b.n	800dce4 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800daf0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800daf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800daf4:	4413      	add	r3, r2
 800daf6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800daf8:	8912      	ldrh	r2, [r2, #8]
 800dafa:	0912      	lsrs	r2, r2, #4
 800dafc:	b292      	uxth	r2, r2
 800dafe:	4413      	add	r3, r2
 800db00:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800db02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800db04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db06:	429a      	cmp	r2, r3
 800db08:	d201      	bcs.n	800db0e <find_volume+0x2ae>
 800db0a:	230d      	movs	r3, #13
 800db0c:	e0ea      	b.n	800dce4 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800db0e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800db10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db12:	1ad3      	subs	r3, r2, r3
 800db14:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800db16:	8952      	ldrh	r2, [r2, #10]
 800db18:	fbb3 f3f2 	udiv	r3, r3, r2
 800db1c:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800db1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db20:	2b00      	cmp	r3, #0
 800db22:	d103      	bne.n	800db2c <find_volume+0x2cc>
 800db24:	230d      	movs	r3, #13
 800db26:	e0dd      	b.n	800dce4 <find_volume+0x484>
 800db28:	200004cc 	.word	0x200004cc
		fmt = FS_FAT32;
 800db2c:	2303      	movs	r3, #3
 800db2e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800db32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db34:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800db38:	4293      	cmp	r3, r2
 800db3a:	d802      	bhi.n	800db42 <find_volume+0x2e2>
 800db3c:	2302      	movs	r3, #2
 800db3e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800db42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db44:	f640 72f5 	movw	r2, #4085	; 0xff5
 800db48:	4293      	cmp	r3, r2
 800db4a:	d802      	bhi.n	800db52 <find_volume+0x2f2>
 800db4c:	2301      	movs	r3, #1
 800db4e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800db52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db54:	1c9a      	adds	r2, r3, #2
 800db56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db58:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800db5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db5c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800db5e:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800db60:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800db62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800db64:	441a      	add	r2, r3
 800db66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db68:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800db6a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800db6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db6e:	441a      	add	r2, r3
 800db70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db72:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800db74:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800db78:	2b03      	cmp	r3, #3
 800db7a:	d11e      	bne.n	800dbba <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800db7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db7e:	3330      	adds	r3, #48	; 0x30
 800db80:	332a      	adds	r3, #42	; 0x2a
 800db82:	4618      	mov	r0, r3
 800db84:	f7fe fb92 	bl	800c2ac <ld_word>
 800db88:	4603      	mov	r3, r0
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d001      	beq.n	800db92 <find_volume+0x332>
 800db8e:	230d      	movs	r3, #13
 800db90:	e0a8      	b.n	800dce4 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800db92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db94:	891b      	ldrh	r3, [r3, #8]
 800db96:	2b00      	cmp	r3, #0
 800db98:	d001      	beq.n	800db9e <find_volume+0x33e>
 800db9a:	230d      	movs	r3, #13
 800db9c:	e0a2      	b.n	800dce4 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800db9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dba0:	3330      	adds	r3, #48	; 0x30
 800dba2:	332c      	adds	r3, #44	; 0x2c
 800dba4:	4618      	mov	r0, r3
 800dba6:	f7fe fb99 	bl	800c2dc <ld_dword>
 800dbaa:	4602      	mov	r2, r0
 800dbac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbae:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800dbb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbb2:	695b      	ldr	r3, [r3, #20]
 800dbb4:	009b      	lsls	r3, r3, #2
 800dbb6:	647b      	str	r3, [r7, #68]	; 0x44
 800dbb8:	e01f      	b.n	800dbfa <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800dbba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbbc:	891b      	ldrh	r3, [r3, #8]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d101      	bne.n	800dbc6 <find_volume+0x366>
 800dbc2:	230d      	movs	r3, #13
 800dbc4:	e08e      	b.n	800dce4 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800dbc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbc8:	6a1a      	ldr	r2, [r3, #32]
 800dbca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dbcc:	441a      	add	r2, r3
 800dbce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbd0:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800dbd2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dbd6:	2b02      	cmp	r3, #2
 800dbd8:	d103      	bne.n	800dbe2 <find_volume+0x382>
 800dbda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbdc:	695b      	ldr	r3, [r3, #20]
 800dbde:	005b      	lsls	r3, r3, #1
 800dbe0:	e00a      	b.n	800dbf8 <find_volume+0x398>
 800dbe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbe4:	695a      	ldr	r2, [r3, #20]
 800dbe6:	4613      	mov	r3, r2
 800dbe8:	005b      	lsls	r3, r3, #1
 800dbea:	4413      	add	r3, r2
 800dbec:	085a      	lsrs	r2, r3, #1
 800dbee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbf0:	695b      	ldr	r3, [r3, #20]
 800dbf2:	f003 0301 	and.w	r3, r3, #1
 800dbf6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800dbf8:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800dbfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbfc:	699a      	ldr	r2, [r3, #24]
 800dbfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dc00:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800dc04:	0a5b      	lsrs	r3, r3, #9
 800dc06:	429a      	cmp	r2, r3
 800dc08:	d201      	bcs.n	800dc0e <find_volume+0x3ae>
 800dc0a:	230d      	movs	r3, #13
 800dc0c:	e06a      	b.n	800dce4 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800dc0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc10:	f04f 32ff 	mov.w	r2, #4294967295
 800dc14:	611a      	str	r2, [r3, #16]
 800dc16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc18:	691a      	ldr	r2, [r3, #16]
 800dc1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc1c:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800dc1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc20:	2280      	movs	r2, #128	; 0x80
 800dc22:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800dc24:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dc28:	2b03      	cmp	r3, #3
 800dc2a:	d149      	bne.n	800dcc0 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800dc2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc2e:	3330      	adds	r3, #48	; 0x30
 800dc30:	3330      	adds	r3, #48	; 0x30
 800dc32:	4618      	mov	r0, r3
 800dc34:	f7fe fb3a 	bl	800c2ac <ld_word>
 800dc38:	4603      	mov	r3, r0
 800dc3a:	2b01      	cmp	r3, #1
 800dc3c:	d140      	bne.n	800dcc0 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 800dc3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dc40:	3301      	adds	r3, #1
 800dc42:	4619      	mov	r1, r3
 800dc44:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800dc46:	f7fe fde1 	bl	800c80c <move_window>
 800dc4a:	4603      	mov	r3, r0
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d137      	bne.n	800dcc0 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 800dc50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc52:	2200      	movs	r2, #0
 800dc54:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800dc56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc58:	3330      	adds	r3, #48	; 0x30
 800dc5a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800dc5e:	4618      	mov	r0, r3
 800dc60:	f7fe fb24 	bl	800c2ac <ld_word>
 800dc64:	4603      	mov	r3, r0
 800dc66:	461a      	mov	r2, r3
 800dc68:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800dc6c:	429a      	cmp	r2, r3
 800dc6e:	d127      	bne.n	800dcc0 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800dc70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc72:	3330      	adds	r3, #48	; 0x30
 800dc74:	4618      	mov	r0, r3
 800dc76:	f7fe fb31 	bl	800c2dc <ld_dword>
 800dc7a:	4603      	mov	r3, r0
 800dc7c:	4a1b      	ldr	r2, [pc, #108]	; (800dcec <find_volume+0x48c>)
 800dc7e:	4293      	cmp	r3, r2
 800dc80:	d11e      	bne.n	800dcc0 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800dc82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc84:	3330      	adds	r3, #48	; 0x30
 800dc86:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800dc8a:	4618      	mov	r0, r3
 800dc8c:	f7fe fb26 	bl	800c2dc <ld_dword>
 800dc90:	4603      	mov	r3, r0
 800dc92:	4a17      	ldr	r2, [pc, #92]	; (800dcf0 <find_volume+0x490>)
 800dc94:	4293      	cmp	r3, r2
 800dc96:	d113      	bne.n	800dcc0 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800dc98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc9a:	3330      	adds	r3, #48	; 0x30
 800dc9c:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800dca0:	4618      	mov	r0, r3
 800dca2:	f7fe fb1b 	bl	800c2dc <ld_dword>
 800dca6:	4602      	mov	r2, r0
 800dca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcaa:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800dcac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcae:	3330      	adds	r3, #48	; 0x30
 800dcb0:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	f7fe fb11 	bl	800c2dc <ld_dword>
 800dcba:	4602      	mov	r2, r0
 800dcbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcbe:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800dcc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcc2:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800dcc6:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800dcc8:	4b0a      	ldr	r3, [pc, #40]	; (800dcf4 <find_volume+0x494>)
 800dcca:	881b      	ldrh	r3, [r3, #0]
 800dccc:	3301      	adds	r3, #1
 800dcce:	b29a      	uxth	r2, r3
 800dcd0:	4b08      	ldr	r3, [pc, #32]	; (800dcf4 <find_volume+0x494>)
 800dcd2:	801a      	strh	r2, [r3, #0]
 800dcd4:	4b07      	ldr	r3, [pc, #28]	; (800dcf4 <find_volume+0x494>)
 800dcd6:	881a      	ldrh	r2, [r3, #0]
 800dcd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcda:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800dcdc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800dcde:	f7fe fd2d 	bl	800c73c <clear_lock>
#endif
	return FR_OK;
 800dce2:	2300      	movs	r3, #0
}
 800dce4:	4618      	mov	r0, r3
 800dce6:	3758      	adds	r7, #88	; 0x58
 800dce8:	46bd      	mov	sp, r7
 800dcea:	bd80      	pop	{r7, pc}
 800dcec:	41615252 	.word	0x41615252
 800dcf0:	61417272 	.word	0x61417272
 800dcf4:	200004d0 	.word	0x200004d0

0800dcf8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800dcf8:	b580      	push	{r7, lr}
 800dcfa:	b084      	sub	sp, #16
 800dcfc:	af00      	add	r7, sp, #0
 800dcfe:	6078      	str	r0, [r7, #4]
 800dd00:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800dd02:	2309      	movs	r3, #9
 800dd04:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d01c      	beq.n	800dd46 <validate+0x4e>
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d018      	beq.n	800dd46 <validate+0x4e>
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	781b      	ldrb	r3, [r3, #0]
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d013      	beq.n	800dd46 <validate+0x4e>
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	889a      	ldrh	r2, [r3, #4]
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	88db      	ldrh	r3, [r3, #6]
 800dd28:	429a      	cmp	r2, r3
 800dd2a:	d10c      	bne.n	800dd46 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	785b      	ldrb	r3, [r3, #1]
 800dd32:	4618      	mov	r0, r3
 800dd34:	f7fe fa1c 	bl	800c170 <disk_status>
 800dd38:	4603      	mov	r3, r0
 800dd3a:	f003 0301 	and.w	r3, r3, #1
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d101      	bne.n	800dd46 <validate+0x4e>
			res = FR_OK;
 800dd42:	2300      	movs	r3, #0
 800dd44:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800dd46:	7bfb      	ldrb	r3, [r7, #15]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d102      	bne.n	800dd52 <validate+0x5a>
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	e000      	b.n	800dd54 <validate+0x5c>
 800dd52:	2300      	movs	r3, #0
 800dd54:	683a      	ldr	r2, [r7, #0]
 800dd56:	6013      	str	r3, [r2, #0]
	return res;
 800dd58:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	3710      	adds	r7, #16
 800dd5e:	46bd      	mov	sp, r7
 800dd60:	bd80      	pop	{r7, pc}
	...

0800dd64 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800dd64:	b580      	push	{r7, lr}
 800dd66:	b088      	sub	sp, #32
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	60f8      	str	r0, [r7, #12]
 800dd6c:	60b9      	str	r1, [r7, #8]
 800dd6e:	4613      	mov	r3, r2
 800dd70:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800dd72:	68bb      	ldr	r3, [r7, #8]
 800dd74:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800dd76:	f107 0310 	add.w	r3, r7, #16
 800dd7a:	4618      	mov	r0, r3
 800dd7c:	f7ff fcd5 	bl	800d72a <get_ldnumber>
 800dd80:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800dd82:	69fb      	ldr	r3, [r7, #28]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	da01      	bge.n	800dd8c <f_mount+0x28>
 800dd88:	230b      	movs	r3, #11
 800dd8a:	e02b      	b.n	800dde4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800dd8c:	4a17      	ldr	r2, [pc, #92]	; (800ddec <f_mount+0x88>)
 800dd8e:	69fb      	ldr	r3, [r7, #28]
 800dd90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dd94:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800dd96:	69bb      	ldr	r3, [r7, #24]
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d005      	beq.n	800dda8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800dd9c:	69b8      	ldr	r0, [r7, #24]
 800dd9e:	f7fe fccd 	bl	800c73c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800dda2:	69bb      	ldr	r3, [r7, #24]
 800dda4:	2200      	movs	r2, #0
 800dda6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d002      	beq.n	800ddb4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	2200      	movs	r2, #0
 800ddb2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800ddb4:	68fa      	ldr	r2, [r7, #12]
 800ddb6:	490d      	ldr	r1, [pc, #52]	; (800ddec <f_mount+0x88>)
 800ddb8:	69fb      	ldr	r3, [r7, #28]
 800ddba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d002      	beq.n	800ddca <f_mount+0x66>
 800ddc4:	79fb      	ldrb	r3, [r7, #7]
 800ddc6:	2b01      	cmp	r3, #1
 800ddc8:	d001      	beq.n	800ddce <f_mount+0x6a>
 800ddca:	2300      	movs	r3, #0
 800ddcc:	e00a      	b.n	800dde4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800ddce:	f107 010c 	add.w	r1, r7, #12
 800ddd2:	f107 0308 	add.w	r3, r7, #8
 800ddd6:	2200      	movs	r2, #0
 800ddd8:	4618      	mov	r0, r3
 800ddda:	f7ff fd41 	bl	800d860 <find_volume>
 800ddde:	4603      	mov	r3, r0
 800dde0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800dde2:	7dfb      	ldrb	r3, [r7, #23]
}
 800dde4:	4618      	mov	r0, r3
 800dde6:	3720      	adds	r7, #32
 800dde8:	46bd      	mov	sp, r7
 800ddea:	bd80      	pop	{r7, pc}
 800ddec:	200004cc 	.word	0x200004cc

0800ddf0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800ddf0:	b580      	push	{r7, lr}
 800ddf2:	b098      	sub	sp, #96	; 0x60
 800ddf4:	af00      	add	r7, sp, #0
 800ddf6:	60f8      	str	r0, [r7, #12]
 800ddf8:	60b9      	str	r1, [r7, #8]
 800ddfa:	4613      	mov	r3, r2
 800ddfc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	2b00      	cmp	r3, #0
 800de02:	d101      	bne.n	800de08 <f_open+0x18>
 800de04:	2309      	movs	r3, #9
 800de06:	e1ad      	b.n	800e164 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800de08:	79fb      	ldrb	r3, [r7, #7]
 800de0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800de0e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800de10:	79fa      	ldrb	r2, [r7, #7]
 800de12:	f107 0110 	add.w	r1, r7, #16
 800de16:	f107 0308 	add.w	r3, r7, #8
 800de1a:	4618      	mov	r0, r3
 800de1c:	f7ff fd20 	bl	800d860 <find_volume>
 800de20:	4603      	mov	r3, r0
 800de22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800de26:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	f040 8191 	bne.w	800e152 <f_open+0x362>
		dj.obj.fs = fs;
 800de30:	693b      	ldr	r3, [r7, #16]
 800de32:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800de34:	68ba      	ldr	r2, [r7, #8]
 800de36:	f107 0314 	add.w	r3, r7, #20
 800de3a:	4611      	mov	r1, r2
 800de3c:	4618      	mov	r0, r3
 800de3e:	f7ff fc03 	bl	800d648 <follow_path>
 800de42:	4603      	mov	r3, r0
 800de44:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800de48:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d11a      	bne.n	800de86 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800de50:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800de54:	b25b      	sxtb	r3, r3
 800de56:	2b00      	cmp	r3, #0
 800de58:	da03      	bge.n	800de62 <f_open+0x72>
				res = FR_INVALID_NAME;
 800de5a:	2306      	movs	r3, #6
 800de5c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800de60:	e011      	b.n	800de86 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800de62:	79fb      	ldrb	r3, [r7, #7]
 800de64:	f023 0301 	bic.w	r3, r3, #1
 800de68:	2b00      	cmp	r3, #0
 800de6a:	bf14      	ite	ne
 800de6c:	2301      	movne	r3, #1
 800de6e:	2300      	moveq	r3, #0
 800de70:	b2db      	uxtb	r3, r3
 800de72:	461a      	mov	r2, r3
 800de74:	f107 0314 	add.w	r3, r7, #20
 800de78:	4611      	mov	r1, r2
 800de7a:	4618      	mov	r0, r3
 800de7c:	f7fe fb16 	bl	800c4ac <chk_lock>
 800de80:	4603      	mov	r3, r0
 800de82:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800de86:	79fb      	ldrb	r3, [r7, #7]
 800de88:	f003 031c 	and.w	r3, r3, #28
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d07f      	beq.n	800df90 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800de90:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800de94:	2b00      	cmp	r3, #0
 800de96:	d017      	beq.n	800dec8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800de98:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800de9c:	2b04      	cmp	r3, #4
 800de9e:	d10e      	bne.n	800debe <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800dea0:	f7fe fb60 	bl	800c564 <enq_lock>
 800dea4:	4603      	mov	r3, r0
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d006      	beq.n	800deb8 <f_open+0xc8>
 800deaa:	f107 0314 	add.w	r3, r7, #20
 800deae:	4618      	mov	r0, r3
 800deb0:	f7ff faa4 	bl	800d3fc <dir_register>
 800deb4:	4603      	mov	r3, r0
 800deb6:	e000      	b.n	800deba <f_open+0xca>
 800deb8:	2312      	movs	r3, #18
 800deba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800debe:	79fb      	ldrb	r3, [r7, #7]
 800dec0:	f043 0308 	orr.w	r3, r3, #8
 800dec4:	71fb      	strb	r3, [r7, #7]
 800dec6:	e010      	b.n	800deea <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800dec8:	7ebb      	ldrb	r3, [r7, #26]
 800deca:	f003 0311 	and.w	r3, r3, #17
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d003      	beq.n	800deda <f_open+0xea>
					res = FR_DENIED;
 800ded2:	2307      	movs	r3, #7
 800ded4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800ded8:	e007      	b.n	800deea <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800deda:	79fb      	ldrb	r3, [r7, #7]
 800dedc:	f003 0304 	and.w	r3, r3, #4
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d002      	beq.n	800deea <f_open+0xfa>
 800dee4:	2308      	movs	r3, #8
 800dee6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800deea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800deee:	2b00      	cmp	r3, #0
 800def0:	d168      	bne.n	800dfc4 <f_open+0x1d4>
 800def2:	79fb      	ldrb	r3, [r7, #7]
 800def4:	f003 0308 	and.w	r3, r3, #8
 800def8:	2b00      	cmp	r3, #0
 800defa:	d063      	beq.n	800dfc4 <f_open+0x1d4>
				dw = GET_FATTIME();
 800defc:	f7fd fbf8 	bl	800b6f0 <get_fattime>
 800df00:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800df02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800df04:	330e      	adds	r3, #14
 800df06:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800df08:	4618      	mov	r0, r3
 800df0a:	f7fe fa25 	bl	800c358 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800df0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800df10:	3316      	adds	r3, #22
 800df12:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800df14:	4618      	mov	r0, r3
 800df16:	f7fe fa1f 	bl	800c358 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800df1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800df1c:	330b      	adds	r3, #11
 800df1e:	2220      	movs	r2, #32
 800df20:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800df22:	693b      	ldr	r3, [r7, #16]
 800df24:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800df26:	4611      	mov	r1, r2
 800df28:	4618      	mov	r0, r3
 800df2a:	f7ff f976 	bl	800d21a <ld_clust>
 800df2e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800df30:	693b      	ldr	r3, [r7, #16]
 800df32:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800df34:	2200      	movs	r2, #0
 800df36:	4618      	mov	r0, r3
 800df38:	f7ff f98e 	bl	800d258 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800df3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800df3e:	331c      	adds	r3, #28
 800df40:	2100      	movs	r1, #0
 800df42:	4618      	mov	r0, r3
 800df44:	f7fe fa08 	bl	800c358 <st_dword>
					fs->wflag = 1;
 800df48:	693b      	ldr	r3, [r7, #16]
 800df4a:	2201      	movs	r2, #1
 800df4c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800df4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800df50:	2b00      	cmp	r3, #0
 800df52:	d037      	beq.n	800dfc4 <f_open+0x1d4>
						dw = fs->winsect;
 800df54:	693b      	ldr	r3, [r7, #16]
 800df56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df58:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800df5a:	f107 0314 	add.w	r3, r7, #20
 800df5e:	2200      	movs	r2, #0
 800df60:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800df62:	4618      	mov	r0, r3
 800df64:	f7fe fea1 	bl	800ccaa <remove_chain>
 800df68:	4603      	mov	r3, r0
 800df6a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800df6e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800df72:	2b00      	cmp	r3, #0
 800df74:	d126      	bne.n	800dfc4 <f_open+0x1d4>
							res = move_window(fs, dw);
 800df76:	693b      	ldr	r3, [r7, #16]
 800df78:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800df7a:	4618      	mov	r0, r3
 800df7c:	f7fe fc46 	bl	800c80c <move_window>
 800df80:	4603      	mov	r3, r0
 800df82:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800df86:	693b      	ldr	r3, [r7, #16]
 800df88:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800df8a:	3a01      	subs	r2, #1
 800df8c:	60da      	str	r2, [r3, #12]
 800df8e:	e019      	b.n	800dfc4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800df90:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800df94:	2b00      	cmp	r3, #0
 800df96:	d115      	bne.n	800dfc4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800df98:	7ebb      	ldrb	r3, [r7, #26]
 800df9a:	f003 0310 	and.w	r3, r3, #16
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d003      	beq.n	800dfaa <f_open+0x1ba>
					res = FR_NO_FILE;
 800dfa2:	2304      	movs	r3, #4
 800dfa4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800dfa8:	e00c      	b.n	800dfc4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800dfaa:	79fb      	ldrb	r3, [r7, #7]
 800dfac:	f003 0302 	and.w	r3, r3, #2
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d007      	beq.n	800dfc4 <f_open+0x1d4>
 800dfb4:	7ebb      	ldrb	r3, [r7, #26]
 800dfb6:	f003 0301 	and.w	r3, r3, #1
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d002      	beq.n	800dfc4 <f_open+0x1d4>
						res = FR_DENIED;
 800dfbe:	2307      	movs	r3, #7
 800dfc0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800dfc4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d128      	bne.n	800e01e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800dfcc:	79fb      	ldrb	r3, [r7, #7]
 800dfce:	f003 0308 	and.w	r3, r3, #8
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	d003      	beq.n	800dfde <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800dfd6:	79fb      	ldrb	r3, [r7, #7]
 800dfd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dfdc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800dfde:	693b      	ldr	r3, [r7, #16]
 800dfe0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800dfe6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800dfec:	79fb      	ldrb	r3, [r7, #7]
 800dfee:	f023 0301 	bic.w	r3, r3, #1
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	bf14      	ite	ne
 800dff6:	2301      	movne	r3, #1
 800dff8:	2300      	moveq	r3, #0
 800dffa:	b2db      	uxtb	r3, r3
 800dffc:	461a      	mov	r2, r3
 800dffe:	f107 0314 	add.w	r3, r7, #20
 800e002:	4611      	mov	r1, r2
 800e004:	4618      	mov	r0, r3
 800e006:	f7fe facf 	bl	800c5a8 <inc_lock>
 800e00a:	4602      	mov	r2, r0
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	691b      	ldr	r3, [r3, #16]
 800e014:	2b00      	cmp	r3, #0
 800e016:	d102      	bne.n	800e01e <f_open+0x22e>
 800e018:	2302      	movs	r3, #2
 800e01a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e01e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e022:	2b00      	cmp	r3, #0
 800e024:	f040 8095 	bne.w	800e152 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e028:	693b      	ldr	r3, [r7, #16]
 800e02a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e02c:	4611      	mov	r1, r2
 800e02e:	4618      	mov	r0, r3
 800e030:	f7ff f8f3 	bl	800d21a <ld_clust>
 800e034:	4602      	mov	r2, r0
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e03a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e03c:	331c      	adds	r3, #28
 800e03e:	4618      	mov	r0, r3
 800e040:	f7fe f94c 	bl	800c2dc <ld_dword>
 800e044:	4602      	mov	r2, r0
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	2200      	movs	r2, #0
 800e04e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e050:	693a      	ldr	r2, [r7, #16]
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e056:	693b      	ldr	r3, [r7, #16]
 800e058:	88da      	ldrh	r2, [r3, #6]
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	79fa      	ldrb	r2, [r7, #7]
 800e062:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	2200      	movs	r2, #0
 800e068:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	2200      	movs	r2, #0
 800e06e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	2200      	movs	r2, #0
 800e074:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	3330      	adds	r3, #48	; 0x30
 800e07a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e07e:	2100      	movs	r1, #0
 800e080:	4618      	mov	r0, r3
 800e082:	f7fe f9b6 	bl	800c3f2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e086:	79fb      	ldrb	r3, [r7, #7]
 800e088:	f003 0320 	and.w	r3, r3, #32
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d060      	beq.n	800e152 <f_open+0x362>
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	68db      	ldr	r3, [r3, #12]
 800e094:	2b00      	cmp	r3, #0
 800e096:	d05c      	beq.n	800e152 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	68da      	ldr	r2, [r3, #12]
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e0a0:	693b      	ldr	r3, [r7, #16]
 800e0a2:	895b      	ldrh	r3, [r3, #10]
 800e0a4:	025b      	lsls	r3, r3, #9
 800e0a6:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	689b      	ldr	r3, [r3, #8]
 800e0ac:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	68db      	ldr	r3, [r3, #12]
 800e0b2:	657b      	str	r3, [r7, #84]	; 0x54
 800e0b4:	e016      	b.n	800e0e4 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e0ba:	4618      	mov	r0, r3
 800e0bc:	f7fe fc61 	bl	800c982 <get_fat>
 800e0c0:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800e0c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e0c4:	2b01      	cmp	r3, #1
 800e0c6:	d802      	bhi.n	800e0ce <f_open+0x2de>
 800e0c8:	2302      	movs	r3, #2
 800e0ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e0ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e0d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0d4:	d102      	bne.n	800e0dc <f_open+0x2ec>
 800e0d6:	2301      	movs	r3, #1
 800e0d8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e0dc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e0de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e0e0:	1ad3      	subs	r3, r2, r3
 800e0e2:	657b      	str	r3, [r7, #84]	; 0x54
 800e0e4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d103      	bne.n	800e0f4 <f_open+0x304>
 800e0ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e0ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e0f0:	429a      	cmp	r2, r3
 800e0f2:	d8e0      	bhi.n	800e0b6 <f_open+0x2c6>
				}
				fp->clust = clst;
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e0f8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e0fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d127      	bne.n	800e152 <f_open+0x362>
 800e102:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e104:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d022      	beq.n	800e152 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e10c:	693b      	ldr	r3, [r7, #16]
 800e10e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e110:	4618      	mov	r0, r3
 800e112:	f7fe fc17 	bl	800c944 <clust2sect>
 800e116:	6478      	str	r0, [r7, #68]	; 0x44
 800e118:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d103      	bne.n	800e126 <f_open+0x336>
						res = FR_INT_ERR;
 800e11e:	2302      	movs	r3, #2
 800e120:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800e124:	e015      	b.n	800e152 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e126:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e128:	0a5a      	lsrs	r2, r3, #9
 800e12a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e12c:	441a      	add	r2, r3
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e132:	693b      	ldr	r3, [r7, #16]
 800e134:	7858      	ldrb	r0, [r3, #1]
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	6a1a      	ldr	r2, [r3, #32]
 800e140:	2301      	movs	r3, #1
 800e142:	f7fe f855 	bl	800c1f0 <disk_read>
 800e146:	4603      	mov	r3, r0
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d002      	beq.n	800e152 <f_open+0x362>
 800e14c:	2301      	movs	r3, #1
 800e14e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e152:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e156:	2b00      	cmp	r3, #0
 800e158:	d002      	beq.n	800e160 <f_open+0x370>
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	2200      	movs	r2, #0
 800e15e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e160:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800e164:	4618      	mov	r0, r3
 800e166:	3760      	adds	r7, #96	; 0x60
 800e168:	46bd      	mov	sp, r7
 800e16a:	bd80      	pop	{r7, pc}

0800e16c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800e16c:	b580      	push	{r7, lr}
 800e16e:	b08c      	sub	sp, #48	; 0x30
 800e170:	af00      	add	r7, sp, #0
 800e172:	60f8      	str	r0, [r7, #12]
 800e174:	60b9      	str	r1, [r7, #8]
 800e176:	607a      	str	r2, [r7, #4]
 800e178:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800e17a:	68bb      	ldr	r3, [r7, #8]
 800e17c:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800e17e:	683b      	ldr	r3, [r7, #0]
 800e180:	2200      	movs	r2, #0
 800e182:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	f107 0210 	add.w	r2, r7, #16
 800e18a:	4611      	mov	r1, r2
 800e18c:	4618      	mov	r0, r3
 800e18e:	f7ff fdb3 	bl	800dcf8 <validate>
 800e192:	4603      	mov	r3, r0
 800e194:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e198:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d107      	bne.n	800e1b0 <f_write+0x44>
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	7d5b      	ldrb	r3, [r3, #21]
 800e1a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800e1a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d002      	beq.n	800e1b6 <f_write+0x4a>
 800e1b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e1b4:	e14b      	b.n	800e44e <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	7d1b      	ldrb	r3, [r3, #20]
 800e1ba:	f003 0302 	and.w	r3, r3, #2
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d101      	bne.n	800e1c6 <f_write+0x5a>
 800e1c2:	2307      	movs	r3, #7
 800e1c4:	e143      	b.n	800e44e <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	699a      	ldr	r2, [r3, #24]
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	441a      	add	r2, r3
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	699b      	ldr	r3, [r3, #24]
 800e1d2:	429a      	cmp	r2, r3
 800e1d4:	f080 812d 	bcs.w	800e432 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	699b      	ldr	r3, [r3, #24]
 800e1dc:	43db      	mvns	r3, r3
 800e1de:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800e1e0:	e127      	b.n	800e432 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	699b      	ldr	r3, [r3, #24]
 800e1e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	f040 80e3 	bne.w	800e3b6 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	699b      	ldr	r3, [r3, #24]
 800e1f4:	0a5b      	lsrs	r3, r3, #9
 800e1f6:	693a      	ldr	r2, [r7, #16]
 800e1f8:	8952      	ldrh	r2, [r2, #10]
 800e1fa:	3a01      	subs	r2, #1
 800e1fc:	4013      	ands	r3, r2
 800e1fe:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800e200:	69bb      	ldr	r3, [r7, #24]
 800e202:	2b00      	cmp	r3, #0
 800e204:	d143      	bne.n	800e28e <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	699b      	ldr	r3, [r3, #24]
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d10c      	bne.n	800e228 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	689b      	ldr	r3, [r3, #8]
 800e212:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800e214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e216:	2b00      	cmp	r3, #0
 800e218:	d11a      	bne.n	800e250 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	2100      	movs	r1, #0
 800e21e:	4618      	mov	r0, r3
 800e220:	f7fe fda8 	bl	800cd74 <create_chain>
 800e224:	62b8      	str	r0, [r7, #40]	; 0x28
 800e226:	e013      	b.n	800e250 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d007      	beq.n	800e240 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	699b      	ldr	r3, [r3, #24]
 800e234:	4619      	mov	r1, r3
 800e236:	68f8      	ldr	r0, [r7, #12]
 800e238:	f7fe fe34 	bl	800cea4 <clmt_clust>
 800e23c:	62b8      	str	r0, [r7, #40]	; 0x28
 800e23e:	e007      	b.n	800e250 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800e240:	68fa      	ldr	r2, [r7, #12]
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	69db      	ldr	r3, [r3, #28]
 800e246:	4619      	mov	r1, r3
 800e248:	4610      	mov	r0, r2
 800e24a:	f7fe fd93 	bl	800cd74 <create_chain>
 800e24e:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e252:	2b00      	cmp	r3, #0
 800e254:	f000 80f2 	beq.w	800e43c <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e25a:	2b01      	cmp	r3, #1
 800e25c:	d104      	bne.n	800e268 <f_write+0xfc>
 800e25e:	68fb      	ldr	r3, [r7, #12]
 800e260:	2202      	movs	r2, #2
 800e262:	755a      	strb	r2, [r3, #21]
 800e264:	2302      	movs	r3, #2
 800e266:	e0f2      	b.n	800e44e <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e26a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e26e:	d104      	bne.n	800e27a <f_write+0x10e>
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	2201      	movs	r2, #1
 800e274:	755a      	strb	r2, [r3, #21]
 800e276:	2301      	movs	r3, #1
 800e278:	e0e9      	b.n	800e44e <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e27e:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	689b      	ldr	r3, [r3, #8]
 800e284:	2b00      	cmp	r3, #0
 800e286:	d102      	bne.n	800e28e <f_write+0x122>
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e28c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	7d1b      	ldrb	r3, [r3, #20]
 800e292:	b25b      	sxtb	r3, r3
 800e294:	2b00      	cmp	r3, #0
 800e296:	da18      	bge.n	800e2ca <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e298:	693b      	ldr	r3, [r7, #16]
 800e29a:	7858      	ldrb	r0, [r3, #1]
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	6a1a      	ldr	r2, [r3, #32]
 800e2a6:	2301      	movs	r3, #1
 800e2a8:	f7fd ffc2 	bl	800c230 <disk_write>
 800e2ac:	4603      	mov	r3, r0
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d004      	beq.n	800e2bc <f_write+0x150>
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	2201      	movs	r2, #1
 800e2b6:	755a      	strb	r2, [r3, #21]
 800e2b8:	2301      	movs	r3, #1
 800e2ba:	e0c8      	b.n	800e44e <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	7d1b      	ldrb	r3, [r3, #20]
 800e2c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e2c4:	b2da      	uxtb	r2, r3
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e2ca:	693a      	ldr	r2, [r7, #16]
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	69db      	ldr	r3, [r3, #28]
 800e2d0:	4619      	mov	r1, r3
 800e2d2:	4610      	mov	r0, r2
 800e2d4:	f7fe fb36 	bl	800c944 <clust2sect>
 800e2d8:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e2da:	697b      	ldr	r3, [r7, #20]
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d104      	bne.n	800e2ea <f_write+0x17e>
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	2202      	movs	r2, #2
 800e2e4:	755a      	strb	r2, [r3, #21]
 800e2e6:	2302      	movs	r3, #2
 800e2e8:	e0b1      	b.n	800e44e <f_write+0x2e2>
			sect += csect;
 800e2ea:	697a      	ldr	r2, [r7, #20]
 800e2ec:	69bb      	ldr	r3, [r7, #24]
 800e2ee:	4413      	add	r3, r2
 800e2f0:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	0a5b      	lsrs	r3, r3, #9
 800e2f6:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800e2f8:	6a3b      	ldr	r3, [r7, #32]
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d03c      	beq.n	800e378 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e2fe:	69ba      	ldr	r2, [r7, #24]
 800e300:	6a3b      	ldr	r3, [r7, #32]
 800e302:	4413      	add	r3, r2
 800e304:	693a      	ldr	r2, [r7, #16]
 800e306:	8952      	ldrh	r2, [r2, #10]
 800e308:	4293      	cmp	r3, r2
 800e30a:	d905      	bls.n	800e318 <f_write+0x1ac>
					cc = fs->csize - csect;
 800e30c:	693b      	ldr	r3, [r7, #16]
 800e30e:	895b      	ldrh	r3, [r3, #10]
 800e310:	461a      	mov	r2, r3
 800e312:	69bb      	ldr	r3, [r7, #24]
 800e314:	1ad3      	subs	r3, r2, r3
 800e316:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e318:	693b      	ldr	r3, [r7, #16]
 800e31a:	7858      	ldrb	r0, [r3, #1]
 800e31c:	6a3b      	ldr	r3, [r7, #32]
 800e31e:	697a      	ldr	r2, [r7, #20]
 800e320:	69f9      	ldr	r1, [r7, #28]
 800e322:	f7fd ff85 	bl	800c230 <disk_write>
 800e326:	4603      	mov	r3, r0
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d004      	beq.n	800e336 <f_write+0x1ca>
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	2201      	movs	r2, #1
 800e330:	755a      	strb	r2, [r3, #21]
 800e332:	2301      	movs	r3, #1
 800e334:	e08b      	b.n	800e44e <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	6a1a      	ldr	r2, [r3, #32]
 800e33a:	697b      	ldr	r3, [r7, #20]
 800e33c:	1ad3      	subs	r3, r2, r3
 800e33e:	6a3a      	ldr	r2, [r7, #32]
 800e340:	429a      	cmp	r2, r3
 800e342:	d915      	bls.n	800e370 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	6a1a      	ldr	r2, [r3, #32]
 800e34e:	697b      	ldr	r3, [r7, #20]
 800e350:	1ad3      	subs	r3, r2, r3
 800e352:	025b      	lsls	r3, r3, #9
 800e354:	69fa      	ldr	r2, [r7, #28]
 800e356:	4413      	add	r3, r2
 800e358:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e35c:	4619      	mov	r1, r3
 800e35e:	f7fe f827 	bl	800c3b0 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	7d1b      	ldrb	r3, [r3, #20]
 800e366:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e36a:	b2da      	uxtb	r2, r3
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800e370:	6a3b      	ldr	r3, [r7, #32]
 800e372:	025b      	lsls	r3, r3, #9
 800e374:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800e376:	e03f      	b.n	800e3f8 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	6a1b      	ldr	r3, [r3, #32]
 800e37c:	697a      	ldr	r2, [r7, #20]
 800e37e:	429a      	cmp	r2, r3
 800e380:	d016      	beq.n	800e3b0 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	699a      	ldr	r2, [r3, #24]
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800e38a:	429a      	cmp	r2, r3
 800e38c:	d210      	bcs.n	800e3b0 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800e38e:	693b      	ldr	r3, [r7, #16]
 800e390:	7858      	ldrb	r0, [r3, #1]
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e398:	2301      	movs	r3, #1
 800e39a:	697a      	ldr	r2, [r7, #20]
 800e39c:	f7fd ff28 	bl	800c1f0 <disk_read>
 800e3a0:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d004      	beq.n	800e3b0 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	2201      	movs	r2, #1
 800e3aa:	755a      	strb	r2, [r3, #21]
 800e3ac:	2301      	movs	r3, #1
 800e3ae:	e04e      	b.n	800e44e <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	697a      	ldr	r2, [r7, #20]
 800e3b4:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	699b      	ldr	r3, [r3, #24]
 800e3ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e3be:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800e3c2:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800e3c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	429a      	cmp	r2, r3
 800e3ca:	d901      	bls.n	800e3d0 <f_write+0x264>
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	699b      	ldr	r3, [r3, #24]
 800e3da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e3de:	4413      	add	r3, r2
 800e3e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e3e2:	69f9      	ldr	r1, [r7, #28]
 800e3e4:	4618      	mov	r0, r3
 800e3e6:	f7fd ffe3 	bl	800c3b0 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	7d1b      	ldrb	r3, [r3, #20]
 800e3ee:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e3f2:	b2da      	uxtb	r2, r3
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800e3f8:	69fa      	ldr	r2, [r7, #28]
 800e3fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3fc:	4413      	add	r3, r2
 800e3fe:	61fb      	str	r3, [r7, #28]
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	699a      	ldr	r2, [r3, #24]
 800e404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e406:	441a      	add	r2, r3
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	619a      	str	r2, [r3, #24]
 800e40c:	68fb      	ldr	r3, [r7, #12]
 800e40e:	68da      	ldr	r2, [r3, #12]
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	699b      	ldr	r3, [r3, #24]
 800e414:	429a      	cmp	r2, r3
 800e416:	bf38      	it	cc
 800e418:	461a      	movcc	r2, r3
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	60da      	str	r2, [r3, #12]
 800e41e:	683b      	ldr	r3, [r7, #0]
 800e420:	681a      	ldr	r2, [r3, #0]
 800e422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e424:	441a      	add	r2, r3
 800e426:	683b      	ldr	r3, [r7, #0]
 800e428:	601a      	str	r2, [r3, #0]
 800e42a:	687a      	ldr	r2, [r7, #4]
 800e42c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e42e:	1ad3      	subs	r3, r2, r3
 800e430:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	2b00      	cmp	r3, #0
 800e436:	f47f aed4 	bne.w	800e1e2 <f_write+0x76>
 800e43a:	e000      	b.n	800e43e <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e43c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800e43e:	68fb      	ldr	r3, [r7, #12]
 800e440:	7d1b      	ldrb	r3, [r3, #20]
 800e442:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e446:	b2da      	uxtb	r2, r3
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800e44c:	2300      	movs	r3, #0
}
 800e44e:	4618      	mov	r0, r3
 800e450:	3730      	adds	r7, #48	; 0x30
 800e452:	46bd      	mov	sp, r7
 800e454:	bd80      	pop	{r7, pc}

0800e456 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800e456:	b580      	push	{r7, lr}
 800e458:	b086      	sub	sp, #24
 800e45a:	af00      	add	r7, sp, #0
 800e45c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	f107 0208 	add.w	r2, r7, #8
 800e464:	4611      	mov	r1, r2
 800e466:	4618      	mov	r0, r3
 800e468:	f7ff fc46 	bl	800dcf8 <validate>
 800e46c:	4603      	mov	r3, r0
 800e46e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e470:	7dfb      	ldrb	r3, [r7, #23]
 800e472:	2b00      	cmp	r3, #0
 800e474:	d168      	bne.n	800e548 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	7d1b      	ldrb	r3, [r3, #20]
 800e47a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d062      	beq.n	800e548 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	7d1b      	ldrb	r3, [r3, #20]
 800e486:	b25b      	sxtb	r3, r3
 800e488:	2b00      	cmp	r3, #0
 800e48a:	da15      	bge.n	800e4b8 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800e48c:	68bb      	ldr	r3, [r7, #8]
 800e48e:	7858      	ldrb	r0, [r3, #1]
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	6a1a      	ldr	r2, [r3, #32]
 800e49a:	2301      	movs	r3, #1
 800e49c:	f7fd fec8 	bl	800c230 <disk_write>
 800e4a0:	4603      	mov	r3, r0
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d001      	beq.n	800e4aa <f_sync+0x54>
 800e4a6:	2301      	movs	r3, #1
 800e4a8:	e04f      	b.n	800e54a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	7d1b      	ldrb	r3, [r3, #20]
 800e4ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e4b2:	b2da      	uxtb	r2, r3
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800e4b8:	f7fd f91a 	bl	800b6f0 <get_fattime>
 800e4bc:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800e4be:	68ba      	ldr	r2, [r7, #8]
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e4c4:	4619      	mov	r1, r3
 800e4c6:	4610      	mov	r0, r2
 800e4c8:	f7fe f9a0 	bl	800c80c <move_window>
 800e4cc:	4603      	mov	r3, r0
 800e4ce:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800e4d0:	7dfb      	ldrb	r3, [r7, #23]
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d138      	bne.n	800e548 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e4da:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	330b      	adds	r3, #11
 800e4e0:	781a      	ldrb	r2, [r3, #0]
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	330b      	adds	r3, #11
 800e4e6:	f042 0220 	orr.w	r2, r2, #32
 800e4ea:	b2d2      	uxtb	r2, r2
 800e4ec:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	6818      	ldr	r0, [r3, #0]
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	689b      	ldr	r3, [r3, #8]
 800e4f6:	461a      	mov	r2, r3
 800e4f8:	68f9      	ldr	r1, [r7, #12]
 800e4fa:	f7fe fead 	bl	800d258 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	f103 021c 	add.w	r2, r3, #28
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	68db      	ldr	r3, [r3, #12]
 800e508:	4619      	mov	r1, r3
 800e50a:	4610      	mov	r0, r2
 800e50c:	f7fd ff24 	bl	800c358 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	3316      	adds	r3, #22
 800e514:	6939      	ldr	r1, [r7, #16]
 800e516:	4618      	mov	r0, r3
 800e518:	f7fd ff1e 	bl	800c358 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	3312      	adds	r3, #18
 800e520:	2100      	movs	r1, #0
 800e522:	4618      	mov	r0, r3
 800e524:	f7fd fefd 	bl	800c322 <st_word>
					fs->wflag = 1;
 800e528:	68bb      	ldr	r3, [r7, #8]
 800e52a:	2201      	movs	r2, #1
 800e52c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e52e:	68bb      	ldr	r3, [r7, #8]
 800e530:	4618      	mov	r0, r3
 800e532:	f7fe f999 	bl	800c868 <sync_fs>
 800e536:	4603      	mov	r3, r0
 800e538:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	7d1b      	ldrb	r3, [r3, #20]
 800e53e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e542:	b2da      	uxtb	r2, r3
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e548:	7dfb      	ldrb	r3, [r7, #23]
}
 800e54a:	4618      	mov	r0, r3
 800e54c:	3718      	adds	r7, #24
 800e54e:	46bd      	mov	sp, r7
 800e550:	bd80      	pop	{r7, pc}

0800e552 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e552:	b580      	push	{r7, lr}
 800e554:	b084      	sub	sp, #16
 800e556:	af00      	add	r7, sp, #0
 800e558:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e55a:	6878      	ldr	r0, [r7, #4]
 800e55c:	f7ff ff7b 	bl	800e456 <f_sync>
 800e560:	4603      	mov	r3, r0
 800e562:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e564:	7bfb      	ldrb	r3, [r7, #15]
 800e566:	2b00      	cmp	r3, #0
 800e568:	d118      	bne.n	800e59c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	f107 0208 	add.w	r2, r7, #8
 800e570:	4611      	mov	r1, r2
 800e572:	4618      	mov	r0, r3
 800e574:	f7ff fbc0 	bl	800dcf8 <validate>
 800e578:	4603      	mov	r3, r0
 800e57a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e57c:	7bfb      	ldrb	r3, [r7, #15]
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d10c      	bne.n	800e59c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	691b      	ldr	r3, [r3, #16]
 800e586:	4618      	mov	r0, r3
 800e588:	f7fe f89c 	bl	800c6c4 <dec_lock>
 800e58c:	4603      	mov	r3, r0
 800e58e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e590:	7bfb      	ldrb	r3, [r7, #15]
 800e592:	2b00      	cmp	r3, #0
 800e594:	d102      	bne.n	800e59c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	2200      	movs	r2, #0
 800e59a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800e59c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e59e:	4618      	mov	r0, r3
 800e5a0:	3710      	adds	r7, #16
 800e5a2:	46bd      	mov	sp, r7
 800e5a4:	bd80      	pop	{r7, pc}

0800e5a6 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800e5a6:	b580      	push	{r7, lr}
 800e5a8:	b090      	sub	sp, #64	; 0x40
 800e5aa:	af00      	add	r7, sp, #0
 800e5ac:	6078      	str	r0, [r7, #4]
 800e5ae:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	f107 0208 	add.w	r2, r7, #8
 800e5b6:	4611      	mov	r1, r2
 800e5b8:	4618      	mov	r0, r3
 800e5ba:	f7ff fb9d 	bl	800dcf8 <validate>
 800e5be:	4603      	mov	r3, r0
 800e5c0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800e5c4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d103      	bne.n	800e5d4 <f_lseek+0x2e>
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	7d5b      	ldrb	r3, [r3, #21]
 800e5d0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800e5d4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d002      	beq.n	800e5e2 <f_lseek+0x3c>
 800e5dc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e5e0:	e1e6      	b.n	800e9b0 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	f000 80d1 	beq.w	800e78e <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800e5ec:	683b      	ldr	r3, [r7, #0]
 800e5ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5f2:	d15a      	bne.n	800e6aa <f_lseek+0x104>
			tbl = fp->cltbl;
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e5f8:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800e5fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5fc:	1d1a      	adds	r2, r3, #4
 800e5fe:	627a      	str	r2, [r7, #36]	; 0x24
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	617b      	str	r3, [r7, #20]
 800e604:	2302      	movs	r3, #2
 800e606:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	689b      	ldr	r3, [r3, #8]
 800e60c:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800e60e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e610:	2b00      	cmp	r3, #0
 800e612:	d03a      	beq.n	800e68a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800e614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e616:	613b      	str	r3, [r7, #16]
 800e618:	2300      	movs	r3, #0
 800e61a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e61c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e61e:	3302      	adds	r3, #2
 800e620:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800e622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e624:	60fb      	str	r3, [r7, #12]
 800e626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e628:	3301      	adds	r3, #1
 800e62a:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e630:	4618      	mov	r0, r3
 800e632:	f7fe f9a6 	bl	800c982 <get_fat>
 800e636:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e63a:	2b01      	cmp	r3, #1
 800e63c:	d804      	bhi.n	800e648 <f_lseek+0xa2>
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	2202      	movs	r2, #2
 800e642:	755a      	strb	r2, [r3, #21]
 800e644:	2302      	movs	r3, #2
 800e646:	e1b3      	b.n	800e9b0 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e64a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e64e:	d104      	bne.n	800e65a <f_lseek+0xb4>
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	2201      	movs	r2, #1
 800e654:	755a      	strb	r2, [r3, #21]
 800e656:	2301      	movs	r3, #1
 800e658:	e1aa      	b.n	800e9b0 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	3301      	adds	r3, #1
 800e65e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e660:	429a      	cmp	r2, r3
 800e662:	d0de      	beq.n	800e622 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800e664:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e666:	697b      	ldr	r3, [r7, #20]
 800e668:	429a      	cmp	r2, r3
 800e66a:	d809      	bhi.n	800e680 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800e66c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e66e:	1d1a      	adds	r2, r3, #4
 800e670:	627a      	str	r2, [r7, #36]	; 0x24
 800e672:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e674:	601a      	str	r2, [r3, #0]
 800e676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e678:	1d1a      	adds	r2, r3, #4
 800e67a:	627a      	str	r2, [r7, #36]	; 0x24
 800e67c:	693a      	ldr	r2, [r7, #16]
 800e67e:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800e680:	68bb      	ldr	r3, [r7, #8]
 800e682:	695b      	ldr	r3, [r3, #20]
 800e684:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e686:	429a      	cmp	r2, r3
 800e688:	d3c4      	bcc.n	800e614 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e68e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e690:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800e692:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e694:	697b      	ldr	r3, [r7, #20]
 800e696:	429a      	cmp	r2, r3
 800e698:	d803      	bhi.n	800e6a2 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800e69a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e69c:	2200      	movs	r2, #0
 800e69e:	601a      	str	r2, [r3, #0]
 800e6a0:	e184      	b.n	800e9ac <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800e6a2:	2311      	movs	r3, #17
 800e6a4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800e6a8:	e180      	b.n	800e9ac <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	68db      	ldr	r3, [r3, #12]
 800e6ae:	683a      	ldr	r2, [r7, #0]
 800e6b0:	429a      	cmp	r2, r3
 800e6b2:	d902      	bls.n	800e6ba <f_lseek+0x114>
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	68db      	ldr	r3, [r3, #12]
 800e6b8:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	683a      	ldr	r2, [r7, #0]
 800e6be:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800e6c0:	683b      	ldr	r3, [r7, #0]
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	f000 8172 	beq.w	800e9ac <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800e6c8:	683b      	ldr	r3, [r7, #0]
 800e6ca:	3b01      	subs	r3, #1
 800e6cc:	4619      	mov	r1, r3
 800e6ce:	6878      	ldr	r0, [r7, #4]
 800e6d0:	f7fe fbe8 	bl	800cea4 <clmt_clust>
 800e6d4:	4602      	mov	r2, r0
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800e6da:	68ba      	ldr	r2, [r7, #8]
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	69db      	ldr	r3, [r3, #28]
 800e6e0:	4619      	mov	r1, r3
 800e6e2:	4610      	mov	r0, r2
 800e6e4:	f7fe f92e 	bl	800c944 <clust2sect>
 800e6e8:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800e6ea:	69bb      	ldr	r3, [r7, #24]
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d104      	bne.n	800e6fa <f_lseek+0x154>
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	2202      	movs	r2, #2
 800e6f4:	755a      	strb	r2, [r3, #21]
 800e6f6:	2302      	movs	r3, #2
 800e6f8:	e15a      	b.n	800e9b0 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800e6fa:	683b      	ldr	r3, [r7, #0]
 800e6fc:	3b01      	subs	r3, #1
 800e6fe:	0a5b      	lsrs	r3, r3, #9
 800e700:	68ba      	ldr	r2, [r7, #8]
 800e702:	8952      	ldrh	r2, [r2, #10]
 800e704:	3a01      	subs	r2, #1
 800e706:	4013      	ands	r3, r2
 800e708:	69ba      	ldr	r2, [r7, #24]
 800e70a:	4413      	add	r3, r2
 800e70c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	699b      	ldr	r3, [r3, #24]
 800e712:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e716:	2b00      	cmp	r3, #0
 800e718:	f000 8148 	beq.w	800e9ac <f_lseek+0x406>
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	6a1b      	ldr	r3, [r3, #32]
 800e720:	69ba      	ldr	r2, [r7, #24]
 800e722:	429a      	cmp	r2, r3
 800e724:	f000 8142 	beq.w	800e9ac <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	7d1b      	ldrb	r3, [r3, #20]
 800e72c:	b25b      	sxtb	r3, r3
 800e72e:	2b00      	cmp	r3, #0
 800e730:	da18      	bge.n	800e764 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e732:	68bb      	ldr	r3, [r7, #8]
 800e734:	7858      	ldrb	r0, [r3, #1]
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	6a1a      	ldr	r2, [r3, #32]
 800e740:	2301      	movs	r3, #1
 800e742:	f7fd fd75 	bl	800c230 <disk_write>
 800e746:	4603      	mov	r3, r0
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d004      	beq.n	800e756 <f_lseek+0x1b0>
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	2201      	movs	r2, #1
 800e750:	755a      	strb	r2, [r3, #21]
 800e752:	2301      	movs	r3, #1
 800e754:	e12c      	b.n	800e9b0 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	7d1b      	ldrb	r3, [r3, #20]
 800e75a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e75e:	b2da      	uxtb	r2, r3
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800e764:	68bb      	ldr	r3, [r7, #8]
 800e766:	7858      	ldrb	r0, [r3, #1]
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e76e:	2301      	movs	r3, #1
 800e770:	69ba      	ldr	r2, [r7, #24]
 800e772:	f7fd fd3d 	bl	800c1f0 <disk_read>
 800e776:	4603      	mov	r3, r0
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d004      	beq.n	800e786 <f_lseek+0x1e0>
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	2201      	movs	r2, #1
 800e780:	755a      	strb	r2, [r3, #21]
 800e782:	2301      	movs	r3, #1
 800e784:	e114      	b.n	800e9b0 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	69ba      	ldr	r2, [r7, #24]
 800e78a:	621a      	str	r2, [r3, #32]
 800e78c:	e10e      	b.n	800e9ac <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	68db      	ldr	r3, [r3, #12]
 800e792:	683a      	ldr	r2, [r7, #0]
 800e794:	429a      	cmp	r2, r3
 800e796:	d908      	bls.n	800e7aa <f_lseek+0x204>
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	7d1b      	ldrb	r3, [r3, #20]
 800e79c:	f003 0302 	and.w	r3, r3, #2
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d102      	bne.n	800e7aa <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	68db      	ldr	r3, [r3, #12]
 800e7a8:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	699b      	ldr	r3, [r3, #24]
 800e7ae:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	637b      	str	r3, [r7, #52]	; 0x34
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e7b8:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800e7ba:	683b      	ldr	r3, [r7, #0]
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	f000 80a7 	beq.w	800e910 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800e7c2:	68bb      	ldr	r3, [r7, #8]
 800e7c4:	895b      	ldrh	r3, [r3, #10]
 800e7c6:	025b      	lsls	r3, r3, #9
 800e7c8:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800e7ca:	6a3b      	ldr	r3, [r7, #32]
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d01b      	beq.n	800e808 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800e7d0:	683b      	ldr	r3, [r7, #0]
 800e7d2:	1e5a      	subs	r2, r3, #1
 800e7d4:	69fb      	ldr	r3, [r7, #28]
 800e7d6:	fbb2 f2f3 	udiv	r2, r2, r3
 800e7da:	6a3b      	ldr	r3, [r7, #32]
 800e7dc:	1e59      	subs	r1, r3, #1
 800e7de:	69fb      	ldr	r3, [r7, #28]
 800e7e0:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800e7e4:	429a      	cmp	r2, r3
 800e7e6:	d30f      	bcc.n	800e808 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800e7e8:	6a3b      	ldr	r3, [r7, #32]
 800e7ea:	1e5a      	subs	r2, r3, #1
 800e7ec:	69fb      	ldr	r3, [r7, #28]
 800e7ee:	425b      	negs	r3, r3
 800e7f0:	401a      	ands	r2, r3
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	699b      	ldr	r3, [r3, #24]
 800e7fa:	683a      	ldr	r2, [r7, #0]
 800e7fc:	1ad3      	subs	r3, r2, r3
 800e7fe:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	69db      	ldr	r3, [r3, #28]
 800e804:	63bb      	str	r3, [r7, #56]	; 0x38
 800e806:	e022      	b.n	800e84e <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	689b      	ldr	r3, [r3, #8]
 800e80c:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800e80e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e810:	2b00      	cmp	r3, #0
 800e812:	d119      	bne.n	800e848 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	2100      	movs	r1, #0
 800e818:	4618      	mov	r0, r3
 800e81a:	f7fe faab 	bl	800cd74 <create_chain>
 800e81e:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e822:	2b01      	cmp	r3, #1
 800e824:	d104      	bne.n	800e830 <f_lseek+0x28a>
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	2202      	movs	r2, #2
 800e82a:	755a      	strb	r2, [r3, #21]
 800e82c:	2302      	movs	r3, #2
 800e82e:	e0bf      	b.n	800e9b0 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e830:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e832:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e836:	d104      	bne.n	800e842 <f_lseek+0x29c>
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	2201      	movs	r2, #1
 800e83c:	755a      	strb	r2, [r3, #21]
 800e83e:	2301      	movs	r3, #1
 800e840:	e0b6      	b.n	800e9b0 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e846:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e84c:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800e84e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e850:	2b00      	cmp	r3, #0
 800e852:	d05d      	beq.n	800e910 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800e854:	e03a      	b.n	800e8cc <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800e856:	683a      	ldr	r2, [r7, #0]
 800e858:	69fb      	ldr	r3, [r7, #28]
 800e85a:	1ad3      	subs	r3, r2, r3
 800e85c:	603b      	str	r3, [r7, #0]
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	699a      	ldr	r2, [r3, #24]
 800e862:	69fb      	ldr	r3, [r7, #28]
 800e864:	441a      	add	r2, r3
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	7d1b      	ldrb	r3, [r3, #20]
 800e86e:	f003 0302 	and.w	r3, r3, #2
 800e872:	2b00      	cmp	r3, #0
 800e874:	d00b      	beq.n	800e88e <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e87a:	4618      	mov	r0, r3
 800e87c:	f7fe fa7a 	bl	800cd74 <create_chain>
 800e880:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800e882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e884:	2b00      	cmp	r3, #0
 800e886:	d108      	bne.n	800e89a <f_lseek+0x2f4>
							ofs = 0; break;
 800e888:	2300      	movs	r3, #0
 800e88a:	603b      	str	r3, [r7, #0]
 800e88c:	e022      	b.n	800e8d4 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e892:	4618      	mov	r0, r3
 800e894:	f7fe f875 	bl	800c982 <get_fat>
 800e898:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e89a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e89c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8a0:	d104      	bne.n	800e8ac <f_lseek+0x306>
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	2201      	movs	r2, #1
 800e8a6:	755a      	strb	r2, [r3, #21]
 800e8a8:	2301      	movs	r3, #1
 800e8aa:	e081      	b.n	800e9b0 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800e8ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8ae:	2b01      	cmp	r3, #1
 800e8b0:	d904      	bls.n	800e8bc <f_lseek+0x316>
 800e8b2:	68bb      	ldr	r3, [r7, #8]
 800e8b4:	695b      	ldr	r3, [r3, #20]
 800e8b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e8b8:	429a      	cmp	r2, r3
 800e8ba:	d304      	bcc.n	800e8c6 <f_lseek+0x320>
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	2202      	movs	r2, #2
 800e8c0:	755a      	strb	r2, [r3, #21]
 800e8c2:	2302      	movs	r3, #2
 800e8c4:	e074      	b.n	800e9b0 <f_lseek+0x40a>
					fp->clust = clst;
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e8ca:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800e8cc:	683a      	ldr	r2, [r7, #0]
 800e8ce:	69fb      	ldr	r3, [r7, #28]
 800e8d0:	429a      	cmp	r2, r3
 800e8d2:	d8c0      	bhi.n	800e856 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	699a      	ldr	r2, [r3, #24]
 800e8d8:	683b      	ldr	r3, [r7, #0]
 800e8da:	441a      	add	r2, r3
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d012      	beq.n	800e910 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800e8ea:	68bb      	ldr	r3, [r7, #8]
 800e8ec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e8ee:	4618      	mov	r0, r3
 800e8f0:	f7fe f828 	bl	800c944 <clust2sect>
 800e8f4:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800e8f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d104      	bne.n	800e906 <f_lseek+0x360>
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	2202      	movs	r2, #2
 800e900:	755a      	strb	r2, [r3, #21]
 800e902:	2302      	movs	r3, #2
 800e904:	e054      	b.n	800e9b0 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800e906:	683b      	ldr	r3, [r7, #0]
 800e908:	0a5b      	lsrs	r3, r3, #9
 800e90a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e90c:	4413      	add	r3, r2
 800e90e:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	699a      	ldr	r2, [r3, #24]
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	68db      	ldr	r3, [r3, #12]
 800e918:	429a      	cmp	r2, r3
 800e91a:	d90a      	bls.n	800e932 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	699a      	ldr	r2, [r3, #24]
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	7d1b      	ldrb	r3, [r3, #20]
 800e928:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e92c:	b2da      	uxtb	r2, r3
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	699b      	ldr	r3, [r3, #24]
 800e936:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d036      	beq.n	800e9ac <f_lseek+0x406>
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	6a1b      	ldr	r3, [r3, #32]
 800e942:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e944:	429a      	cmp	r2, r3
 800e946:	d031      	beq.n	800e9ac <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	7d1b      	ldrb	r3, [r3, #20]
 800e94c:	b25b      	sxtb	r3, r3
 800e94e:	2b00      	cmp	r3, #0
 800e950:	da18      	bge.n	800e984 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e952:	68bb      	ldr	r3, [r7, #8]
 800e954:	7858      	ldrb	r0, [r3, #1]
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	6a1a      	ldr	r2, [r3, #32]
 800e960:	2301      	movs	r3, #1
 800e962:	f7fd fc65 	bl	800c230 <disk_write>
 800e966:	4603      	mov	r3, r0
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d004      	beq.n	800e976 <f_lseek+0x3d0>
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	2201      	movs	r2, #1
 800e970:	755a      	strb	r2, [r3, #21]
 800e972:	2301      	movs	r3, #1
 800e974:	e01c      	b.n	800e9b0 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	7d1b      	ldrb	r3, [r3, #20]
 800e97a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e97e:	b2da      	uxtb	r2, r3
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e984:	68bb      	ldr	r3, [r7, #8]
 800e986:	7858      	ldrb	r0, [r3, #1]
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e98e:	2301      	movs	r3, #1
 800e990:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e992:	f7fd fc2d 	bl	800c1f0 <disk_read>
 800e996:	4603      	mov	r3, r0
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d004      	beq.n	800e9a6 <f_lseek+0x400>
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	2201      	movs	r2, #1
 800e9a0:	755a      	strb	r2, [r3, #21]
 800e9a2:	2301      	movs	r3, #1
 800e9a4:	e004      	b.n	800e9b0 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e9aa:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800e9ac:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800e9b0:	4618      	mov	r0, r3
 800e9b2:	3740      	adds	r7, #64	; 0x40
 800e9b4:	46bd      	mov	sp, r7
 800e9b6:	bd80      	pop	{r7, pc}

0800e9b8 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800e9b8:	b580      	push	{r7, lr}
 800e9ba:	b086      	sub	sp, #24
 800e9bc:	af00      	add	r7, sp, #0
 800e9be:	6078      	str	r0, [r7, #4]
 800e9c0:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d101      	bne.n	800e9cc <f_opendir+0x14>
 800e9c8:	2309      	movs	r3, #9
 800e9ca:	e064      	b.n	800ea96 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800e9d0:	f107 010c 	add.w	r1, r7, #12
 800e9d4:	463b      	mov	r3, r7
 800e9d6:	2200      	movs	r2, #0
 800e9d8:	4618      	mov	r0, r3
 800e9da:	f7fe ff41 	bl	800d860 <find_volume>
 800e9de:	4603      	mov	r3, r0
 800e9e0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e9e2:	7dfb      	ldrb	r3, [r7, #23]
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d14f      	bne.n	800ea88 <f_opendir+0xd0>
		obj->fs = fs;
 800e9e8:	68fa      	ldr	r2, [r7, #12]
 800e9ea:	693b      	ldr	r3, [r7, #16]
 800e9ec:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800e9ee:	683b      	ldr	r3, [r7, #0]
 800e9f0:	4619      	mov	r1, r3
 800e9f2:	6878      	ldr	r0, [r7, #4]
 800e9f4:	f7fe fe28 	bl	800d648 <follow_path>
 800e9f8:	4603      	mov	r3, r0
 800e9fa:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800e9fc:	7dfb      	ldrb	r3, [r7, #23]
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d13d      	bne.n	800ea7e <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ea08:	b25b      	sxtb	r3, r3
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	db12      	blt.n	800ea34 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800ea0e:	693b      	ldr	r3, [r7, #16]
 800ea10:	799b      	ldrb	r3, [r3, #6]
 800ea12:	f003 0310 	and.w	r3, r3, #16
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d00a      	beq.n	800ea30 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800ea1a:	68fa      	ldr	r2, [r7, #12]
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	6a1b      	ldr	r3, [r3, #32]
 800ea20:	4619      	mov	r1, r3
 800ea22:	4610      	mov	r0, r2
 800ea24:	f7fe fbf9 	bl	800d21a <ld_clust>
 800ea28:	4602      	mov	r2, r0
 800ea2a:	693b      	ldr	r3, [r7, #16]
 800ea2c:	609a      	str	r2, [r3, #8]
 800ea2e:	e001      	b.n	800ea34 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800ea30:	2305      	movs	r3, #5
 800ea32:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800ea34:	7dfb      	ldrb	r3, [r7, #23]
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d121      	bne.n	800ea7e <f_opendir+0xc6>
				obj->id = fs->id;
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	88da      	ldrh	r2, [r3, #6]
 800ea3e:	693b      	ldr	r3, [r7, #16]
 800ea40:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800ea42:	2100      	movs	r1, #0
 800ea44:	6878      	ldr	r0, [r7, #4]
 800ea46:	f7fe fa61 	bl	800cf0c <dir_sdi>
 800ea4a:	4603      	mov	r3, r0
 800ea4c:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800ea4e:	7dfb      	ldrb	r3, [r7, #23]
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	d114      	bne.n	800ea7e <f_opendir+0xc6>
					if (obj->sclust) {
 800ea54:	693b      	ldr	r3, [r7, #16]
 800ea56:	689b      	ldr	r3, [r3, #8]
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d00d      	beq.n	800ea78 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800ea5c:	2100      	movs	r1, #0
 800ea5e:	6878      	ldr	r0, [r7, #4]
 800ea60:	f7fd fda2 	bl	800c5a8 <inc_lock>
 800ea64:	4602      	mov	r2, r0
 800ea66:	693b      	ldr	r3, [r7, #16]
 800ea68:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800ea6a:	693b      	ldr	r3, [r7, #16]
 800ea6c:	691b      	ldr	r3, [r3, #16]
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d105      	bne.n	800ea7e <f_opendir+0xc6>
 800ea72:	2312      	movs	r3, #18
 800ea74:	75fb      	strb	r3, [r7, #23]
 800ea76:	e002      	b.n	800ea7e <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800ea78:	693b      	ldr	r3, [r7, #16]
 800ea7a:	2200      	movs	r2, #0
 800ea7c:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800ea7e:	7dfb      	ldrb	r3, [r7, #23]
 800ea80:	2b04      	cmp	r3, #4
 800ea82:	d101      	bne.n	800ea88 <f_opendir+0xd0>
 800ea84:	2305      	movs	r3, #5
 800ea86:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800ea88:	7dfb      	ldrb	r3, [r7, #23]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d002      	beq.n	800ea94 <f_opendir+0xdc>
 800ea8e:	693b      	ldr	r3, [r7, #16]
 800ea90:	2200      	movs	r2, #0
 800ea92:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ea94:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea96:	4618      	mov	r0, r3
 800ea98:	3718      	adds	r7, #24
 800ea9a:	46bd      	mov	sp, r7
 800ea9c:	bd80      	pop	{r7, pc}

0800ea9e <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800ea9e:	b580      	push	{r7, lr}
 800eaa0:	b084      	sub	sp, #16
 800eaa2:	af00      	add	r7, sp, #0
 800eaa4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	f107 0208 	add.w	r2, r7, #8
 800eaac:	4611      	mov	r1, r2
 800eaae:	4618      	mov	r0, r3
 800eab0:	f7ff f922 	bl	800dcf8 <validate>
 800eab4:	4603      	mov	r3, r0
 800eab6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800eab8:	7bfb      	ldrb	r3, [r7, #15]
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d110      	bne.n	800eae0 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	691b      	ldr	r3, [r3, #16]
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d006      	beq.n	800ead4 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	691b      	ldr	r3, [r3, #16]
 800eaca:	4618      	mov	r0, r3
 800eacc:	f7fd fdfa 	bl	800c6c4 <dec_lock>
 800ead0:	4603      	mov	r3, r0
 800ead2:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800ead4:	7bfb      	ldrb	r3, [r7, #15]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d102      	bne.n	800eae0 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	2200      	movs	r2, #0
 800eade:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800eae0:	7bfb      	ldrb	r3, [r7, #15]
}
 800eae2:	4618      	mov	r0, r3
 800eae4:	3710      	adds	r7, #16
 800eae6:	46bd      	mov	sp, r7
 800eae8:	bd80      	pop	{r7, pc}

0800eaea <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800eaea:	b580      	push	{r7, lr}
 800eaec:	b084      	sub	sp, #16
 800eaee:	af00      	add	r7, sp, #0
 800eaf0:	6078      	str	r0, [r7, #4]
 800eaf2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	f107 0208 	add.w	r2, r7, #8
 800eafa:	4611      	mov	r1, r2
 800eafc:	4618      	mov	r0, r3
 800eafe:	f7ff f8fb 	bl	800dcf8 <validate>
 800eb02:	4603      	mov	r3, r0
 800eb04:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800eb06:	7bfb      	ldrb	r3, [r7, #15]
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d126      	bne.n	800eb5a <f_readdir+0x70>
		if (!fno) {
 800eb0c:	683b      	ldr	r3, [r7, #0]
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d106      	bne.n	800eb20 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800eb12:	2100      	movs	r1, #0
 800eb14:	6878      	ldr	r0, [r7, #4]
 800eb16:	f7fe f9f9 	bl	800cf0c <dir_sdi>
 800eb1a:	4603      	mov	r3, r0
 800eb1c:	73fb      	strb	r3, [r7, #15]
 800eb1e:	e01c      	b.n	800eb5a <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 800eb20:	2100      	movs	r1, #0
 800eb22:	6878      	ldr	r0, [r7, #4]
 800eb24:	f7fe fbb8 	bl	800d298 <dir_read>
 800eb28:	4603      	mov	r3, r0
 800eb2a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800eb2c:	7bfb      	ldrb	r3, [r7, #15]
 800eb2e:	2b04      	cmp	r3, #4
 800eb30:	d101      	bne.n	800eb36 <f_readdir+0x4c>
 800eb32:	2300      	movs	r3, #0
 800eb34:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800eb36:	7bfb      	ldrb	r3, [r7, #15]
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	d10e      	bne.n	800eb5a <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800eb3c:	6839      	ldr	r1, [r7, #0]
 800eb3e:	6878      	ldr	r0, [r7, #4]
 800eb40:	f7fe fc8e 	bl	800d460 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800eb44:	2100      	movs	r1, #0
 800eb46:	6878      	ldr	r0, [r7, #4]
 800eb48:	f7fe fa5b 	bl	800d002 <dir_next>
 800eb4c:	4603      	mov	r3, r0
 800eb4e:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800eb50:	7bfb      	ldrb	r3, [r7, #15]
 800eb52:	2b04      	cmp	r3, #4
 800eb54:	d101      	bne.n	800eb5a <f_readdir+0x70>
 800eb56:	2300      	movs	r3, #0
 800eb58:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800eb5a:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb5c:	4618      	mov	r0, r3
 800eb5e:	3710      	adds	r7, #16
 800eb60:	46bd      	mov	sp, r7
 800eb62:	bd80      	pop	{r7, pc}

0800eb64 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800eb64:	b480      	push	{r7}
 800eb66:	b087      	sub	sp, #28
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	60f8      	str	r0, [r7, #12]
 800eb6c:	60b9      	str	r1, [r7, #8]
 800eb6e:	4613      	mov	r3, r2
 800eb70:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800eb72:	2301      	movs	r3, #1
 800eb74:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800eb76:	2300      	movs	r3, #0
 800eb78:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800eb7a:	4b1f      	ldr	r3, [pc, #124]	; (800ebf8 <FATFS_LinkDriverEx+0x94>)
 800eb7c:	7a5b      	ldrb	r3, [r3, #9]
 800eb7e:	b2db      	uxtb	r3, r3
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d131      	bne.n	800ebe8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800eb84:	4b1c      	ldr	r3, [pc, #112]	; (800ebf8 <FATFS_LinkDriverEx+0x94>)
 800eb86:	7a5b      	ldrb	r3, [r3, #9]
 800eb88:	b2db      	uxtb	r3, r3
 800eb8a:	461a      	mov	r2, r3
 800eb8c:	4b1a      	ldr	r3, [pc, #104]	; (800ebf8 <FATFS_LinkDriverEx+0x94>)
 800eb8e:	2100      	movs	r1, #0
 800eb90:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800eb92:	4b19      	ldr	r3, [pc, #100]	; (800ebf8 <FATFS_LinkDriverEx+0x94>)
 800eb94:	7a5b      	ldrb	r3, [r3, #9]
 800eb96:	b2db      	uxtb	r3, r3
 800eb98:	4a17      	ldr	r2, [pc, #92]	; (800ebf8 <FATFS_LinkDriverEx+0x94>)
 800eb9a:	009b      	lsls	r3, r3, #2
 800eb9c:	4413      	add	r3, r2
 800eb9e:	68fa      	ldr	r2, [r7, #12]
 800eba0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800eba2:	4b15      	ldr	r3, [pc, #84]	; (800ebf8 <FATFS_LinkDriverEx+0x94>)
 800eba4:	7a5b      	ldrb	r3, [r3, #9]
 800eba6:	b2db      	uxtb	r3, r3
 800eba8:	461a      	mov	r2, r3
 800ebaa:	4b13      	ldr	r3, [pc, #76]	; (800ebf8 <FATFS_LinkDriverEx+0x94>)
 800ebac:	4413      	add	r3, r2
 800ebae:	79fa      	ldrb	r2, [r7, #7]
 800ebb0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ebb2:	4b11      	ldr	r3, [pc, #68]	; (800ebf8 <FATFS_LinkDriverEx+0x94>)
 800ebb4:	7a5b      	ldrb	r3, [r3, #9]
 800ebb6:	b2db      	uxtb	r3, r3
 800ebb8:	1c5a      	adds	r2, r3, #1
 800ebba:	b2d1      	uxtb	r1, r2
 800ebbc:	4a0e      	ldr	r2, [pc, #56]	; (800ebf8 <FATFS_LinkDriverEx+0x94>)
 800ebbe:	7251      	strb	r1, [r2, #9]
 800ebc0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ebc2:	7dbb      	ldrb	r3, [r7, #22]
 800ebc4:	3330      	adds	r3, #48	; 0x30
 800ebc6:	b2da      	uxtb	r2, r3
 800ebc8:	68bb      	ldr	r3, [r7, #8]
 800ebca:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ebcc:	68bb      	ldr	r3, [r7, #8]
 800ebce:	3301      	adds	r3, #1
 800ebd0:	223a      	movs	r2, #58	; 0x3a
 800ebd2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ebd4:	68bb      	ldr	r3, [r7, #8]
 800ebd6:	3302      	adds	r3, #2
 800ebd8:	222f      	movs	r2, #47	; 0x2f
 800ebda:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ebdc:	68bb      	ldr	r3, [r7, #8]
 800ebde:	3303      	adds	r3, #3
 800ebe0:	2200      	movs	r2, #0
 800ebe2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ebe4:	2300      	movs	r3, #0
 800ebe6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ebe8:	7dfb      	ldrb	r3, [r7, #23]
}
 800ebea:	4618      	mov	r0, r3
 800ebec:	371c      	adds	r7, #28
 800ebee:	46bd      	mov	sp, r7
 800ebf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf4:	4770      	bx	lr
 800ebf6:	bf00      	nop
 800ebf8:	200004f4 	.word	0x200004f4

0800ebfc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ebfc:	b580      	push	{r7, lr}
 800ebfe:	b082      	sub	sp, #8
 800ec00:	af00      	add	r7, sp, #0
 800ec02:	6078      	str	r0, [r7, #4]
 800ec04:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ec06:	2200      	movs	r2, #0
 800ec08:	6839      	ldr	r1, [r7, #0]
 800ec0a:	6878      	ldr	r0, [r7, #4]
 800ec0c:	f7ff ffaa 	bl	800eb64 <FATFS_LinkDriverEx>
 800ec10:	4603      	mov	r3, r0
}
 800ec12:	4618      	mov	r0, r3
 800ec14:	3708      	adds	r7, #8
 800ec16:	46bd      	mov	sp, r7
 800ec18:	bd80      	pop	{r7, pc}
	...

0800ec1c <__errno>:
 800ec1c:	4b01      	ldr	r3, [pc, #4]	; (800ec24 <__errno+0x8>)
 800ec1e:	6818      	ldr	r0, [r3, #0]
 800ec20:	4770      	bx	lr
 800ec22:	bf00      	nop
 800ec24:	20000024 	.word	0x20000024

0800ec28 <__libc_init_array>:
 800ec28:	b570      	push	{r4, r5, r6, lr}
 800ec2a:	4d0d      	ldr	r5, [pc, #52]	; (800ec60 <__libc_init_array+0x38>)
 800ec2c:	4c0d      	ldr	r4, [pc, #52]	; (800ec64 <__libc_init_array+0x3c>)
 800ec2e:	1b64      	subs	r4, r4, r5
 800ec30:	10a4      	asrs	r4, r4, #2
 800ec32:	2600      	movs	r6, #0
 800ec34:	42a6      	cmp	r6, r4
 800ec36:	d109      	bne.n	800ec4c <__libc_init_array+0x24>
 800ec38:	4d0b      	ldr	r5, [pc, #44]	; (800ec68 <__libc_init_array+0x40>)
 800ec3a:	4c0c      	ldr	r4, [pc, #48]	; (800ec6c <__libc_init_array+0x44>)
 800ec3c:	f006 f882 	bl	8014d44 <_init>
 800ec40:	1b64      	subs	r4, r4, r5
 800ec42:	10a4      	asrs	r4, r4, #2
 800ec44:	2600      	movs	r6, #0
 800ec46:	42a6      	cmp	r6, r4
 800ec48:	d105      	bne.n	800ec56 <__libc_init_array+0x2e>
 800ec4a:	bd70      	pop	{r4, r5, r6, pc}
 800ec4c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ec50:	4798      	blx	r3
 800ec52:	3601      	adds	r6, #1
 800ec54:	e7ee      	b.n	800ec34 <__libc_init_array+0xc>
 800ec56:	f855 3b04 	ldr.w	r3, [r5], #4
 800ec5a:	4798      	blx	r3
 800ec5c:	3601      	adds	r6, #1
 800ec5e:	e7f2      	b.n	800ec46 <__libc_init_array+0x1e>
 800ec60:	080156b8 	.word	0x080156b8
 800ec64:	080156b8 	.word	0x080156b8
 800ec68:	080156b8 	.word	0x080156b8
 800ec6c:	080156bc 	.word	0x080156bc

0800ec70 <malloc>:
 800ec70:	4b02      	ldr	r3, [pc, #8]	; (800ec7c <malloc+0xc>)
 800ec72:	4601      	mov	r1, r0
 800ec74:	6818      	ldr	r0, [r3, #0]
 800ec76:	f000 b869 	b.w	800ed4c <_malloc_r>
 800ec7a:	bf00      	nop
 800ec7c:	20000024 	.word	0x20000024

0800ec80 <memcpy>:
 800ec80:	440a      	add	r2, r1
 800ec82:	4291      	cmp	r1, r2
 800ec84:	f100 33ff 	add.w	r3, r0, #4294967295
 800ec88:	d100      	bne.n	800ec8c <memcpy+0xc>
 800ec8a:	4770      	bx	lr
 800ec8c:	b510      	push	{r4, lr}
 800ec8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ec92:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ec96:	4291      	cmp	r1, r2
 800ec98:	d1f9      	bne.n	800ec8e <memcpy+0xe>
 800ec9a:	bd10      	pop	{r4, pc}

0800ec9c <memset>:
 800ec9c:	4402      	add	r2, r0
 800ec9e:	4603      	mov	r3, r0
 800eca0:	4293      	cmp	r3, r2
 800eca2:	d100      	bne.n	800eca6 <memset+0xa>
 800eca4:	4770      	bx	lr
 800eca6:	f803 1b01 	strb.w	r1, [r3], #1
 800ecaa:	e7f9      	b.n	800eca0 <memset+0x4>

0800ecac <_free_r>:
 800ecac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ecae:	2900      	cmp	r1, #0
 800ecb0:	d048      	beq.n	800ed44 <_free_r+0x98>
 800ecb2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ecb6:	9001      	str	r0, [sp, #4]
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	f1a1 0404 	sub.w	r4, r1, #4
 800ecbe:	bfb8      	it	lt
 800ecc0:	18e4      	addlt	r4, r4, r3
 800ecc2:	f003 fbeb 	bl	801249c <__malloc_lock>
 800ecc6:	4a20      	ldr	r2, [pc, #128]	; (800ed48 <_free_r+0x9c>)
 800ecc8:	9801      	ldr	r0, [sp, #4]
 800ecca:	6813      	ldr	r3, [r2, #0]
 800eccc:	4615      	mov	r5, r2
 800ecce:	b933      	cbnz	r3, 800ecde <_free_r+0x32>
 800ecd0:	6063      	str	r3, [r4, #4]
 800ecd2:	6014      	str	r4, [r2, #0]
 800ecd4:	b003      	add	sp, #12
 800ecd6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ecda:	f003 bbe5 	b.w	80124a8 <__malloc_unlock>
 800ecde:	42a3      	cmp	r3, r4
 800ece0:	d90b      	bls.n	800ecfa <_free_r+0x4e>
 800ece2:	6821      	ldr	r1, [r4, #0]
 800ece4:	1862      	adds	r2, r4, r1
 800ece6:	4293      	cmp	r3, r2
 800ece8:	bf04      	itt	eq
 800ecea:	681a      	ldreq	r2, [r3, #0]
 800ecec:	685b      	ldreq	r3, [r3, #4]
 800ecee:	6063      	str	r3, [r4, #4]
 800ecf0:	bf04      	itt	eq
 800ecf2:	1852      	addeq	r2, r2, r1
 800ecf4:	6022      	streq	r2, [r4, #0]
 800ecf6:	602c      	str	r4, [r5, #0]
 800ecf8:	e7ec      	b.n	800ecd4 <_free_r+0x28>
 800ecfa:	461a      	mov	r2, r3
 800ecfc:	685b      	ldr	r3, [r3, #4]
 800ecfe:	b10b      	cbz	r3, 800ed04 <_free_r+0x58>
 800ed00:	42a3      	cmp	r3, r4
 800ed02:	d9fa      	bls.n	800ecfa <_free_r+0x4e>
 800ed04:	6811      	ldr	r1, [r2, #0]
 800ed06:	1855      	adds	r5, r2, r1
 800ed08:	42a5      	cmp	r5, r4
 800ed0a:	d10b      	bne.n	800ed24 <_free_r+0x78>
 800ed0c:	6824      	ldr	r4, [r4, #0]
 800ed0e:	4421      	add	r1, r4
 800ed10:	1854      	adds	r4, r2, r1
 800ed12:	42a3      	cmp	r3, r4
 800ed14:	6011      	str	r1, [r2, #0]
 800ed16:	d1dd      	bne.n	800ecd4 <_free_r+0x28>
 800ed18:	681c      	ldr	r4, [r3, #0]
 800ed1a:	685b      	ldr	r3, [r3, #4]
 800ed1c:	6053      	str	r3, [r2, #4]
 800ed1e:	4421      	add	r1, r4
 800ed20:	6011      	str	r1, [r2, #0]
 800ed22:	e7d7      	b.n	800ecd4 <_free_r+0x28>
 800ed24:	d902      	bls.n	800ed2c <_free_r+0x80>
 800ed26:	230c      	movs	r3, #12
 800ed28:	6003      	str	r3, [r0, #0]
 800ed2a:	e7d3      	b.n	800ecd4 <_free_r+0x28>
 800ed2c:	6825      	ldr	r5, [r4, #0]
 800ed2e:	1961      	adds	r1, r4, r5
 800ed30:	428b      	cmp	r3, r1
 800ed32:	bf04      	itt	eq
 800ed34:	6819      	ldreq	r1, [r3, #0]
 800ed36:	685b      	ldreq	r3, [r3, #4]
 800ed38:	6063      	str	r3, [r4, #4]
 800ed3a:	bf04      	itt	eq
 800ed3c:	1949      	addeq	r1, r1, r5
 800ed3e:	6021      	streq	r1, [r4, #0]
 800ed40:	6054      	str	r4, [r2, #4]
 800ed42:	e7c7      	b.n	800ecd4 <_free_r+0x28>
 800ed44:	b003      	add	sp, #12
 800ed46:	bd30      	pop	{r4, r5, pc}
 800ed48:	20000500 	.word	0x20000500

0800ed4c <_malloc_r>:
 800ed4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed4e:	1ccd      	adds	r5, r1, #3
 800ed50:	f025 0503 	bic.w	r5, r5, #3
 800ed54:	3508      	adds	r5, #8
 800ed56:	2d0c      	cmp	r5, #12
 800ed58:	bf38      	it	cc
 800ed5a:	250c      	movcc	r5, #12
 800ed5c:	2d00      	cmp	r5, #0
 800ed5e:	4606      	mov	r6, r0
 800ed60:	db01      	blt.n	800ed66 <_malloc_r+0x1a>
 800ed62:	42a9      	cmp	r1, r5
 800ed64:	d903      	bls.n	800ed6e <_malloc_r+0x22>
 800ed66:	230c      	movs	r3, #12
 800ed68:	6033      	str	r3, [r6, #0]
 800ed6a:	2000      	movs	r0, #0
 800ed6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed6e:	f003 fb95 	bl	801249c <__malloc_lock>
 800ed72:	4921      	ldr	r1, [pc, #132]	; (800edf8 <_malloc_r+0xac>)
 800ed74:	680a      	ldr	r2, [r1, #0]
 800ed76:	4614      	mov	r4, r2
 800ed78:	b99c      	cbnz	r4, 800eda2 <_malloc_r+0x56>
 800ed7a:	4f20      	ldr	r7, [pc, #128]	; (800edfc <_malloc_r+0xb0>)
 800ed7c:	683b      	ldr	r3, [r7, #0]
 800ed7e:	b923      	cbnz	r3, 800ed8a <_malloc_r+0x3e>
 800ed80:	4621      	mov	r1, r4
 800ed82:	4630      	mov	r0, r6
 800ed84:	f000 feb6 	bl	800faf4 <_sbrk_r>
 800ed88:	6038      	str	r0, [r7, #0]
 800ed8a:	4629      	mov	r1, r5
 800ed8c:	4630      	mov	r0, r6
 800ed8e:	f000 feb1 	bl	800faf4 <_sbrk_r>
 800ed92:	1c43      	adds	r3, r0, #1
 800ed94:	d123      	bne.n	800edde <_malloc_r+0x92>
 800ed96:	230c      	movs	r3, #12
 800ed98:	6033      	str	r3, [r6, #0]
 800ed9a:	4630      	mov	r0, r6
 800ed9c:	f003 fb84 	bl	80124a8 <__malloc_unlock>
 800eda0:	e7e3      	b.n	800ed6a <_malloc_r+0x1e>
 800eda2:	6823      	ldr	r3, [r4, #0]
 800eda4:	1b5b      	subs	r3, r3, r5
 800eda6:	d417      	bmi.n	800edd8 <_malloc_r+0x8c>
 800eda8:	2b0b      	cmp	r3, #11
 800edaa:	d903      	bls.n	800edb4 <_malloc_r+0x68>
 800edac:	6023      	str	r3, [r4, #0]
 800edae:	441c      	add	r4, r3
 800edb0:	6025      	str	r5, [r4, #0]
 800edb2:	e004      	b.n	800edbe <_malloc_r+0x72>
 800edb4:	6863      	ldr	r3, [r4, #4]
 800edb6:	42a2      	cmp	r2, r4
 800edb8:	bf0c      	ite	eq
 800edba:	600b      	streq	r3, [r1, #0]
 800edbc:	6053      	strne	r3, [r2, #4]
 800edbe:	4630      	mov	r0, r6
 800edc0:	f003 fb72 	bl	80124a8 <__malloc_unlock>
 800edc4:	f104 000b 	add.w	r0, r4, #11
 800edc8:	1d23      	adds	r3, r4, #4
 800edca:	f020 0007 	bic.w	r0, r0, #7
 800edce:	1ac2      	subs	r2, r0, r3
 800edd0:	d0cc      	beq.n	800ed6c <_malloc_r+0x20>
 800edd2:	1a1b      	subs	r3, r3, r0
 800edd4:	50a3      	str	r3, [r4, r2]
 800edd6:	e7c9      	b.n	800ed6c <_malloc_r+0x20>
 800edd8:	4622      	mov	r2, r4
 800edda:	6864      	ldr	r4, [r4, #4]
 800eddc:	e7cc      	b.n	800ed78 <_malloc_r+0x2c>
 800edde:	1cc4      	adds	r4, r0, #3
 800ede0:	f024 0403 	bic.w	r4, r4, #3
 800ede4:	42a0      	cmp	r0, r4
 800ede6:	d0e3      	beq.n	800edb0 <_malloc_r+0x64>
 800ede8:	1a21      	subs	r1, r4, r0
 800edea:	4630      	mov	r0, r6
 800edec:	f000 fe82 	bl	800faf4 <_sbrk_r>
 800edf0:	3001      	adds	r0, #1
 800edf2:	d1dd      	bne.n	800edb0 <_malloc_r+0x64>
 800edf4:	e7cf      	b.n	800ed96 <_malloc_r+0x4a>
 800edf6:	bf00      	nop
 800edf8:	20000500 	.word	0x20000500
 800edfc:	20000504 	.word	0x20000504

0800ee00 <__cvt>:
 800ee00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ee04:	ec55 4b10 	vmov	r4, r5, d0
 800ee08:	2d00      	cmp	r5, #0
 800ee0a:	460e      	mov	r6, r1
 800ee0c:	4619      	mov	r1, r3
 800ee0e:	462b      	mov	r3, r5
 800ee10:	bfbb      	ittet	lt
 800ee12:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ee16:	461d      	movlt	r5, r3
 800ee18:	2300      	movge	r3, #0
 800ee1a:	232d      	movlt	r3, #45	; 0x2d
 800ee1c:	700b      	strb	r3, [r1, #0]
 800ee1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ee20:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ee24:	4691      	mov	r9, r2
 800ee26:	f023 0820 	bic.w	r8, r3, #32
 800ee2a:	bfbc      	itt	lt
 800ee2c:	4622      	movlt	r2, r4
 800ee2e:	4614      	movlt	r4, r2
 800ee30:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ee34:	d005      	beq.n	800ee42 <__cvt+0x42>
 800ee36:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ee3a:	d100      	bne.n	800ee3e <__cvt+0x3e>
 800ee3c:	3601      	adds	r6, #1
 800ee3e:	2102      	movs	r1, #2
 800ee40:	e000      	b.n	800ee44 <__cvt+0x44>
 800ee42:	2103      	movs	r1, #3
 800ee44:	ab03      	add	r3, sp, #12
 800ee46:	9301      	str	r3, [sp, #4]
 800ee48:	ab02      	add	r3, sp, #8
 800ee4a:	9300      	str	r3, [sp, #0]
 800ee4c:	ec45 4b10 	vmov	d0, r4, r5
 800ee50:	4653      	mov	r3, sl
 800ee52:	4632      	mov	r2, r6
 800ee54:	f001 ff80 	bl	8010d58 <_dtoa_r>
 800ee58:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ee5c:	4607      	mov	r7, r0
 800ee5e:	d102      	bne.n	800ee66 <__cvt+0x66>
 800ee60:	f019 0f01 	tst.w	r9, #1
 800ee64:	d022      	beq.n	800eeac <__cvt+0xac>
 800ee66:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ee6a:	eb07 0906 	add.w	r9, r7, r6
 800ee6e:	d110      	bne.n	800ee92 <__cvt+0x92>
 800ee70:	783b      	ldrb	r3, [r7, #0]
 800ee72:	2b30      	cmp	r3, #48	; 0x30
 800ee74:	d10a      	bne.n	800ee8c <__cvt+0x8c>
 800ee76:	2200      	movs	r2, #0
 800ee78:	2300      	movs	r3, #0
 800ee7a:	4620      	mov	r0, r4
 800ee7c:	4629      	mov	r1, r5
 800ee7e:	f7f1 fe43 	bl	8000b08 <__aeabi_dcmpeq>
 800ee82:	b918      	cbnz	r0, 800ee8c <__cvt+0x8c>
 800ee84:	f1c6 0601 	rsb	r6, r6, #1
 800ee88:	f8ca 6000 	str.w	r6, [sl]
 800ee8c:	f8da 3000 	ldr.w	r3, [sl]
 800ee90:	4499      	add	r9, r3
 800ee92:	2200      	movs	r2, #0
 800ee94:	2300      	movs	r3, #0
 800ee96:	4620      	mov	r0, r4
 800ee98:	4629      	mov	r1, r5
 800ee9a:	f7f1 fe35 	bl	8000b08 <__aeabi_dcmpeq>
 800ee9e:	b108      	cbz	r0, 800eea4 <__cvt+0xa4>
 800eea0:	f8cd 900c 	str.w	r9, [sp, #12]
 800eea4:	2230      	movs	r2, #48	; 0x30
 800eea6:	9b03      	ldr	r3, [sp, #12]
 800eea8:	454b      	cmp	r3, r9
 800eeaa:	d307      	bcc.n	800eebc <__cvt+0xbc>
 800eeac:	9b03      	ldr	r3, [sp, #12]
 800eeae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800eeb0:	1bdb      	subs	r3, r3, r7
 800eeb2:	4638      	mov	r0, r7
 800eeb4:	6013      	str	r3, [r2, #0]
 800eeb6:	b004      	add	sp, #16
 800eeb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eebc:	1c59      	adds	r1, r3, #1
 800eebe:	9103      	str	r1, [sp, #12]
 800eec0:	701a      	strb	r2, [r3, #0]
 800eec2:	e7f0      	b.n	800eea6 <__cvt+0xa6>

0800eec4 <__exponent>:
 800eec4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eec6:	4603      	mov	r3, r0
 800eec8:	2900      	cmp	r1, #0
 800eeca:	bfb8      	it	lt
 800eecc:	4249      	neglt	r1, r1
 800eece:	f803 2b02 	strb.w	r2, [r3], #2
 800eed2:	bfb4      	ite	lt
 800eed4:	222d      	movlt	r2, #45	; 0x2d
 800eed6:	222b      	movge	r2, #43	; 0x2b
 800eed8:	2909      	cmp	r1, #9
 800eeda:	7042      	strb	r2, [r0, #1]
 800eedc:	dd2a      	ble.n	800ef34 <__exponent+0x70>
 800eede:	f10d 0407 	add.w	r4, sp, #7
 800eee2:	46a4      	mov	ip, r4
 800eee4:	270a      	movs	r7, #10
 800eee6:	46a6      	mov	lr, r4
 800eee8:	460a      	mov	r2, r1
 800eeea:	fb91 f6f7 	sdiv	r6, r1, r7
 800eeee:	fb07 1516 	mls	r5, r7, r6, r1
 800eef2:	3530      	adds	r5, #48	; 0x30
 800eef4:	2a63      	cmp	r2, #99	; 0x63
 800eef6:	f104 34ff 	add.w	r4, r4, #4294967295
 800eefa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800eefe:	4631      	mov	r1, r6
 800ef00:	dcf1      	bgt.n	800eee6 <__exponent+0x22>
 800ef02:	3130      	adds	r1, #48	; 0x30
 800ef04:	f1ae 0502 	sub.w	r5, lr, #2
 800ef08:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ef0c:	1c44      	adds	r4, r0, #1
 800ef0e:	4629      	mov	r1, r5
 800ef10:	4561      	cmp	r1, ip
 800ef12:	d30a      	bcc.n	800ef2a <__exponent+0x66>
 800ef14:	f10d 0209 	add.w	r2, sp, #9
 800ef18:	eba2 020e 	sub.w	r2, r2, lr
 800ef1c:	4565      	cmp	r5, ip
 800ef1e:	bf88      	it	hi
 800ef20:	2200      	movhi	r2, #0
 800ef22:	4413      	add	r3, r2
 800ef24:	1a18      	subs	r0, r3, r0
 800ef26:	b003      	add	sp, #12
 800ef28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ef2e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ef32:	e7ed      	b.n	800ef10 <__exponent+0x4c>
 800ef34:	2330      	movs	r3, #48	; 0x30
 800ef36:	3130      	adds	r1, #48	; 0x30
 800ef38:	7083      	strb	r3, [r0, #2]
 800ef3a:	70c1      	strb	r1, [r0, #3]
 800ef3c:	1d03      	adds	r3, r0, #4
 800ef3e:	e7f1      	b.n	800ef24 <__exponent+0x60>

0800ef40 <_printf_float>:
 800ef40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef44:	ed2d 8b02 	vpush	{d8}
 800ef48:	b08d      	sub	sp, #52	; 0x34
 800ef4a:	460c      	mov	r4, r1
 800ef4c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ef50:	4616      	mov	r6, r2
 800ef52:	461f      	mov	r7, r3
 800ef54:	4605      	mov	r5, r0
 800ef56:	f003 fa11 	bl	801237c <_localeconv_r>
 800ef5a:	f8d0 a000 	ldr.w	sl, [r0]
 800ef5e:	4650      	mov	r0, sl
 800ef60:	f7f1 f950 	bl	8000204 <strlen>
 800ef64:	2300      	movs	r3, #0
 800ef66:	930a      	str	r3, [sp, #40]	; 0x28
 800ef68:	6823      	ldr	r3, [r4, #0]
 800ef6a:	9305      	str	r3, [sp, #20]
 800ef6c:	f8d8 3000 	ldr.w	r3, [r8]
 800ef70:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ef74:	3307      	adds	r3, #7
 800ef76:	f023 0307 	bic.w	r3, r3, #7
 800ef7a:	f103 0208 	add.w	r2, r3, #8
 800ef7e:	f8c8 2000 	str.w	r2, [r8]
 800ef82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef86:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ef8a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ef8e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ef92:	9307      	str	r3, [sp, #28]
 800ef94:	f8cd 8018 	str.w	r8, [sp, #24]
 800ef98:	ee08 0a10 	vmov	s16, r0
 800ef9c:	4b9f      	ldr	r3, [pc, #636]	; (800f21c <_printf_float+0x2dc>)
 800ef9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800efa2:	f04f 32ff 	mov.w	r2, #4294967295
 800efa6:	f7f1 fde1 	bl	8000b6c <__aeabi_dcmpun>
 800efaa:	bb88      	cbnz	r0, 800f010 <_printf_float+0xd0>
 800efac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800efb0:	4b9a      	ldr	r3, [pc, #616]	; (800f21c <_printf_float+0x2dc>)
 800efb2:	f04f 32ff 	mov.w	r2, #4294967295
 800efb6:	f7f1 fdbb 	bl	8000b30 <__aeabi_dcmple>
 800efba:	bb48      	cbnz	r0, 800f010 <_printf_float+0xd0>
 800efbc:	2200      	movs	r2, #0
 800efbe:	2300      	movs	r3, #0
 800efc0:	4640      	mov	r0, r8
 800efc2:	4649      	mov	r1, r9
 800efc4:	f7f1 fdaa 	bl	8000b1c <__aeabi_dcmplt>
 800efc8:	b110      	cbz	r0, 800efd0 <_printf_float+0x90>
 800efca:	232d      	movs	r3, #45	; 0x2d
 800efcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800efd0:	4b93      	ldr	r3, [pc, #588]	; (800f220 <_printf_float+0x2e0>)
 800efd2:	4894      	ldr	r0, [pc, #592]	; (800f224 <_printf_float+0x2e4>)
 800efd4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800efd8:	bf94      	ite	ls
 800efda:	4698      	movls	r8, r3
 800efdc:	4680      	movhi	r8, r0
 800efde:	2303      	movs	r3, #3
 800efe0:	6123      	str	r3, [r4, #16]
 800efe2:	9b05      	ldr	r3, [sp, #20]
 800efe4:	f023 0204 	bic.w	r2, r3, #4
 800efe8:	6022      	str	r2, [r4, #0]
 800efea:	f04f 0900 	mov.w	r9, #0
 800efee:	9700      	str	r7, [sp, #0]
 800eff0:	4633      	mov	r3, r6
 800eff2:	aa0b      	add	r2, sp, #44	; 0x2c
 800eff4:	4621      	mov	r1, r4
 800eff6:	4628      	mov	r0, r5
 800eff8:	f000 f9d8 	bl	800f3ac <_printf_common>
 800effc:	3001      	adds	r0, #1
 800effe:	f040 8090 	bne.w	800f122 <_printf_float+0x1e2>
 800f002:	f04f 30ff 	mov.w	r0, #4294967295
 800f006:	b00d      	add	sp, #52	; 0x34
 800f008:	ecbd 8b02 	vpop	{d8}
 800f00c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f010:	4642      	mov	r2, r8
 800f012:	464b      	mov	r3, r9
 800f014:	4640      	mov	r0, r8
 800f016:	4649      	mov	r1, r9
 800f018:	f7f1 fda8 	bl	8000b6c <__aeabi_dcmpun>
 800f01c:	b140      	cbz	r0, 800f030 <_printf_float+0xf0>
 800f01e:	464b      	mov	r3, r9
 800f020:	2b00      	cmp	r3, #0
 800f022:	bfbc      	itt	lt
 800f024:	232d      	movlt	r3, #45	; 0x2d
 800f026:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f02a:	487f      	ldr	r0, [pc, #508]	; (800f228 <_printf_float+0x2e8>)
 800f02c:	4b7f      	ldr	r3, [pc, #508]	; (800f22c <_printf_float+0x2ec>)
 800f02e:	e7d1      	b.n	800efd4 <_printf_float+0x94>
 800f030:	6863      	ldr	r3, [r4, #4]
 800f032:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800f036:	9206      	str	r2, [sp, #24]
 800f038:	1c5a      	adds	r2, r3, #1
 800f03a:	d13f      	bne.n	800f0bc <_printf_float+0x17c>
 800f03c:	2306      	movs	r3, #6
 800f03e:	6063      	str	r3, [r4, #4]
 800f040:	9b05      	ldr	r3, [sp, #20]
 800f042:	6861      	ldr	r1, [r4, #4]
 800f044:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800f048:	2300      	movs	r3, #0
 800f04a:	9303      	str	r3, [sp, #12]
 800f04c:	ab0a      	add	r3, sp, #40	; 0x28
 800f04e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800f052:	ab09      	add	r3, sp, #36	; 0x24
 800f054:	ec49 8b10 	vmov	d0, r8, r9
 800f058:	9300      	str	r3, [sp, #0]
 800f05a:	6022      	str	r2, [r4, #0]
 800f05c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f060:	4628      	mov	r0, r5
 800f062:	f7ff fecd 	bl	800ee00 <__cvt>
 800f066:	9b06      	ldr	r3, [sp, #24]
 800f068:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f06a:	2b47      	cmp	r3, #71	; 0x47
 800f06c:	4680      	mov	r8, r0
 800f06e:	d108      	bne.n	800f082 <_printf_float+0x142>
 800f070:	1cc8      	adds	r0, r1, #3
 800f072:	db02      	blt.n	800f07a <_printf_float+0x13a>
 800f074:	6863      	ldr	r3, [r4, #4]
 800f076:	4299      	cmp	r1, r3
 800f078:	dd41      	ble.n	800f0fe <_printf_float+0x1be>
 800f07a:	f1ab 0b02 	sub.w	fp, fp, #2
 800f07e:	fa5f fb8b 	uxtb.w	fp, fp
 800f082:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f086:	d820      	bhi.n	800f0ca <_printf_float+0x18a>
 800f088:	3901      	subs	r1, #1
 800f08a:	465a      	mov	r2, fp
 800f08c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f090:	9109      	str	r1, [sp, #36]	; 0x24
 800f092:	f7ff ff17 	bl	800eec4 <__exponent>
 800f096:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f098:	1813      	adds	r3, r2, r0
 800f09a:	2a01      	cmp	r2, #1
 800f09c:	4681      	mov	r9, r0
 800f09e:	6123      	str	r3, [r4, #16]
 800f0a0:	dc02      	bgt.n	800f0a8 <_printf_float+0x168>
 800f0a2:	6822      	ldr	r2, [r4, #0]
 800f0a4:	07d2      	lsls	r2, r2, #31
 800f0a6:	d501      	bpl.n	800f0ac <_printf_float+0x16c>
 800f0a8:	3301      	adds	r3, #1
 800f0aa:	6123      	str	r3, [r4, #16]
 800f0ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d09c      	beq.n	800efee <_printf_float+0xae>
 800f0b4:	232d      	movs	r3, #45	; 0x2d
 800f0b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f0ba:	e798      	b.n	800efee <_printf_float+0xae>
 800f0bc:	9a06      	ldr	r2, [sp, #24]
 800f0be:	2a47      	cmp	r2, #71	; 0x47
 800f0c0:	d1be      	bne.n	800f040 <_printf_float+0x100>
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d1bc      	bne.n	800f040 <_printf_float+0x100>
 800f0c6:	2301      	movs	r3, #1
 800f0c8:	e7b9      	b.n	800f03e <_printf_float+0xfe>
 800f0ca:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800f0ce:	d118      	bne.n	800f102 <_printf_float+0x1c2>
 800f0d0:	2900      	cmp	r1, #0
 800f0d2:	6863      	ldr	r3, [r4, #4]
 800f0d4:	dd0b      	ble.n	800f0ee <_printf_float+0x1ae>
 800f0d6:	6121      	str	r1, [r4, #16]
 800f0d8:	b913      	cbnz	r3, 800f0e0 <_printf_float+0x1a0>
 800f0da:	6822      	ldr	r2, [r4, #0]
 800f0dc:	07d0      	lsls	r0, r2, #31
 800f0de:	d502      	bpl.n	800f0e6 <_printf_float+0x1a6>
 800f0e0:	3301      	adds	r3, #1
 800f0e2:	440b      	add	r3, r1
 800f0e4:	6123      	str	r3, [r4, #16]
 800f0e6:	65a1      	str	r1, [r4, #88]	; 0x58
 800f0e8:	f04f 0900 	mov.w	r9, #0
 800f0ec:	e7de      	b.n	800f0ac <_printf_float+0x16c>
 800f0ee:	b913      	cbnz	r3, 800f0f6 <_printf_float+0x1b6>
 800f0f0:	6822      	ldr	r2, [r4, #0]
 800f0f2:	07d2      	lsls	r2, r2, #31
 800f0f4:	d501      	bpl.n	800f0fa <_printf_float+0x1ba>
 800f0f6:	3302      	adds	r3, #2
 800f0f8:	e7f4      	b.n	800f0e4 <_printf_float+0x1a4>
 800f0fa:	2301      	movs	r3, #1
 800f0fc:	e7f2      	b.n	800f0e4 <_printf_float+0x1a4>
 800f0fe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800f102:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f104:	4299      	cmp	r1, r3
 800f106:	db05      	blt.n	800f114 <_printf_float+0x1d4>
 800f108:	6823      	ldr	r3, [r4, #0]
 800f10a:	6121      	str	r1, [r4, #16]
 800f10c:	07d8      	lsls	r0, r3, #31
 800f10e:	d5ea      	bpl.n	800f0e6 <_printf_float+0x1a6>
 800f110:	1c4b      	adds	r3, r1, #1
 800f112:	e7e7      	b.n	800f0e4 <_printf_float+0x1a4>
 800f114:	2900      	cmp	r1, #0
 800f116:	bfd4      	ite	le
 800f118:	f1c1 0202 	rsble	r2, r1, #2
 800f11c:	2201      	movgt	r2, #1
 800f11e:	4413      	add	r3, r2
 800f120:	e7e0      	b.n	800f0e4 <_printf_float+0x1a4>
 800f122:	6823      	ldr	r3, [r4, #0]
 800f124:	055a      	lsls	r2, r3, #21
 800f126:	d407      	bmi.n	800f138 <_printf_float+0x1f8>
 800f128:	6923      	ldr	r3, [r4, #16]
 800f12a:	4642      	mov	r2, r8
 800f12c:	4631      	mov	r1, r6
 800f12e:	4628      	mov	r0, r5
 800f130:	47b8      	blx	r7
 800f132:	3001      	adds	r0, #1
 800f134:	d12c      	bne.n	800f190 <_printf_float+0x250>
 800f136:	e764      	b.n	800f002 <_printf_float+0xc2>
 800f138:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f13c:	f240 80e0 	bls.w	800f300 <_printf_float+0x3c0>
 800f140:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f144:	2200      	movs	r2, #0
 800f146:	2300      	movs	r3, #0
 800f148:	f7f1 fcde 	bl	8000b08 <__aeabi_dcmpeq>
 800f14c:	2800      	cmp	r0, #0
 800f14e:	d034      	beq.n	800f1ba <_printf_float+0x27a>
 800f150:	4a37      	ldr	r2, [pc, #220]	; (800f230 <_printf_float+0x2f0>)
 800f152:	2301      	movs	r3, #1
 800f154:	4631      	mov	r1, r6
 800f156:	4628      	mov	r0, r5
 800f158:	47b8      	blx	r7
 800f15a:	3001      	adds	r0, #1
 800f15c:	f43f af51 	beq.w	800f002 <_printf_float+0xc2>
 800f160:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f164:	429a      	cmp	r2, r3
 800f166:	db02      	blt.n	800f16e <_printf_float+0x22e>
 800f168:	6823      	ldr	r3, [r4, #0]
 800f16a:	07d8      	lsls	r0, r3, #31
 800f16c:	d510      	bpl.n	800f190 <_printf_float+0x250>
 800f16e:	ee18 3a10 	vmov	r3, s16
 800f172:	4652      	mov	r2, sl
 800f174:	4631      	mov	r1, r6
 800f176:	4628      	mov	r0, r5
 800f178:	47b8      	blx	r7
 800f17a:	3001      	adds	r0, #1
 800f17c:	f43f af41 	beq.w	800f002 <_printf_float+0xc2>
 800f180:	f04f 0800 	mov.w	r8, #0
 800f184:	f104 091a 	add.w	r9, r4, #26
 800f188:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f18a:	3b01      	subs	r3, #1
 800f18c:	4543      	cmp	r3, r8
 800f18e:	dc09      	bgt.n	800f1a4 <_printf_float+0x264>
 800f190:	6823      	ldr	r3, [r4, #0]
 800f192:	079b      	lsls	r3, r3, #30
 800f194:	f100 8105 	bmi.w	800f3a2 <_printf_float+0x462>
 800f198:	68e0      	ldr	r0, [r4, #12]
 800f19a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f19c:	4298      	cmp	r0, r3
 800f19e:	bfb8      	it	lt
 800f1a0:	4618      	movlt	r0, r3
 800f1a2:	e730      	b.n	800f006 <_printf_float+0xc6>
 800f1a4:	2301      	movs	r3, #1
 800f1a6:	464a      	mov	r2, r9
 800f1a8:	4631      	mov	r1, r6
 800f1aa:	4628      	mov	r0, r5
 800f1ac:	47b8      	blx	r7
 800f1ae:	3001      	adds	r0, #1
 800f1b0:	f43f af27 	beq.w	800f002 <_printf_float+0xc2>
 800f1b4:	f108 0801 	add.w	r8, r8, #1
 800f1b8:	e7e6      	b.n	800f188 <_printf_float+0x248>
 800f1ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	dc39      	bgt.n	800f234 <_printf_float+0x2f4>
 800f1c0:	4a1b      	ldr	r2, [pc, #108]	; (800f230 <_printf_float+0x2f0>)
 800f1c2:	2301      	movs	r3, #1
 800f1c4:	4631      	mov	r1, r6
 800f1c6:	4628      	mov	r0, r5
 800f1c8:	47b8      	blx	r7
 800f1ca:	3001      	adds	r0, #1
 800f1cc:	f43f af19 	beq.w	800f002 <_printf_float+0xc2>
 800f1d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f1d4:	4313      	orrs	r3, r2
 800f1d6:	d102      	bne.n	800f1de <_printf_float+0x29e>
 800f1d8:	6823      	ldr	r3, [r4, #0]
 800f1da:	07d9      	lsls	r1, r3, #31
 800f1dc:	d5d8      	bpl.n	800f190 <_printf_float+0x250>
 800f1de:	ee18 3a10 	vmov	r3, s16
 800f1e2:	4652      	mov	r2, sl
 800f1e4:	4631      	mov	r1, r6
 800f1e6:	4628      	mov	r0, r5
 800f1e8:	47b8      	blx	r7
 800f1ea:	3001      	adds	r0, #1
 800f1ec:	f43f af09 	beq.w	800f002 <_printf_float+0xc2>
 800f1f0:	f04f 0900 	mov.w	r9, #0
 800f1f4:	f104 0a1a 	add.w	sl, r4, #26
 800f1f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f1fa:	425b      	negs	r3, r3
 800f1fc:	454b      	cmp	r3, r9
 800f1fe:	dc01      	bgt.n	800f204 <_printf_float+0x2c4>
 800f200:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f202:	e792      	b.n	800f12a <_printf_float+0x1ea>
 800f204:	2301      	movs	r3, #1
 800f206:	4652      	mov	r2, sl
 800f208:	4631      	mov	r1, r6
 800f20a:	4628      	mov	r0, r5
 800f20c:	47b8      	blx	r7
 800f20e:	3001      	adds	r0, #1
 800f210:	f43f aef7 	beq.w	800f002 <_printf_float+0xc2>
 800f214:	f109 0901 	add.w	r9, r9, #1
 800f218:	e7ee      	b.n	800f1f8 <_printf_float+0x2b8>
 800f21a:	bf00      	nop
 800f21c:	7fefffff 	.word	0x7fefffff
 800f220:	080152a8 	.word	0x080152a8
 800f224:	080152ac 	.word	0x080152ac
 800f228:	080152b4 	.word	0x080152b4
 800f22c:	080152b0 	.word	0x080152b0
 800f230:	08015619 	.word	0x08015619
 800f234:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f236:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f238:	429a      	cmp	r2, r3
 800f23a:	bfa8      	it	ge
 800f23c:	461a      	movge	r2, r3
 800f23e:	2a00      	cmp	r2, #0
 800f240:	4691      	mov	r9, r2
 800f242:	dc37      	bgt.n	800f2b4 <_printf_float+0x374>
 800f244:	f04f 0b00 	mov.w	fp, #0
 800f248:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f24c:	f104 021a 	add.w	r2, r4, #26
 800f250:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f252:	9305      	str	r3, [sp, #20]
 800f254:	eba3 0309 	sub.w	r3, r3, r9
 800f258:	455b      	cmp	r3, fp
 800f25a:	dc33      	bgt.n	800f2c4 <_printf_float+0x384>
 800f25c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f260:	429a      	cmp	r2, r3
 800f262:	db3b      	blt.n	800f2dc <_printf_float+0x39c>
 800f264:	6823      	ldr	r3, [r4, #0]
 800f266:	07da      	lsls	r2, r3, #31
 800f268:	d438      	bmi.n	800f2dc <_printf_float+0x39c>
 800f26a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f26c:	9b05      	ldr	r3, [sp, #20]
 800f26e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f270:	1ad3      	subs	r3, r2, r3
 800f272:	eba2 0901 	sub.w	r9, r2, r1
 800f276:	4599      	cmp	r9, r3
 800f278:	bfa8      	it	ge
 800f27a:	4699      	movge	r9, r3
 800f27c:	f1b9 0f00 	cmp.w	r9, #0
 800f280:	dc35      	bgt.n	800f2ee <_printf_float+0x3ae>
 800f282:	f04f 0800 	mov.w	r8, #0
 800f286:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f28a:	f104 0a1a 	add.w	sl, r4, #26
 800f28e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f292:	1a9b      	subs	r3, r3, r2
 800f294:	eba3 0309 	sub.w	r3, r3, r9
 800f298:	4543      	cmp	r3, r8
 800f29a:	f77f af79 	ble.w	800f190 <_printf_float+0x250>
 800f29e:	2301      	movs	r3, #1
 800f2a0:	4652      	mov	r2, sl
 800f2a2:	4631      	mov	r1, r6
 800f2a4:	4628      	mov	r0, r5
 800f2a6:	47b8      	blx	r7
 800f2a8:	3001      	adds	r0, #1
 800f2aa:	f43f aeaa 	beq.w	800f002 <_printf_float+0xc2>
 800f2ae:	f108 0801 	add.w	r8, r8, #1
 800f2b2:	e7ec      	b.n	800f28e <_printf_float+0x34e>
 800f2b4:	4613      	mov	r3, r2
 800f2b6:	4631      	mov	r1, r6
 800f2b8:	4642      	mov	r2, r8
 800f2ba:	4628      	mov	r0, r5
 800f2bc:	47b8      	blx	r7
 800f2be:	3001      	adds	r0, #1
 800f2c0:	d1c0      	bne.n	800f244 <_printf_float+0x304>
 800f2c2:	e69e      	b.n	800f002 <_printf_float+0xc2>
 800f2c4:	2301      	movs	r3, #1
 800f2c6:	4631      	mov	r1, r6
 800f2c8:	4628      	mov	r0, r5
 800f2ca:	9205      	str	r2, [sp, #20]
 800f2cc:	47b8      	blx	r7
 800f2ce:	3001      	adds	r0, #1
 800f2d0:	f43f ae97 	beq.w	800f002 <_printf_float+0xc2>
 800f2d4:	9a05      	ldr	r2, [sp, #20]
 800f2d6:	f10b 0b01 	add.w	fp, fp, #1
 800f2da:	e7b9      	b.n	800f250 <_printf_float+0x310>
 800f2dc:	ee18 3a10 	vmov	r3, s16
 800f2e0:	4652      	mov	r2, sl
 800f2e2:	4631      	mov	r1, r6
 800f2e4:	4628      	mov	r0, r5
 800f2e6:	47b8      	blx	r7
 800f2e8:	3001      	adds	r0, #1
 800f2ea:	d1be      	bne.n	800f26a <_printf_float+0x32a>
 800f2ec:	e689      	b.n	800f002 <_printf_float+0xc2>
 800f2ee:	9a05      	ldr	r2, [sp, #20]
 800f2f0:	464b      	mov	r3, r9
 800f2f2:	4442      	add	r2, r8
 800f2f4:	4631      	mov	r1, r6
 800f2f6:	4628      	mov	r0, r5
 800f2f8:	47b8      	blx	r7
 800f2fa:	3001      	adds	r0, #1
 800f2fc:	d1c1      	bne.n	800f282 <_printf_float+0x342>
 800f2fe:	e680      	b.n	800f002 <_printf_float+0xc2>
 800f300:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f302:	2a01      	cmp	r2, #1
 800f304:	dc01      	bgt.n	800f30a <_printf_float+0x3ca>
 800f306:	07db      	lsls	r3, r3, #31
 800f308:	d538      	bpl.n	800f37c <_printf_float+0x43c>
 800f30a:	2301      	movs	r3, #1
 800f30c:	4642      	mov	r2, r8
 800f30e:	4631      	mov	r1, r6
 800f310:	4628      	mov	r0, r5
 800f312:	47b8      	blx	r7
 800f314:	3001      	adds	r0, #1
 800f316:	f43f ae74 	beq.w	800f002 <_printf_float+0xc2>
 800f31a:	ee18 3a10 	vmov	r3, s16
 800f31e:	4652      	mov	r2, sl
 800f320:	4631      	mov	r1, r6
 800f322:	4628      	mov	r0, r5
 800f324:	47b8      	blx	r7
 800f326:	3001      	adds	r0, #1
 800f328:	f43f ae6b 	beq.w	800f002 <_printf_float+0xc2>
 800f32c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f330:	2200      	movs	r2, #0
 800f332:	2300      	movs	r3, #0
 800f334:	f7f1 fbe8 	bl	8000b08 <__aeabi_dcmpeq>
 800f338:	b9d8      	cbnz	r0, 800f372 <_printf_float+0x432>
 800f33a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f33c:	f108 0201 	add.w	r2, r8, #1
 800f340:	3b01      	subs	r3, #1
 800f342:	4631      	mov	r1, r6
 800f344:	4628      	mov	r0, r5
 800f346:	47b8      	blx	r7
 800f348:	3001      	adds	r0, #1
 800f34a:	d10e      	bne.n	800f36a <_printf_float+0x42a>
 800f34c:	e659      	b.n	800f002 <_printf_float+0xc2>
 800f34e:	2301      	movs	r3, #1
 800f350:	4652      	mov	r2, sl
 800f352:	4631      	mov	r1, r6
 800f354:	4628      	mov	r0, r5
 800f356:	47b8      	blx	r7
 800f358:	3001      	adds	r0, #1
 800f35a:	f43f ae52 	beq.w	800f002 <_printf_float+0xc2>
 800f35e:	f108 0801 	add.w	r8, r8, #1
 800f362:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f364:	3b01      	subs	r3, #1
 800f366:	4543      	cmp	r3, r8
 800f368:	dcf1      	bgt.n	800f34e <_printf_float+0x40e>
 800f36a:	464b      	mov	r3, r9
 800f36c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f370:	e6dc      	b.n	800f12c <_printf_float+0x1ec>
 800f372:	f04f 0800 	mov.w	r8, #0
 800f376:	f104 0a1a 	add.w	sl, r4, #26
 800f37a:	e7f2      	b.n	800f362 <_printf_float+0x422>
 800f37c:	2301      	movs	r3, #1
 800f37e:	4642      	mov	r2, r8
 800f380:	e7df      	b.n	800f342 <_printf_float+0x402>
 800f382:	2301      	movs	r3, #1
 800f384:	464a      	mov	r2, r9
 800f386:	4631      	mov	r1, r6
 800f388:	4628      	mov	r0, r5
 800f38a:	47b8      	blx	r7
 800f38c:	3001      	adds	r0, #1
 800f38e:	f43f ae38 	beq.w	800f002 <_printf_float+0xc2>
 800f392:	f108 0801 	add.w	r8, r8, #1
 800f396:	68e3      	ldr	r3, [r4, #12]
 800f398:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f39a:	1a5b      	subs	r3, r3, r1
 800f39c:	4543      	cmp	r3, r8
 800f39e:	dcf0      	bgt.n	800f382 <_printf_float+0x442>
 800f3a0:	e6fa      	b.n	800f198 <_printf_float+0x258>
 800f3a2:	f04f 0800 	mov.w	r8, #0
 800f3a6:	f104 0919 	add.w	r9, r4, #25
 800f3aa:	e7f4      	b.n	800f396 <_printf_float+0x456>

0800f3ac <_printf_common>:
 800f3ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f3b0:	4616      	mov	r6, r2
 800f3b2:	4699      	mov	r9, r3
 800f3b4:	688a      	ldr	r2, [r1, #8]
 800f3b6:	690b      	ldr	r3, [r1, #16]
 800f3b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f3bc:	4293      	cmp	r3, r2
 800f3be:	bfb8      	it	lt
 800f3c0:	4613      	movlt	r3, r2
 800f3c2:	6033      	str	r3, [r6, #0]
 800f3c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f3c8:	4607      	mov	r7, r0
 800f3ca:	460c      	mov	r4, r1
 800f3cc:	b10a      	cbz	r2, 800f3d2 <_printf_common+0x26>
 800f3ce:	3301      	adds	r3, #1
 800f3d0:	6033      	str	r3, [r6, #0]
 800f3d2:	6823      	ldr	r3, [r4, #0]
 800f3d4:	0699      	lsls	r1, r3, #26
 800f3d6:	bf42      	ittt	mi
 800f3d8:	6833      	ldrmi	r3, [r6, #0]
 800f3da:	3302      	addmi	r3, #2
 800f3dc:	6033      	strmi	r3, [r6, #0]
 800f3de:	6825      	ldr	r5, [r4, #0]
 800f3e0:	f015 0506 	ands.w	r5, r5, #6
 800f3e4:	d106      	bne.n	800f3f4 <_printf_common+0x48>
 800f3e6:	f104 0a19 	add.w	sl, r4, #25
 800f3ea:	68e3      	ldr	r3, [r4, #12]
 800f3ec:	6832      	ldr	r2, [r6, #0]
 800f3ee:	1a9b      	subs	r3, r3, r2
 800f3f0:	42ab      	cmp	r3, r5
 800f3f2:	dc26      	bgt.n	800f442 <_printf_common+0x96>
 800f3f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f3f8:	1e13      	subs	r3, r2, #0
 800f3fa:	6822      	ldr	r2, [r4, #0]
 800f3fc:	bf18      	it	ne
 800f3fe:	2301      	movne	r3, #1
 800f400:	0692      	lsls	r2, r2, #26
 800f402:	d42b      	bmi.n	800f45c <_printf_common+0xb0>
 800f404:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f408:	4649      	mov	r1, r9
 800f40a:	4638      	mov	r0, r7
 800f40c:	47c0      	blx	r8
 800f40e:	3001      	adds	r0, #1
 800f410:	d01e      	beq.n	800f450 <_printf_common+0xa4>
 800f412:	6823      	ldr	r3, [r4, #0]
 800f414:	68e5      	ldr	r5, [r4, #12]
 800f416:	6832      	ldr	r2, [r6, #0]
 800f418:	f003 0306 	and.w	r3, r3, #6
 800f41c:	2b04      	cmp	r3, #4
 800f41e:	bf08      	it	eq
 800f420:	1aad      	subeq	r5, r5, r2
 800f422:	68a3      	ldr	r3, [r4, #8]
 800f424:	6922      	ldr	r2, [r4, #16]
 800f426:	bf0c      	ite	eq
 800f428:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f42c:	2500      	movne	r5, #0
 800f42e:	4293      	cmp	r3, r2
 800f430:	bfc4      	itt	gt
 800f432:	1a9b      	subgt	r3, r3, r2
 800f434:	18ed      	addgt	r5, r5, r3
 800f436:	2600      	movs	r6, #0
 800f438:	341a      	adds	r4, #26
 800f43a:	42b5      	cmp	r5, r6
 800f43c:	d11a      	bne.n	800f474 <_printf_common+0xc8>
 800f43e:	2000      	movs	r0, #0
 800f440:	e008      	b.n	800f454 <_printf_common+0xa8>
 800f442:	2301      	movs	r3, #1
 800f444:	4652      	mov	r2, sl
 800f446:	4649      	mov	r1, r9
 800f448:	4638      	mov	r0, r7
 800f44a:	47c0      	blx	r8
 800f44c:	3001      	adds	r0, #1
 800f44e:	d103      	bne.n	800f458 <_printf_common+0xac>
 800f450:	f04f 30ff 	mov.w	r0, #4294967295
 800f454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f458:	3501      	adds	r5, #1
 800f45a:	e7c6      	b.n	800f3ea <_printf_common+0x3e>
 800f45c:	18e1      	adds	r1, r4, r3
 800f45e:	1c5a      	adds	r2, r3, #1
 800f460:	2030      	movs	r0, #48	; 0x30
 800f462:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f466:	4422      	add	r2, r4
 800f468:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f46c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f470:	3302      	adds	r3, #2
 800f472:	e7c7      	b.n	800f404 <_printf_common+0x58>
 800f474:	2301      	movs	r3, #1
 800f476:	4622      	mov	r2, r4
 800f478:	4649      	mov	r1, r9
 800f47a:	4638      	mov	r0, r7
 800f47c:	47c0      	blx	r8
 800f47e:	3001      	adds	r0, #1
 800f480:	d0e6      	beq.n	800f450 <_printf_common+0xa4>
 800f482:	3601      	adds	r6, #1
 800f484:	e7d9      	b.n	800f43a <_printf_common+0x8e>
	...

0800f488 <_printf_i>:
 800f488:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f48c:	460c      	mov	r4, r1
 800f48e:	4691      	mov	r9, r2
 800f490:	7e27      	ldrb	r7, [r4, #24]
 800f492:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f494:	2f78      	cmp	r7, #120	; 0x78
 800f496:	4680      	mov	r8, r0
 800f498:	469a      	mov	sl, r3
 800f49a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f49e:	d807      	bhi.n	800f4b0 <_printf_i+0x28>
 800f4a0:	2f62      	cmp	r7, #98	; 0x62
 800f4a2:	d80a      	bhi.n	800f4ba <_printf_i+0x32>
 800f4a4:	2f00      	cmp	r7, #0
 800f4a6:	f000 80d8 	beq.w	800f65a <_printf_i+0x1d2>
 800f4aa:	2f58      	cmp	r7, #88	; 0x58
 800f4ac:	f000 80a3 	beq.w	800f5f6 <_printf_i+0x16e>
 800f4b0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f4b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f4b8:	e03a      	b.n	800f530 <_printf_i+0xa8>
 800f4ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f4be:	2b15      	cmp	r3, #21
 800f4c0:	d8f6      	bhi.n	800f4b0 <_printf_i+0x28>
 800f4c2:	a001      	add	r0, pc, #4	; (adr r0, 800f4c8 <_printf_i+0x40>)
 800f4c4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800f4c8:	0800f521 	.word	0x0800f521
 800f4cc:	0800f535 	.word	0x0800f535
 800f4d0:	0800f4b1 	.word	0x0800f4b1
 800f4d4:	0800f4b1 	.word	0x0800f4b1
 800f4d8:	0800f4b1 	.word	0x0800f4b1
 800f4dc:	0800f4b1 	.word	0x0800f4b1
 800f4e0:	0800f535 	.word	0x0800f535
 800f4e4:	0800f4b1 	.word	0x0800f4b1
 800f4e8:	0800f4b1 	.word	0x0800f4b1
 800f4ec:	0800f4b1 	.word	0x0800f4b1
 800f4f0:	0800f4b1 	.word	0x0800f4b1
 800f4f4:	0800f641 	.word	0x0800f641
 800f4f8:	0800f565 	.word	0x0800f565
 800f4fc:	0800f623 	.word	0x0800f623
 800f500:	0800f4b1 	.word	0x0800f4b1
 800f504:	0800f4b1 	.word	0x0800f4b1
 800f508:	0800f663 	.word	0x0800f663
 800f50c:	0800f4b1 	.word	0x0800f4b1
 800f510:	0800f565 	.word	0x0800f565
 800f514:	0800f4b1 	.word	0x0800f4b1
 800f518:	0800f4b1 	.word	0x0800f4b1
 800f51c:	0800f62b 	.word	0x0800f62b
 800f520:	680b      	ldr	r3, [r1, #0]
 800f522:	1d1a      	adds	r2, r3, #4
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	600a      	str	r2, [r1, #0]
 800f528:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f52c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f530:	2301      	movs	r3, #1
 800f532:	e0a3      	b.n	800f67c <_printf_i+0x1f4>
 800f534:	6825      	ldr	r5, [r4, #0]
 800f536:	6808      	ldr	r0, [r1, #0]
 800f538:	062e      	lsls	r6, r5, #24
 800f53a:	f100 0304 	add.w	r3, r0, #4
 800f53e:	d50a      	bpl.n	800f556 <_printf_i+0xce>
 800f540:	6805      	ldr	r5, [r0, #0]
 800f542:	600b      	str	r3, [r1, #0]
 800f544:	2d00      	cmp	r5, #0
 800f546:	da03      	bge.n	800f550 <_printf_i+0xc8>
 800f548:	232d      	movs	r3, #45	; 0x2d
 800f54a:	426d      	negs	r5, r5
 800f54c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f550:	485e      	ldr	r0, [pc, #376]	; (800f6cc <_printf_i+0x244>)
 800f552:	230a      	movs	r3, #10
 800f554:	e019      	b.n	800f58a <_printf_i+0x102>
 800f556:	f015 0f40 	tst.w	r5, #64	; 0x40
 800f55a:	6805      	ldr	r5, [r0, #0]
 800f55c:	600b      	str	r3, [r1, #0]
 800f55e:	bf18      	it	ne
 800f560:	b22d      	sxthne	r5, r5
 800f562:	e7ef      	b.n	800f544 <_printf_i+0xbc>
 800f564:	680b      	ldr	r3, [r1, #0]
 800f566:	6825      	ldr	r5, [r4, #0]
 800f568:	1d18      	adds	r0, r3, #4
 800f56a:	6008      	str	r0, [r1, #0]
 800f56c:	0628      	lsls	r0, r5, #24
 800f56e:	d501      	bpl.n	800f574 <_printf_i+0xec>
 800f570:	681d      	ldr	r5, [r3, #0]
 800f572:	e002      	b.n	800f57a <_printf_i+0xf2>
 800f574:	0669      	lsls	r1, r5, #25
 800f576:	d5fb      	bpl.n	800f570 <_printf_i+0xe8>
 800f578:	881d      	ldrh	r5, [r3, #0]
 800f57a:	4854      	ldr	r0, [pc, #336]	; (800f6cc <_printf_i+0x244>)
 800f57c:	2f6f      	cmp	r7, #111	; 0x6f
 800f57e:	bf0c      	ite	eq
 800f580:	2308      	moveq	r3, #8
 800f582:	230a      	movne	r3, #10
 800f584:	2100      	movs	r1, #0
 800f586:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f58a:	6866      	ldr	r6, [r4, #4]
 800f58c:	60a6      	str	r6, [r4, #8]
 800f58e:	2e00      	cmp	r6, #0
 800f590:	bfa2      	ittt	ge
 800f592:	6821      	ldrge	r1, [r4, #0]
 800f594:	f021 0104 	bicge.w	r1, r1, #4
 800f598:	6021      	strge	r1, [r4, #0]
 800f59a:	b90d      	cbnz	r5, 800f5a0 <_printf_i+0x118>
 800f59c:	2e00      	cmp	r6, #0
 800f59e:	d04d      	beq.n	800f63c <_printf_i+0x1b4>
 800f5a0:	4616      	mov	r6, r2
 800f5a2:	fbb5 f1f3 	udiv	r1, r5, r3
 800f5a6:	fb03 5711 	mls	r7, r3, r1, r5
 800f5aa:	5dc7      	ldrb	r7, [r0, r7]
 800f5ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f5b0:	462f      	mov	r7, r5
 800f5b2:	42bb      	cmp	r3, r7
 800f5b4:	460d      	mov	r5, r1
 800f5b6:	d9f4      	bls.n	800f5a2 <_printf_i+0x11a>
 800f5b8:	2b08      	cmp	r3, #8
 800f5ba:	d10b      	bne.n	800f5d4 <_printf_i+0x14c>
 800f5bc:	6823      	ldr	r3, [r4, #0]
 800f5be:	07df      	lsls	r7, r3, #31
 800f5c0:	d508      	bpl.n	800f5d4 <_printf_i+0x14c>
 800f5c2:	6923      	ldr	r3, [r4, #16]
 800f5c4:	6861      	ldr	r1, [r4, #4]
 800f5c6:	4299      	cmp	r1, r3
 800f5c8:	bfde      	ittt	le
 800f5ca:	2330      	movle	r3, #48	; 0x30
 800f5cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f5d0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f5d4:	1b92      	subs	r2, r2, r6
 800f5d6:	6122      	str	r2, [r4, #16]
 800f5d8:	f8cd a000 	str.w	sl, [sp]
 800f5dc:	464b      	mov	r3, r9
 800f5de:	aa03      	add	r2, sp, #12
 800f5e0:	4621      	mov	r1, r4
 800f5e2:	4640      	mov	r0, r8
 800f5e4:	f7ff fee2 	bl	800f3ac <_printf_common>
 800f5e8:	3001      	adds	r0, #1
 800f5ea:	d14c      	bne.n	800f686 <_printf_i+0x1fe>
 800f5ec:	f04f 30ff 	mov.w	r0, #4294967295
 800f5f0:	b004      	add	sp, #16
 800f5f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5f6:	4835      	ldr	r0, [pc, #212]	; (800f6cc <_printf_i+0x244>)
 800f5f8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800f5fc:	6823      	ldr	r3, [r4, #0]
 800f5fe:	680e      	ldr	r6, [r1, #0]
 800f600:	061f      	lsls	r7, r3, #24
 800f602:	f856 5b04 	ldr.w	r5, [r6], #4
 800f606:	600e      	str	r6, [r1, #0]
 800f608:	d514      	bpl.n	800f634 <_printf_i+0x1ac>
 800f60a:	07d9      	lsls	r1, r3, #31
 800f60c:	bf44      	itt	mi
 800f60e:	f043 0320 	orrmi.w	r3, r3, #32
 800f612:	6023      	strmi	r3, [r4, #0]
 800f614:	b91d      	cbnz	r5, 800f61e <_printf_i+0x196>
 800f616:	6823      	ldr	r3, [r4, #0]
 800f618:	f023 0320 	bic.w	r3, r3, #32
 800f61c:	6023      	str	r3, [r4, #0]
 800f61e:	2310      	movs	r3, #16
 800f620:	e7b0      	b.n	800f584 <_printf_i+0xfc>
 800f622:	6823      	ldr	r3, [r4, #0]
 800f624:	f043 0320 	orr.w	r3, r3, #32
 800f628:	6023      	str	r3, [r4, #0]
 800f62a:	2378      	movs	r3, #120	; 0x78
 800f62c:	4828      	ldr	r0, [pc, #160]	; (800f6d0 <_printf_i+0x248>)
 800f62e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f632:	e7e3      	b.n	800f5fc <_printf_i+0x174>
 800f634:	065e      	lsls	r6, r3, #25
 800f636:	bf48      	it	mi
 800f638:	b2ad      	uxthmi	r5, r5
 800f63a:	e7e6      	b.n	800f60a <_printf_i+0x182>
 800f63c:	4616      	mov	r6, r2
 800f63e:	e7bb      	b.n	800f5b8 <_printf_i+0x130>
 800f640:	680b      	ldr	r3, [r1, #0]
 800f642:	6826      	ldr	r6, [r4, #0]
 800f644:	6960      	ldr	r0, [r4, #20]
 800f646:	1d1d      	adds	r5, r3, #4
 800f648:	600d      	str	r5, [r1, #0]
 800f64a:	0635      	lsls	r5, r6, #24
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	d501      	bpl.n	800f654 <_printf_i+0x1cc>
 800f650:	6018      	str	r0, [r3, #0]
 800f652:	e002      	b.n	800f65a <_printf_i+0x1d2>
 800f654:	0671      	lsls	r1, r6, #25
 800f656:	d5fb      	bpl.n	800f650 <_printf_i+0x1c8>
 800f658:	8018      	strh	r0, [r3, #0]
 800f65a:	2300      	movs	r3, #0
 800f65c:	6123      	str	r3, [r4, #16]
 800f65e:	4616      	mov	r6, r2
 800f660:	e7ba      	b.n	800f5d8 <_printf_i+0x150>
 800f662:	680b      	ldr	r3, [r1, #0]
 800f664:	1d1a      	adds	r2, r3, #4
 800f666:	600a      	str	r2, [r1, #0]
 800f668:	681e      	ldr	r6, [r3, #0]
 800f66a:	6862      	ldr	r2, [r4, #4]
 800f66c:	2100      	movs	r1, #0
 800f66e:	4630      	mov	r0, r6
 800f670:	f7f0 fdd6 	bl	8000220 <memchr>
 800f674:	b108      	cbz	r0, 800f67a <_printf_i+0x1f2>
 800f676:	1b80      	subs	r0, r0, r6
 800f678:	6060      	str	r0, [r4, #4]
 800f67a:	6863      	ldr	r3, [r4, #4]
 800f67c:	6123      	str	r3, [r4, #16]
 800f67e:	2300      	movs	r3, #0
 800f680:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f684:	e7a8      	b.n	800f5d8 <_printf_i+0x150>
 800f686:	6923      	ldr	r3, [r4, #16]
 800f688:	4632      	mov	r2, r6
 800f68a:	4649      	mov	r1, r9
 800f68c:	4640      	mov	r0, r8
 800f68e:	47d0      	blx	sl
 800f690:	3001      	adds	r0, #1
 800f692:	d0ab      	beq.n	800f5ec <_printf_i+0x164>
 800f694:	6823      	ldr	r3, [r4, #0]
 800f696:	079b      	lsls	r3, r3, #30
 800f698:	d413      	bmi.n	800f6c2 <_printf_i+0x23a>
 800f69a:	68e0      	ldr	r0, [r4, #12]
 800f69c:	9b03      	ldr	r3, [sp, #12]
 800f69e:	4298      	cmp	r0, r3
 800f6a0:	bfb8      	it	lt
 800f6a2:	4618      	movlt	r0, r3
 800f6a4:	e7a4      	b.n	800f5f0 <_printf_i+0x168>
 800f6a6:	2301      	movs	r3, #1
 800f6a8:	4632      	mov	r2, r6
 800f6aa:	4649      	mov	r1, r9
 800f6ac:	4640      	mov	r0, r8
 800f6ae:	47d0      	blx	sl
 800f6b0:	3001      	adds	r0, #1
 800f6b2:	d09b      	beq.n	800f5ec <_printf_i+0x164>
 800f6b4:	3501      	adds	r5, #1
 800f6b6:	68e3      	ldr	r3, [r4, #12]
 800f6b8:	9903      	ldr	r1, [sp, #12]
 800f6ba:	1a5b      	subs	r3, r3, r1
 800f6bc:	42ab      	cmp	r3, r5
 800f6be:	dcf2      	bgt.n	800f6a6 <_printf_i+0x21e>
 800f6c0:	e7eb      	b.n	800f69a <_printf_i+0x212>
 800f6c2:	2500      	movs	r5, #0
 800f6c4:	f104 0619 	add.w	r6, r4, #25
 800f6c8:	e7f5      	b.n	800f6b6 <_printf_i+0x22e>
 800f6ca:	bf00      	nop
 800f6cc:	080152b8 	.word	0x080152b8
 800f6d0:	080152c9 	.word	0x080152c9

0800f6d4 <_scanf_float>:
 800f6d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6d8:	b087      	sub	sp, #28
 800f6da:	4617      	mov	r7, r2
 800f6dc:	9303      	str	r3, [sp, #12]
 800f6de:	688b      	ldr	r3, [r1, #8]
 800f6e0:	1e5a      	subs	r2, r3, #1
 800f6e2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800f6e6:	bf83      	ittte	hi
 800f6e8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800f6ec:	195b      	addhi	r3, r3, r5
 800f6ee:	9302      	strhi	r3, [sp, #8]
 800f6f0:	2300      	movls	r3, #0
 800f6f2:	bf86      	itte	hi
 800f6f4:	f240 135d 	movwhi	r3, #349	; 0x15d
 800f6f8:	608b      	strhi	r3, [r1, #8]
 800f6fa:	9302      	strls	r3, [sp, #8]
 800f6fc:	680b      	ldr	r3, [r1, #0]
 800f6fe:	468b      	mov	fp, r1
 800f700:	2500      	movs	r5, #0
 800f702:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800f706:	f84b 3b1c 	str.w	r3, [fp], #28
 800f70a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f70e:	4680      	mov	r8, r0
 800f710:	460c      	mov	r4, r1
 800f712:	465e      	mov	r6, fp
 800f714:	46aa      	mov	sl, r5
 800f716:	46a9      	mov	r9, r5
 800f718:	9501      	str	r5, [sp, #4]
 800f71a:	68a2      	ldr	r2, [r4, #8]
 800f71c:	b152      	cbz	r2, 800f734 <_scanf_float+0x60>
 800f71e:	683b      	ldr	r3, [r7, #0]
 800f720:	781b      	ldrb	r3, [r3, #0]
 800f722:	2b4e      	cmp	r3, #78	; 0x4e
 800f724:	d864      	bhi.n	800f7f0 <_scanf_float+0x11c>
 800f726:	2b40      	cmp	r3, #64	; 0x40
 800f728:	d83c      	bhi.n	800f7a4 <_scanf_float+0xd0>
 800f72a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800f72e:	b2c8      	uxtb	r0, r1
 800f730:	280e      	cmp	r0, #14
 800f732:	d93a      	bls.n	800f7aa <_scanf_float+0xd6>
 800f734:	f1b9 0f00 	cmp.w	r9, #0
 800f738:	d003      	beq.n	800f742 <_scanf_float+0x6e>
 800f73a:	6823      	ldr	r3, [r4, #0]
 800f73c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f740:	6023      	str	r3, [r4, #0]
 800f742:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f746:	f1ba 0f01 	cmp.w	sl, #1
 800f74a:	f200 8113 	bhi.w	800f974 <_scanf_float+0x2a0>
 800f74e:	455e      	cmp	r6, fp
 800f750:	f200 8105 	bhi.w	800f95e <_scanf_float+0x28a>
 800f754:	2501      	movs	r5, #1
 800f756:	4628      	mov	r0, r5
 800f758:	b007      	add	sp, #28
 800f75a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f75e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800f762:	2a0d      	cmp	r2, #13
 800f764:	d8e6      	bhi.n	800f734 <_scanf_float+0x60>
 800f766:	a101      	add	r1, pc, #4	; (adr r1, 800f76c <_scanf_float+0x98>)
 800f768:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f76c:	0800f8ab 	.word	0x0800f8ab
 800f770:	0800f735 	.word	0x0800f735
 800f774:	0800f735 	.word	0x0800f735
 800f778:	0800f735 	.word	0x0800f735
 800f77c:	0800f90b 	.word	0x0800f90b
 800f780:	0800f8e3 	.word	0x0800f8e3
 800f784:	0800f735 	.word	0x0800f735
 800f788:	0800f735 	.word	0x0800f735
 800f78c:	0800f8b9 	.word	0x0800f8b9
 800f790:	0800f735 	.word	0x0800f735
 800f794:	0800f735 	.word	0x0800f735
 800f798:	0800f735 	.word	0x0800f735
 800f79c:	0800f735 	.word	0x0800f735
 800f7a0:	0800f871 	.word	0x0800f871
 800f7a4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800f7a8:	e7db      	b.n	800f762 <_scanf_float+0x8e>
 800f7aa:	290e      	cmp	r1, #14
 800f7ac:	d8c2      	bhi.n	800f734 <_scanf_float+0x60>
 800f7ae:	a001      	add	r0, pc, #4	; (adr r0, 800f7b4 <_scanf_float+0xe0>)
 800f7b0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f7b4:	0800f863 	.word	0x0800f863
 800f7b8:	0800f735 	.word	0x0800f735
 800f7bc:	0800f863 	.word	0x0800f863
 800f7c0:	0800f8f7 	.word	0x0800f8f7
 800f7c4:	0800f735 	.word	0x0800f735
 800f7c8:	0800f811 	.word	0x0800f811
 800f7cc:	0800f84d 	.word	0x0800f84d
 800f7d0:	0800f84d 	.word	0x0800f84d
 800f7d4:	0800f84d 	.word	0x0800f84d
 800f7d8:	0800f84d 	.word	0x0800f84d
 800f7dc:	0800f84d 	.word	0x0800f84d
 800f7e0:	0800f84d 	.word	0x0800f84d
 800f7e4:	0800f84d 	.word	0x0800f84d
 800f7e8:	0800f84d 	.word	0x0800f84d
 800f7ec:	0800f84d 	.word	0x0800f84d
 800f7f0:	2b6e      	cmp	r3, #110	; 0x6e
 800f7f2:	d809      	bhi.n	800f808 <_scanf_float+0x134>
 800f7f4:	2b60      	cmp	r3, #96	; 0x60
 800f7f6:	d8b2      	bhi.n	800f75e <_scanf_float+0x8a>
 800f7f8:	2b54      	cmp	r3, #84	; 0x54
 800f7fa:	d077      	beq.n	800f8ec <_scanf_float+0x218>
 800f7fc:	2b59      	cmp	r3, #89	; 0x59
 800f7fe:	d199      	bne.n	800f734 <_scanf_float+0x60>
 800f800:	2d07      	cmp	r5, #7
 800f802:	d197      	bne.n	800f734 <_scanf_float+0x60>
 800f804:	2508      	movs	r5, #8
 800f806:	e029      	b.n	800f85c <_scanf_float+0x188>
 800f808:	2b74      	cmp	r3, #116	; 0x74
 800f80a:	d06f      	beq.n	800f8ec <_scanf_float+0x218>
 800f80c:	2b79      	cmp	r3, #121	; 0x79
 800f80e:	e7f6      	b.n	800f7fe <_scanf_float+0x12a>
 800f810:	6821      	ldr	r1, [r4, #0]
 800f812:	05c8      	lsls	r0, r1, #23
 800f814:	d51a      	bpl.n	800f84c <_scanf_float+0x178>
 800f816:	9b02      	ldr	r3, [sp, #8]
 800f818:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800f81c:	6021      	str	r1, [r4, #0]
 800f81e:	f109 0901 	add.w	r9, r9, #1
 800f822:	b11b      	cbz	r3, 800f82c <_scanf_float+0x158>
 800f824:	3b01      	subs	r3, #1
 800f826:	3201      	adds	r2, #1
 800f828:	9302      	str	r3, [sp, #8]
 800f82a:	60a2      	str	r2, [r4, #8]
 800f82c:	68a3      	ldr	r3, [r4, #8]
 800f82e:	3b01      	subs	r3, #1
 800f830:	60a3      	str	r3, [r4, #8]
 800f832:	6923      	ldr	r3, [r4, #16]
 800f834:	3301      	adds	r3, #1
 800f836:	6123      	str	r3, [r4, #16]
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	3b01      	subs	r3, #1
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	607b      	str	r3, [r7, #4]
 800f840:	f340 8084 	ble.w	800f94c <_scanf_float+0x278>
 800f844:	683b      	ldr	r3, [r7, #0]
 800f846:	3301      	adds	r3, #1
 800f848:	603b      	str	r3, [r7, #0]
 800f84a:	e766      	b.n	800f71a <_scanf_float+0x46>
 800f84c:	eb1a 0f05 	cmn.w	sl, r5
 800f850:	f47f af70 	bne.w	800f734 <_scanf_float+0x60>
 800f854:	6822      	ldr	r2, [r4, #0]
 800f856:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800f85a:	6022      	str	r2, [r4, #0]
 800f85c:	f806 3b01 	strb.w	r3, [r6], #1
 800f860:	e7e4      	b.n	800f82c <_scanf_float+0x158>
 800f862:	6822      	ldr	r2, [r4, #0]
 800f864:	0610      	lsls	r0, r2, #24
 800f866:	f57f af65 	bpl.w	800f734 <_scanf_float+0x60>
 800f86a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f86e:	e7f4      	b.n	800f85a <_scanf_float+0x186>
 800f870:	f1ba 0f00 	cmp.w	sl, #0
 800f874:	d10e      	bne.n	800f894 <_scanf_float+0x1c0>
 800f876:	f1b9 0f00 	cmp.w	r9, #0
 800f87a:	d10e      	bne.n	800f89a <_scanf_float+0x1c6>
 800f87c:	6822      	ldr	r2, [r4, #0]
 800f87e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f882:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f886:	d108      	bne.n	800f89a <_scanf_float+0x1c6>
 800f888:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f88c:	6022      	str	r2, [r4, #0]
 800f88e:	f04f 0a01 	mov.w	sl, #1
 800f892:	e7e3      	b.n	800f85c <_scanf_float+0x188>
 800f894:	f1ba 0f02 	cmp.w	sl, #2
 800f898:	d055      	beq.n	800f946 <_scanf_float+0x272>
 800f89a:	2d01      	cmp	r5, #1
 800f89c:	d002      	beq.n	800f8a4 <_scanf_float+0x1d0>
 800f89e:	2d04      	cmp	r5, #4
 800f8a0:	f47f af48 	bne.w	800f734 <_scanf_float+0x60>
 800f8a4:	3501      	adds	r5, #1
 800f8a6:	b2ed      	uxtb	r5, r5
 800f8a8:	e7d8      	b.n	800f85c <_scanf_float+0x188>
 800f8aa:	f1ba 0f01 	cmp.w	sl, #1
 800f8ae:	f47f af41 	bne.w	800f734 <_scanf_float+0x60>
 800f8b2:	f04f 0a02 	mov.w	sl, #2
 800f8b6:	e7d1      	b.n	800f85c <_scanf_float+0x188>
 800f8b8:	b97d      	cbnz	r5, 800f8da <_scanf_float+0x206>
 800f8ba:	f1b9 0f00 	cmp.w	r9, #0
 800f8be:	f47f af3c 	bne.w	800f73a <_scanf_float+0x66>
 800f8c2:	6822      	ldr	r2, [r4, #0]
 800f8c4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f8c8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f8cc:	f47f af39 	bne.w	800f742 <_scanf_float+0x6e>
 800f8d0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f8d4:	6022      	str	r2, [r4, #0]
 800f8d6:	2501      	movs	r5, #1
 800f8d8:	e7c0      	b.n	800f85c <_scanf_float+0x188>
 800f8da:	2d03      	cmp	r5, #3
 800f8dc:	d0e2      	beq.n	800f8a4 <_scanf_float+0x1d0>
 800f8de:	2d05      	cmp	r5, #5
 800f8e0:	e7de      	b.n	800f8a0 <_scanf_float+0x1cc>
 800f8e2:	2d02      	cmp	r5, #2
 800f8e4:	f47f af26 	bne.w	800f734 <_scanf_float+0x60>
 800f8e8:	2503      	movs	r5, #3
 800f8ea:	e7b7      	b.n	800f85c <_scanf_float+0x188>
 800f8ec:	2d06      	cmp	r5, #6
 800f8ee:	f47f af21 	bne.w	800f734 <_scanf_float+0x60>
 800f8f2:	2507      	movs	r5, #7
 800f8f4:	e7b2      	b.n	800f85c <_scanf_float+0x188>
 800f8f6:	6822      	ldr	r2, [r4, #0]
 800f8f8:	0591      	lsls	r1, r2, #22
 800f8fa:	f57f af1b 	bpl.w	800f734 <_scanf_float+0x60>
 800f8fe:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800f902:	6022      	str	r2, [r4, #0]
 800f904:	f8cd 9004 	str.w	r9, [sp, #4]
 800f908:	e7a8      	b.n	800f85c <_scanf_float+0x188>
 800f90a:	6822      	ldr	r2, [r4, #0]
 800f90c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800f910:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800f914:	d006      	beq.n	800f924 <_scanf_float+0x250>
 800f916:	0550      	lsls	r0, r2, #21
 800f918:	f57f af0c 	bpl.w	800f734 <_scanf_float+0x60>
 800f91c:	f1b9 0f00 	cmp.w	r9, #0
 800f920:	f43f af0f 	beq.w	800f742 <_scanf_float+0x6e>
 800f924:	0591      	lsls	r1, r2, #22
 800f926:	bf58      	it	pl
 800f928:	9901      	ldrpl	r1, [sp, #4]
 800f92a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f92e:	bf58      	it	pl
 800f930:	eba9 0101 	subpl.w	r1, r9, r1
 800f934:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800f938:	bf58      	it	pl
 800f93a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f93e:	6022      	str	r2, [r4, #0]
 800f940:	f04f 0900 	mov.w	r9, #0
 800f944:	e78a      	b.n	800f85c <_scanf_float+0x188>
 800f946:	f04f 0a03 	mov.w	sl, #3
 800f94a:	e787      	b.n	800f85c <_scanf_float+0x188>
 800f94c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f950:	4639      	mov	r1, r7
 800f952:	4640      	mov	r0, r8
 800f954:	4798      	blx	r3
 800f956:	2800      	cmp	r0, #0
 800f958:	f43f aedf 	beq.w	800f71a <_scanf_float+0x46>
 800f95c:	e6ea      	b.n	800f734 <_scanf_float+0x60>
 800f95e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f962:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f966:	463a      	mov	r2, r7
 800f968:	4640      	mov	r0, r8
 800f96a:	4798      	blx	r3
 800f96c:	6923      	ldr	r3, [r4, #16]
 800f96e:	3b01      	subs	r3, #1
 800f970:	6123      	str	r3, [r4, #16]
 800f972:	e6ec      	b.n	800f74e <_scanf_float+0x7a>
 800f974:	1e6b      	subs	r3, r5, #1
 800f976:	2b06      	cmp	r3, #6
 800f978:	d825      	bhi.n	800f9c6 <_scanf_float+0x2f2>
 800f97a:	2d02      	cmp	r5, #2
 800f97c:	d836      	bhi.n	800f9ec <_scanf_float+0x318>
 800f97e:	455e      	cmp	r6, fp
 800f980:	f67f aee8 	bls.w	800f754 <_scanf_float+0x80>
 800f984:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f988:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f98c:	463a      	mov	r2, r7
 800f98e:	4640      	mov	r0, r8
 800f990:	4798      	blx	r3
 800f992:	6923      	ldr	r3, [r4, #16]
 800f994:	3b01      	subs	r3, #1
 800f996:	6123      	str	r3, [r4, #16]
 800f998:	e7f1      	b.n	800f97e <_scanf_float+0x2aa>
 800f99a:	9802      	ldr	r0, [sp, #8]
 800f99c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f9a0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800f9a4:	9002      	str	r0, [sp, #8]
 800f9a6:	463a      	mov	r2, r7
 800f9a8:	4640      	mov	r0, r8
 800f9aa:	4798      	blx	r3
 800f9ac:	6923      	ldr	r3, [r4, #16]
 800f9ae:	3b01      	subs	r3, #1
 800f9b0:	6123      	str	r3, [r4, #16]
 800f9b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f9b6:	fa5f fa8a 	uxtb.w	sl, sl
 800f9ba:	f1ba 0f02 	cmp.w	sl, #2
 800f9be:	d1ec      	bne.n	800f99a <_scanf_float+0x2c6>
 800f9c0:	3d03      	subs	r5, #3
 800f9c2:	b2ed      	uxtb	r5, r5
 800f9c4:	1b76      	subs	r6, r6, r5
 800f9c6:	6823      	ldr	r3, [r4, #0]
 800f9c8:	05da      	lsls	r2, r3, #23
 800f9ca:	d52f      	bpl.n	800fa2c <_scanf_float+0x358>
 800f9cc:	055b      	lsls	r3, r3, #21
 800f9ce:	d510      	bpl.n	800f9f2 <_scanf_float+0x31e>
 800f9d0:	455e      	cmp	r6, fp
 800f9d2:	f67f aebf 	bls.w	800f754 <_scanf_float+0x80>
 800f9d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f9da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f9de:	463a      	mov	r2, r7
 800f9e0:	4640      	mov	r0, r8
 800f9e2:	4798      	blx	r3
 800f9e4:	6923      	ldr	r3, [r4, #16]
 800f9e6:	3b01      	subs	r3, #1
 800f9e8:	6123      	str	r3, [r4, #16]
 800f9ea:	e7f1      	b.n	800f9d0 <_scanf_float+0x2fc>
 800f9ec:	46aa      	mov	sl, r5
 800f9ee:	9602      	str	r6, [sp, #8]
 800f9f0:	e7df      	b.n	800f9b2 <_scanf_float+0x2de>
 800f9f2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f9f6:	6923      	ldr	r3, [r4, #16]
 800f9f8:	2965      	cmp	r1, #101	; 0x65
 800f9fa:	f103 33ff 	add.w	r3, r3, #4294967295
 800f9fe:	f106 35ff 	add.w	r5, r6, #4294967295
 800fa02:	6123      	str	r3, [r4, #16]
 800fa04:	d00c      	beq.n	800fa20 <_scanf_float+0x34c>
 800fa06:	2945      	cmp	r1, #69	; 0x45
 800fa08:	d00a      	beq.n	800fa20 <_scanf_float+0x34c>
 800fa0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fa0e:	463a      	mov	r2, r7
 800fa10:	4640      	mov	r0, r8
 800fa12:	4798      	blx	r3
 800fa14:	6923      	ldr	r3, [r4, #16]
 800fa16:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800fa1a:	3b01      	subs	r3, #1
 800fa1c:	1eb5      	subs	r5, r6, #2
 800fa1e:	6123      	str	r3, [r4, #16]
 800fa20:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fa24:	463a      	mov	r2, r7
 800fa26:	4640      	mov	r0, r8
 800fa28:	4798      	blx	r3
 800fa2a:	462e      	mov	r6, r5
 800fa2c:	6825      	ldr	r5, [r4, #0]
 800fa2e:	f015 0510 	ands.w	r5, r5, #16
 800fa32:	d158      	bne.n	800fae6 <_scanf_float+0x412>
 800fa34:	7035      	strb	r5, [r6, #0]
 800fa36:	6823      	ldr	r3, [r4, #0]
 800fa38:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800fa3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fa40:	d11c      	bne.n	800fa7c <_scanf_float+0x3a8>
 800fa42:	9b01      	ldr	r3, [sp, #4]
 800fa44:	454b      	cmp	r3, r9
 800fa46:	eba3 0209 	sub.w	r2, r3, r9
 800fa4a:	d124      	bne.n	800fa96 <_scanf_float+0x3c2>
 800fa4c:	2200      	movs	r2, #0
 800fa4e:	4659      	mov	r1, fp
 800fa50:	4640      	mov	r0, r8
 800fa52:	f000 ff43 	bl	80108dc <_strtod_r>
 800fa56:	9b03      	ldr	r3, [sp, #12]
 800fa58:	6821      	ldr	r1, [r4, #0]
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	f011 0f02 	tst.w	r1, #2
 800fa60:	ec57 6b10 	vmov	r6, r7, d0
 800fa64:	f103 0204 	add.w	r2, r3, #4
 800fa68:	d020      	beq.n	800faac <_scanf_float+0x3d8>
 800fa6a:	9903      	ldr	r1, [sp, #12]
 800fa6c:	600a      	str	r2, [r1, #0]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	e9c3 6700 	strd	r6, r7, [r3]
 800fa74:	68e3      	ldr	r3, [r4, #12]
 800fa76:	3301      	adds	r3, #1
 800fa78:	60e3      	str	r3, [r4, #12]
 800fa7a:	e66c      	b.n	800f756 <_scanf_float+0x82>
 800fa7c:	9b04      	ldr	r3, [sp, #16]
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d0e4      	beq.n	800fa4c <_scanf_float+0x378>
 800fa82:	9905      	ldr	r1, [sp, #20]
 800fa84:	230a      	movs	r3, #10
 800fa86:	462a      	mov	r2, r5
 800fa88:	3101      	adds	r1, #1
 800fa8a:	4640      	mov	r0, r8
 800fa8c:	f000 ffb0 	bl	80109f0 <_strtol_r>
 800fa90:	9b04      	ldr	r3, [sp, #16]
 800fa92:	9e05      	ldr	r6, [sp, #20]
 800fa94:	1ac2      	subs	r2, r0, r3
 800fa96:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800fa9a:	429e      	cmp	r6, r3
 800fa9c:	bf28      	it	cs
 800fa9e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800faa2:	4912      	ldr	r1, [pc, #72]	; (800faec <_scanf_float+0x418>)
 800faa4:	4630      	mov	r0, r6
 800faa6:	f000 f83b 	bl	800fb20 <siprintf>
 800faaa:	e7cf      	b.n	800fa4c <_scanf_float+0x378>
 800faac:	f011 0f04 	tst.w	r1, #4
 800fab0:	9903      	ldr	r1, [sp, #12]
 800fab2:	600a      	str	r2, [r1, #0]
 800fab4:	d1db      	bne.n	800fa6e <_scanf_float+0x39a>
 800fab6:	f8d3 8000 	ldr.w	r8, [r3]
 800faba:	ee10 2a10 	vmov	r2, s0
 800fabe:	ee10 0a10 	vmov	r0, s0
 800fac2:	463b      	mov	r3, r7
 800fac4:	4639      	mov	r1, r7
 800fac6:	f7f1 f851 	bl	8000b6c <__aeabi_dcmpun>
 800faca:	b128      	cbz	r0, 800fad8 <_scanf_float+0x404>
 800facc:	4808      	ldr	r0, [pc, #32]	; (800faf0 <_scanf_float+0x41c>)
 800face:	f000 f821 	bl	800fb14 <nanf>
 800fad2:	ed88 0a00 	vstr	s0, [r8]
 800fad6:	e7cd      	b.n	800fa74 <_scanf_float+0x3a0>
 800fad8:	4630      	mov	r0, r6
 800fada:	4639      	mov	r1, r7
 800fadc:	f7f1 f8a4 	bl	8000c28 <__aeabi_d2f>
 800fae0:	f8c8 0000 	str.w	r0, [r8]
 800fae4:	e7c6      	b.n	800fa74 <_scanf_float+0x3a0>
 800fae6:	2500      	movs	r5, #0
 800fae8:	e635      	b.n	800f756 <_scanf_float+0x82>
 800faea:	bf00      	nop
 800faec:	080152da 	.word	0x080152da
 800faf0:	0801566b 	.word	0x0801566b

0800faf4 <_sbrk_r>:
 800faf4:	b538      	push	{r3, r4, r5, lr}
 800faf6:	4d06      	ldr	r5, [pc, #24]	; (800fb10 <_sbrk_r+0x1c>)
 800faf8:	2300      	movs	r3, #0
 800fafa:	4604      	mov	r4, r0
 800fafc:	4608      	mov	r0, r1
 800fafe:	602b      	str	r3, [r5, #0]
 800fb00:	f7f4 ff9a 	bl	8004a38 <_sbrk>
 800fb04:	1c43      	adds	r3, r0, #1
 800fb06:	d102      	bne.n	800fb0e <_sbrk_r+0x1a>
 800fb08:	682b      	ldr	r3, [r5, #0]
 800fb0a:	b103      	cbz	r3, 800fb0e <_sbrk_r+0x1a>
 800fb0c:	6023      	str	r3, [r4, #0]
 800fb0e:	bd38      	pop	{r3, r4, r5, pc}
 800fb10:	20001c18 	.word	0x20001c18

0800fb14 <nanf>:
 800fb14:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800fb1c <nanf+0x8>
 800fb18:	4770      	bx	lr
 800fb1a:	bf00      	nop
 800fb1c:	7fc00000 	.word	0x7fc00000

0800fb20 <siprintf>:
 800fb20:	b40e      	push	{r1, r2, r3}
 800fb22:	b500      	push	{lr}
 800fb24:	b09c      	sub	sp, #112	; 0x70
 800fb26:	ab1d      	add	r3, sp, #116	; 0x74
 800fb28:	9002      	str	r0, [sp, #8]
 800fb2a:	9006      	str	r0, [sp, #24]
 800fb2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800fb30:	4809      	ldr	r0, [pc, #36]	; (800fb58 <siprintf+0x38>)
 800fb32:	9107      	str	r1, [sp, #28]
 800fb34:	9104      	str	r1, [sp, #16]
 800fb36:	4909      	ldr	r1, [pc, #36]	; (800fb5c <siprintf+0x3c>)
 800fb38:	f853 2b04 	ldr.w	r2, [r3], #4
 800fb3c:	9105      	str	r1, [sp, #20]
 800fb3e:	6800      	ldr	r0, [r0, #0]
 800fb40:	9301      	str	r3, [sp, #4]
 800fb42:	a902      	add	r1, sp, #8
 800fb44:	f003 f9dc 	bl	8012f00 <_svfiprintf_r>
 800fb48:	9b02      	ldr	r3, [sp, #8]
 800fb4a:	2200      	movs	r2, #0
 800fb4c:	701a      	strb	r2, [r3, #0]
 800fb4e:	b01c      	add	sp, #112	; 0x70
 800fb50:	f85d eb04 	ldr.w	lr, [sp], #4
 800fb54:	b003      	add	sp, #12
 800fb56:	4770      	bx	lr
 800fb58:	20000024 	.word	0x20000024
 800fb5c:	ffff0208 	.word	0xffff0208

0800fb60 <siscanf>:
 800fb60:	b40e      	push	{r1, r2, r3}
 800fb62:	b510      	push	{r4, lr}
 800fb64:	b09f      	sub	sp, #124	; 0x7c
 800fb66:	ac21      	add	r4, sp, #132	; 0x84
 800fb68:	f44f 7101 	mov.w	r1, #516	; 0x204
 800fb6c:	f854 2b04 	ldr.w	r2, [r4], #4
 800fb70:	9201      	str	r2, [sp, #4]
 800fb72:	f8ad 101c 	strh.w	r1, [sp, #28]
 800fb76:	9004      	str	r0, [sp, #16]
 800fb78:	9008      	str	r0, [sp, #32]
 800fb7a:	f7f0 fb43 	bl	8000204 <strlen>
 800fb7e:	4b0c      	ldr	r3, [pc, #48]	; (800fbb0 <siscanf+0x50>)
 800fb80:	9005      	str	r0, [sp, #20]
 800fb82:	9009      	str	r0, [sp, #36]	; 0x24
 800fb84:	930d      	str	r3, [sp, #52]	; 0x34
 800fb86:	480b      	ldr	r0, [pc, #44]	; (800fbb4 <siscanf+0x54>)
 800fb88:	9a01      	ldr	r2, [sp, #4]
 800fb8a:	6800      	ldr	r0, [r0, #0]
 800fb8c:	9403      	str	r4, [sp, #12]
 800fb8e:	2300      	movs	r3, #0
 800fb90:	9311      	str	r3, [sp, #68]	; 0x44
 800fb92:	9316      	str	r3, [sp, #88]	; 0x58
 800fb94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800fb98:	f8ad 301e 	strh.w	r3, [sp, #30]
 800fb9c:	a904      	add	r1, sp, #16
 800fb9e:	4623      	mov	r3, r4
 800fba0:	f003 fb08 	bl	80131b4 <__ssvfiscanf_r>
 800fba4:	b01f      	add	sp, #124	; 0x7c
 800fba6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fbaa:	b003      	add	sp, #12
 800fbac:	4770      	bx	lr
 800fbae:	bf00      	nop
 800fbb0:	0800fbdb 	.word	0x0800fbdb
 800fbb4:	20000024 	.word	0x20000024

0800fbb8 <__sread>:
 800fbb8:	b510      	push	{r4, lr}
 800fbba:	460c      	mov	r4, r1
 800fbbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbc0:	f003 ff16 	bl	80139f0 <_read_r>
 800fbc4:	2800      	cmp	r0, #0
 800fbc6:	bfab      	itete	ge
 800fbc8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fbca:	89a3      	ldrhlt	r3, [r4, #12]
 800fbcc:	181b      	addge	r3, r3, r0
 800fbce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fbd2:	bfac      	ite	ge
 800fbd4:	6563      	strge	r3, [r4, #84]	; 0x54
 800fbd6:	81a3      	strhlt	r3, [r4, #12]
 800fbd8:	bd10      	pop	{r4, pc}

0800fbda <__seofread>:
 800fbda:	2000      	movs	r0, #0
 800fbdc:	4770      	bx	lr

0800fbde <__swrite>:
 800fbde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbe2:	461f      	mov	r7, r3
 800fbe4:	898b      	ldrh	r3, [r1, #12]
 800fbe6:	05db      	lsls	r3, r3, #23
 800fbe8:	4605      	mov	r5, r0
 800fbea:	460c      	mov	r4, r1
 800fbec:	4616      	mov	r6, r2
 800fbee:	d505      	bpl.n	800fbfc <__swrite+0x1e>
 800fbf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbf4:	2302      	movs	r3, #2
 800fbf6:	2200      	movs	r2, #0
 800fbf8:	f002 fbc8 	bl	801238c <_lseek_r>
 800fbfc:	89a3      	ldrh	r3, [r4, #12]
 800fbfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fc02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fc06:	81a3      	strh	r3, [r4, #12]
 800fc08:	4632      	mov	r2, r6
 800fc0a:	463b      	mov	r3, r7
 800fc0c:	4628      	mov	r0, r5
 800fc0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fc12:	f000 bf85 	b.w	8010b20 <_write_r>

0800fc16 <__sseek>:
 800fc16:	b510      	push	{r4, lr}
 800fc18:	460c      	mov	r4, r1
 800fc1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc1e:	f002 fbb5 	bl	801238c <_lseek_r>
 800fc22:	1c43      	adds	r3, r0, #1
 800fc24:	89a3      	ldrh	r3, [r4, #12]
 800fc26:	bf15      	itete	ne
 800fc28:	6560      	strne	r0, [r4, #84]	; 0x54
 800fc2a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fc2e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fc32:	81a3      	strheq	r3, [r4, #12]
 800fc34:	bf18      	it	ne
 800fc36:	81a3      	strhne	r3, [r4, #12]
 800fc38:	bd10      	pop	{r4, pc}

0800fc3a <__sclose>:
 800fc3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc3e:	f000 bfef 	b.w	8010c20 <_close_r>

0800fc42 <strchr>:
 800fc42:	b2c9      	uxtb	r1, r1
 800fc44:	4603      	mov	r3, r0
 800fc46:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fc4a:	b11a      	cbz	r2, 800fc54 <strchr+0x12>
 800fc4c:	428a      	cmp	r2, r1
 800fc4e:	d1f9      	bne.n	800fc44 <strchr+0x2>
 800fc50:	4618      	mov	r0, r3
 800fc52:	4770      	bx	lr
 800fc54:	2900      	cmp	r1, #0
 800fc56:	bf18      	it	ne
 800fc58:	2300      	movne	r3, #0
 800fc5a:	e7f9      	b.n	800fc50 <strchr+0xe>

0800fc5c <strcpy>:
 800fc5c:	4603      	mov	r3, r0
 800fc5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fc62:	f803 2b01 	strb.w	r2, [r3], #1
 800fc66:	2a00      	cmp	r2, #0
 800fc68:	d1f9      	bne.n	800fc5e <strcpy+0x2>
 800fc6a:	4770      	bx	lr

0800fc6c <strncmp>:
 800fc6c:	b510      	push	{r4, lr}
 800fc6e:	b16a      	cbz	r2, 800fc8c <strncmp+0x20>
 800fc70:	3901      	subs	r1, #1
 800fc72:	1884      	adds	r4, r0, r2
 800fc74:	f810 3b01 	ldrb.w	r3, [r0], #1
 800fc78:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800fc7c:	4293      	cmp	r3, r2
 800fc7e:	d103      	bne.n	800fc88 <strncmp+0x1c>
 800fc80:	42a0      	cmp	r0, r4
 800fc82:	d001      	beq.n	800fc88 <strncmp+0x1c>
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d1f5      	bne.n	800fc74 <strncmp+0x8>
 800fc88:	1a98      	subs	r0, r3, r2
 800fc8a:	bd10      	pop	{r4, pc}
 800fc8c:	4610      	mov	r0, r2
 800fc8e:	e7fc      	b.n	800fc8a <strncmp+0x1e>

0800fc90 <sulp>:
 800fc90:	b570      	push	{r4, r5, r6, lr}
 800fc92:	4604      	mov	r4, r0
 800fc94:	460d      	mov	r5, r1
 800fc96:	ec45 4b10 	vmov	d0, r4, r5
 800fc9a:	4616      	mov	r6, r2
 800fc9c:	f002 ff76 	bl	8012b8c <__ulp>
 800fca0:	ec51 0b10 	vmov	r0, r1, d0
 800fca4:	b17e      	cbz	r6, 800fcc6 <sulp+0x36>
 800fca6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800fcaa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	dd09      	ble.n	800fcc6 <sulp+0x36>
 800fcb2:	051b      	lsls	r3, r3, #20
 800fcb4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800fcb8:	2400      	movs	r4, #0
 800fcba:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800fcbe:	4622      	mov	r2, r4
 800fcc0:	462b      	mov	r3, r5
 800fcc2:	f7f0 fcb9 	bl	8000638 <__aeabi_dmul>
 800fcc6:	bd70      	pop	{r4, r5, r6, pc}

0800fcc8 <_strtod_l>:
 800fcc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fccc:	b0a3      	sub	sp, #140	; 0x8c
 800fcce:	461f      	mov	r7, r3
 800fcd0:	2300      	movs	r3, #0
 800fcd2:	931e      	str	r3, [sp, #120]	; 0x78
 800fcd4:	4ba4      	ldr	r3, [pc, #656]	; (800ff68 <_strtod_l+0x2a0>)
 800fcd6:	9219      	str	r2, [sp, #100]	; 0x64
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	9307      	str	r3, [sp, #28]
 800fcdc:	4604      	mov	r4, r0
 800fcde:	4618      	mov	r0, r3
 800fce0:	4688      	mov	r8, r1
 800fce2:	f7f0 fa8f 	bl	8000204 <strlen>
 800fce6:	f04f 0a00 	mov.w	sl, #0
 800fcea:	4605      	mov	r5, r0
 800fcec:	f04f 0b00 	mov.w	fp, #0
 800fcf0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800fcf4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fcf6:	781a      	ldrb	r2, [r3, #0]
 800fcf8:	2a2b      	cmp	r2, #43	; 0x2b
 800fcfa:	d04c      	beq.n	800fd96 <_strtod_l+0xce>
 800fcfc:	d839      	bhi.n	800fd72 <_strtod_l+0xaa>
 800fcfe:	2a0d      	cmp	r2, #13
 800fd00:	d832      	bhi.n	800fd68 <_strtod_l+0xa0>
 800fd02:	2a08      	cmp	r2, #8
 800fd04:	d832      	bhi.n	800fd6c <_strtod_l+0xa4>
 800fd06:	2a00      	cmp	r2, #0
 800fd08:	d03c      	beq.n	800fd84 <_strtod_l+0xbc>
 800fd0a:	2300      	movs	r3, #0
 800fd0c:	930e      	str	r3, [sp, #56]	; 0x38
 800fd0e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800fd10:	7833      	ldrb	r3, [r6, #0]
 800fd12:	2b30      	cmp	r3, #48	; 0x30
 800fd14:	f040 80b4 	bne.w	800fe80 <_strtod_l+0x1b8>
 800fd18:	7873      	ldrb	r3, [r6, #1]
 800fd1a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800fd1e:	2b58      	cmp	r3, #88	; 0x58
 800fd20:	d16c      	bne.n	800fdfc <_strtod_l+0x134>
 800fd22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fd24:	9301      	str	r3, [sp, #4]
 800fd26:	ab1e      	add	r3, sp, #120	; 0x78
 800fd28:	9702      	str	r7, [sp, #8]
 800fd2a:	9300      	str	r3, [sp, #0]
 800fd2c:	4a8f      	ldr	r2, [pc, #572]	; (800ff6c <_strtod_l+0x2a4>)
 800fd2e:	ab1f      	add	r3, sp, #124	; 0x7c
 800fd30:	a91d      	add	r1, sp, #116	; 0x74
 800fd32:	4620      	mov	r0, r4
 800fd34:	f002 f81a 	bl	8011d6c <__gethex>
 800fd38:	f010 0707 	ands.w	r7, r0, #7
 800fd3c:	4605      	mov	r5, r0
 800fd3e:	d005      	beq.n	800fd4c <_strtod_l+0x84>
 800fd40:	2f06      	cmp	r7, #6
 800fd42:	d12a      	bne.n	800fd9a <_strtod_l+0xd2>
 800fd44:	3601      	adds	r6, #1
 800fd46:	2300      	movs	r3, #0
 800fd48:	961d      	str	r6, [sp, #116]	; 0x74
 800fd4a:	930e      	str	r3, [sp, #56]	; 0x38
 800fd4c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	f040 8596 	bne.w	8010880 <_strtod_l+0xbb8>
 800fd54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fd56:	b1db      	cbz	r3, 800fd90 <_strtod_l+0xc8>
 800fd58:	4652      	mov	r2, sl
 800fd5a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800fd5e:	ec43 2b10 	vmov	d0, r2, r3
 800fd62:	b023      	add	sp, #140	; 0x8c
 800fd64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd68:	2a20      	cmp	r2, #32
 800fd6a:	d1ce      	bne.n	800fd0a <_strtod_l+0x42>
 800fd6c:	3301      	adds	r3, #1
 800fd6e:	931d      	str	r3, [sp, #116]	; 0x74
 800fd70:	e7c0      	b.n	800fcf4 <_strtod_l+0x2c>
 800fd72:	2a2d      	cmp	r2, #45	; 0x2d
 800fd74:	d1c9      	bne.n	800fd0a <_strtod_l+0x42>
 800fd76:	2201      	movs	r2, #1
 800fd78:	920e      	str	r2, [sp, #56]	; 0x38
 800fd7a:	1c5a      	adds	r2, r3, #1
 800fd7c:	921d      	str	r2, [sp, #116]	; 0x74
 800fd7e:	785b      	ldrb	r3, [r3, #1]
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d1c4      	bne.n	800fd0e <_strtod_l+0x46>
 800fd84:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800fd86:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	f040 8576 	bne.w	801087c <_strtod_l+0xbb4>
 800fd90:	4652      	mov	r2, sl
 800fd92:	465b      	mov	r3, fp
 800fd94:	e7e3      	b.n	800fd5e <_strtod_l+0x96>
 800fd96:	2200      	movs	r2, #0
 800fd98:	e7ee      	b.n	800fd78 <_strtod_l+0xb0>
 800fd9a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800fd9c:	b13a      	cbz	r2, 800fdae <_strtod_l+0xe6>
 800fd9e:	2135      	movs	r1, #53	; 0x35
 800fda0:	a820      	add	r0, sp, #128	; 0x80
 800fda2:	f002 fffe 	bl	8012da2 <__copybits>
 800fda6:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fda8:	4620      	mov	r0, r4
 800fdaa:	f002 fbc3 	bl	8012534 <_Bfree>
 800fdae:	3f01      	subs	r7, #1
 800fdb0:	2f05      	cmp	r7, #5
 800fdb2:	d807      	bhi.n	800fdc4 <_strtod_l+0xfc>
 800fdb4:	e8df f007 	tbb	[pc, r7]
 800fdb8:	1d180b0e 	.word	0x1d180b0e
 800fdbc:	030e      	.short	0x030e
 800fdbe:	f04f 0b00 	mov.w	fp, #0
 800fdc2:	46da      	mov	sl, fp
 800fdc4:	0728      	lsls	r0, r5, #28
 800fdc6:	d5c1      	bpl.n	800fd4c <_strtod_l+0x84>
 800fdc8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800fdcc:	e7be      	b.n	800fd4c <_strtod_l+0x84>
 800fdce:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800fdd2:	e7f7      	b.n	800fdc4 <_strtod_l+0xfc>
 800fdd4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800fdd8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800fdda:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800fdde:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800fde2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800fde6:	e7ed      	b.n	800fdc4 <_strtod_l+0xfc>
 800fde8:	f8df b184 	ldr.w	fp, [pc, #388]	; 800ff70 <_strtod_l+0x2a8>
 800fdec:	f04f 0a00 	mov.w	sl, #0
 800fdf0:	e7e8      	b.n	800fdc4 <_strtod_l+0xfc>
 800fdf2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800fdf6:	f04f 3aff 	mov.w	sl, #4294967295
 800fdfa:	e7e3      	b.n	800fdc4 <_strtod_l+0xfc>
 800fdfc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fdfe:	1c5a      	adds	r2, r3, #1
 800fe00:	921d      	str	r2, [sp, #116]	; 0x74
 800fe02:	785b      	ldrb	r3, [r3, #1]
 800fe04:	2b30      	cmp	r3, #48	; 0x30
 800fe06:	d0f9      	beq.n	800fdfc <_strtod_l+0x134>
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d09f      	beq.n	800fd4c <_strtod_l+0x84>
 800fe0c:	2301      	movs	r3, #1
 800fe0e:	f04f 0900 	mov.w	r9, #0
 800fe12:	9304      	str	r3, [sp, #16]
 800fe14:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fe16:	930a      	str	r3, [sp, #40]	; 0x28
 800fe18:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800fe1c:	464f      	mov	r7, r9
 800fe1e:	220a      	movs	r2, #10
 800fe20:	981d      	ldr	r0, [sp, #116]	; 0x74
 800fe22:	7806      	ldrb	r6, [r0, #0]
 800fe24:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800fe28:	b2d9      	uxtb	r1, r3
 800fe2a:	2909      	cmp	r1, #9
 800fe2c:	d92a      	bls.n	800fe84 <_strtod_l+0x1bc>
 800fe2e:	9907      	ldr	r1, [sp, #28]
 800fe30:	462a      	mov	r2, r5
 800fe32:	f7ff ff1b 	bl	800fc6c <strncmp>
 800fe36:	b398      	cbz	r0, 800fea0 <_strtod_l+0x1d8>
 800fe38:	2000      	movs	r0, #0
 800fe3a:	4633      	mov	r3, r6
 800fe3c:	463d      	mov	r5, r7
 800fe3e:	9007      	str	r0, [sp, #28]
 800fe40:	4602      	mov	r2, r0
 800fe42:	2b65      	cmp	r3, #101	; 0x65
 800fe44:	d001      	beq.n	800fe4a <_strtod_l+0x182>
 800fe46:	2b45      	cmp	r3, #69	; 0x45
 800fe48:	d118      	bne.n	800fe7c <_strtod_l+0x1b4>
 800fe4a:	b91d      	cbnz	r5, 800fe54 <_strtod_l+0x18c>
 800fe4c:	9b04      	ldr	r3, [sp, #16]
 800fe4e:	4303      	orrs	r3, r0
 800fe50:	d098      	beq.n	800fd84 <_strtod_l+0xbc>
 800fe52:	2500      	movs	r5, #0
 800fe54:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800fe58:	f108 0301 	add.w	r3, r8, #1
 800fe5c:	931d      	str	r3, [sp, #116]	; 0x74
 800fe5e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800fe62:	2b2b      	cmp	r3, #43	; 0x2b
 800fe64:	d075      	beq.n	800ff52 <_strtod_l+0x28a>
 800fe66:	2b2d      	cmp	r3, #45	; 0x2d
 800fe68:	d07b      	beq.n	800ff62 <_strtod_l+0x29a>
 800fe6a:	f04f 0c00 	mov.w	ip, #0
 800fe6e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800fe72:	2909      	cmp	r1, #9
 800fe74:	f240 8082 	bls.w	800ff7c <_strtod_l+0x2b4>
 800fe78:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800fe7c:	2600      	movs	r6, #0
 800fe7e:	e09d      	b.n	800ffbc <_strtod_l+0x2f4>
 800fe80:	2300      	movs	r3, #0
 800fe82:	e7c4      	b.n	800fe0e <_strtod_l+0x146>
 800fe84:	2f08      	cmp	r7, #8
 800fe86:	bfd8      	it	le
 800fe88:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800fe8a:	f100 0001 	add.w	r0, r0, #1
 800fe8e:	bfda      	itte	le
 800fe90:	fb02 3301 	mlale	r3, r2, r1, r3
 800fe94:	9309      	strle	r3, [sp, #36]	; 0x24
 800fe96:	fb02 3909 	mlagt	r9, r2, r9, r3
 800fe9a:	3701      	adds	r7, #1
 800fe9c:	901d      	str	r0, [sp, #116]	; 0x74
 800fe9e:	e7bf      	b.n	800fe20 <_strtod_l+0x158>
 800fea0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fea2:	195a      	adds	r2, r3, r5
 800fea4:	921d      	str	r2, [sp, #116]	; 0x74
 800fea6:	5d5b      	ldrb	r3, [r3, r5]
 800fea8:	2f00      	cmp	r7, #0
 800feaa:	d037      	beq.n	800ff1c <_strtod_l+0x254>
 800feac:	9007      	str	r0, [sp, #28]
 800feae:	463d      	mov	r5, r7
 800feb0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800feb4:	2a09      	cmp	r2, #9
 800feb6:	d912      	bls.n	800fede <_strtod_l+0x216>
 800feb8:	2201      	movs	r2, #1
 800feba:	e7c2      	b.n	800fe42 <_strtod_l+0x17a>
 800febc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800febe:	1c5a      	adds	r2, r3, #1
 800fec0:	921d      	str	r2, [sp, #116]	; 0x74
 800fec2:	785b      	ldrb	r3, [r3, #1]
 800fec4:	3001      	adds	r0, #1
 800fec6:	2b30      	cmp	r3, #48	; 0x30
 800fec8:	d0f8      	beq.n	800febc <_strtod_l+0x1f4>
 800feca:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800fece:	2a08      	cmp	r2, #8
 800fed0:	f200 84db 	bhi.w	801088a <_strtod_l+0xbc2>
 800fed4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800fed6:	9007      	str	r0, [sp, #28]
 800fed8:	2000      	movs	r0, #0
 800feda:	920a      	str	r2, [sp, #40]	; 0x28
 800fedc:	4605      	mov	r5, r0
 800fede:	3b30      	subs	r3, #48	; 0x30
 800fee0:	f100 0201 	add.w	r2, r0, #1
 800fee4:	d014      	beq.n	800ff10 <_strtod_l+0x248>
 800fee6:	9907      	ldr	r1, [sp, #28]
 800fee8:	4411      	add	r1, r2
 800feea:	9107      	str	r1, [sp, #28]
 800feec:	462a      	mov	r2, r5
 800feee:	eb00 0e05 	add.w	lr, r0, r5
 800fef2:	210a      	movs	r1, #10
 800fef4:	4572      	cmp	r2, lr
 800fef6:	d113      	bne.n	800ff20 <_strtod_l+0x258>
 800fef8:	182a      	adds	r2, r5, r0
 800fefa:	2a08      	cmp	r2, #8
 800fefc:	f105 0501 	add.w	r5, r5, #1
 800ff00:	4405      	add	r5, r0
 800ff02:	dc1c      	bgt.n	800ff3e <_strtod_l+0x276>
 800ff04:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ff06:	220a      	movs	r2, #10
 800ff08:	fb02 3301 	mla	r3, r2, r1, r3
 800ff0c:	9309      	str	r3, [sp, #36]	; 0x24
 800ff0e:	2200      	movs	r2, #0
 800ff10:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ff12:	1c59      	adds	r1, r3, #1
 800ff14:	911d      	str	r1, [sp, #116]	; 0x74
 800ff16:	785b      	ldrb	r3, [r3, #1]
 800ff18:	4610      	mov	r0, r2
 800ff1a:	e7c9      	b.n	800feb0 <_strtod_l+0x1e8>
 800ff1c:	4638      	mov	r0, r7
 800ff1e:	e7d2      	b.n	800fec6 <_strtod_l+0x1fe>
 800ff20:	2a08      	cmp	r2, #8
 800ff22:	dc04      	bgt.n	800ff2e <_strtod_l+0x266>
 800ff24:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ff26:	434e      	muls	r6, r1
 800ff28:	9609      	str	r6, [sp, #36]	; 0x24
 800ff2a:	3201      	adds	r2, #1
 800ff2c:	e7e2      	b.n	800fef4 <_strtod_l+0x22c>
 800ff2e:	f102 0c01 	add.w	ip, r2, #1
 800ff32:	f1bc 0f10 	cmp.w	ip, #16
 800ff36:	bfd8      	it	le
 800ff38:	fb01 f909 	mulle.w	r9, r1, r9
 800ff3c:	e7f5      	b.n	800ff2a <_strtod_l+0x262>
 800ff3e:	2d10      	cmp	r5, #16
 800ff40:	bfdc      	itt	le
 800ff42:	220a      	movle	r2, #10
 800ff44:	fb02 3909 	mlale	r9, r2, r9, r3
 800ff48:	e7e1      	b.n	800ff0e <_strtod_l+0x246>
 800ff4a:	2300      	movs	r3, #0
 800ff4c:	9307      	str	r3, [sp, #28]
 800ff4e:	2201      	movs	r2, #1
 800ff50:	e77c      	b.n	800fe4c <_strtod_l+0x184>
 800ff52:	f04f 0c00 	mov.w	ip, #0
 800ff56:	f108 0302 	add.w	r3, r8, #2
 800ff5a:	931d      	str	r3, [sp, #116]	; 0x74
 800ff5c:	f898 3002 	ldrb.w	r3, [r8, #2]
 800ff60:	e785      	b.n	800fe6e <_strtod_l+0x1a6>
 800ff62:	f04f 0c01 	mov.w	ip, #1
 800ff66:	e7f6      	b.n	800ff56 <_strtod_l+0x28e>
 800ff68:	08015490 	.word	0x08015490
 800ff6c:	080152e0 	.word	0x080152e0
 800ff70:	7ff00000 	.word	0x7ff00000
 800ff74:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ff76:	1c59      	adds	r1, r3, #1
 800ff78:	911d      	str	r1, [sp, #116]	; 0x74
 800ff7a:	785b      	ldrb	r3, [r3, #1]
 800ff7c:	2b30      	cmp	r3, #48	; 0x30
 800ff7e:	d0f9      	beq.n	800ff74 <_strtod_l+0x2ac>
 800ff80:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800ff84:	2908      	cmp	r1, #8
 800ff86:	f63f af79 	bhi.w	800fe7c <_strtod_l+0x1b4>
 800ff8a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800ff8e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ff90:	9308      	str	r3, [sp, #32]
 800ff92:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ff94:	1c59      	adds	r1, r3, #1
 800ff96:	911d      	str	r1, [sp, #116]	; 0x74
 800ff98:	785b      	ldrb	r3, [r3, #1]
 800ff9a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800ff9e:	2e09      	cmp	r6, #9
 800ffa0:	d937      	bls.n	8010012 <_strtod_l+0x34a>
 800ffa2:	9e08      	ldr	r6, [sp, #32]
 800ffa4:	1b89      	subs	r1, r1, r6
 800ffa6:	2908      	cmp	r1, #8
 800ffa8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800ffac:	dc02      	bgt.n	800ffb4 <_strtod_l+0x2ec>
 800ffae:	4576      	cmp	r6, lr
 800ffb0:	bfa8      	it	ge
 800ffb2:	4676      	movge	r6, lr
 800ffb4:	f1bc 0f00 	cmp.w	ip, #0
 800ffb8:	d000      	beq.n	800ffbc <_strtod_l+0x2f4>
 800ffba:	4276      	negs	r6, r6
 800ffbc:	2d00      	cmp	r5, #0
 800ffbe:	d14f      	bne.n	8010060 <_strtod_l+0x398>
 800ffc0:	9904      	ldr	r1, [sp, #16]
 800ffc2:	4301      	orrs	r1, r0
 800ffc4:	f47f aec2 	bne.w	800fd4c <_strtod_l+0x84>
 800ffc8:	2a00      	cmp	r2, #0
 800ffca:	f47f aedb 	bne.w	800fd84 <_strtod_l+0xbc>
 800ffce:	2b69      	cmp	r3, #105	; 0x69
 800ffd0:	d027      	beq.n	8010022 <_strtod_l+0x35a>
 800ffd2:	dc24      	bgt.n	801001e <_strtod_l+0x356>
 800ffd4:	2b49      	cmp	r3, #73	; 0x49
 800ffd6:	d024      	beq.n	8010022 <_strtod_l+0x35a>
 800ffd8:	2b4e      	cmp	r3, #78	; 0x4e
 800ffda:	f47f aed3 	bne.w	800fd84 <_strtod_l+0xbc>
 800ffde:	499e      	ldr	r1, [pc, #632]	; (8010258 <_strtod_l+0x590>)
 800ffe0:	a81d      	add	r0, sp, #116	; 0x74
 800ffe2:	f002 f91b 	bl	801221c <__match>
 800ffe6:	2800      	cmp	r0, #0
 800ffe8:	f43f aecc 	beq.w	800fd84 <_strtod_l+0xbc>
 800ffec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ffee:	781b      	ldrb	r3, [r3, #0]
 800fff0:	2b28      	cmp	r3, #40	; 0x28
 800fff2:	d12d      	bne.n	8010050 <_strtod_l+0x388>
 800fff4:	4999      	ldr	r1, [pc, #612]	; (801025c <_strtod_l+0x594>)
 800fff6:	aa20      	add	r2, sp, #128	; 0x80
 800fff8:	a81d      	add	r0, sp, #116	; 0x74
 800fffa:	f002 f923 	bl	8012244 <__hexnan>
 800fffe:	2805      	cmp	r0, #5
 8010000:	d126      	bne.n	8010050 <_strtod_l+0x388>
 8010002:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010004:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8010008:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801000c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8010010:	e69c      	b.n	800fd4c <_strtod_l+0x84>
 8010012:	210a      	movs	r1, #10
 8010014:	fb01 3e0e 	mla	lr, r1, lr, r3
 8010018:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801001c:	e7b9      	b.n	800ff92 <_strtod_l+0x2ca>
 801001e:	2b6e      	cmp	r3, #110	; 0x6e
 8010020:	e7db      	b.n	800ffda <_strtod_l+0x312>
 8010022:	498f      	ldr	r1, [pc, #572]	; (8010260 <_strtod_l+0x598>)
 8010024:	a81d      	add	r0, sp, #116	; 0x74
 8010026:	f002 f8f9 	bl	801221c <__match>
 801002a:	2800      	cmp	r0, #0
 801002c:	f43f aeaa 	beq.w	800fd84 <_strtod_l+0xbc>
 8010030:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8010032:	498c      	ldr	r1, [pc, #560]	; (8010264 <_strtod_l+0x59c>)
 8010034:	3b01      	subs	r3, #1
 8010036:	a81d      	add	r0, sp, #116	; 0x74
 8010038:	931d      	str	r3, [sp, #116]	; 0x74
 801003a:	f002 f8ef 	bl	801221c <__match>
 801003e:	b910      	cbnz	r0, 8010046 <_strtod_l+0x37e>
 8010040:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8010042:	3301      	adds	r3, #1
 8010044:	931d      	str	r3, [sp, #116]	; 0x74
 8010046:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8010274 <_strtod_l+0x5ac>
 801004a:	f04f 0a00 	mov.w	sl, #0
 801004e:	e67d      	b.n	800fd4c <_strtod_l+0x84>
 8010050:	4885      	ldr	r0, [pc, #532]	; (8010268 <_strtod_l+0x5a0>)
 8010052:	f003 fce1 	bl	8013a18 <nan>
 8010056:	ed8d 0b04 	vstr	d0, [sp, #16]
 801005a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801005e:	e675      	b.n	800fd4c <_strtod_l+0x84>
 8010060:	9b07      	ldr	r3, [sp, #28]
 8010062:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010064:	1af3      	subs	r3, r6, r3
 8010066:	2f00      	cmp	r7, #0
 8010068:	bf08      	it	eq
 801006a:	462f      	moveq	r7, r5
 801006c:	2d10      	cmp	r5, #16
 801006e:	9308      	str	r3, [sp, #32]
 8010070:	46a8      	mov	r8, r5
 8010072:	bfa8      	it	ge
 8010074:	f04f 0810 	movge.w	r8, #16
 8010078:	f7f0 fa64 	bl	8000544 <__aeabi_ui2d>
 801007c:	2d09      	cmp	r5, #9
 801007e:	4682      	mov	sl, r0
 8010080:	468b      	mov	fp, r1
 8010082:	dd13      	ble.n	80100ac <_strtod_l+0x3e4>
 8010084:	4b79      	ldr	r3, [pc, #484]	; (801026c <_strtod_l+0x5a4>)
 8010086:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801008a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801008e:	f7f0 fad3 	bl	8000638 <__aeabi_dmul>
 8010092:	4682      	mov	sl, r0
 8010094:	4648      	mov	r0, r9
 8010096:	468b      	mov	fp, r1
 8010098:	f7f0 fa54 	bl	8000544 <__aeabi_ui2d>
 801009c:	4602      	mov	r2, r0
 801009e:	460b      	mov	r3, r1
 80100a0:	4650      	mov	r0, sl
 80100a2:	4659      	mov	r1, fp
 80100a4:	f7f0 f912 	bl	80002cc <__adddf3>
 80100a8:	4682      	mov	sl, r0
 80100aa:	468b      	mov	fp, r1
 80100ac:	2d0f      	cmp	r5, #15
 80100ae:	dc38      	bgt.n	8010122 <_strtod_l+0x45a>
 80100b0:	9b08      	ldr	r3, [sp, #32]
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	f43f ae4a 	beq.w	800fd4c <_strtod_l+0x84>
 80100b8:	dd24      	ble.n	8010104 <_strtod_l+0x43c>
 80100ba:	2b16      	cmp	r3, #22
 80100bc:	dc0b      	bgt.n	80100d6 <_strtod_l+0x40e>
 80100be:	4d6b      	ldr	r5, [pc, #428]	; (801026c <_strtod_l+0x5a4>)
 80100c0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80100c4:	e9d5 0100 	ldrd	r0, r1, [r5]
 80100c8:	4652      	mov	r2, sl
 80100ca:	465b      	mov	r3, fp
 80100cc:	f7f0 fab4 	bl	8000638 <__aeabi_dmul>
 80100d0:	4682      	mov	sl, r0
 80100d2:	468b      	mov	fp, r1
 80100d4:	e63a      	b.n	800fd4c <_strtod_l+0x84>
 80100d6:	9a08      	ldr	r2, [sp, #32]
 80100d8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80100dc:	4293      	cmp	r3, r2
 80100de:	db20      	blt.n	8010122 <_strtod_l+0x45a>
 80100e0:	4c62      	ldr	r4, [pc, #392]	; (801026c <_strtod_l+0x5a4>)
 80100e2:	f1c5 050f 	rsb	r5, r5, #15
 80100e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80100ea:	4652      	mov	r2, sl
 80100ec:	465b      	mov	r3, fp
 80100ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80100f2:	f7f0 faa1 	bl	8000638 <__aeabi_dmul>
 80100f6:	9b08      	ldr	r3, [sp, #32]
 80100f8:	1b5d      	subs	r5, r3, r5
 80100fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80100fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8010102:	e7e3      	b.n	80100cc <_strtod_l+0x404>
 8010104:	9b08      	ldr	r3, [sp, #32]
 8010106:	3316      	adds	r3, #22
 8010108:	db0b      	blt.n	8010122 <_strtod_l+0x45a>
 801010a:	9b07      	ldr	r3, [sp, #28]
 801010c:	4a57      	ldr	r2, [pc, #348]	; (801026c <_strtod_l+0x5a4>)
 801010e:	1b9e      	subs	r6, r3, r6
 8010110:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8010114:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010118:	4650      	mov	r0, sl
 801011a:	4659      	mov	r1, fp
 801011c:	f7f0 fbb6 	bl	800088c <__aeabi_ddiv>
 8010120:	e7d6      	b.n	80100d0 <_strtod_l+0x408>
 8010122:	9b08      	ldr	r3, [sp, #32]
 8010124:	eba5 0808 	sub.w	r8, r5, r8
 8010128:	4498      	add	r8, r3
 801012a:	f1b8 0f00 	cmp.w	r8, #0
 801012e:	dd71      	ble.n	8010214 <_strtod_l+0x54c>
 8010130:	f018 030f 	ands.w	r3, r8, #15
 8010134:	d00a      	beq.n	801014c <_strtod_l+0x484>
 8010136:	494d      	ldr	r1, [pc, #308]	; (801026c <_strtod_l+0x5a4>)
 8010138:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801013c:	4652      	mov	r2, sl
 801013e:	465b      	mov	r3, fp
 8010140:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010144:	f7f0 fa78 	bl	8000638 <__aeabi_dmul>
 8010148:	4682      	mov	sl, r0
 801014a:	468b      	mov	fp, r1
 801014c:	f038 080f 	bics.w	r8, r8, #15
 8010150:	d04d      	beq.n	80101ee <_strtod_l+0x526>
 8010152:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8010156:	dd22      	ble.n	801019e <_strtod_l+0x4d6>
 8010158:	2500      	movs	r5, #0
 801015a:	462e      	mov	r6, r5
 801015c:	9509      	str	r5, [sp, #36]	; 0x24
 801015e:	9507      	str	r5, [sp, #28]
 8010160:	2322      	movs	r3, #34	; 0x22
 8010162:	f8df b110 	ldr.w	fp, [pc, #272]	; 8010274 <_strtod_l+0x5ac>
 8010166:	6023      	str	r3, [r4, #0]
 8010168:	f04f 0a00 	mov.w	sl, #0
 801016c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801016e:	2b00      	cmp	r3, #0
 8010170:	f43f adec 	beq.w	800fd4c <_strtod_l+0x84>
 8010174:	991e      	ldr	r1, [sp, #120]	; 0x78
 8010176:	4620      	mov	r0, r4
 8010178:	f002 f9dc 	bl	8012534 <_Bfree>
 801017c:	9907      	ldr	r1, [sp, #28]
 801017e:	4620      	mov	r0, r4
 8010180:	f002 f9d8 	bl	8012534 <_Bfree>
 8010184:	4631      	mov	r1, r6
 8010186:	4620      	mov	r0, r4
 8010188:	f002 f9d4 	bl	8012534 <_Bfree>
 801018c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801018e:	4620      	mov	r0, r4
 8010190:	f002 f9d0 	bl	8012534 <_Bfree>
 8010194:	4629      	mov	r1, r5
 8010196:	4620      	mov	r0, r4
 8010198:	f002 f9cc 	bl	8012534 <_Bfree>
 801019c:	e5d6      	b.n	800fd4c <_strtod_l+0x84>
 801019e:	2300      	movs	r3, #0
 80101a0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80101a4:	4650      	mov	r0, sl
 80101a6:	4659      	mov	r1, fp
 80101a8:	4699      	mov	r9, r3
 80101aa:	f1b8 0f01 	cmp.w	r8, #1
 80101ae:	dc21      	bgt.n	80101f4 <_strtod_l+0x52c>
 80101b0:	b10b      	cbz	r3, 80101b6 <_strtod_l+0x4ee>
 80101b2:	4682      	mov	sl, r0
 80101b4:	468b      	mov	fp, r1
 80101b6:	4b2e      	ldr	r3, [pc, #184]	; (8010270 <_strtod_l+0x5a8>)
 80101b8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80101bc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80101c0:	4652      	mov	r2, sl
 80101c2:	465b      	mov	r3, fp
 80101c4:	e9d9 0100 	ldrd	r0, r1, [r9]
 80101c8:	f7f0 fa36 	bl	8000638 <__aeabi_dmul>
 80101cc:	4b29      	ldr	r3, [pc, #164]	; (8010274 <_strtod_l+0x5ac>)
 80101ce:	460a      	mov	r2, r1
 80101d0:	400b      	ands	r3, r1
 80101d2:	4929      	ldr	r1, [pc, #164]	; (8010278 <_strtod_l+0x5b0>)
 80101d4:	428b      	cmp	r3, r1
 80101d6:	4682      	mov	sl, r0
 80101d8:	d8be      	bhi.n	8010158 <_strtod_l+0x490>
 80101da:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80101de:	428b      	cmp	r3, r1
 80101e0:	bf86      	itte	hi
 80101e2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801027c <_strtod_l+0x5b4>
 80101e6:	f04f 3aff 	movhi.w	sl, #4294967295
 80101ea:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80101ee:	2300      	movs	r3, #0
 80101f0:	9304      	str	r3, [sp, #16]
 80101f2:	e081      	b.n	80102f8 <_strtod_l+0x630>
 80101f4:	f018 0f01 	tst.w	r8, #1
 80101f8:	d007      	beq.n	801020a <_strtod_l+0x542>
 80101fa:	4b1d      	ldr	r3, [pc, #116]	; (8010270 <_strtod_l+0x5a8>)
 80101fc:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8010200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010204:	f7f0 fa18 	bl	8000638 <__aeabi_dmul>
 8010208:	2301      	movs	r3, #1
 801020a:	f109 0901 	add.w	r9, r9, #1
 801020e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8010212:	e7ca      	b.n	80101aa <_strtod_l+0x4e2>
 8010214:	d0eb      	beq.n	80101ee <_strtod_l+0x526>
 8010216:	f1c8 0800 	rsb	r8, r8, #0
 801021a:	f018 020f 	ands.w	r2, r8, #15
 801021e:	d00a      	beq.n	8010236 <_strtod_l+0x56e>
 8010220:	4b12      	ldr	r3, [pc, #72]	; (801026c <_strtod_l+0x5a4>)
 8010222:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010226:	4650      	mov	r0, sl
 8010228:	4659      	mov	r1, fp
 801022a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801022e:	f7f0 fb2d 	bl	800088c <__aeabi_ddiv>
 8010232:	4682      	mov	sl, r0
 8010234:	468b      	mov	fp, r1
 8010236:	ea5f 1828 	movs.w	r8, r8, asr #4
 801023a:	d0d8      	beq.n	80101ee <_strtod_l+0x526>
 801023c:	f1b8 0f1f 	cmp.w	r8, #31
 8010240:	dd1e      	ble.n	8010280 <_strtod_l+0x5b8>
 8010242:	2500      	movs	r5, #0
 8010244:	462e      	mov	r6, r5
 8010246:	9509      	str	r5, [sp, #36]	; 0x24
 8010248:	9507      	str	r5, [sp, #28]
 801024a:	2322      	movs	r3, #34	; 0x22
 801024c:	f04f 0a00 	mov.w	sl, #0
 8010250:	f04f 0b00 	mov.w	fp, #0
 8010254:	6023      	str	r3, [r4, #0]
 8010256:	e789      	b.n	801016c <_strtod_l+0x4a4>
 8010258:	080152b5 	.word	0x080152b5
 801025c:	080152f4 	.word	0x080152f4
 8010260:	080152ad 	.word	0x080152ad
 8010264:	08015333 	.word	0x08015333
 8010268:	0801566b 	.word	0x0801566b
 801026c:	08015530 	.word	0x08015530
 8010270:	08015508 	.word	0x08015508
 8010274:	7ff00000 	.word	0x7ff00000
 8010278:	7ca00000 	.word	0x7ca00000
 801027c:	7fefffff 	.word	0x7fefffff
 8010280:	f018 0310 	ands.w	r3, r8, #16
 8010284:	bf18      	it	ne
 8010286:	236a      	movne	r3, #106	; 0x6a
 8010288:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8010640 <_strtod_l+0x978>
 801028c:	9304      	str	r3, [sp, #16]
 801028e:	4650      	mov	r0, sl
 8010290:	4659      	mov	r1, fp
 8010292:	2300      	movs	r3, #0
 8010294:	f018 0f01 	tst.w	r8, #1
 8010298:	d004      	beq.n	80102a4 <_strtod_l+0x5dc>
 801029a:	e9d9 2300 	ldrd	r2, r3, [r9]
 801029e:	f7f0 f9cb 	bl	8000638 <__aeabi_dmul>
 80102a2:	2301      	movs	r3, #1
 80102a4:	ea5f 0868 	movs.w	r8, r8, asr #1
 80102a8:	f109 0908 	add.w	r9, r9, #8
 80102ac:	d1f2      	bne.n	8010294 <_strtod_l+0x5cc>
 80102ae:	b10b      	cbz	r3, 80102b4 <_strtod_l+0x5ec>
 80102b0:	4682      	mov	sl, r0
 80102b2:	468b      	mov	fp, r1
 80102b4:	9b04      	ldr	r3, [sp, #16]
 80102b6:	b1bb      	cbz	r3, 80102e8 <_strtod_l+0x620>
 80102b8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80102bc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	4659      	mov	r1, fp
 80102c4:	dd10      	ble.n	80102e8 <_strtod_l+0x620>
 80102c6:	2b1f      	cmp	r3, #31
 80102c8:	f340 8128 	ble.w	801051c <_strtod_l+0x854>
 80102cc:	2b34      	cmp	r3, #52	; 0x34
 80102ce:	bfde      	ittt	le
 80102d0:	3b20      	suble	r3, #32
 80102d2:	f04f 32ff 	movle.w	r2, #4294967295
 80102d6:	fa02 f303 	lslle.w	r3, r2, r3
 80102da:	f04f 0a00 	mov.w	sl, #0
 80102de:	bfcc      	ite	gt
 80102e0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80102e4:	ea03 0b01 	andle.w	fp, r3, r1
 80102e8:	2200      	movs	r2, #0
 80102ea:	2300      	movs	r3, #0
 80102ec:	4650      	mov	r0, sl
 80102ee:	4659      	mov	r1, fp
 80102f0:	f7f0 fc0a 	bl	8000b08 <__aeabi_dcmpeq>
 80102f4:	2800      	cmp	r0, #0
 80102f6:	d1a4      	bne.n	8010242 <_strtod_l+0x57a>
 80102f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80102fa:	9300      	str	r3, [sp, #0]
 80102fc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80102fe:	462b      	mov	r3, r5
 8010300:	463a      	mov	r2, r7
 8010302:	4620      	mov	r0, r4
 8010304:	f002 f982 	bl	801260c <__s2b>
 8010308:	9009      	str	r0, [sp, #36]	; 0x24
 801030a:	2800      	cmp	r0, #0
 801030c:	f43f af24 	beq.w	8010158 <_strtod_l+0x490>
 8010310:	9b07      	ldr	r3, [sp, #28]
 8010312:	1b9e      	subs	r6, r3, r6
 8010314:	9b08      	ldr	r3, [sp, #32]
 8010316:	2b00      	cmp	r3, #0
 8010318:	bfb4      	ite	lt
 801031a:	4633      	movlt	r3, r6
 801031c:	2300      	movge	r3, #0
 801031e:	9310      	str	r3, [sp, #64]	; 0x40
 8010320:	9b08      	ldr	r3, [sp, #32]
 8010322:	2500      	movs	r5, #0
 8010324:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8010328:	9318      	str	r3, [sp, #96]	; 0x60
 801032a:	462e      	mov	r6, r5
 801032c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801032e:	4620      	mov	r0, r4
 8010330:	6859      	ldr	r1, [r3, #4]
 8010332:	f002 f8bf 	bl	80124b4 <_Balloc>
 8010336:	9007      	str	r0, [sp, #28]
 8010338:	2800      	cmp	r0, #0
 801033a:	f43f af11 	beq.w	8010160 <_strtod_l+0x498>
 801033e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010340:	691a      	ldr	r2, [r3, #16]
 8010342:	3202      	adds	r2, #2
 8010344:	f103 010c 	add.w	r1, r3, #12
 8010348:	0092      	lsls	r2, r2, #2
 801034a:	300c      	adds	r0, #12
 801034c:	f7fe fc98 	bl	800ec80 <memcpy>
 8010350:	ec4b ab10 	vmov	d0, sl, fp
 8010354:	aa20      	add	r2, sp, #128	; 0x80
 8010356:	a91f      	add	r1, sp, #124	; 0x7c
 8010358:	4620      	mov	r0, r4
 801035a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801035e:	f002 fc91 	bl	8012c84 <__d2b>
 8010362:	901e      	str	r0, [sp, #120]	; 0x78
 8010364:	2800      	cmp	r0, #0
 8010366:	f43f aefb 	beq.w	8010160 <_strtod_l+0x498>
 801036a:	2101      	movs	r1, #1
 801036c:	4620      	mov	r0, r4
 801036e:	f002 f9e7 	bl	8012740 <__i2b>
 8010372:	4606      	mov	r6, r0
 8010374:	2800      	cmp	r0, #0
 8010376:	f43f aef3 	beq.w	8010160 <_strtod_l+0x498>
 801037a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801037c:	9904      	ldr	r1, [sp, #16]
 801037e:	2b00      	cmp	r3, #0
 8010380:	bfab      	itete	ge
 8010382:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8010384:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8010386:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8010388:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 801038c:	bfac      	ite	ge
 801038e:	eb03 0902 	addge.w	r9, r3, r2
 8010392:	1ad7      	sublt	r7, r2, r3
 8010394:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8010396:	eba3 0801 	sub.w	r8, r3, r1
 801039a:	4490      	add	r8, r2
 801039c:	4ba3      	ldr	r3, [pc, #652]	; (801062c <_strtod_l+0x964>)
 801039e:	f108 38ff 	add.w	r8, r8, #4294967295
 80103a2:	4598      	cmp	r8, r3
 80103a4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80103a8:	f280 80cc 	bge.w	8010544 <_strtod_l+0x87c>
 80103ac:	eba3 0308 	sub.w	r3, r3, r8
 80103b0:	2b1f      	cmp	r3, #31
 80103b2:	eba2 0203 	sub.w	r2, r2, r3
 80103b6:	f04f 0101 	mov.w	r1, #1
 80103ba:	f300 80b6 	bgt.w	801052a <_strtod_l+0x862>
 80103be:	fa01 f303 	lsl.w	r3, r1, r3
 80103c2:	9311      	str	r3, [sp, #68]	; 0x44
 80103c4:	2300      	movs	r3, #0
 80103c6:	930c      	str	r3, [sp, #48]	; 0x30
 80103c8:	eb09 0802 	add.w	r8, r9, r2
 80103cc:	9b04      	ldr	r3, [sp, #16]
 80103ce:	45c1      	cmp	r9, r8
 80103d0:	4417      	add	r7, r2
 80103d2:	441f      	add	r7, r3
 80103d4:	464b      	mov	r3, r9
 80103d6:	bfa8      	it	ge
 80103d8:	4643      	movge	r3, r8
 80103da:	42bb      	cmp	r3, r7
 80103dc:	bfa8      	it	ge
 80103de:	463b      	movge	r3, r7
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	bfc2      	ittt	gt
 80103e4:	eba8 0803 	subgt.w	r8, r8, r3
 80103e8:	1aff      	subgt	r7, r7, r3
 80103ea:	eba9 0903 	subgt.w	r9, r9, r3
 80103ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	dd17      	ble.n	8010424 <_strtod_l+0x75c>
 80103f4:	4631      	mov	r1, r6
 80103f6:	461a      	mov	r2, r3
 80103f8:	4620      	mov	r0, r4
 80103fa:	f002 fa5d 	bl	80128b8 <__pow5mult>
 80103fe:	4606      	mov	r6, r0
 8010400:	2800      	cmp	r0, #0
 8010402:	f43f aead 	beq.w	8010160 <_strtod_l+0x498>
 8010406:	4601      	mov	r1, r0
 8010408:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801040a:	4620      	mov	r0, r4
 801040c:	f002 f9ae 	bl	801276c <__multiply>
 8010410:	900f      	str	r0, [sp, #60]	; 0x3c
 8010412:	2800      	cmp	r0, #0
 8010414:	f43f aea4 	beq.w	8010160 <_strtod_l+0x498>
 8010418:	991e      	ldr	r1, [sp, #120]	; 0x78
 801041a:	4620      	mov	r0, r4
 801041c:	f002 f88a 	bl	8012534 <_Bfree>
 8010420:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010422:	931e      	str	r3, [sp, #120]	; 0x78
 8010424:	f1b8 0f00 	cmp.w	r8, #0
 8010428:	f300 8091 	bgt.w	801054e <_strtod_l+0x886>
 801042c:	9b08      	ldr	r3, [sp, #32]
 801042e:	2b00      	cmp	r3, #0
 8010430:	dd08      	ble.n	8010444 <_strtod_l+0x77c>
 8010432:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8010434:	9907      	ldr	r1, [sp, #28]
 8010436:	4620      	mov	r0, r4
 8010438:	f002 fa3e 	bl	80128b8 <__pow5mult>
 801043c:	9007      	str	r0, [sp, #28]
 801043e:	2800      	cmp	r0, #0
 8010440:	f43f ae8e 	beq.w	8010160 <_strtod_l+0x498>
 8010444:	2f00      	cmp	r7, #0
 8010446:	dd08      	ble.n	801045a <_strtod_l+0x792>
 8010448:	9907      	ldr	r1, [sp, #28]
 801044a:	463a      	mov	r2, r7
 801044c:	4620      	mov	r0, r4
 801044e:	f002 fa8d 	bl	801296c <__lshift>
 8010452:	9007      	str	r0, [sp, #28]
 8010454:	2800      	cmp	r0, #0
 8010456:	f43f ae83 	beq.w	8010160 <_strtod_l+0x498>
 801045a:	f1b9 0f00 	cmp.w	r9, #0
 801045e:	dd08      	ble.n	8010472 <_strtod_l+0x7aa>
 8010460:	4631      	mov	r1, r6
 8010462:	464a      	mov	r2, r9
 8010464:	4620      	mov	r0, r4
 8010466:	f002 fa81 	bl	801296c <__lshift>
 801046a:	4606      	mov	r6, r0
 801046c:	2800      	cmp	r0, #0
 801046e:	f43f ae77 	beq.w	8010160 <_strtod_l+0x498>
 8010472:	9a07      	ldr	r2, [sp, #28]
 8010474:	991e      	ldr	r1, [sp, #120]	; 0x78
 8010476:	4620      	mov	r0, r4
 8010478:	f002 fb00 	bl	8012a7c <__mdiff>
 801047c:	4605      	mov	r5, r0
 801047e:	2800      	cmp	r0, #0
 8010480:	f43f ae6e 	beq.w	8010160 <_strtod_l+0x498>
 8010484:	68c3      	ldr	r3, [r0, #12]
 8010486:	930f      	str	r3, [sp, #60]	; 0x3c
 8010488:	2300      	movs	r3, #0
 801048a:	60c3      	str	r3, [r0, #12]
 801048c:	4631      	mov	r1, r6
 801048e:	f002 fad9 	bl	8012a44 <__mcmp>
 8010492:	2800      	cmp	r0, #0
 8010494:	da65      	bge.n	8010562 <_strtod_l+0x89a>
 8010496:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010498:	ea53 030a 	orrs.w	r3, r3, sl
 801049c:	f040 8087 	bne.w	80105ae <_strtod_l+0x8e6>
 80104a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	f040 8082 	bne.w	80105ae <_strtod_l+0x8e6>
 80104aa:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80104ae:	0d1b      	lsrs	r3, r3, #20
 80104b0:	051b      	lsls	r3, r3, #20
 80104b2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80104b6:	d97a      	bls.n	80105ae <_strtod_l+0x8e6>
 80104b8:	696b      	ldr	r3, [r5, #20]
 80104ba:	b913      	cbnz	r3, 80104c2 <_strtod_l+0x7fa>
 80104bc:	692b      	ldr	r3, [r5, #16]
 80104be:	2b01      	cmp	r3, #1
 80104c0:	dd75      	ble.n	80105ae <_strtod_l+0x8e6>
 80104c2:	4629      	mov	r1, r5
 80104c4:	2201      	movs	r2, #1
 80104c6:	4620      	mov	r0, r4
 80104c8:	f002 fa50 	bl	801296c <__lshift>
 80104cc:	4631      	mov	r1, r6
 80104ce:	4605      	mov	r5, r0
 80104d0:	f002 fab8 	bl	8012a44 <__mcmp>
 80104d4:	2800      	cmp	r0, #0
 80104d6:	dd6a      	ble.n	80105ae <_strtod_l+0x8e6>
 80104d8:	9904      	ldr	r1, [sp, #16]
 80104da:	4a55      	ldr	r2, [pc, #340]	; (8010630 <_strtod_l+0x968>)
 80104dc:	465b      	mov	r3, fp
 80104de:	2900      	cmp	r1, #0
 80104e0:	f000 8085 	beq.w	80105ee <_strtod_l+0x926>
 80104e4:	ea02 010b 	and.w	r1, r2, fp
 80104e8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80104ec:	dc7f      	bgt.n	80105ee <_strtod_l+0x926>
 80104ee:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80104f2:	f77f aeaa 	ble.w	801024a <_strtod_l+0x582>
 80104f6:	4a4f      	ldr	r2, [pc, #316]	; (8010634 <_strtod_l+0x96c>)
 80104f8:	2300      	movs	r3, #0
 80104fa:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 80104fe:	4650      	mov	r0, sl
 8010500:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8010504:	4659      	mov	r1, fp
 8010506:	f7f0 f897 	bl	8000638 <__aeabi_dmul>
 801050a:	460b      	mov	r3, r1
 801050c:	4303      	orrs	r3, r0
 801050e:	bf08      	it	eq
 8010510:	2322      	moveq	r3, #34	; 0x22
 8010512:	4682      	mov	sl, r0
 8010514:	468b      	mov	fp, r1
 8010516:	bf08      	it	eq
 8010518:	6023      	streq	r3, [r4, #0]
 801051a:	e62b      	b.n	8010174 <_strtod_l+0x4ac>
 801051c:	f04f 32ff 	mov.w	r2, #4294967295
 8010520:	fa02 f303 	lsl.w	r3, r2, r3
 8010524:	ea03 0a0a 	and.w	sl, r3, sl
 8010528:	e6de      	b.n	80102e8 <_strtod_l+0x620>
 801052a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 801052e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8010532:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8010536:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 801053a:	fa01 f308 	lsl.w	r3, r1, r8
 801053e:	930c      	str	r3, [sp, #48]	; 0x30
 8010540:	9111      	str	r1, [sp, #68]	; 0x44
 8010542:	e741      	b.n	80103c8 <_strtod_l+0x700>
 8010544:	2300      	movs	r3, #0
 8010546:	930c      	str	r3, [sp, #48]	; 0x30
 8010548:	2301      	movs	r3, #1
 801054a:	9311      	str	r3, [sp, #68]	; 0x44
 801054c:	e73c      	b.n	80103c8 <_strtod_l+0x700>
 801054e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8010550:	4642      	mov	r2, r8
 8010552:	4620      	mov	r0, r4
 8010554:	f002 fa0a 	bl	801296c <__lshift>
 8010558:	901e      	str	r0, [sp, #120]	; 0x78
 801055a:	2800      	cmp	r0, #0
 801055c:	f47f af66 	bne.w	801042c <_strtod_l+0x764>
 8010560:	e5fe      	b.n	8010160 <_strtod_l+0x498>
 8010562:	465f      	mov	r7, fp
 8010564:	d16e      	bne.n	8010644 <_strtod_l+0x97c>
 8010566:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010568:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801056c:	b342      	cbz	r2, 80105c0 <_strtod_l+0x8f8>
 801056e:	4a32      	ldr	r2, [pc, #200]	; (8010638 <_strtod_l+0x970>)
 8010570:	4293      	cmp	r3, r2
 8010572:	d128      	bne.n	80105c6 <_strtod_l+0x8fe>
 8010574:	9b04      	ldr	r3, [sp, #16]
 8010576:	4650      	mov	r0, sl
 8010578:	b1eb      	cbz	r3, 80105b6 <_strtod_l+0x8ee>
 801057a:	4a2d      	ldr	r2, [pc, #180]	; (8010630 <_strtod_l+0x968>)
 801057c:	403a      	ands	r2, r7
 801057e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8010582:	f04f 31ff 	mov.w	r1, #4294967295
 8010586:	d819      	bhi.n	80105bc <_strtod_l+0x8f4>
 8010588:	0d12      	lsrs	r2, r2, #20
 801058a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801058e:	fa01 f303 	lsl.w	r3, r1, r3
 8010592:	4298      	cmp	r0, r3
 8010594:	d117      	bne.n	80105c6 <_strtod_l+0x8fe>
 8010596:	4b29      	ldr	r3, [pc, #164]	; (801063c <_strtod_l+0x974>)
 8010598:	429f      	cmp	r7, r3
 801059a:	d102      	bne.n	80105a2 <_strtod_l+0x8da>
 801059c:	3001      	adds	r0, #1
 801059e:	f43f addf 	beq.w	8010160 <_strtod_l+0x498>
 80105a2:	4b23      	ldr	r3, [pc, #140]	; (8010630 <_strtod_l+0x968>)
 80105a4:	403b      	ands	r3, r7
 80105a6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80105aa:	f04f 0a00 	mov.w	sl, #0
 80105ae:	9b04      	ldr	r3, [sp, #16]
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d1a0      	bne.n	80104f6 <_strtod_l+0x82e>
 80105b4:	e5de      	b.n	8010174 <_strtod_l+0x4ac>
 80105b6:	f04f 33ff 	mov.w	r3, #4294967295
 80105ba:	e7ea      	b.n	8010592 <_strtod_l+0x8ca>
 80105bc:	460b      	mov	r3, r1
 80105be:	e7e8      	b.n	8010592 <_strtod_l+0x8ca>
 80105c0:	ea53 030a 	orrs.w	r3, r3, sl
 80105c4:	d088      	beq.n	80104d8 <_strtod_l+0x810>
 80105c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80105c8:	b1db      	cbz	r3, 8010602 <_strtod_l+0x93a>
 80105ca:	423b      	tst	r3, r7
 80105cc:	d0ef      	beq.n	80105ae <_strtod_l+0x8e6>
 80105ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80105d0:	9a04      	ldr	r2, [sp, #16]
 80105d2:	4650      	mov	r0, sl
 80105d4:	4659      	mov	r1, fp
 80105d6:	b1c3      	cbz	r3, 801060a <_strtod_l+0x942>
 80105d8:	f7ff fb5a 	bl	800fc90 <sulp>
 80105dc:	4602      	mov	r2, r0
 80105de:	460b      	mov	r3, r1
 80105e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80105e4:	f7ef fe72 	bl	80002cc <__adddf3>
 80105e8:	4682      	mov	sl, r0
 80105ea:	468b      	mov	fp, r1
 80105ec:	e7df      	b.n	80105ae <_strtod_l+0x8e6>
 80105ee:	4013      	ands	r3, r2
 80105f0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80105f4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80105f8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80105fc:	f04f 3aff 	mov.w	sl, #4294967295
 8010600:	e7d5      	b.n	80105ae <_strtod_l+0x8e6>
 8010602:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010604:	ea13 0f0a 	tst.w	r3, sl
 8010608:	e7e0      	b.n	80105cc <_strtod_l+0x904>
 801060a:	f7ff fb41 	bl	800fc90 <sulp>
 801060e:	4602      	mov	r2, r0
 8010610:	460b      	mov	r3, r1
 8010612:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010616:	f7ef fe57 	bl	80002c8 <__aeabi_dsub>
 801061a:	2200      	movs	r2, #0
 801061c:	2300      	movs	r3, #0
 801061e:	4682      	mov	sl, r0
 8010620:	468b      	mov	fp, r1
 8010622:	f7f0 fa71 	bl	8000b08 <__aeabi_dcmpeq>
 8010626:	2800      	cmp	r0, #0
 8010628:	d0c1      	beq.n	80105ae <_strtod_l+0x8e6>
 801062a:	e60e      	b.n	801024a <_strtod_l+0x582>
 801062c:	fffffc02 	.word	0xfffffc02
 8010630:	7ff00000 	.word	0x7ff00000
 8010634:	39500000 	.word	0x39500000
 8010638:	000fffff 	.word	0x000fffff
 801063c:	7fefffff 	.word	0x7fefffff
 8010640:	08015308 	.word	0x08015308
 8010644:	4631      	mov	r1, r6
 8010646:	4628      	mov	r0, r5
 8010648:	f002 fb78 	bl	8012d3c <__ratio>
 801064c:	ec59 8b10 	vmov	r8, r9, d0
 8010650:	ee10 0a10 	vmov	r0, s0
 8010654:	2200      	movs	r2, #0
 8010656:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801065a:	4649      	mov	r1, r9
 801065c:	f7f0 fa68 	bl	8000b30 <__aeabi_dcmple>
 8010660:	2800      	cmp	r0, #0
 8010662:	d07c      	beq.n	801075e <_strtod_l+0xa96>
 8010664:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010666:	2b00      	cmp	r3, #0
 8010668:	d04c      	beq.n	8010704 <_strtod_l+0xa3c>
 801066a:	4b95      	ldr	r3, [pc, #596]	; (80108c0 <_strtod_l+0xbf8>)
 801066c:	2200      	movs	r2, #0
 801066e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8010672:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80108c0 <_strtod_l+0xbf8>
 8010676:	f04f 0800 	mov.w	r8, #0
 801067a:	4b92      	ldr	r3, [pc, #584]	; (80108c4 <_strtod_l+0xbfc>)
 801067c:	403b      	ands	r3, r7
 801067e:	9311      	str	r3, [sp, #68]	; 0x44
 8010680:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8010682:	4b91      	ldr	r3, [pc, #580]	; (80108c8 <_strtod_l+0xc00>)
 8010684:	429a      	cmp	r2, r3
 8010686:	f040 80b2 	bne.w	80107ee <_strtod_l+0xb26>
 801068a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801068e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010692:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8010696:	ec4b ab10 	vmov	d0, sl, fp
 801069a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 801069e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80106a2:	f002 fa73 	bl	8012b8c <__ulp>
 80106a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80106aa:	ec53 2b10 	vmov	r2, r3, d0
 80106ae:	f7ef ffc3 	bl	8000638 <__aeabi_dmul>
 80106b2:	4652      	mov	r2, sl
 80106b4:	465b      	mov	r3, fp
 80106b6:	f7ef fe09 	bl	80002cc <__adddf3>
 80106ba:	460b      	mov	r3, r1
 80106bc:	4981      	ldr	r1, [pc, #516]	; (80108c4 <_strtod_l+0xbfc>)
 80106be:	4a83      	ldr	r2, [pc, #524]	; (80108cc <_strtod_l+0xc04>)
 80106c0:	4019      	ands	r1, r3
 80106c2:	4291      	cmp	r1, r2
 80106c4:	4682      	mov	sl, r0
 80106c6:	d95e      	bls.n	8010786 <_strtod_l+0xabe>
 80106c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80106ca:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80106ce:	4293      	cmp	r3, r2
 80106d0:	d103      	bne.n	80106da <_strtod_l+0xa12>
 80106d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80106d4:	3301      	adds	r3, #1
 80106d6:	f43f ad43 	beq.w	8010160 <_strtod_l+0x498>
 80106da:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80108d8 <_strtod_l+0xc10>
 80106de:	f04f 3aff 	mov.w	sl, #4294967295
 80106e2:	991e      	ldr	r1, [sp, #120]	; 0x78
 80106e4:	4620      	mov	r0, r4
 80106e6:	f001 ff25 	bl	8012534 <_Bfree>
 80106ea:	9907      	ldr	r1, [sp, #28]
 80106ec:	4620      	mov	r0, r4
 80106ee:	f001 ff21 	bl	8012534 <_Bfree>
 80106f2:	4631      	mov	r1, r6
 80106f4:	4620      	mov	r0, r4
 80106f6:	f001 ff1d 	bl	8012534 <_Bfree>
 80106fa:	4629      	mov	r1, r5
 80106fc:	4620      	mov	r0, r4
 80106fe:	f001 ff19 	bl	8012534 <_Bfree>
 8010702:	e613      	b.n	801032c <_strtod_l+0x664>
 8010704:	f1ba 0f00 	cmp.w	sl, #0
 8010708:	d11b      	bne.n	8010742 <_strtod_l+0xa7a>
 801070a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801070e:	b9f3      	cbnz	r3, 801074e <_strtod_l+0xa86>
 8010710:	4b6b      	ldr	r3, [pc, #428]	; (80108c0 <_strtod_l+0xbf8>)
 8010712:	2200      	movs	r2, #0
 8010714:	4640      	mov	r0, r8
 8010716:	4649      	mov	r1, r9
 8010718:	f7f0 fa00 	bl	8000b1c <__aeabi_dcmplt>
 801071c:	b9d0      	cbnz	r0, 8010754 <_strtod_l+0xa8c>
 801071e:	4640      	mov	r0, r8
 8010720:	4649      	mov	r1, r9
 8010722:	4b6b      	ldr	r3, [pc, #428]	; (80108d0 <_strtod_l+0xc08>)
 8010724:	2200      	movs	r2, #0
 8010726:	f7ef ff87 	bl	8000638 <__aeabi_dmul>
 801072a:	4680      	mov	r8, r0
 801072c:	4689      	mov	r9, r1
 801072e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010732:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8010736:	931b      	str	r3, [sp, #108]	; 0x6c
 8010738:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 801073c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8010740:	e79b      	b.n	801067a <_strtod_l+0x9b2>
 8010742:	f1ba 0f01 	cmp.w	sl, #1
 8010746:	d102      	bne.n	801074e <_strtod_l+0xa86>
 8010748:	2f00      	cmp	r7, #0
 801074a:	f43f ad7e 	beq.w	801024a <_strtod_l+0x582>
 801074e:	4b61      	ldr	r3, [pc, #388]	; (80108d4 <_strtod_l+0xc0c>)
 8010750:	2200      	movs	r2, #0
 8010752:	e78c      	b.n	801066e <_strtod_l+0x9a6>
 8010754:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80108d0 <_strtod_l+0xc08>
 8010758:	f04f 0800 	mov.w	r8, #0
 801075c:	e7e7      	b.n	801072e <_strtod_l+0xa66>
 801075e:	4b5c      	ldr	r3, [pc, #368]	; (80108d0 <_strtod_l+0xc08>)
 8010760:	4640      	mov	r0, r8
 8010762:	4649      	mov	r1, r9
 8010764:	2200      	movs	r2, #0
 8010766:	f7ef ff67 	bl	8000638 <__aeabi_dmul>
 801076a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801076c:	4680      	mov	r8, r0
 801076e:	4689      	mov	r9, r1
 8010770:	b933      	cbnz	r3, 8010780 <_strtod_l+0xab8>
 8010772:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010776:	9012      	str	r0, [sp, #72]	; 0x48
 8010778:	9313      	str	r3, [sp, #76]	; 0x4c
 801077a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801077e:	e7dd      	b.n	801073c <_strtod_l+0xa74>
 8010780:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8010784:	e7f9      	b.n	801077a <_strtod_l+0xab2>
 8010786:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801078a:	9b04      	ldr	r3, [sp, #16]
 801078c:	2b00      	cmp	r3, #0
 801078e:	d1a8      	bne.n	80106e2 <_strtod_l+0xa1a>
 8010790:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010794:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8010796:	0d1b      	lsrs	r3, r3, #20
 8010798:	051b      	lsls	r3, r3, #20
 801079a:	429a      	cmp	r2, r3
 801079c:	d1a1      	bne.n	80106e2 <_strtod_l+0xa1a>
 801079e:	4640      	mov	r0, r8
 80107a0:	4649      	mov	r1, r9
 80107a2:	f7f0 faa9 	bl	8000cf8 <__aeabi_d2lz>
 80107a6:	f7ef ff19 	bl	80005dc <__aeabi_l2d>
 80107aa:	4602      	mov	r2, r0
 80107ac:	460b      	mov	r3, r1
 80107ae:	4640      	mov	r0, r8
 80107b0:	4649      	mov	r1, r9
 80107b2:	f7ef fd89 	bl	80002c8 <__aeabi_dsub>
 80107b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80107b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80107bc:	ea43 030a 	orr.w	r3, r3, sl
 80107c0:	4313      	orrs	r3, r2
 80107c2:	4680      	mov	r8, r0
 80107c4:	4689      	mov	r9, r1
 80107c6:	d053      	beq.n	8010870 <_strtod_l+0xba8>
 80107c8:	a335      	add	r3, pc, #212	; (adr r3, 80108a0 <_strtod_l+0xbd8>)
 80107ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107ce:	f7f0 f9a5 	bl	8000b1c <__aeabi_dcmplt>
 80107d2:	2800      	cmp	r0, #0
 80107d4:	f47f acce 	bne.w	8010174 <_strtod_l+0x4ac>
 80107d8:	a333      	add	r3, pc, #204	; (adr r3, 80108a8 <_strtod_l+0xbe0>)
 80107da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107de:	4640      	mov	r0, r8
 80107e0:	4649      	mov	r1, r9
 80107e2:	f7f0 f9b9 	bl	8000b58 <__aeabi_dcmpgt>
 80107e6:	2800      	cmp	r0, #0
 80107e8:	f43f af7b 	beq.w	80106e2 <_strtod_l+0xa1a>
 80107ec:	e4c2      	b.n	8010174 <_strtod_l+0x4ac>
 80107ee:	9b04      	ldr	r3, [sp, #16]
 80107f0:	b333      	cbz	r3, 8010840 <_strtod_l+0xb78>
 80107f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80107f4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80107f8:	d822      	bhi.n	8010840 <_strtod_l+0xb78>
 80107fa:	a32d      	add	r3, pc, #180	; (adr r3, 80108b0 <_strtod_l+0xbe8>)
 80107fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010800:	4640      	mov	r0, r8
 8010802:	4649      	mov	r1, r9
 8010804:	f7f0 f994 	bl	8000b30 <__aeabi_dcmple>
 8010808:	b1a0      	cbz	r0, 8010834 <_strtod_l+0xb6c>
 801080a:	4649      	mov	r1, r9
 801080c:	4640      	mov	r0, r8
 801080e:	f7f0 f9eb 	bl	8000be8 <__aeabi_d2uiz>
 8010812:	2801      	cmp	r0, #1
 8010814:	bf38      	it	cc
 8010816:	2001      	movcc	r0, #1
 8010818:	f7ef fe94 	bl	8000544 <__aeabi_ui2d>
 801081c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801081e:	4680      	mov	r8, r0
 8010820:	4689      	mov	r9, r1
 8010822:	bb13      	cbnz	r3, 801086a <_strtod_l+0xba2>
 8010824:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010828:	9014      	str	r0, [sp, #80]	; 0x50
 801082a:	9315      	str	r3, [sp, #84]	; 0x54
 801082c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8010830:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8010834:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010836:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8010838:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801083c:	1a9b      	subs	r3, r3, r2
 801083e:	930d      	str	r3, [sp, #52]	; 0x34
 8010840:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010844:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8010848:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801084c:	f002 f99e 	bl	8012b8c <__ulp>
 8010850:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010854:	ec53 2b10 	vmov	r2, r3, d0
 8010858:	f7ef feee 	bl	8000638 <__aeabi_dmul>
 801085c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010860:	f7ef fd34 	bl	80002cc <__adddf3>
 8010864:	4682      	mov	sl, r0
 8010866:	468b      	mov	fp, r1
 8010868:	e78f      	b.n	801078a <_strtod_l+0xac2>
 801086a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 801086e:	e7dd      	b.n	801082c <_strtod_l+0xb64>
 8010870:	a311      	add	r3, pc, #68	; (adr r3, 80108b8 <_strtod_l+0xbf0>)
 8010872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010876:	f7f0 f951 	bl	8000b1c <__aeabi_dcmplt>
 801087a:	e7b4      	b.n	80107e6 <_strtod_l+0xb1e>
 801087c:	2300      	movs	r3, #0
 801087e:	930e      	str	r3, [sp, #56]	; 0x38
 8010880:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8010882:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8010884:	6013      	str	r3, [r2, #0]
 8010886:	f7ff ba65 	b.w	800fd54 <_strtod_l+0x8c>
 801088a:	2b65      	cmp	r3, #101	; 0x65
 801088c:	f43f ab5d 	beq.w	800ff4a <_strtod_l+0x282>
 8010890:	2b45      	cmp	r3, #69	; 0x45
 8010892:	f43f ab5a 	beq.w	800ff4a <_strtod_l+0x282>
 8010896:	2201      	movs	r2, #1
 8010898:	f7ff bb92 	b.w	800ffc0 <_strtod_l+0x2f8>
 801089c:	f3af 8000 	nop.w
 80108a0:	94a03595 	.word	0x94a03595
 80108a4:	3fdfffff 	.word	0x3fdfffff
 80108a8:	35afe535 	.word	0x35afe535
 80108ac:	3fe00000 	.word	0x3fe00000
 80108b0:	ffc00000 	.word	0xffc00000
 80108b4:	41dfffff 	.word	0x41dfffff
 80108b8:	94a03595 	.word	0x94a03595
 80108bc:	3fcfffff 	.word	0x3fcfffff
 80108c0:	3ff00000 	.word	0x3ff00000
 80108c4:	7ff00000 	.word	0x7ff00000
 80108c8:	7fe00000 	.word	0x7fe00000
 80108cc:	7c9fffff 	.word	0x7c9fffff
 80108d0:	3fe00000 	.word	0x3fe00000
 80108d4:	bff00000 	.word	0xbff00000
 80108d8:	7fefffff 	.word	0x7fefffff

080108dc <_strtod_r>:
 80108dc:	4b01      	ldr	r3, [pc, #4]	; (80108e4 <_strtod_r+0x8>)
 80108de:	f7ff b9f3 	b.w	800fcc8 <_strtod_l>
 80108e2:	bf00      	nop
 80108e4:	2000008c 	.word	0x2000008c

080108e8 <_strtol_l.isra.0>:
 80108e8:	2b01      	cmp	r3, #1
 80108ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80108ee:	d001      	beq.n	80108f4 <_strtol_l.isra.0+0xc>
 80108f0:	2b24      	cmp	r3, #36	; 0x24
 80108f2:	d906      	bls.n	8010902 <_strtol_l.isra.0+0x1a>
 80108f4:	f7fe f992 	bl	800ec1c <__errno>
 80108f8:	2316      	movs	r3, #22
 80108fa:	6003      	str	r3, [r0, #0]
 80108fc:	2000      	movs	r0, #0
 80108fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010902:	4f3a      	ldr	r7, [pc, #232]	; (80109ec <_strtol_l.isra.0+0x104>)
 8010904:	468e      	mov	lr, r1
 8010906:	4676      	mov	r6, lr
 8010908:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801090c:	5de5      	ldrb	r5, [r4, r7]
 801090e:	f015 0508 	ands.w	r5, r5, #8
 8010912:	d1f8      	bne.n	8010906 <_strtol_l.isra.0+0x1e>
 8010914:	2c2d      	cmp	r4, #45	; 0x2d
 8010916:	d134      	bne.n	8010982 <_strtol_l.isra.0+0x9a>
 8010918:	f89e 4000 	ldrb.w	r4, [lr]
 801091c:	f04f 0801 	mov.w	r8, #1
 8010920:	f106 0e02 	add.w	lr, r6, #2
 8010924:	2b00      	cmp	r3, #0
 8010926:	d05c      	beq.n	80109e2 <_strtol_l.isra.0+0xfa>
 8010928:	2b10      	cmp	r3, #16
 801092a:	d10c      	bne.n	8010946 <_strtol_l.isra.0+0x5e>
 801092c:	2c30      	cmp	r4, #48	; 0x30
 801092e:	d10a      	bne.n	8010946 <_strtol_l.isra.0+0x5e>
 8010930:	f89e 4000 	ldrb.w	r4, [lr]
 8010934:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8010938:	2c58      	cmp	r4, #88	; 0x58
 801093a:	d14d      	bne.n	80109d8 <_strtol_l.isra.0+0xf0>
 801093c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8010940:	2310      	movs	r3, #16
 8010942:	f10e 0e02 	add.w	lr, lr, #2
 8010946:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 801094a:	f10c 3cff 	add.w	ip, ip, #4294967295
 801094e:	2600      	movs	r6, #0
 8010950:	fbbc f9f3 	udiv	r9, ip, r3
 8010954:	4635      	mov	r5, r6
 8010956:	fb03 ca19 	mls	sl, r3, r9, ip
 801095a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801095e:	2f09      	cmp	r7, #9
 8010960:	d818      	bhi.n	8010994 <_strtol_l.isra.0+0xac>
 8010962:	463c      	mov	r4, r7
 8010964:	42a3      	cmp	r3, r4
 8010966:	dd24      	ble.n	80109b2 <_strtol_l.isra.0+0xca>
 8010968:	2e00      	cmp	r6, #0
 801096a:	db1f      	blt.n	80109ac <_strtol_l.isra.0+0xc4>
 801096c:	45a9      	cmp	r9, r5
 801096e:	d31d      	bcc.n	80109ac <_strtol_l.isra.0+0xc4>
 8010970:	d101      	bne.n	8010976 <_strtol_l.isra.0+0x8e>
 8010972:	45a2      	cmp	sl, r4
 8010974:	db1a      	blt.n	80109ac <_strtol_l.isra.0+0xc4>
 8010976:	fb05 4503 	mla	r5, r5, r3, r4
 801097a:	2601      	movs	r6, #1
 801097c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8010980:	e7eb      	b.n	801095a <_strtol_l.isra.0+0x72>
 8010982:	2c2b      	cmp	r4, #43	; 0x2b
 8010984:	bf08      	it	eq
 8010986:	f89e 4000 	ldrbeq.w	r4, [lr]
 801098a:	46a8      	mov	r8, r5
 801098c:	bf08      	it	eq
 801098e:	f106 0e02 	addeq.w	lr, r6, #2
 8010992:	e7c7      	b.n	8010924 <_strtol_l.isra.0+0x3c>
 8010994:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8010998:	2f19      	cmp	r7, #25
 801099a:	d801      	bhi.n	80109a0 <_strtol_l.isra.0+0xb8>
 801099c:	3c37      	subs	r4, #55	; 0x37
 801099e:	e7e1      	b.n	8010964 <_strtol_l.isra.0+0x7c>
 80109a0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80109a4:	2f19      	cmp	r7, #25
 80109a6:	d804      	bhi.n	80109b2 <_strtol_l.isra.0+0xca>
 80109a8:	3c57      	subs	r4, #87	; 0x57
 80109aa:	e7db      	b.n	8010964 <_strtol_l.isra.0+0x7c>
 80109ac:	f04f 36ff 	mov.w	r6, #4294967295
 80109b0:	e7e4      	b.n	801097c <_strtol_l.isra.0+0x94>
 80109b2:	2e00      	cmp	r6, #0
 80109b4:	da05      	bge.n	80109c2 <_strtol_l.isra.0+0xda>
 80109b6:	2322      	movs	r3, #34	; 0x22
 80109b8:	6003      	str	r3, [r0, #0]
 80109ba:	4665      	mov	r5, ip
 80109bc:	b942      	cbnz	r2, 80109d0 <_strtol_l.isra.0+0xe8>
 80109be:	4628      	mov	r0, r5
 80109c0:	e79d      	b.n	80108fe <_strtol_l.isra.0+0x16>
 80109c2:	f1b8 0f00 	cmp.w	r8, #0
 80109c6:	d000      	beq.n	80109ca <_strtol_l.isra.0+0xe2>
 80109c8:	426d      	negs	r5, r5
 80109ca:	2a00      	cmp	r2, #0
 80109cc:	d0f7      	beq.n	80109be <_strtol_l.isra.0+0xd6>
 80109ce:	b10e      	cbz	r6, 80109d4 <_strtol_l.isra.0+0xec>
 80109d0:	f10e 31ff 	add.w	r1, lr, #4294967295
 80109d4:	6011      	str	r1, [r2, #0]
 80109d6:	e7f2      	b.n	80109be <_strtol_l.isra.0+0xd6>
 80109d8:	2430      	movs	r4, #48	; 0x30
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d1b3      	bne.n	8010946 <_strtol_l.isra.0+0x5e>
 80109de:	2308      	movs	r3, #8
 80109e0:	e7b1      	b.n	8010946 <_strtol_l.isra.0+0x5e>
 80109e2:	2c30      	cmp	r4, #48	; 0x30
 80109e4:	d0a4      	beq.n	8010930 <_strtol_l.isra.0+0x48>
 80109e6:	230a      	movs	r3, #10
 80109e8:	e7ad      	b.n	8010946 <_strtol_l.isra.0+0x5e>
 80109ea:	bf00      	nop
 80109ec:	080151a1 	.word	0x080151a1

080109f0 <_strtol_r>:
 80109f0:	f7ff bf7a 	b.w	80108e8 <_strtol_l.isra.0>

080109f4 <strtol>:
 80109f4:	4613      	mov	r3, r2
 80109f6:	460a      	mov	r2, r1
 80109f8:	4601      	mov	r1, r0
 80109fa:	4802      	ldr	r0, [pc, #8]	; (8010a04 <strtol+0x10>)
 80109fc:	6800      	ldr	r0, [r0, #0]
 80109fe:	f7ff bf73 	b.w	80108e8 <_strtol_l.isra.0>
 8010a02:	bf00      	nop
 8010a04:	20000024 	.word	0x20000024

08010a08 <_vsniprintf_r>:
 8010a08:	b530      	push	{r4, r5, lr}
 8010a0a:	1e14      	subs	r4, r2, #0
 8010a0c:	4605      	mov	r5, r0
 8010a0e:	b09b      	sub	sp, #108	; 0x6c
 8010a10:	4618      	mov	r0, r3
 8010a12:	da05      	bge.n	8010a20 <_vsniprintf_r+0x18>
 8010a14:	238b      	movs	r3, #139	; 0x8b
 8010a16:	602b      	str	r3, [r5, #0]
 8010a18:	f04f 30ff 	mov.w	r0, #4294967295
 8010a1c:	b01b      	add	sp, #108	; 0x6c
 8010a1e:	bd30      	pop	{r4, r5, pc}
 8010a20:	f44f 7302 	mov.w	r3, #520	; 0x208
 8010a24:	f8ad 300c 	strh.w	r3, [sp, #12]
 8010a28:	bf14      	ite	ne
 8010a2a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010a2e:	4623      	moveq	r3, r4
 8010a30:	9302      	str	r3, [sp, #8]
 8010a32:	9305      	str	r3, [sp, #20]
 8010a34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010a38:	9100      	str	r1, [sp, #0]
 8010a3a:	9104      	str	r1, [sp, #16]
 8010a3c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8010a40:	4602      	mov	r2, r0
 8010a42:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8010a44:	4669      	mov	r1, sp
 8010a46:	4628      	mov	r0, r5
 8010a48:	f002 fa5a 	bl	8012f00 <_svfiprintf_r>
 8010a4c:	1c43      	adds	r3, r0, #1
 8010a4e:	bfbc      	itt	lt
 8010a50:	238b      	movlt	r3, #139	; 0x8b
 8010a52:	602b      	strlt	r3, [r5, #0]
 8010a54:	2c00      	cmp	r4, #0
 8010a56:	d0e1      	beq.n	8010a1c <_vsniprintf_r+0x14>
 8010a58:	9b00      	ldr	r3, [sp, #0]
 8010a5a:	2200      	movs	r2, #0
 8010a5c:	701a      	strb	r2, [r3, #0]
 8010a5e:	e7dd      	b.n	8010a1c <_vsniprintf_r+0x14>

08010a60 <vsniprintf>:
 8010a60:	b507      	push	{r0, r1, r2, lr}
 8010a62:	9300      	str	r3, [sp, #0]
 8010a64:	4613      	mov	r3, r2
 8010a66:	460a      	mov	r2, r1
 8010a68:	4601      	mov	r1, r0
 8010a6a:	4803      	ldr	r0, [pc, #12]	; (8010a78 <vsniprintf+0x18>)
 8010a6c:	6800      	ldr	r0, [r0, #0]
 8010a6e:	f7ff ffcb 	bl	8010a08 <_vsniprintf_r>
 8010a72:	b003      	add	sp, #12
 8010a74:	f85d fb04 	ldr.w	pc, [sp], #4
 8010a78:	20000024 	.word	0x20000024

08010a7c <__swbuf_r>:
 8010a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a7e:	460e      	mov	r6, r1
 8010a80:	4614      	mov	r4, r2
 8010a82:	4605      	mov	r5, r0
 8010a84:	b118      	cbz	r0, 8010a8e <__swbuf_r+0x12>
 8010a86:	6983      	ldr	r3, [r0, #24]
 8010a88:	b90b      	cbnz	r3, 8010a8e <__swbuf_r+0x12>
 8010a8a:	f001 f86b 	bl	8011b64 <__sinit>
 8010a8e:	4b21      	ldr	r3, [pc, #132]	; (8010b14 <__swbuf_r+0x98>)
 8010a90:	429c      	cmp	r4, r3
 8010a92:	d12b      	bne.n	8010aec <__swbuf_r+0x70>
 8010a94:	686c      	ldr	r4, [r5, #4]
 8010a96:	69a3      	ldr	r3, [r4, #24]
 8010a98:	60a3      	str	r3, [r4, #8]
 8010a9a:	89a3      	ldrh	r3, [r4, #12]
 8010a9c:	071a      	lsls	r2, r3, #28
 8010a9e:	d52f      	bpl.n	8010b00 <__swbuf_r+0x84>
 8010aa0:	6923      	ldr	r3, [r4, #16]
 8010aa2:	b36b      	cbz	r3, 8010b00 <__swbuf_r+0x84>
 8010aa4:	6923      	ldr	r3, [r4, #16]
 8010aa6:	6820      	ldr	r0, [r4, #0]
 8010aa8:	1ac0      	subs	r0, r0, r3
 8010aaa:	6963      	ldr	r3, [r4, #20]
 8010aac:	b2f6      	uxtb	r6, r6
 8010aae:	4283      	cmp	r3, r0
 8010ab0:	4637      	mov	r7, r6
 8010ab2:	dc04      	bgt.n	8010abe <__swbuf_r+0x42>
 8010ab4:	4621      	mov	r1, r4
 8010ab6:	4628      	mov	r0, r5
 8010ab8:	f000 ffc0 	bl	8011a3c <_fflush_r>
 8010abc:	bb30      	cbnz	r0, 8010b0c <__swbuf_r+0x90>
 8010abe:	68a3      	ldr	r3, [r4, #8]
 8010ac0:	3b01      	subs	r3, #1
 8010ac2:	60a3      	str	r3, [r4, #8]
 8010ac4:	6823      	ldr	r3, [r4, #0]
 8010ac6:	1c5a      	adds	r2, r3, #1
 8010ac8:	6022      	str	r2, [r4, #0]
 8010aca:	701e      	strb	r6, [r3, #0]
 8010acc:	6963      	ldr	r3, [r4, #20]
 8010ace:	3001      	adds	r0, #1
 8010ad0:	4283      	cmp	r3, r0
 8010ad2:	d004      	beq.n	8010ade <__swbuf_r+0x62>
 8010ad4:	89a3      	ldrh	r3, [r4, #12]
 8010ad6:	07db      	lsls	r3, r3, #31
 8010ad8:	d506      	bpl.n	8010ae8 <__swbuf_r+0x6c>
 8010ada:	2e0a      	cmp	r6, #10
 8010adc:	d104      	bne.n	8010ae8 <__swbuf_r+0x6c>
 8010ade:	4621      	mov	r1, r4
 8010ae0:	4628      	mov	r0, r5
 8010ae2:	f000 ffab 	bl	8011a3c <_fflush_r>
 8010ae6:	b988      	cbnz	r0, 8010b0c <__swbuf_r+0x90>
 8010ae8:	4638      	mov	r0, r7
 8010aea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010aec:	4b0a      	ldr	r3, [pc, #40]	; (8010b18 <__swbuf_r+0x9c>)
 8010aee:	429c      	cmp	r4, r3
 8010af0:	d101      	bne.n	8010af6 <__swbuf_r+0x7a>
 8010af2:	68ac      	ldr	r4, [r5, #8]
 8010af4:	e7cf      	b.n	8010a96 <__swbuf_r+0x1a>
 8010af6:	4b09      	ldr	r3, [pc, #36]	; (8010b1c <__swbuf_r+0xa0>)
 8010af8:	429c      	cmp	r4, r3
 8010afa:	bf08      	it	eq
 8010afc:	68ec      	ldreq	r4, [r5, #12]
 8010afe:	e7ca      	b.n	8010a96 <__swbuf_r+0x1a>
 8010b00:	4621      	mov	r1, r4
 8010b02:	4628      	mov	r0, r5
 8010b04:	f000 f81e 	bl	8010b44 <__swsetup_r>
 8010b08:	2800      	cmp	r0, #0
 8010b0a:	d0cb      	beq.n	8010aa4 <__swbuf_r+0x28>
 8010b0c:	f04f 37ff 	mov.w	r7, #4294967295
 8010b10:	e7ea      	b.n	8010ae8 <__swbuf_r+0x6c>
 8010b12:	bf00      	nop
 8010b14:	080153e4 	.word	0x080153e4
 8010b18:	08015404 	.word	0x08015404
 8010b1c:	080153c4 	.word	0x080153c4

08010b20 <_write_r>:
 8010b20:	b538      	push	{r3, r4, r5, lr}
 8010b22:	4d07      	ldr	r5, [pc, #28]	; (8010b40 <_write_r+0x20>)
 8010b24:	4604      	mov	r4, r0
 8010b26:	4608      	mov	r0, r1
 8010b28:	4611      	mov	r1, r2
 8010b2a:	2200      	movs	r2, #0
 8010b2c:	602a      	str	r2, [r5, #0]
 8010b2e:	461a      	mov	r2, r3
 8010b30:	f7f3 ff31 	bl	8004996 <_write>
 8010b34:	1c43      	adds	r3, r0, #1
 8010b36:	d102      	bne.n	8010b3e <_write_r+0x1e>
 8010b38:	682b      	ldr	r3, [r5, #0]
 8010b3a:	b103      	cbz	r3, 8010b3e <_write_r+0x1e>
 8010b3c:	6023      	str	r3, [r4, #0]
 8010b3e:	bd38      	pop	{r3, r4, r5, pc}
 8010b40:	20001c18 	.word	0x20001c18

08010b44 <__swsetup_r>:
 8010b44:	4b32      	ldr	r3, [pc, #200]	; (8010c10 <__swsetup_r+0xcc>)
 8010b46:	b570      	push	{r4, r5, r6, lr}
 8010b48:	681d      	ldr	r5, [r3, #0]
 8010b4a:	4606      	mov	r6, r0
 8010b4c:	460c      	mov	r4, r1
 8010b4e:	b125      	cbz	r5, 8010b5a <__swsetup_r+0x16>
 8010b50:	69ab      	ldr	r3, [r5, #24]
 8010b52:	b913      	cbnz	r3, 8010b5a <__swsetup_r+0x16>
 8010b54:	4628      	mov	r0, r5
 8010b56:	f001 f805 	bl	8011b64 <__sinit>
 8010b5a:	4b2e      	ldr	r3, [pc, #184]	; (8010c14 <__swsetup_r+0xd0>)
 8010b5c:	429c      	cmp	r4, r3
 8010b5e:	d10f      	bne.n	8010b80 <__swsetup_r+0x3c>
 8010b60:	686c      	ldr	r4, [r5, #4]
 8010b62:	89a3      	ldrh	r3, [r4, #12]
 8010b64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010b68:	0719      	lsls	r1, r3, #28
 8010b6a:	d42c      	bmi.n	8010bc6 <__swsetup_r+0x82>
 8010b6c:	06dd      	lsls	r5, r3, #27
 8010b6e:	d411      	bmi.n	8010b94 <__swsetup_r+0x50>
 8010b70:	2309      	movs	r3, #9
 8010b72:	6033      	str	r3, [r6, #0]
 8010b74:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010b78:	81a3      	strh	r3, [r4, #12]
 8010b7a:	f04f 30ff 	mov.w	r0, #4294967295
 8010b7e:	e03e      	b.n	8010bfe <__swsetup_r+0xba>
 8010b80:	4b25      	ldr	r3, [pc, #148]	; (8010c18 <__swsetup_r+0xd4>)
 8010b82:	429c      	cmp	r4, r3
 8010b84:	d101      	bne.n	8010b8a <__swsetup_r+0x46>
 8010b86:	68ac      	ldr	r4, [r5, #8]
 8010b88:	e7eb      	b.n	8010b62 <__swsetup_r+0x1e>
 8010b8a:	4b24      	ldr	r3, [pc, #144]	; (8010c1c <__swsetup_r+0xd8>)
 8010b8c:	429c      	cmp	r4, r3
 8010b8e:	bf08      	it	eq
 8010b90:	68ec      	ldreq	r4, [r5, #12]
 8010b92:	e7e6      	b.n	8010b62 <__swsetup_r+0x1e>
 8010b94:	0758      	lsls	r0, r3, #29
 8010b96:	d512      	bpl.n	8010bbe <__swsetup_r+0x7a>
 8010b98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010b9a:	b141      	cbz	r1, 8010bae <__swsetup_r+0x6a>
 8010b9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010ba0:	4299      	cmp	r1, r3
 8010ba2:	d002      	beq.n	8010baa <__swsetup_r+0x66>
 8010ba4:	4630      	mov	r0, r6
 8010ba6:	f7fe f881 	bl	800ecac <_free_r>
 8010baa:	2300      	movs	r3, #0
 8010bac:	6363      	str	r3, [r4, #52]	; 0x34
 8010bae:	89a3      	ldrh	r3, [r4, #12]
 8010bb0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010bb4:	81a3      	strh	r3, [r4, #12]
 8010bb6:	2300      	movs	r3, #0
 8010bb8:	6063      	str	r3, [r4, #4]
 8010bba:	6923      	ldr	r3, [r4, #16]
 8010bbc:	6023      	str	r3, [r4, #0]
 8010bbe:	89a3      	ldrh	r3, [r4, #12]
 8010bc0:	f043 0308 	orr.w	r3, r3, #8
 8010bc4:	81a3      	strh	r3, [r4, #12]
 8010bc6:	6923      	ldr	r3, [r4, #16]
 8010bc8:	b94b      	cbnz	r3, 8010bde <__swsetup_r+0x9a>
 8010bca:	89a3      	ldrh	r3, [r4, #12]
 8010bcc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010bd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010bd4:	d003      	beq.n	8010bde <__swsetup_r+0x9a>
 8010bd6:	4621      	mov	r1, r4
 8010bd8:	4630      	mov	r0, r6
 8010bda:	f001 fc0d 	bl	80123f8 <__smakebuf_r>
 8010bde:	89a0      	ldrh	r0, [r4, #12]
 8010be0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010be4:	f010 0301 	ands.w	r3, r0, #1
 8010be8:	d00a      	beq.n	8010c00 <__swsetup_r+0xbc>
 8010bea:	2300      	movs	r3, #0
 8010bec:	60a3      	str	r3, [r4, #8]
 8010bee:	6963      	ldr	r3, [r4, #20]
 8010bf0:	425b      	negs	r3, r3
 8010bf2:	61a3      	str	r3, [r4, #24]
 8010bf4:	6923      	ldr	r3, [r4, #16]
 8010bf6:	b943      	cbnz	r3, 8010c0a <__swsetup_r+0xc6>
 8010bf8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010bfc:	d1ba      	bne.n	8010b74 <__swsetup_r+0x30>
 8010bfe:	bd70      	pop	{r4, r5, r6, pc}
 8010c00:	0781      	lsls	r1, r0, #30
 8010c02:	bf58      	it	pl
 8010c04:	6963      	ldrpl	r3, [r4, #20]
 8010c06:	60a3      	str	r3, [r4, #8]
 8010c08:	e7f4      	b.n	8010bf4 <__swsetup_r+0xb0>
 8010c0a:	2000      	movs	r0, #0
 8010c0c:	e7f7      	b.n	8010bfe <__swsetup_r+0xba>
 8010c0e:	bf00      	nop
 8010c10:	20000024 	.word	0x20000024
 8010c14:	080153e4 	.word	0x080153e4
 8010c18:	08015404 	.word	0x08015404
 8010c1c:	080153c4 	.word	0x080153c4

08010c20 <_close_r>:
 8010c20:	b538      	push	{r3, r4, r5, lr}
 8010c22:	4d06      	ldr	r5, [pc, #24]	; (8010c3c <_close_r+0x1c>)
 8010c24:	2300      	movs	r3, #0
 8010c26:	4604      	mov	r4, r0
 8010c28:	4608      	mov	r0, r1
 8010c2a:	602b      	str	r3, [r5, #0]
 8010c2c:	f7f3 fecf 	bl	80049ce <_close>
 8010c30:	1c43      	adds	r3, r0, #1
 8010c32:	d102      	bne.n	8010c3a <_close_r+0x1a>
 8010c34:	682b      	ldr	r3, [r5, #0]
 8010c36:	b103      	cbz	r3, 8010c3a <_close_r+0x1a>
 8010c38:	6023      	str	r3, [r4, #0]
 8010c3a:	bd38      	pop	{r3, r4, r5, pc}
 8010c3c:	20001c18 	.word	0x20001c18

08010c40 <quorem>:
 8010c40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c44:	6903      	ldr	r3, [r0, #16]
 8010c46:	690c      	ldr	r4, [r1, #16]
 8010c48:	42a3      	cmp	r3, r4
 8010c4a:	4607      	mov	r7, r0
 8010c4c:	f2c0 8081 	blt.w	8010d52 <quorem+0x112>
 8010c50:	3c01      	subs	r4, #1
 8010c52:	f101 0814 	add.w	r8, r1, #20
 8010c56:	f100 0514 	add.w	r5, r0, #20
 8010c5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010c5e:	9301      	str	r3, [sp, #4]
 8010c60:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010c64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010c68:	3301      	adds	r3, #1
 8010c6a:	429a      	cmp	r2, r3
 8010c6c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010c70:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010c74:	fbb2 f6f3 	udiv	r6, r2, r3
 8010c78:	d331      	bcc.n	8010cde <quorem+0x9e>
 8010c7a:	f04f 0e00 	mov.w	lr, #0
 8010c7e:	4640      	mov	r0, r8
 8010c80:	46ac      	mov	ip, r5
 8010c82:	46f2      	mov	sl, lr
 8010c84:	f850 2b04 	ldr.w	r2, [r0], #4
 8010c88:	b293      	uxth	r3, r2
 8010c8a:	fb06 e303 	mla	r3, r6, r3, lr
 8010c8e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010c92:	b29b      	uxth	r3, r3
 8010c94:	ebaa 0303 	sub.w	r3, sl, r3
 8010c98:	0c12      	lsrs	r2, r2, #16
 8010c9a:	f8dc a000 	ldr.w	sl, [ip]
 8010c9e:	fb06 e202 	mla	r2, r6, r2, lr
 8010ca2:	fa13 f38a 	uxtah	r3, r3, sl
 8010ca6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010caa:	fa1f fa82 	uxth.w	sl, r2
 8010cae:	f8dc 2000 	ldr.w	r2, [ip]
 8010cb2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8010cb6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010cba:	b29b      	uxth	r3, r3
 8010cbc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010cc0:	4581      	cmp	r9, r0
 8010cc2:	f84c 3b04 	str.w	r3, [ip], #4
 8010cc6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8010cca:	d2db      	bcs.n	8010c84 <quorem+0x44>
 8010ccc:	f855 300b 	ldr.w	r3, [r5, fp]
 8010cd0:	b92b      	cbnz	r3, 8010cde <quorem+0x9e>
 8010cd2:	9b01      	ldr	r3, [sp, #4]
 8010cd4:	3b04      	subs	r3, #4
 8010cd6:	429d      	cmp	r5, r3
 8010cd8:	461a      	mov	r2, r3
 8010cda:	d32e      	bcc.n	8010d3a <quorem+0xfa>
 8010cdc:	613c      	str	r4, [r7, #16]
 8010cde:	4638      	mov	r0, r7
 8010ce0:	f001 feb0 	bl	8012a44 <__mcmp>
 8010ce4:	2800      	cmp	r0, #0
 8010ce6:	db24      	blt.n	8010d32 <quorem+0xf2>
 8010ce8:	3601      	adds	r6, #1
 8010cea:	4628      	mov	r0, r5
 8010cec:	f04f 0c00 	mov.w	ip, #0
 8010cf0:	f858 2b04 	ldr.w	r2, [r8], #4
 8010cf4:	f8d0 e000 	ldr.w	lr, [r0]
 8010cf8:	b293      	uxth	r3, r2
 8010cfa:	ebac 0303 	sub.w	r3, ip, r3
 8010cfe:	0c12      	lsrs	r2, r2, #16
 8010d00:	fa13 f38e 	uxtah	r3, r3, lr
 8010d04:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010d08:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010d0c:	b29b      	uxth	r3, r3
 8010d0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010d12:	45c1      	cmp	r9, r8
 8010d14:	f840 3b04 	str.w	r3, [r0], #4
 8010d18:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010d1c:	d2e8      	bcs.n	8010cf0 <quorem+0xb0>
 8010d1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010d22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010d26:	b922      	cbnz	r2, 8010d32 <quorem+0xf2>
 8010d28:	3b04      	subs	r3, #4
 8010d2a:	429d      	cmp	r5, r3
 8010d2c:	461a      	mov	r2, r3
 8010d2e:	d30a      	bcc.n	8010d46 <quorem+0x106>
 8010d30:	613c      	str	r4, [r7, #16]
 8010d32:	4630      	mov	r0, r6
 8010d34:	b003      	add	sp, #12
 8010d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d3a:	6812      	ldr	r2, [r2, #0]
 8010d3c:	3b04      	subs	r3, #4
 8010d3e:	2a00      	cmp	r2, #0
 8010d40:	d1cc      	bne.n	8010cdc <quorem+0x9c>
 8010d42:	3c01      	subs	r4, #1
 8010d44:	e7c7      	b.n	8010cd6 <quorem+0x96>
 8010d46:	6812      	ldr	r2, [r2, #0]
 8010d48:	3b04      	subs	r3, #4
 8010d4a:	2a00      	cmp	r2, #0
 8010d4c:	d1f0      	bne.n	8010d30 <quorem+0xf0>
 8010d4e:	3c01      	subs	r4, #1
 8010d50:	e7eb      	b.n	8010d2a <quorem+0xea>
 8010d52:	2000      	movs	r0, #0
 8010d54:	e7ee      	b.n	8010d34 <quorem+0xf4>
	...

08010d58 <_dtoa_r>:
 8010d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d5c:	ed2d 8b02 	vpush	{d8}
 8010d60:	ec57 6b10 	vmov	r6, r7, d0
 8010d64:	b095      	sub	sp, #84	; 0x54
 8010d66:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010d68:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010d6c:	9105      	str	r1, [sp, #20]
 8010d6e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8010d72:	4604      	mov	r4, r0
 8010d74:	9209      	str	r2, [sp, #36]	; 0x24
 8010d76:	930f      	str	r3, [sp, #60]	; 0x3c
 8010d78:	b975      	cbnz	r5, 8010d98 <_dtoa_r+0x40>
 8010d7a:	2010      	movs	r0, #16
 8010d7c:	f7fd ff78 	bl	800ec70 <malloc>
 8010d80:	4602      	mov	r2, r0
 8010d82:	6260      	str	r0, [r4, #36]	; 0x24
 8010d84:	b920      	cbnz	r0, 8010d90 <_dtoa_r+0x38>
 8010d86:	4bb2      	ldr	r3, [pc, #712]	; (8011050 <_dtoa_r+0x2f8>)
 8010d88:	21ea      	movs	r1, #234	; 0xea
 8010d8a:	48b2      	ldr	r0, [pc, #712]	; (8011054 <_dtoa_r+0x2fc>)
 8010d8c:	f002 ff4c 	bl	8013c28 <__assert_func>
 8010d90:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010d94:	6005      	str	r5, [r0, #0]
 8010d96:	60c5      	str	r5, [r0, #12]
 8010d98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010d9a:	6819      	ldr	r1, [r3, #0]
 8010d9c:	b151      	cbz	r1, 8010db4 <_dtoa_r+0x5c>
 8010d9e:	685a      	ldr	r2, [r3, #4]
 8010da0:	604a      	str	r2, [r1, #4]
 8010da2:	2301      	movs	r3, #1
 8010da4:	4093      	lsls	r3, r2
 8010da6:	608b      	str	r3, [r1, #8]
 8010da8:	4620      	mov	r0, r4
 8010daa:	f001 fbc3 	bl	8012534 <_Bfree>
 8010dae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010db0:	2200      	movs	r2, #0
 8010db2:	601a      	str	r2, [r3, #0]
 8010db4:	1e3b      	subs	r3, r7, #0
 8010db6:	bfb9      	ittee	lt
 8010db8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8010dbc:	9303      	strlt	r3, [sp, #12]
 8010dbe:	2300      	movge	r3, #0
 8010dc0:	f8c8 3000 	strge.w	r3, [r8]
 8010dc4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8010dc8:	4ba3      	ldr	r3, [pc, #652]	; (8011058 <_dtoa_r+0x300>)
 8010dca:	bfbc      	itt	lt
 8010dcc:	2201      	movlt	r2, #1
 8010dce:	f8c8 2000 	strlt.w	r2, [r8]
 8010dd2:	ea33 0309 	bics.w	r3, r3, r9
 8010dd6:	d11b      	bne.n	8010e10 <_dtoa_r+0xb8>
 8010dd8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010dda:	f242 730f 	movw	r3, #9999	; 0x270f
 8010dde:	6013      	str	r3, [r2, #0]
 8010de0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010de4:	4333      	orrs	r3, r6
 8010de6:	f000 857a 	beq.w	80118de <_dtoa_r+0xb86>
 8010dea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010dec:	b963      	cbnz	r3, 8010e08 <_dtoa_r+0xb0>
 8010dee:	4b9b      	ldr	r3, [pc, #620]	; (801105c <_dtoa_r+0x304>)
 8010df0:	e024      	b.n	8010e3c <_dtoa_r+0xe4>
 8010df2:	4b9b      	ldr	r3, [pc, #620]	; (8011060 <_dtoa_r+0x308>)
 8010df4:	9300      	str	r3, [sp, #0]
 8010df6:	3308      	adds	r3, #8
 8010df8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010dfa:	6013      	str	r3, [r2, #0]
 8010dfc:	9800      	ldr	r0, [sp, #0]
 8010dfe:	b015      	add	sp, #84	; 0x54
 8010e00:	ecbd 8b02 	vpop	{d8}
 8010e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e08:	4b94      	ldr	r3, [pc, #592]	; (801105c <_dtoa_r+0x304>)
 8010e0a:	9300      	str	r3, [sp, #0]
 8010e0c:	3303      	adds	r3, #3
 8010e0e:	e7f3      	b.n	8010df8 <_dtoa_r+0xa0>
 8010e10:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010e14:	2200      	movs	r2, #0
 8010e16:	ec51 0b17 	vmov	r0, r1, d7
 8010e1a:	2300      	movs	r3, #0
 8010e1c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8010e20:	f7ef fe72 	bl	8000b08 <__aeabi_dcmpeq>
 8010e24:	4680      	mov	r8, r0
 8010e26:	b158      	cbz	r0, 8010e40 <_dtoa_r+0xe8>
 8010e28:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010e2a:	2301      	movs	r3, #1
 8010e2c:	6013      	str	r3, [r2, #0]
 8010e2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	f000 8551 	beq.w	80118d8 <_dtoa_r+0xb80>
 8010e36:	488b      	ldr	r0, [pc, #556]	; (8011064 <_dtoa_r+0x30c>)
 8010e38:	6018      	str	r0, [r3, #0]
 8010e3a:	1e43      	subs	r3, r0, #1
 8010e3c:	9300      	str	r3, [sp, #0]
 8010e3e:	e7dd      	b.n	8010dfc <_dtoa_r+0xa4>
 8010e40:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8010e44:	aa12      	add	r2, sp, #72	; 0x48
 8010e46:	a913      	add	r1, sp, #76	; 0x4c
 8010e48:	4620      	mov	r0, r4
 8010e4a:	f001 ff1b 	bl	8012c84 <__d2b>
 8010e4e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010e52:	4683      	mov	fp, r0
 8010e54:	2d00      	cmp	r5, #0
 8010e56:	d07c      	beq.n	8010f52 <_dtoa_r+0x1fa>
 8010e58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010e5a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8010e5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010e62:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8010e66:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010e6a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8010e6e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010e72:	4b7d      	ldr	r3, [pc, #500]	; (8011068 <_dtoa_r+0x310>)
 8010e74:	2200      	movs	r2, #0
 8010e76:	4630      	mov	r0, r6
 8010e78:	4639      	mov	r1, r7
 8010e7a:	f7ef fa25 	bl	80002c8 <__aeabi_dsub>
 8010e7e:	a36e      	add	r3, pc, #440	; (adr r3, 8011038 <_dtoa_r+0x2e0>)
 8010e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e84:	f7ef fbd8 	bl	8000638 <__aeabi_dmul>
 8010e88:	a36d      	add	r3, pc, #436	; (adr r3, 8011040 <_dtoa_r+0x2e8>)
 8010e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e8e:	f7ef fa1d 	bl	80002cc <__adddf3>
 8010e92:	4606      	mov	r6, r0
 8010e94:	4628      	mov	r0, r5
 8010e96:	460f      	mov	r7, r1
 8010e98:	f7ef fb64 	bl	8000564 <__aeabi_i2d>
 8010e9c:	a36a      	add	r3, pc, #424	; (adr r3, 8011048 <_dtoa_r+0x2f0>)
 8010e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ea2:	f7ef fbc9 	bl	8000638 <__aeabi_dmul>
 8010ea6:	4602      	mov	r2, r0
 8010ea8:	460b      	mov	r3, r1
 8010eaa:	4630      	mov	r0, r6
 8010eac:	4639      	mov	r1, r7
 8010eae:	f7ef fa0d 	bl	80002cc <__adddf3>
 8010eb2:	4606      	mov	r6, r0
 8010eb4:	460f      	mov	r7, r1
 8010eb6:	f7ef fe6f 	bl	8000b98 <__aeabi_d2iz>
 8010eba:	2200      	movs	r2, #0
 8010ebc:	4682      	mov	sl, r0
 8010ebe:	2300      	movs	r3, #0
 8010ec0:	4630      	mov	r0, r6
 8010ec2:	4639      	mov	r1, r7
 8010ec4:	f7ef fe2a 	bl	8000b1c <__aeabi_dcmplt>
 8010ec8:	b148      	cbz	r0, 8010ede <_dtoa_r+0x186>
 8010eca:	4650      	mov	r0, sl
 8010ecc:	f7ef fb4a 	bl	8000564 <__aeabi_i2d>
 8010ed0:	4632      	mov	r2, r6
 8010ed2:	463b      	mov	r3, r7
 8010ed4:	f7ef fe18 	bl	8000b08 <__aeabi_dcmpeq>
 8010ed8:	b908      	cbnz	r0, 8010ede <_dtoa_r+0x186>
 8010eda:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010ede:	f1ba 0f16 	cmp.w	sl, #22
 8010ee2:	d854      	bhi.n	8010f8e <_dtoa_r+0x236>
 8010ee4:	4b61      	ldr	r3, [pc, #388]	; (801106c <_dtoa_r+0x314>)
 8010ee6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010ef2:	f7ef fe13 	bl	8000b1c <__aeabi_dcmplt>
 8010ef6:	2800      	cmp	r0, #0
 8010ef8:	d04b      	beq.n	8010f92 <_dtoa_r+0x23a>
 8010efa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010efe:	2300      	movs	r3, #0
 8010f00:	930e      	str	r3, [sp, #56]	; 0x38
 8010f02:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010f04:	1b5d      	subs	r5, r3, r5
 8010f06:	1e6b      	subs	r3, r5, #1
 8010f08:	9304      	str	r3, [sp, #16]
 8010f0a:	bf43      	ittte	mi
 8010f0c:	2300      	movmi	r3, #0
 8010f0e:	f1c5 0801 	rsbmi	r8, r5, #1
 8010f12:	9304      	strmi	r3, [sp, #16]
 8010f14:	f04f 0800 	movpl.w	r8, #0
 8010f18:	f1ba 0f00 	cmp.w	sl, #0
 8010f1c:	db3b      	blt.n	8010f96 <_dtoa_r+0x23e>
 8010f1e:	9b04      	ldr	r3, [sp, #16]
 8010f20:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8010f24:	4453      	add	r3, sl
 8010f26:	9304      	str	r3, [sp, #16]
 8010f28:	2300      	movs	r3, #0
 8010f2a:	9306      	str	r3, [sp, #24]
 8010f2c:	9b05      	ldr	r3, [sp, #20]
 8010f2e:	2b09      	cmp	r3, #9
 8010f30:	d869      	bhi.n	8011006 <_dtoa_r+0x2ae>
 8010f32:	2b05      	cmp	r3, #5
 8010f34:	bfc4      	itt	gt
 8010f36:	3b04      	subgt	r3, #4
 8010f38:	9305      	strgt	r3, [sp, #20]
 8010f3a:	9b05      	ldr	r3, [sp, #20]
 8010f3c:	f1a3 0302 	sub.w	r3, r3, #2
 8010f40:	bfcc      	ite	gt
 8010f42:	2500      	movgt	r5, #0
 8010f44:	2501      	movle	r5, #1
 8010f46:	2b03      	cmp	r3, #3
 8010f48:	d869      	bhi.n	801101e <_dtoa_r+0x2c6>
 8010f4a:	e8df f003 	tbb	[pc, r3]
 8010f4e:	4e2c      	.short	0x4e2c
 8010f50:	5a4c      	.short	0x5a4c
 8010f52:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8010f56:	441d      	add	r5, r3
 8010f58:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010f5c:	2b20      	cmp	r3, #32
 8010f5e:	bfc1      	itttt	gt
 8010f60:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010f64:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010f68:	fa09 f303 	lslgt.w	r3, r9, r3
 8010f6c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010f70:	bfda      	itte	le
 8010f72:	f1c3 0320 	rsble	r3, r3, #32
 8010f76:	fa06 f003 	lslle.w	r0, r6, r3
 8010f7a:	4318      	orrgt	r0, r3
 8010f7c:	f7ef fae2 	bl	8000544 <__aeabi_ui2d>
 8010f80:	2301      	movs	r3, #1
 8010f82:	4606      	mov	r6, r0
 8010f84:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010f88:	3d01      	subs	r5, #1
 8010f8a:	9310      	str	r3, [sp, #64]	; 0x40
 8010f8c:	e771      	b.n	8010e72 <_dtoa_r+0x11a>
 8010f8e:	2301      	movs	r3, #1
 8010f90:	e7b6      	b.n	8010f00 <_dtoa_r+0x1a8>
 8010f92:	900e      	str	r0, [sp, #56]	; 0x38
 8010f94:	e7b5      	b.n	8010f02 <_dtoa_r+0x1aa>
 8010f96:	f1ca 0300 	rsb	r3, sl, #0
 8010f9a:	9306      	str	r3, [sp, #24]
 8010f9c:	2300      	movs	r3, #0
 8010f9e:	eba8 080a 	sub.w	r8, r8, sl
 8010fa2:	930d      	str	r3, [sp, #52]	; 0x34
 8010fa4:	e7c2      	b.n	8010f2c <_dtoa_r+0x1d4>
 8010fa6:	2300      	movs	r3, #0
 8010fa8:	9308      	str	r3, [sp, #32]
 8010faa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	dc39      	bgt.n	8011024 <_dtoa_r+0x2cc>
 8010fb0:	f04f 0901 	mov.w	r9, #1
 8010fb4:	f8cd 9004 	str.w	r9, [sp, #4]
 8010fb8:	464b      	mov	r3, r9
 8010fba:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8010fbe:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010fc0:	2200      	movs	r2, #0
 8010fc2:	6042      	str	r2, [r0, #4]
 8010fc4:	2204      	movs	r2, #4
 8010fc6:	f102 0614 	add.w	r6, r2, #20
 8010fca:	429e      	cmp	r6, r3
 8010fcc:	6841      	ldr	r1, [r0, #4]
 8010fce:	d92f      	bls.n	8011030 <_dtoa_r+0x2d8>
 8010fd0:	4620      	mov	r0, r4
 8010fd2:	f001 fa6f 	bl	80124b4 <_Balloc>
 8010fd6:	9000      	str	r0, [sp, #0]
 8010fd8:	2800      	cmp	r0, #0
 8010fda:	d14b      	bne.n	8011074 <_dtoa_r+0x31c>
 8010fdc:	4b24      	ldr	r3, [pc, #144]	; (8011070 <_dtoa_r+0x318>)
 8010fde:	4602      	mov	r2, r0
 8010fe0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010fe4:	e6d1      	b.n	8010d8a <_dtoa_r+0x32>
 8010fe6:	2301      	movs	r3, #1
 8010fe8:	e7de      	b.n	8010fa8 <_dtoa_r+0x250>
 8010fea:	2300      	movs	r3, #0
 8010fec:	9308      	str	r3, [sp, #32]
 8010fee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ff0:	eb0a 0903 	add.w	r9, sl, r3
 8010ff4:	f109 0301 	add.w	r3, r9, #1
 8010ff8:	2b01      	cmp	r3, #1
 8010ffa:	9301      	str	r3, [sp, #4]
 8010ffc:	bfb8      	it	lt
 8010ffe:	2301      	movlt	r3, #1
 8011000:	e7dd      	b.n	8010fbe <_dtoa_r+0x266>
 8011002:	2301      	movs	r3, #1
 8011004:	e7f2      	b.n	8010fec <_dtoa_r+0x294>
 8011006:	2501      	movs	r5, #1
 8011008:	2300      	movs	r3, #0
 801100a:	9305      	str	r3, [sp, #20]
 801100c:	9508      	str	r5, [sp, #32]
 801100e:	f04f 39ff 	mov.w	r9, #4294967295
 8011012:	2200      	movs	r2, #0
 8011014:	f8cd 9004 	str.w	r9, [sp, #4]
 8011018:	2312      	movs	r3, #18
 801101a:	9209      	str	r2, [sp, #36]	; 0x24
 801101c:	e7cf      	b.n	8010fbe <_dtoa_r+0x266>
 801101e:	2301      	movs	r3, #1
 8011020:	9308      	str	r3, [sp, #32]
 8011022:	e7f4      	b.n	801100e <_dtoa_r+0x2b6>
 8011024:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8011028:	f8cd 9004 	str.w	r9, [sp, #4]
 801102c:	464b      	mov	r3, r9
 801102e:	e7c6      	b.n	8010fbe <_dtoa_r+0x266>
 8011030:	3101      	adds	r1, #1
 8011032:	6041      	str	r1, [r0, #4]
 8011034:	0052      	lsls	r2, r2, #1
 8011036:	e7c6      	b.n	8010fc6 <_dtoa_r+0x26e>
 8011038:	636f4361 	.word	0x636f4361
 801103c:	3fd287a7 	.word	0x3fd287a7
 8011040:	8b60c8b3 	.word	0x8b60c8b3
 8011044:	3fc68a28 	.word	0x3fc68a28
 8011048:	509f79fb 	.word	0x509f79fb
 801104c:	3fd34413 	.word	0x3fd34413
 8011050:	0801533d 	.word	0x0801533d
 8011054:	08015354 	.word	0x08015354
 8011058:	7ff00000 	.word	0x7ff00000
 801105c:	08015339 	.word	0x08015339
 8011060:	08015330 	.word	0x08015330
 8011064:	0801561a 	.word	0x0801561a
 8011068:	3ff80000 	.word	0x3ff80000
 801106c:	08015530 	.word	0x08015530
 8011070:	080153b3 	.word	0x080153b3
 8011074:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011076:	9a00      	ldr	r2, [sp, #0]
 8011078:	601a      	str	r2, [r3, #0]
 801107a:	9b01      	ldr	r3, [sp, #4]
 801107c:	2b0e      	cmp	r3, #14
 801107e:	f200 80ad 	bhi.w	80111dc <_dtoa_r+0x484>
 8011082:	2d00      	cmp	r5, #0
 8011084:	f000 80aa 	beq.w	80111dc <_dtoa_r+0x484>
 8011088:	f1ba 0f00 	cmp.w	sl, #0
 801108c:	dd36      	ble.n	80110fc <_dtoa_r+0x3a4>
 801108e:	4ac3      	ldr	r2, [pc, #780]	; (801139c <_dtoa_r+0x644>)
 8011090:	f00a 030f 	and.w	r3, sl, #15
 8011094:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011098:	ed93 7b00 	vldr	d7, [r3]
 801109c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80110a0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80110a4:	eeb0 8a47 	vmov.f32	s16, s14
 80110a8:	eef0 8a67 	vmov.f32	s17, s15
 80110ac:	d016      	beq.n	80110dc <_dtoa_r+0x384>
 80110ae:	4bbc      	ldr	r3, [pc, #752]	; (80113a0 <_dtoa_r+0x648>)
 80110b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80110b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80110b8:	f7ef fbe8 	bl	800088c <__aeabi_ddiv>
 80110bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80110c0:	f007 070f 	and.w	r7, r7, #15
 80110c4:	2503      	movs	r5, #3
 80110c6:	4eb6      	ldr	r6, [pc, #728]	; (80113a0 <_dtoa_r+0x648>)
 80110c8:	b957      	cbnz	r7, 80110e0 <_dtoa_r+0x388>
 80110ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80110ce:	ec53 2b18 	vmov	r2, r3, d8
 80110d2:	f7ef fbdb 	bl	800088c <__aeabi_ddiv>
 80110d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80110da:	e029      	b.n	8011130 <_dtoa_r+0x3d8>
 80110dc:	2502      	movs	r5, #2
 80110de:	e7f2      	b.n	80110c6 <_dtoa_r+0x36e>
 80110e0:	07f9      	lsls	r1, r7, #31
 80110e2:	d508      	bpl.n	80110f6 <_dtoa_r+0x39e>
 80110e4:	ec51 0b18 	vmov	r0, r1, d8
 80110e8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80110ec:	f7ef faa4 	bl	8000638 <__aeabi_dmul>
 80110f0:	ec41 0b18 	vmov	d8, r0, r1
 80110f4:	3501      	adds	r5, #1
 80110f6:	107f      	asrs	r7, r7, #1
 80110f8:	3608      	adds	r6, #8
 80110fa:	e7e5      	b.n	80110c8 <_dtoa_r+0x370>
 80110fc:	f000 80a6 	beq.w	801124c <_dtoa_r+0x4f4>
 8011100:	f1ca 0600 	rsb	r6, sl, #0
 8011104:	4ba5      	ldr	r3, [pc, #660]	; (801139c <_dtoa_r+0x644>)
 8011106:	4fa6      	ldr	r7, [pc, #664]	; (80113a0 <_dtoa_r+0x648>)
 8011108:	f006 020f 	and.w	r2, r6, #15
 801110c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011114:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011118:	f7ef fa8e 	bl	8000638 <__aeabi_dmul>
 801111c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011120:	1136      	asrs	r6, r6, #4
 8011122:	2300      	movs	r3, #0
 8011124:	2502      	movs	r5, #2
 8011126:	2e00      	cmp	r6, #0
 8011128:	f040 8085 	bne.w	8011236 <_dtoa_r+0x4de>
 801112c:	2b00      	cmp	r3, #0
 801112e:	d1d2      	bne.n	80110d6 <_dtoa_r+0x37e>
 8011130:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011132:	2b00      	cmp	r3, #0
 8011134:	f000 808c 	beq.w	8011250 <_dtoa_r+0x4f8>
 8011138:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801113c:	4b99      	ldr	r3, [pc, #612]	; (80113a4 <_dtoa_r+0x64c>)
 801113e:	2200      	movs	r2, #0
 8011140:	4630      	mov	r0, r6
 8011142:	4639      	mov	r1, r7
 8011144:	f7ef fcea 	bl	8000b1c <__aeabi_dcmplt>
 8011148:	2800      	cmp	r0, #0
 801114a:	f000 8081 	beq.w	8011250 <_dtoa_r+0x4f8>
 801114e:	9b01      	ldr	r3, [sp, #4]
 8011150:	2b00      	cmp	r3, #0
 8011152:	d07d      	beq.n	8011250 <_dtoa_r+0x4f8>
 8011154:	f1b9 0f00 	cmp.w	r9, #0
 8011158:	dd3c      	ble.n	80111d4 <_dtoa_r+0x47c>
 801115a:	f10a 33ff 	add.w	r3, sl, #4294967295
 801115e:	9307      	str	r3, [sp, #28]
 8011160:	2200      	movs	r2, #0
 8011162:	4b91      	ldr	r3, [pc, #580]	; (80113a8 <_dtoa_r+0x650>)
 8011164:	4630      	mov	r0, r6
 8011166:	4639      	mov	r1, r7
 8011168:	f7ef fa66 	bl	8000638 <__aeabi_dmul>
 801116c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011170:	3501      	adds	r5, #1
 8011172:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8011176:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801117a:	4628      	mov	r0, r5
 801117c:	f7ef f9f2 	bl	8000564 <__aeabi_i2d>
 8011180:	4632      	mov	r2, r6
 8011182:	463b      	mov	r3, r7
 8011184:	f7ef fa58 	bl	8000638 <__aeabi_dmul>
 8011188:	4b88      	ldr	r3, [pc, #544]	; (80113ac <_dtoa_r+0x654>)
 801118a:	2200      	movs	r2, #0
 801118c:	f7ef f89e 	bl	80002cc <__adddf3>
 8011190:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8011194:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011198:	9303      	str	r3, [sp, #12]
 801119a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801119c:	2b00      	cmp	r3, #0
 801119e:	d15c      	bne.n	801125a <_dtoa_r+0x502>
 80111a0:	4b83      	ldr	r3, [pc, #524]	; (80113b0 <_dtoa_r+0x658>)
 80111a2:	2200      	movs	r2, #0
 80111a4:	4630      	mov	r0, r6
 80111a6:	4639      	mov	r1, r7
 80111a8:	f7ef f88e 	bl	80002c8 <__aeabi_dsub>
 80111ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80111b0:	4606      	mov	r6, r0
 80111b2:	460f      	mov	r7, r1
 80111b4:	f7ef fcd0 	bl	8000b58 <__aeabi_dcmpgt>
 80111b8:	2800      	cmp	r0, #0
 80111ba:	f040 8296 	bne.w	80116ea <_dtoa_r+0x992>
 80111be:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80111c2:	4630      	mov	r0, r6
 80111c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80111c8:	4639      	mov	r1, r7
 80111ca:	f7ef fca7 	bl	8000b1c <__aeabi_dcmplt>
 80111ce:	2800      	cmp	r0, #0
 80111d0:	f040 8288 	bne.w	80116e4 <_dtoa_r+0x98c>
 80111d4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80111d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80111dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80111de:	2b00      	cmp	r3, #0
 80111e0:	f2c0 8158 	blt.w	8011494 <_dtoa_r+0x73c>
 80111e4:	f1ba 0f0e 	cmp.w	sl, #14
 80111e8:	f300 8154 	bgt.w	8011494 <_dtoa_r+0x73c>
 80111ec:	4b6b      	ldr	r3, [pc, #428]	; (801139c <_dtoa_r+0x644>)
 80111ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80111f2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80111f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80111f8:	2b00      	cmp	r3, #0
 80111fa:	f280 80e3 	bge.w	80113c4 <_dtoa_r+0x66c>
 80111fe:	9b01      	ldr	r3, [sp, #4]
 8011200:	2b00      	cmp	r3, #0
 8011202:	f300 80df 	bgt.w	80113c4 <_dtoa_r+0x66c>
 8011206:	f040 826d 	bne.w	80116e4 <_dtoa_r+0x98c>
 801120a:	4b69      	ldr	r3, [pc, #420]	; (80113b0 <_dtoa_r+0x658>)
 801120c:	2200      	movs	r2, #0
 801120e:	4640      	mov	r0, r8
 8011210:	4649      	mov	r1, r9
 8011212:	f7ef fa11 	bl	8000638 <__aeabi_dmul>
 8011216:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801121a:	f7ef fc93 	bl	8000b44 <__aeabi_dcmpge>
 801121e:	9e01      	ldr	r6, [sp, #4]
 8011220:	4637      	mov	r7, r6
 8011222:	2800      	cmp	r0, #0
 8011224:	f040 8243 	bne.w	80116ae <_dtoa_r+0x956>
 8011228:	9d00      	ldr	r5, [sp, #0]
 801122a:	2331      	movs	r3, #49	; 0x31
 801122c:	f805 3b01 	strb.w	r3, [r5], #1
 8011230:	f10a 0a01 	add.w	sl, sl, #1
 8011234:	e23f      	b.n	80116b6 <_dtoa_r+0x95e>
 8011236:	07f2      	lsls	r2, r6, #31
 8011238:	d505      	bpl.n	8011246 <_dtoa_r+0x4ee>
 801123a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801123e:	f7ef f9fb 	bl	8000638 <__aeabi_dmul>
 8011242:	3501      	adds	r5, #1
 8011244:	2301      	movs	r3, #1
 8011246:	1076      	asrs	r6, r6, #1
 8011248:	3708      	adds	r7, #8
 801124a:	e76c      	b.n	8011126 <_dtoa_r+0x3ce>
 801124c:	2502      	movs	r5, #2
 801124e:	e76f      	b.n	8011130 <_dtoa_r+0x3d8>
 8011250:	9b01      	ldr	r3, [sp, #4]
 8011252:	f8cd a01c 	str.w	sl, [sp, #28]
 8011256:	930c      	str	r3, [sp, #48]	; 0x30
 8011258:	e78d      	b.n	8011176 <_dtoa_r+0x41e>
 801125a:	9900      	ldr	r1, [sp, #0]
 801125c:	980c      	ldr	r0, [sp, #48]	; 0x30
 801125e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011260:	4b4e      	ldr	r3, [pc, #312]	; (801139c <_dtoa_r+0x644>)
 8011262:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011266:	4401      	add	r1, r0
 8011268:	9102      	str	r1, [sp, #8]
 801126a:	9908      	ldr	r1, [sp, #32]
 801126c:	eeb0 8a47 	vmov.f32	s16, s14
 8011270:	eef0 8a67 	vmov.f32	s17, s15
 8011274:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011278:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801127c:	2900      	cmp	r1, #0
 801127e:	d045      	beq.n	801130c <_dtoa_r+0x5b4>
 8011280:	494c      	ldr	r1, [pc, #304]	; (80113b4 <_dtoa_r+0x65c>)
 8011282:	2000      	movs	r0, #0
 8011284:	f7ef fb02 	bl	800088c <__aeabi_ddiv>
 8011288:	ec53 2b18 	vmov	r2, r3, d8
 801128c:	f7ef f81c 	bl	80002c8 <__aeabi_dsub>
 8011290:	9d00      	ldr	r5, [sp, #0]
 8011292:	ec41 0b18 	vmov	d8, r0, r1
 8011296:	4639      	mov	r1, r7
 8011298:	4630      	mov	r0, r6
 801129a:	f7ef fc7d 	bl	8000b98 <__aeabi_d2iz>
 801129e:	900c      	str	r0, [sp, #48]	; 0x30
 80112a0:	f7ef f960 	bl	8000564 <__aeabi_i2d>
 80112a4:	4602      	mov	r2, r0
 80112a6:	460b      	mov	r3, r1
 80112a8:	4630      	mov	r0, r6
 80112aa:	4639      	mov	r1, r7
 80112ac:	f7ef f80c 	bl	80002c8 <__aeabi_dsub>
 80112b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80112b2:	3330      	adds	r3, #48	; 0x30
 80112b4:	f805 3b01 	strb.w	r3, [r5], #1
 80112b8:	ec53 2b18 	vmov	r2, r3, d8
 80112bc:	4606      	mov	r6, r0
 80112be:	460f      	mov	r7, r1
 80112c0:	f7ef fc2c 	bl	8000b1c <__aeabi_dcmplt>
 80112c4:	2800      	cmp	r0, #0
 80112c6:	d165      	bne.n	8011394 <_dtoa_r+0x63c>
 80112c8:	4632      	mov	r2, r6
 80112ca:	463b      	mov	r3, r7
 80112cc:	4935      	ldr	r1, [pc, #212]	; (80113a4 <_dtoa_r+0x64c>)
 80112ce:	2000      	movs	r0, #0
 80112d0:	f7ee fffa 	bl	80002c8 <__aeabi_dsub>
 80112d4:	ec53 2b18 	vmov	r2, r3, d8
 80112d8:	f7ef fc20 	bl	8000b1c <__aeabi_dcmplt>
 80112dc:	2800      	cmp	r0, #0
 80112de:	f040 80b9 	bne.w	8011454 <_dtoa_r+0x6fc>
 80112e2:	9b02      	ldr	r3, [sp, #8]
 80112e4:	429d      	cmp	r5, r3
 80112e6:	f43f af75 	beq.w	80111d4 <_dtoa_r+0x47c>
 80112ea:	4b2f      	ldr	r3, [pc, #188]	; (80113a8 <_dtoa_r+0x650>)
 80112ec:	ec51 0b18 	vmov	r0, r1, d8
 80112f0:	2200      	movs	r2, #0
 80112f2:	f7ef f9a1 	bl	8000638 <__aeabi_dmul>
 80112f6:	4b2c      	ldr	r3, [pc, #176]	; (80113a8 <_dtoa_r+0x650>)
 80112f8:	ec41 0b18 	vmov	d8, r0, r1
 80112fc:	2200      	movs	r2, #0
 80112fe:	4630      	mov	r0, r6
 8011300:	4639      	mov	r1, r7
 8011302:	f7ef f999 	bl	8000638 <__aeabi_dmul>
 8011306:	4606      	mov	r6, r0
 8011308:	460f      	mov	r7, r1
 801130a:	e7c4      	b.n	8011296 <_dtoa_r+0x53e>
 801130c:	ec51 0b17 	vmov	r0, r1, d7
 8011310:	f7ef f992 	bl	8000638 <__aeabi_dmul>
 8011314:	9b02      	ldr	r3, [sp, #8]
 8011316:	9d00      	ldr	r5, [sp, #0]
 8011318:	930c      	str	r3, [sp, #48]	; 0x30
 801131a:	ec41 0b18 	vmov	d8, r0, r1
 801131e:	4639      	mov	r1, r7
 8011320:	4630      	mov	r0, r6
 8011322:	f7ef fc39 	bl	8000b98 <__aeabi_d2iz>
 8011326:	9011      	str	r0, [sp, #68]	; 0x44
 8011328:	f7ef f91c 	bl	8000564 <__aeabi_i2d>
 801132c:	4602      	mov	r2, r0
 801132e:	460b      	mov	r3, r1
 8011330:	4630      	mov	r0, r6
 8011332:	4639      	mov	r1, r7
 8011334:	f7ee ffc8 	bl	80002c8 <__aeabi_dsub>
 8011338:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801133a:	3330      	adds	r3, #48	; 0x30
 801133c:	f805 3b01 	strb.w	r3, [r5], #1
 8011340:	9b02      	ldr	r3, [sp, #8]
 8011342:	429d      	cmp	r5, r3
 8011344:	4606      	mov	r6, r0
 8011346:	460f      	mov	r7, r1
 8011348:	f04f 0200 	mov.w	r2, #0
 801134c:	d134      	bne.n	80113b8 <_dtoa_r+0x660>
 801134e:	4b19      	ldr	r3, [pc, #100]	; (80113b4 <_dtoa_r+0x65c>)
 8011350:	ec51 0b18 	vmov	r0, r1, d8
 8011354:	f7ee ffba 	bl	80002cc <__adddf3>
 8011358:	4602      	mov	r2, r0
 801135a:	460b      	mov	r3, r1
 801135c:	4630      	mov	r0, r6
 801135e:	4639      	mov	r1, r7
 8011360:	f7ef fbfa 	bl	8000b58 <__aeabi_dcmpgt>
 8011364:	2800      	cmp	r0, #0
 8011366:	d175      	bne.n	8011454 <_dtoa_r+0x6fc>
 8011368:	ec53 2b18 	vmov	r2, r3, d8
 801136c:	4911      	ldr	r1, [pc, #68]	; (80113b4 <_dtoa_r+0x65c>)
 801136e:	2000      	movs	r0, #0
 8011370:	f7ee ffaa 	bl	80002c8 <__aeabi_dsub>
 8011374:	4602      	mov	r2, r0
 8011376:	460b      	mov	r3, r1
 8011378:	4630      	mov	r0, r6
 801137a:	4639      	mov	r1, r7
 801137c:	f7ef fbce 	bl	8000b1c <__aeabi_dcmplt>
 8011380:	2800      	cmp	r0, #0
 8011382:	f43f af27 	beq.w	80111d4 <_dtoa_r+0x47c>
 8011386:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011388:	1e6b      	subs	r3, r5, #1
 801138a:	930c      	str	r3, [sp, #48]	; 0x30
 801138c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011390:	2b30      	cmp	r3, #48	; 0x30
 8011392:	d0f8      	beq.n	8011386 <_dtoa_r+0x62e>
 8011394:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8011398:	e04a      	b.n	8011430 <_dtoa_r+0x6d8>
 801139a:	bf00      	nop
 801139c:	08015530 	.word	0x08015530
 80113a0:	08015508 	.word	0x08015508
 80113a4:	3ff00000 	.word	0x3ff00000
 80113a8:	40240000 	.word	0x40240000
 80113ac:	401c0000 	.word	0x401c0000
 80113b0:	40140000 	.word	0x40140000
 80113b4:	3fe00000 	.word	0x3fe00000
 80113b8:	4baf      	ldr	r3, [pc, #700]	; (8011678 <_dtoa_r+0x920>)
 80113ba:	f7ef f93d 	bl	8000638 <__aeabi_dmul>
 80113be:	4606      	mov	r6, r0
 80113c0:	460f      	mov	r7, r1
 80113c2:	e7ac      	b.n	801131e <_dtoa_r+0x5c6>
 80113c4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80113c8:	9d00      	ldr	r5, [sp, #0]
 80113ca:	4642      	mov	r2, r8
 80113cc:	464b      	mov	r3, r9
 80113ce:	4630      	mov	r0, r6
 80113d0:	4639      	mov	r1, r7
 80113d2:	f7ef fa5b 	bl	800088c <__aeabi_ddiv>
 80113d6:	f7ef fbdf 	bl	8000b98 <__aeabi_d2iz>
 80113da:	9002      	str	r0, [sp, #8]
 80113dc:	f7ef f8c2 	bl	8000564 <__aeabi_i2d>
 80113e0:	4642      	mov	r2, r8
 80113e2:	464b      	mov	r3, r9
 80113e4:	f7ef f928 	bl	8000638 <__aeabi_dmul>
 80113e8:	4602      	mov	r2, r0
 80113ea:	460b      	mov	r3, r1
 80113ec:	4630      	mov	r0, r6
 80113ee:	4639      	mov	r1, r7
 80113f0:	f7ee ff6a 	bl	80002c8 <__aeabi_dsub>
 80113f4:	9e02      	ldr	r6, [sp, #8]
 80113f6:	9f01      	ldr	r7, [sp, #4]
 80113f8:	3630      	adds	r6, #48	; 0x30
 80113fa:	f805 6b01 	strb.w	r6, [r5], #1
 80113fe:	9e00      	ldr	r6, [sp, #0]
 8011400:	1bae      	subs	r6, r5, r6
 8011402:	42b7      	cmp	r7, r6
 8011404:	4602      	mov	r2, r0
 8011406:	460b      	mov	r3, r1
 8011408:	d137      	bne.n	801147a <_dtoa_r+0x722>
 801140a:	f7ee ff5f 	bl	80002cc <__adddf3>
 801140e:	4642      	mov	r2, r8
 8011410:	464b      	mov	r3, r9
 8011412:	4606      	mov	r6, r0
 8011414:	460f      	mov	r7, r1
 8011416:	f7ef fb9f 	bl	8000b58 <__aeabi_dcmpgt>
 801141a:	b9c8      	cbnz	r0, 8011450 <_dtoa_r+0x6f8>
 801141c:	4642      	mov	r2, r8
 801141e:	464b      	mov	r3, r9
 8011420:	4630      	mov	r0, r6
 8011422:	4639      	mov	r1, r7
 8011424:	f7ef fb70 	bl	8000b08 <__aeabi_dcmpeq>
 8011428:	b110      	cbz	r0, 8011430 <_dtoa_r+0x6d8>
 801142a:	9b02      	ldr	r3, [sp, #8]
 801142c:	07d9      	lsls	r1, r3, #31
 801142e:	d40f      	bmi.n	8011450 <_dtoa_r+0x6f8>
 8011430:	4620      	mov	r0, r4
 8011432:	4659      	mov	r1, fp
 8011434:	f001 f87e 	bl	8012534 <_Bfree>
 8011438:	2300      	movs	r3, #0
 801143a:	702b      	strb	r3, [r5, #0]
 801143c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801143e:	f10a 0001 	add.w	r0, sl, #1
 8011442:	6018      	str	r0, [r3, #0]
 8011444:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011446:	2b00      	cmp	r3, #0
 8011448:	f43f acd8 	beq.w	8010dfc <_dtoa_r+0xa4>
 801144c:	601d      	str	r5, [r3, #0]
 801144e:	e4d5      	b.n	8010dfc <_dtoa_r+0xa4>
 8011450:	f8cd a01c 	str.w	sl, [sp, #28]
 8011454:	462b      	mov	r3, r5
 8011456:	461d      	mov	r5, r3
 8011458:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801145c:	2a39      	cmp	r2, #57	; 0x39
 801145e:	d108      	bne.n	8011472 <_dtoa_r+0x71a>
 8011460:	9a00      	ldr	r2, [sp, #0]
 8011462:	429a      	cmp	r2, r3
 8011464:	d1f7      	bne.n	8011456 <_dtoa_r+0x6fe>
 8011466:	9a07      	ldr	r2, [sp, #28]
 8011468:	9900      	ldr	r1, [sp, #0]
 801146a:	3201      	adds	r2, #1
 801146c:	9207      	str	r2, [sp, #28]
 801146e:	2230      	movs	r2, #48	; 0x30
 8011470:	700a      	strb	r2, [r1, #0]
 8011472:	781a      	ldrb	r2, [r3, #0]
 8011474:	3201      	adds	r2, #1
 8011476:	701a      	strb	r2, [r3, #0]
 8011478:	e78c      	b.n	8011394 <_dtoa_r+0x63c>
 801147a:	4b7f      	ldr	r3, [pc, #508]	; (8011678 <_dtoa_r+0x920>)
 801147c:	2200      	movs	r2, #0
 801147e:	f7ef f8db 	bl	8000638 <__aeabi_dmul>
 8011482:	2200      	movs	r2, #0
 8011484:	2300      	movs	r3, #0
 8011486:	4606      	mov	r6, r0
 8011488:	460f      	mov	r7, r1
 801148a:	f7ef fb3d 	bl	8000b08 <__aeabi_dcmpeq>
 801148e:	2800      	cmp	r0, #0
 8011490:	d09b      	beq.n	80113ca <_dtoa_r+0x672>
 8011492:	e7cd      	b.n	8011430 <_dtoa_r+0x6d8>
 8011494:	9a08      	ldr	r2, [sp, #32]
 8011496:	2a00      	cmp	r2, #0
 8011498:	f000 80c4 	beq.w	8011624 <_dtoa_r+0x8cc>
 801149c:	9a05      	ldr	r2, [sp, #20]
 801149e:	2a01      	cmp	r2, #1
 80114a0:	f300 80a8 	bgt.w	80115f4 <_dtoa_r+0x89c>
 80114a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80114a6:	2a00      	cmp	r2, #0
 80114a8:	f000 80a0 	beq.w	80115ec <_dtoa_r+0x894>
 80114ac:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80114b0:	9e06      	ldr	r6, [sp, #24]
 80114b2:	4645      	mov	r5, r8
 80114b4:	9a04      	ldr	r2, [sp, #16]
 80114b6:	2101      	movs	r1, #1
 80114b8:	441a      	add	r2, r3
 80114ba:	4620      	mov	r0, r4
 80114bc:	4498      	add	r8, r3
 80114be:	9204      	str	r2, [sp, #16]
 80114c0:	f001 f93e 	bl	8012740 <__i2b>
 80114c4:	4607      	mov	r7, r0
 80114c6:	2d00      	cmp	r5, #0
 80114c8:	dd0b      	ble.n	80114e2 <_dtoa_r+0x78a>
 80114ca:	9b04      	ldr	r3, [sp, #16]
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	dd08      	ble.n	80114e2 <_dtoa_r+0x78a>
 80114d0:	42ab      	cmp	r3, r5
 80114d2:	9a04      	ldr	r2, [sp, #16]
 80114d4:	bfa8      	it	ge
 80114d6:	462b      	movge	r3, r5
 80114d8:	eba8 0803 	sub.w	r8, r8, r3
 80114dc:	1aed      	subs	r5, r5, r3
 80114de:	1ad3      	subs	r3, r2, r3
 80114e0:	9304      	str	r3, [sp, #16]
 80114e2:	9b06      	ldr	r3, [sp, #24]
 80114e4:	b1fb      	cbz	r3, 8011526 <_dtoa_r+0x7ce>
 80114e6:	9b08      	ldr	r3, [sp, #32]
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	f000 809f 	beq.w	801162c <_dtoa_r+0x8d4>
 80114ee:	2e00      	cmp	r6, #0
 80114f0:	dd11      	ble.n	8011516 <_dtoa_r+0x7be>
 80114f2:	4639      	mov	r1, r7
 80114f4:	4632      	mov	r2, r6
 80114f6:	4620      	mov	r0, r4
 80114f8:	f001 f9de 	bl	80128b8 <__pow5mult>
 80114fc:	465a      	mov	r2, fp
 80114fe:	4601      	mov	r1, r0
 8011500:	4607      	mov	r7, r0
 8011502:	4620      	mov	r0, r4
 8011504:	f001 f932 	bl	801276c <__multiply>
 8011508:	4659      	mov	r1, fp
 801150a:	9007      	str	r0, [sp, #28]
 801150c:	4620      	mov	r0, r4
 801150e:	f001 f811 	bl	8012534 <_Bfree>
 8011512:	9b07      	ldr	r3, [sp, #28]
 8011514:	469b      	mov	fp, r3
 8011516:	9b06      	ldr	r3, [sp, #24]
 8011518:	1b9a      	subs	r2, r3, r6
 801151a:	d004      	beq.n	8011526 <_dtoa_r+0x7ce>
 801151c:	4659      	mov	r1, fp
 801151e:	4620      	mov	r0, r4
 8011520:	f001 f9ca 	bl	80128b8 <__pow5mult>
 8011524:	4683      	mov	fp, r0
 8011526:	2101      	movs	r1, #1
 8011528:	4620      	mov	r0, r4
 801152a:	f001 f909 	bl	8012740 <__i2b>
 801152e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011530:	2b00      	cmp	r3, #0
 8011532:	4606      	mov	r6, r0
 8011534:	dd7c      	ble.n	8011630 <_dtoa_r+0x8d8>
 8011536:	461a      	mov	r2, r3
 8011538:	4601      	mov	r1, r0
 801153a:	4620      	mov	r0, r4
 801153c:	f001 f9bc 	bl	80128b8 <__pow5mult>
 8011540:	9b05      	ldr	r3, [sp, #20]
 8011542:	2b01      	cmp	r3, #1
 8011544:	4606      	mov	r6, r0
 8011546:	dd76      	ble.n	8011636 <_dtoa_r+0x8de>
 8011548:	2300      	movs	r3, #0
 801154a:	9306      	str	r3, [sp, #24]
 801154c:	6933      	ldr	r3, [r6, #16]
 801154e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011552:	6918      	ldr	r0, [r3, #16]
 8011554:	f001 f8a4 	bl	80126a0 <__hi0bits>
 8011558:	f1c0 0020 	rsb	r0, r0, #32
 801155c:	9b04      	ldr	r3, [sp, #16]
 801155e:	4418      	add	r0, r3
 8011560:	f010 001f 	ands.w	r0, r0, #31
 8011564:	f000 8086 	beq.w	8011674 <_dtoa_r+0x91c>
 8011568:	f1c0 0320 	rsb	r3, r0, #32
 801156c:	2b04      	cmp	r3, #4
 801156e:	dd7f      	ble.n	8011670 <_dtoa_r+0x918>
 8011570:	f1c0 001c 	rsb	r0, r0, #28
 8011574:	9b04      	ldr	r3, [sp, #16]
 8011576:	4403      	add	r3, r0
 8011578:	4480      	add	r8, r0
 801157a:	4405      	add	r5, r0
 801157c:	9304      	str	r3, [sp, #16]
 801157e:	f1b8 0f00 	cmp.w	r8, #0
 8011582:	dd05      	ble.n	8011590 <_dtoa_r+0x838>
 8011584:	4659      	mov	r1, fp
 8011586:	4642      	mov	r2, r8
 8011588:	4620      	mov	r0, r4
 801158a:	f001 f9ef 	bl	801296c <__lshift>
 801158e:	4683      	mov	fp, r0
 8011590:	9b04      	ldr	r3, [sp, #16]
 8011592:	2b00      	cmp	r3, #0
 8011594:	dd05      	ble.n	80115a2 <_dtoa_r+0x84a>
 8011596:	4631      	mov	r1, r6
 8011598:	461a      	mov	r2, r3
 801159a:	4620      	mov	r0, r4
 801159c:	f001 f9e6 	bl	801296c <__lshift>
 80115a0:	4606      	mov	r6, r0
 80115a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d069      	beq.n	801167c <_dtoa_r+0x924>
 80115a8:	4631      	mov	r1, r6
 80115aa:	4658      	mov	r0, fp
 80115ac:	f001 fa4a 	bl	8012a44 <__mcmp>
 80115b0:	2800      	cmp	r0, #0
 80115b2:	da63      	bge.n	801167c <_dtoa_r+0x924>
 80115b4:	2300      	movs	r3, #0
 80115b6:	4659      	mov	r1, fp
 80115b8:	220a      	movs	r2, #10
 80115ba:	4620      	mov	r0, r4
 80115bc:	f000 ffdc 	bl	8012578 <__multadd>
 80115c0:	9b08      	ldr	r3, [sp, #32]
 80115c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80115c6:	4683      	mov	fp, r0
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	f000 818f 	beq.w	80118ec <_dtoa_r+0xb94>
 80115ce:	4639      	mov	r1, r7
 80115d0:	2300      	movs	r3, #0
 80115d2:	220a      	movs	r2, #10
 80115d4:	4620      	mov	r0, r4
 80115d6:	f000 ffcf 	bl	8012578 <__multadd>
 80115da:	f1b9 0f00 	cmp.w	r9, #0
 80115de:	4607      	mov	r7, r0
 80115e0:	f300 808e 	bgt.w	8011700 <_dtoa_r+0x9a8>
 80115e4:	9b05      	ldr	r3, [sp, #20]
 80115e6:	2b02      	cmp	r3, #2
 80115e8:	dc50      	bgt.n	801168c <_dtoa_r+0x934>
 80115ea:	e089      	b.n	8011700 <_dtoa_r+0x9a8>
 80115ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80115ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80115f2:	e75d      	b.n	80114b0 <_dtoa_r+0x758>
 80115f4:	9b01      	ldr	r3, [sp, #4]
 80115f6:	1e5e      	subs	r6, r3, #1
 80115f8:	9b06      	ldr	r3, [sp, #24]
 80115fa:	42b3      	cmp	r3, r6
 80115fc:	bfbf      	itttt	lt
 80115fe:	9b06      	ldrlt	r3, [sp, #24]
 8011600:	9606      	strlt	r6, [sp, #24]
 8011602:	1af2      	sublt	r2, r6, r3
 8011604:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8011606:	bfb6      	itet	lt
 8011608:	189b      	addlt	r3, r3, r2
 801160a:	1b9e      	subge	r6, r3, r6
 801160c:	930d      	strlt	r3, [sp, #52]	; 0x34
 801160e:	9b01      	ldr	r3, [sp, #4]
 8011610:	bfb8      	it	lt
 8011612:	2600      	movlt	r6, #0
 8011614:	2b00      	cmp	r3, #0
 8011616:	bfb5      	itete	lt
 8011618:	eba8 0503 	sublt.w	r5, r8, r3
 801161c:	9b01      	ldrge	r3, [sp, #4]
 801161e:	2300      	movlt	r3, #0
 8011620:	4645      	movge	r5, r8
 8011622:	e747      	b.n	80114b4 <_dtoa_r+0x75c>
 8011624:	9e06      	ldr	r6, [sp, #24]
 8011626:	9f08      	ldr	r7, [sp, #32]
 8011628:	4645      	mov	r5, r8
 801162a:	e74c      	b.n	80114c6 <_dtoa_r+0x76e>
 801162c:	9a06      	ldr	r2, [sp, #24]
 801162e:	e775      	b.n	801151c <_dtoa_r+0x7c4>
 8011630:	9b05      	ldr	r3, [sp, #20]
 8011632:	2b01      	cmp	r3, #1
 8011634:	dc18      	bgt.n	8011668 <_dtoa_r+0x910>
 8011636:	9b02      	ldr	r3, [sp, #8]
 8011638:	b9b3      	cbnz	r3, 8011668 <_dtoa_r+0x910>
 801163a:	9b03      	ldr	r3, [sp, #12]
 801163c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011640:	b9a3      	cbnz	r3, 801166c <_dtoa_r+0x914>
 8011642:	9b03      	ldr	r3, [sp, #12]
 8011644:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011648:	0d1b      	lsrs	r3, r3, #20
 801164a:	051b      	lsls	r3, r3, #20
 801164c:	b12b      	cbz	r3, 801165a <_dtoa_r+0x902>
 801164e:	9b04      	ldr	r3, [sp, #16]
 8011650:	3301      	adds	r3, #1
 8011652:	9304      	str	r3, [sp, #16]
 8011654:	f108 0801 	add.w	r8, r8, #1
 8011658:	2301      	movs	r3, #1
 801165a:	9306      	str	r3, [sp, #24]
 801165c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801165e:	2b00      	cmp	r3, #0
 8011660:	f47f af74 	bne.w	801154c <_dtoa_r+0x7f4>
 8011664:	2001      	movs	r0, #1
 8011666:	e779      	b.n	801155c <_dtoa_r+0x804>
 8011668:	2300      	movs	r3, #0
 801166a:	e7f6      	b.n	801165a <_dtoa_r+0x902>
 801166c:	9b02      	ldr	r3, [sp, #8]
 801166e:	e7f4      	b.n	801165a <_dtoa_r+0x902>
 8011670:	d085      	beq.n	801157e <_dtoa_r+0x826>
 8011672:	4618      	mov	r0, r3
 8011674:	301c      	adds	r0, #28
 8011676:	e77d      	b.n	8011574 <_dtoa_r+0x81c>
 8011678:	40240000 	.word	0x40240000
 801167c:	9b01      	ldr	r3, [sp, #4]
 801167e:	2b00      	cmp	r3, #0
 8011680:	dc38      	bgt.n	80116f4 <_dtoa_r+0x99c>
 8011682:	9b05      	ldr	r3, [sp, #20]
 8011684:	2b02      	cmp	r3, #2
 8011686:	dd35      	ble.n	80116f4 <_dtoa_r+0x99c>
 8011688:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801168c:	f1b9 0f00 	cmp.w	r9, #0
 8011690:	d10d      	bne.n	80116ae <_dtoa_r+0x956>
 8011692:	4631      	mov	r1, r6
 8011694:	464b      	mov	r3, r9
 8011696:	2205      	movs	r2, #5
 8011698:	4620      	mov	r0, r4
 801169a:	f000 ff6d 	bl	8012578 <__multadd>
 801169e:	4601      	mov	r1, r0
 80116a0:	4606      	mov	r6, r0
 80116a2:	4658      	mov	r0, fp
 80116a4:	f001 f9ce 	bl	8012a44 <__mcmp>
 80116a8:	2800      	cmp	r0, #0
 80116aa:	f73f adbd 	bgt.w	8011228 <_dtoa_r+0x4d0>
 80116ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80116b0:	9d00      	ldr	r5, [sp, #0]
 80116b2:	ea6f 0a03 	mvn.w	sl, r3
 80116b6:	f04f 0800 	mov.w	r8, #0
 80116ba:	4631      	mov	r1, r6
 80116bc:	4620      	mov	r0, r4
 80116be:	f000 ff39 	bl	8012534 <_Bfree>
 80116c2:	2f00      	cmp	r7, #0
 80116c4:	f43f aeb4 	beq.w	8011430 <_dtoa_r+0x6d8>
 80116c8:	f1b8 0f00 	cmp.w	r8, #0
 80116cc:	d005      	beq.n	80116da <_dtoa_r+0x982>
 80116ce:	45b8      	cmp	r8, r7
 80116d0:	d003      	beq.n	80116da <_dtoa_r+0x982>
 80116d2:	4641      	mov	r1, r8
 80116d4:	4620      	mov	r0, r4
 80116d6:	f000 ff2d 	bl	8012534 <_Bfree>
 80116da:	4639      	mov	r1, r7
 80116dc:	4620      	mov	r0, r4
 80116de:	f000 ff29 	bl	8012534 <_Bfree>
 80116e2:	e6a5      	b.n	8011430 <_dtoa_r+0x6d8>
 80116e4:	2600      	movs	r6, #0
 80116e6:	4637      	mov	r7, r6
 80116e8:	e7e1      	b.n	80116ae <_dtoa_r+0x956>
 80116ea:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80116ec:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80116f0:	4637      	mov	r7, r6
 80116f2:	e599      	b.n	8011228 <_dtoa_r+0x4d0>
 80116f4:	9b08      	ldr	r3, [sp, #32]
 80116f6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	f000 80fd 	beq.w	80118fa <_dtoa_r+0xba2>
 8011700:	2d00      	cmp	r5, #0
 8011702:	dd05      	ble.n	8011710 <_dtoa_r+0x9b8>
 8011704:	4639      	mov	r1, r7
 8011706:	462a      	mov	r2, r5
 8011708:	4620      	mov	r0, r4
 801170a:	f001 f92f 	bl	801296c <__lshift>
 801170e:	4607      	mov	r7, r0
 8011710:	9b06      	ldr	r3, [sp, #24]
 8011712:	2b00      	cmp	r3, #0
 8011714:	d05c      	beq.n	80117d0 <_dtoa_r+0xa78>
 8011716:	6879      	ldr	r1, [r7, #4]
 8011718:	4620      	mov	r0, r4
 801171a:	f000 fecb 	bl	80124b4 <_Balloc>
 801171e:	4605      	mov	r5, r0
 8011720:	b928      	cbnz	r0, 801172e <_dtoa_r+0x9d6>
 8011722:	4b80      	ldr	r3, [pc, #512]	; (8011924 <_dtoa_r+0xbcc>)
 8011724:	4602      	mov	r2, r0
 8011726:	f240 21ea 	movw	r1, #746	; 0x2ea
 801172a:	f7ff bb2e 	b.w	8010d8a <_dtoa_r+0x32>
 801172e:	693a      	ldr	r2, [r7, #16]
 8011730:	3202      	adds	r2, #2
 8011732:	0092      	lsls	r2, r2, #2
 8011734:	f107 010c 	add.w	r1, r7, #12
 8011738:	300c      	adds	r0, #12
 801173a:	f7fd faa1 	bl	800ec80 <memcpy>
 801173e:	2201      	movs	r2, #1
 8011740:	4629      	mov	r1, r5
 8011742:	4620      	mov	r0, r4
 8011744:	f001 f912 	bl	801296c <__lshift>
 8011748:	9b00      	ldr	r3, [sp, #0]
 801174a:	3301      	adds	r3, #1
 801174c:	9301      	str	r3, [sp, #4]
 801174e:	9b00      	ldr	r3, [sp, #0]
 8011750:	444b      	add	r3, r9
 8011752:	9307      	str	r3, [sp, #28]
 8011754:	9b02      	ldr	r3, [sp, #8]
 8011756:	f003 0301 	and.w	r3, r3, #1
 801175a:	46b8      	mov	r8, r7
 801175c:	9306      	str	r3, [sp, #24]
 801175e:	4607      	mov	r7, r0
 8011760:	9b01      	ldr	r3, [sp, #4]
 8011762:	4631      	mov	r1, r6
 8011764:	3b01      	subs	r3, #1
 8011766:	4658      	mov	r0, fp
 8011768:	9302      	str	r3, [sp, #8]
 801176a:	f7ff fa69 	bl	8010c40 <quorem>
 801176e:	4603      	mov	r3, r0
 8011770:	3330      	adds	r3, #48	; 0x30
 8011772:	9004      	str	r0, [sp, #16]
 8011774:	4641      	mov	r1, r8
 8011776:	4658      	mov	r0, fp
 8011778:	9308      	str	r3, [sp, #32]
 801177a:	f001 f963 	bl	8012a44 <__mcmp>
 801177e:	463a      	mov	r2, r7
 8011780:	4681      	mov	r9, r0
 8011782:	4631      	mov	r1, r6
 8011784:	4620      	mov	r0, r4
 8011786:	f001 f979 	bl	8012a7c <__mdiff>
 801178a:	68c2      	ldr	r2, [r0, #12]
 801178c:	9b08      	ldr	r3, [sp, #32]
 801178e:	4605      	mov	r5, r0
 8011790:	bb02      	cbnz	r2, 80117d4 <_dtoa_r+0xa7c>
 8011792:	4601      	mov	r1, r0
 8011794:	4658      	mov	r0, fp
 8011796:	f001 f955 	bl	8012a44 <__mcmp>
 801179a:	9b08      	ldr	r3, [sp, #32]
 801179c:	4602      	mov	r2, r0
 801179e:	4629      	mov	r1, r5
 80117a0:	4620      	mov	r0, r4
 80117a2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80117a6:	f000 fec5 	bl	8012534 <_Bfree>
 80117aa:	9b05      	ldr	r3, [sp, #20]
 80117ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80117ae:	9d01      	ldr	r5, [sp, #4]
 80117b0:	ea43 0102 	orr.w	r1, r3, r2
 80117b4:	9b06      	ldr	r3, [sp, #24]
 80117b6:	430b      	orrs	r3, r1
 80117b8:	9b08      	ldr	r3, [sp, #32]
 80117ba:	d10d      	bne.n	80117d8 <_dtoa_r+0xa80>
 80117bc:	2b39      	cmp	r3, #57	; 0x39
 80117be:	d029      	beq.n	8011814 <_dtoa_r+0xabc>
 80117c0:	f1b9 0f00 	cmp.w	r9, #0
 80117c4:	dd01      	ble.n	80117ca <_dtoa_r+0xa72>
 80117c6:	9b04      	ldr	r3, [sp, #16]
 80117c8:	3331      	adds	r3, #49	; 0x31
 80117ca:	9a02      	ldr	r2, [sp, #8]
 80117cc:	7013      	strb	r3, [r2, #0]
 80117ce:	e774      	b.n	80116ba <_dtoa_r+0x962>
 80117d0:	4638      	mov	r0, r7
 80117d2:	e7b9      	b.n	8011748 <_dtoa_r+0x9f0>
 80117d4:	2201      	movs	r2, #1
 80117d6:	e7e2      	b.n	801179e <_dtoa_r+0xa46>
 80117d8:	f1b9 0f00 	cmp.w	r9, #0
 80117dc:	db06      	blt.n	80117ec <_dtoa_r+0xa94>
 80117de:	9905      	ldr	r1, [sp, #20]
 80117e0:	ea41 0909 	orr.w	r9, r1, r9
 80117e4:	9906      	ldr	r1, [sp, #24]
 80117e6:	ea59 0101 	orrs.w	r1, r9, r1
 80117ea:	d120      	bne.n	801182e <_dtoa_r+0xad6>
 80117ec:	2a00      	cmp	r2, #0
 80117ee:	ddec      	ble.n	80117ca <_dtoa_r+0xa72>
 80117f0:	4659      	mov	r1, fp
 80117f2:	2201      	movs	r2, #1
 80117f4:	4620      	mov	r0, r4
 80117f6:	9301      	str	r3, [sp, #4]
 80117f8:	f001 f8b8 	bl	801296c <__lshift>
 80117fc:	4631      	mov	r1, r6
 80117fe:	4683      	mov	fp, r0
 8011800:	f001 f920 	bl	8012a44 <__mcmp>
 8011804:	2800      	cmp	r0, #0
 8011806:	9b01      	ldr	r3, [sp, #4]
 8011808:	dc02      	bgt.n	8011810 <_dtoa_r+0xab8>
 801180a:	d1de      	bne.n	80117ca <_dtoa_r+0xa72>
 801180c:	07da      	lsls	r2, r3, #31
 801180e:	d5dc      	bpl.n	80117ca <_dtoa_r+0xa72>
 8011810:	2b39      	cmp	r3, #57	; 0x39
 8011812:	d1d8      	bne.n	80117c6 <_dtoa_r+0xa6e>
 8011814:	9a02      	ldr	r2, [sp, #8]
 8011816:	2339      	movs	r3, #57	; 0x39
 8011818:	7013      	strb	r3, [r2, #0]
 801181a:	462b      	mov	r3, r5
 801181c:	461d      	mov	r5, r3
 801181e:	3b01      	subs	r3, #1
 8011820:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8011824:	2a39      	cmp	r2, #57	; 0x39
 8011826:	d050      	beq.n	80118ca <_dtoa_r+0xb72>
 8011828:	3201      	adds	r2, #1
 801182a:	701a      	strb	r2, [r3, #0]
 801182c:	e745      	b.n	80116ba <_dtoa_r+0x962>
 801182e:	2a00      	cmp	r2, #0
 8011830:	dd03      	ble.n	801183a <_dtoa_r+0xae2>
 8011832:	2b39      	cmp	r3, #57	; 0x39
 8011834:	d0ee      	beq.n	8011814 <_dtoa_r+0xabc>
 8011836:	3301      	adds	r3, #1
 8011838:	e7c7      	b.n	80117ca <_dtoa_r+0xa72>
 801183a:	9a01      	ldr	r2, [sp, #4]
 801183c:	9907      	ldr	r1, [sp, #28]
 801183e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011842:	428a      	cmp	r2, r1
 8011844:	d02a      	beq.n	801189c <_dtoa_r+0xb44>
 8011846:	4659      	mov	r1, fp
 8011848:	2300      	movs	r3, #0
 801184a:	220a      	movs	r2, #10
 801184c:	4620      	mov	r0, r4
 801184e:	f000 fe93 	bl	8012578 <__multadd>
 8011852:	45b8      	cmp	r8, r7
 8011854:	4683      	mov	fp, r0
 8011856:	f04f 0300 	mov.w	r3, #0
 801185a:	f04f 020a 	mov.w	r2, #10
 801185e:	4641      	mov	r1, r8
 8011860:	4620      	mov	r0, r4
 8011862:	d107      	bne.n	8011874 <_dtoa_r+0xb1c>
 8011864:	f000 fe88 	bl	8012578 <__multadd>
 8011868:	4680      	mov	r8, r0
 801186a:	4607      	mov	r7, r0
 801186c:	9b01      	ldr	r3, [sp, #4]
 801186e:	3301      	adds	r3, #1
 8011870:	9301      	str	r3, [sp, #4]
 8011872:	e775      	b.n	8011760 <_dtoa_r+0xa08>
 8011874:	f000 fe80 	bl	8012578 <__multadd>
 8011878:	4639      	mov	r1, r7
 801187a:	4680      	mov	r8, r0
 801187c:	2300      	movs	r3, #0
 801187e:	220a      	movs	r2, #10
 8011880:	4620      	mov	r0, r4
 8011882:	f000 fe79 	bl	8012578 <__multadd>
 8011886:	4607      	mov	r7, r0
 8011888:	e7f0      	b.n	801186c <_dtoa_r+0xb14>
 801188a:	f1b9 0f00 	cmp.w	r9, #0
 801188e:	9a00      	ldr	r2, [sp, #0]
 8011890:	bfcc      	ite	gt
 8011892:	464d      	movgt	r5, r9
 8011894:	2501      	movle	r5, #1
 8011896:	4415      	add	r5, r2
 8011898:	f04f 0800 	mov.w	r8, #0
 801189c:	4659      	mov	r1, fp
 801189e:	2201      	movs	r2, #1
 80118a0:	4620      	mov	r0, r4
 80118a2:	9301      	str	r3, [sp, #4]
 80118a4:	f001 f862 	bl	801296c <__lshift>
 80118a8:	4631      	mov	r1, r6
 80118aa:	4683      	mov	fp, r0
 80118ac:	f001 f8ca 	bl	8012a44 <__mcmp>
 80118b0:	2800      	cmp	r0, #0
 80118b2:	dcb2      	bgt.n	801181a <_dtoa_r+0xac2>
 80118b4:	d102      	bne.n	80118bc <_dtoa_r+0xb64>
 80118b6:	9b01      	ldr	r3, [sp, #4]
 80118b8:	07db      	lsls	r3, r3, #31
 80118ba:	d4ae      	bmi.n	801181a <_dtoa_r+0xac2>
 80118bc:	462b      	mov	r3, r5
 80118be:	461d      	mov	r5, r3
 80118c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80118c4:	2a30      	cmp	r2, #48	; 0x30
 80118c6:	d0fa      	beq.n	80118be <_dtoa_r+0xb66>
 80118c8:	e6f7      	b.n	80116ba <_dtoa_r+0x962>
 80118ca:	9a00      	ldr	r2, [sp, #0]
 80118cc:	429a      	cmp	r2, r3
 80118ce:	d1a5      	bne.n	801181c <_dtoa_r+0xac4>
 80118d0:	f10a 0a01 	add.w	sl, sl, #1
 80118d4:	2331      	movs	r3, #49	; 0x31
 80118d6:	e779      	b.n	80117cc <_dtoa_r+0xa74>
 80118d8:	4b13      	ldr	r3, [pc, #76]	; (8011928 <_dtoa_r+0xbd0>)
 80118da:	f7ff baaf 	b.w	8010e3c <_dtoa_r+0xe4>
 80118de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	f47f aa86 	bne.w	8010df2 <_dtoa_r+0x9a>
 80118e6:	4b11      	ldr	r3, [pc, #68]	; (801192c <_dtoa_r+0xbd4>)
 80118e8:	f7ff baa8 	b.w	8010e3c <_dtoa_r+0xe4>
 80118ec:	f1b9 0f00 	cmp.w	r9, #0
 80118f0:	dc03      	bgt.n	80118fa <_dtoa_r+0xba2>
 80118f2:	9b05      	ldr	r3, [sp, #20]
 80118f4:	2b02      	cmp	r3, #2
 80118f6:	f73f aec9 	bgt.w	801168c <_dtoa_r+0x934>
 80118fa:	9d00      	ldr	r5, [sp, #0]
 80118fc:	4631      	mov	r1, r6
 80118fe:	4658      	mov	r0, fp
 8011900:	f7ff f99e 	bl	8010c40 <quorem>
 8011904:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8011908:	f805 3b01 	strb.w	r3, [r5], #1
 801190c:	9a00      	ldr	r2, [sp, #0]
 801190e:	1aaa      	subs	r2, r5, r2
 8011910:	4591      	cmp	r9, r2
 8011912:	ddba      	ble.n	801188a <_dtoa_r+0xb32>
 8011914:	4659      	mov	r1, fp
 8011916:	2300      	movs	r3, #0
 8011918:	220a      	movs	r2, #10
 801191a:	4620      	mov	r0, r4
 801191c:	f000 fe2c 	bl	8012578 <__multadd>
 8011920:	4683      	mov	fp, r0
 8011922:	e7eb      	b.n	80118fc <_dtoa_r+0xba4>
 8011924:	080153b3 	.word	0x080153b3
 8011928:	08015619 	.word	0x08015619
 801192c:	08015330 	.word	0x08015330

08011930 <__sflush_r>:
 8011930:	898a      	ldrh	r2, [r1, #12]
 8011932:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011936:	4605      	mov	r5, r0
 8011938:	0710      	lsls	r0, r2, #28
 801193a:	460c      	mov	r4, r1
 801193c:	d458      	bmi.n	80119f0 <__sflush_r+0xc0>
 801193e:	684b      	ldr	r3, [r1, #4]
 8011940:	2b00      	cmp	r3, #0
 8011942:	dc05      	bgt.n	8011950 <__sflush_r+0x20>
 8011944:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011946:	2b00      	cmp	r3, #0
 8011948:	dc02      	bgt.n	8011950 <__sflush_r+0x20>
 801194a:	2000      	movs	r0, #0
 801194c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011950:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011952:	2e00      	cmp	r6, #0
 8011954:	d0f9      	beq.n	801194a <__sflush_r+0x1a>
 8011956:	2300      	movs	r3, #0
 8011958:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801195c:	682f      	ldr	r7, [r5, #0]
 801195e:	602b      	str	r3, [r5, #0]
 8011960:	d032      	beq.n	80119c8 <__sflush_r+0x98>
 8011962:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011964:	89a3      	ldrh	r3, [r4, #12]
 8011966:	075a      	lsls	r2, r3, #29
 8011968:	d505      	bpl.n	8011976 <__sflush_r+0x46>
 801196a:	6863      	ldr	r3, [r4, #4]
 801196c:	1ac0      	subs	r0, r0, r3
 801196e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011970:	b10b      	cbz	r3, 8011976 <__sflush_r+0x46>
 8011972:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011974:	1ac0      	subs	r0, r0, r3
 8011976:	2300      	movs	r3, #0
 8011978:	4602      	mov	r2, r0
 801197a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801197c:	6a21      	ldr	r1, [r4, #32]
 801197e:	4628      	mov	r0, r5
 8011980:	47b0      	blx	r6
 8011982:	1c43      	adds	r3, r0, #1
 8011984:	89a3      	ldrh	r3, [r4, #12]
 8011986:	d106      	bne.n	8011996 <__sflush_r+0x66>
 8011988:	6829      	ldr	r1, [r5, #0]
 801198a:	291d      	cmp	r1, #29
 801198c:	d82c      	bhi.n	80119e8 <__sflush_r+0xb8>
 801198e:	4a2a      	ldr	r2, [pc, #168]	; (8011a38 <__sflush_r+0x108>)
 8011990:	40ca      	lsrs	r2, r1
 8011992:	07d6      	lsls	r6, r2, #31
 8011994:	d528      	bpl.n	80119e8 <__sflush_r+0xb8>
 8011996:	2200      	movs	r2, #0
 8011998:	6062      	str	r2, [r4, #4]
 801199a:	04d9      	lsls	r1, r3, #19
 801199c:	6922      	ldr	r2, [r4, #16]
 801199e:	6022      	str	r2, [r4, #0]
 80119a0:	d504      	bpl.n	80119ac <__sflush_r+0x7c>
 80119a2:	1c42      	adds	r2, r0, #1
 80119a4:	d101      	bne.n	80119aa <__sflush_r+0x7a>
 80119a6:	682b      	ldr	r3, [r5, #0]
 80119a8:	b903      	cbnz	r3, 80119ac <__sflush_r+0x7c>
 80119aa:	6560      	str	r0, [r4, #84]	; 0x54
 80119ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80119ae:	602f      	str	r7, [r5, #0]
 80119b0:	2900      	cmp	r1, #0
 80119b2:	d0ca      	beq.n	801194a <__sflush_r+0x1a>
 80119b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80119b8:	4299      	cmp	r1, r3
 80119ba:	d002      	beq.n	80119c2 <__sflush_r+0x92>
 80119bc:	4628      	mov	r0, r5
 80119be:	f7fd f975 	bl	800ecac <_free_r>
 80119c2:	2000      	movs	r0, #0
 80119c4:	6360      	str	r0, [r4, #52]	; 0x34
 80119c6:	e7c1      	b.n	801194c <__sflush_r+0x1c>
 80119c8:	6a21      	ldr	r1, [r4, #32]
 80119ca:	2301      	movs	r3, #1
 80119cc:	4628      	mov	r0, r5
 80119ce:	47b0      	blx	r6
 80119d0:	1c41      	adds	r1, r0, #1
 80119d2:	d1c7      	bne.n	8011964 <__sflush_r+0x34>
 80119d4:	682b      	ldr	r3, [r5, #0]
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	d0c4      	beq.n	8011964 <__sflush_r+0x34>
 80119da:	2b1d      	cmp	r3, #29
 80119dc:	d001      	beq.n	80119e2 <__sflush_r+0xb2>
 80119de:	2b16      	cmp	r3, #22
 80119e0:	d101      	bne.n	80119e6 <__sflush_r+0xb6>
 80119e2:	602f      	str	r7, [r5, #0]
 80119e4:	e7b1      	b.n	801194a <__sflush_r+0x1a>
 80119e6:	89a3      	ldrh	r3, [r4, #12]
 80119e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80119ec:	81a3      	strh	r3, [r4, #12]
 80119ee:	e7ad      	b.n	801194c <__sflush_r+0x1c>
 80119f0:	690f      	ldr	r7, [r1, #16]
 80119f2:	2f00      	cmp	r7, #0
 80119f4:	d0a9      	beq.n	801194a <__sflush_r+0x1a>
 80119f6:	0793      	lsls	r3, r2, #30
 80119f8:	680e      	ldr	r6, [r1, #0]
 80119fa:	bf08      	it	eq
 80119fc:	694b      	ldreq	r3, [r1, #20]
 80119fe:	600f      	str	r7, [r1, #0]
 8011a00:	bf18      	it	ne
 8011a02:	2300      	movne	r3, #0
 8011a04:	eba6 0807 	sub.w	r8, r6, r7
 8011a08:	608b      	str	r3, [r1, #8]
 8011a0a:	f1b8 0f00 	cmp.w	r8, #0
 8011a0e:	dd9c      	ble.n	801194a <__sflush_r+0x1a>
 8011a10:	6a21      	ldr	r1, [r4, #32]
 8011a12:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011a14:	4643      	mov	r3, r8
 8011a16:	463a      	mov	r2, r7
 8011a18:	4628      	mov	r0, r5
 8011a1a:	47b0      	blx	r6
 8011a1c:	2800      	cmp	r0, #0
 8011a1e:	dc06      	bgt.n	8011a2e <__sflush_r+0xfe>
 8011a20:	89a3      	ldrh	r3, [r4, #12]
 8011a22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011a26:	81a3      	strh	r3, [r4, #12]
 8011a28:	f04f 30ff 	mov.w	r0, #4294967295
 8011a2c:	e78e      	b.n	801194c <__sflush_r+0x1c>
 8011a2e:	4407      	add	r7, r0
 8011a30:	eba8 0800 	sub.w	r8, r8, r0
 8011a34:	e7e9      	b.n	8011a0a <__sflush_r+0xda>
 8011a36:	bf00      	nop
 8011a38:	20400001 	.word	0x20400001

08011a3c <_fflush_r>:
 8011a3c:	b538      	push	{r3, r4, r5, lr}
 8011a3e:	690b      	ldr	r3, [r1, #16]
 8011a40:	4605      	mov	r5, r0
 8011a42:	460c      	mov	r4, r1
 8011a44:	b913      	cbnz	r3, 8011a4c <_fflush_r+0x10>
 8011a46:	2500      	movs	r5, #0
 8011a48:	4628      	mov	r0, r5
 8011a4a:	bd38      	pop	{r3, r4, r5, pc}
 8011a4c:	b118      	cbz	r0, 8011a56 <_fflush_r+0x1a>
 8011a4e:	6983      	ldr	r3, [r0, #24]
 8011a50:	b90b      	cbnz	r3, 8011a56 <_fflush_r+0x1a>
 8011a52:	f000 f887 	bl	8011b64 <__sinit>
 8011a56:	4b14      	ldr	r3, [pc, #80]	; (8011aa8 <_fflush_r+0x6c>)
 8011a58:	429c      	cmp	r4, r3
 8011a5a:	d11b      	bne.n	8011a94 <_fflush_r+0x58>
 8011a5c:	686c      	ldr	r4, [r5, #4]
 8011a5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d0ef      	beq.n	8011a46 <_fflush_r+0xa>
 8011a66:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011a68:	07d0      	lsls	r0, r2, #31
 8011a6a:	d404      	bmi.n	8011a76 <_fflush_r+0x3a>
 8011a6c:	0599      	lsls	r1, r3, #22
 8011a6e:	d402      	bmi.n	8011a76 <_fflush_r+0x3a>
 8011a70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011a72:	f000 fc88 	bl	8012386 <__retarget_lock_acquire_recursive>
 8011a76:	4628      	mov	r0, r5
 8011a78:	4621      	mov	r1, r4
 8011a7a:	f7ff ff59 	bl	8011930 <__sflush_r>
 8011a7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011a80:	07da      	lsls	r2, r3, #31
 8011a82:	4605      	mov	r5, r0
 8011a84:	d4e0      	bmi.n	8011a48 <_fflush_r+0xc>
 8011a86:	89a3      	ldrh	r3, [r4, #12]
 8011a88:	059b      	lsls	r3, r3, #22
 8011a8a:	d4dd      	bmi.n	8011a48 <_fflush_r+0xc>
 8011a8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011a8e:	f000 fc7b 	bl	8012388 <__retarget_lock_release_recursive>
 8011a92:	e7d9      	b.n	8011a48 <_fflush_r+0xc>
 8011a94:	4b05      	ldr	r3, [pc, #20]	; (8011aac <_fflush_r+0x70>)
 8011a96:	429c      	cmp	r4, r3
 8011a98:	d101      	bne.n	8011a9e <_fflush_r+0x62>
 8011a9a:	68ac      	ldr	r4, [r5, #8]
 8011a9c:	e7df      	b.n	8011a5e <_fflush_r+0x22>
 8011a9e:	4b04      	ldr	r3, [pc, #16]	; (8011ab0 <_fflush_r+0x74>)
 8011aa0:	429c      	cmp	r4, r3
 8011aa2:	bf08      	it	eq
 8011aa4:	68ec      	ldreq	r4, [r5, #12]
 8011aa6:	e7da      	b.n	8011a5e <_fflush_r+0x22>
 8011aa8:	080153e4 	.word	0x080153e4
 8011aac:	08015404 	.word	0x08015404
 8011ab0:	080153c4 	.word	0x080153c4

08011ab4 <std>:
 8011ab4:	2300      	movs	r3, #0
 8011ab6:	b510      	push	{r4, lr}
 8011ab8:	4604      	mov	r4, r0
 8011aba:	e9c0 3300 	strd	r3, r3, [r0]
 8011abe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011ac2:	6083      	str	r3, [r0, #8]
 8011ac4:	8181      	strh	r1, [r0, #12]
 8011ac6:	6643      	str	r3, [r0, #100]	; 0x64
 8011ac8:	81c2      	strh	r2, [r0, #14]
 8011aca:	6183      	str	r3, [r0, #24]
 8011acc:	4619      	mov	r1, r3
 8011ace:	2208      	movs	r2, #8
 8011ad0:	305c      	adds	r0, #92	; 0x5c
 8011ad2:	f7fd f8e3 	bl	800ec9c <memset>
 8011ad6:	4b05      	ldr	r3, [pc, #20]	; (8011aec <std+0x38>)
 8011ad8:	6263      	str	r3, [r4, #36]	; 0x24
 8011ada:	4b05      	ldr	r3, [pc, #20]	; (8011af0 <std+0x3c>)
 8011adc:	62a3      	str	r3, [r4, #40]	; 0x28
 8011ade:	4b05      	ldr	r3, [pc, #20]	; (8011af4 <std+0x40>)
 8011ae0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011ae2:	4b05      	ldr	r3, [pc, #20]	; (8011af8 <std+0x44>)
 8011ae4:	6224      	str	r4, [r4, #32]
 8011ae6:	6323      	str	r3, [r4, #48]	; 0x30
 8011ae8:	bd10      	pop	{r4, pc}
 8011aea:	bf00      	nop
 8011aec:	0800fbb9 	.word	0x0800fbb9
 8011af0:	0800fbdf 	.word	0x0800fbdf
 8011af4:	0800fc17 	.word	0x0800fc17
 8011af8:	0800fc3b 	.word	0x0800fc3b

08011afc <_cleanup_r>:
 8011afc:	4901      	ldr	r1, [pc, #4]	; (8011b04 <_cleanup_r+0x8>)
 8011afe:	f000 b8af 	b.w	8011c60 <_fwalk_reent>
 8011b02:	bf00      	nop
 8011b04:	08011a3d 	.word	0x08011a3d

08011b08 <__sfmoreglue>:
 8011b08:	b570      	push	{r4, r5, r6, lr}
 8011b0a:	1e4a      	subs	r2, r1, #1
 8011b0c:	2568      	movs	r5, #104	; 0x68
 8011b0e:	4355      	muls	r5, r2
 8011b10:	460e      	mov	r6, r1
 8011b12:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011b16:	f7fd f919 	bl	800ed4c <_malloc_r>
 8011b1a:	4604      	mov	r4, r0
 8011b1c:	b140      	cbz	r0, 8011b30 <__sfmoreglue+0x28>
 8011b1e:	2100      	movs	r1, #0
 8011b20:	e9c0 1600 	strd	r1, r6, [r0]
 8011b24:	300c      	adds	r0, #12
 8011b26:	60a0      	str	r0, [r4, #8]
 8011b28:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011b2c:	f7fd f8b6 	bl	800ec9c <memset>
 8011b30:	4620      	mov	r0, r4
 8011b32:	bd70      	pop	{r4, r5, r6, pc}

08011b34 <__sfp_lock_acquire>:
 8011b34:	4801      	ldr	r0, [pc, #4]	; (8011b3c <__sfp_lock_acquire+0x8>)
 8011b36:	f000 bc26 	b.w	8012386 <__retarget_lock_acquire_recursive>
 8011b3a:	bf00      	nop
 8011b3c:	20001c14 	.word	0x20001c14

08011b40 <__sfp_lock_release>:
 8011b40:	4801      	ldr	r0, [pc, #4]	; (8011b48 <__sfp_lock_release+0x8>)
 8011b42:	f000 bc21 	b.w	8012388 <__retarget_lock_release_recursive>
 8011b46:	bf00      	nop
 8011b48:	20001c14 	.word	0x20001c14

08011b4c <__sinit_lock_acquire>:
 8011b4c:	4801      	ldr	r0, [pc, #4]	; (8011b54 <__sinit_lock_acquire+0x8>)
 8011b4e:	f000 bc1a 	b.w	8012386 <__retarget_lock_acquire_recursive>
 8011b52:	bf00      	nop
 8011b54:	20001c0f 	.word	0x20001c0f

08011b58 <__sinit_lock_release>:
 8011b58:	4801      	ldr	r0, [pc, #4]	; (8011b60 <__sinit_lock_release+0x8>)
 8011b5a:	f000 bc15 	b.w	8012388 <__retarget_lock_release_recursive>
 8011b5e:	bf00      	nop
 8011b60:	20001c0f 	.word	0x20001c0f

08011b64 <__sinit>:
 8011b64:	b510      	push	{r4, lr}
 8011b66:	4604      	mov	r4, r0
 8011b68:	f7ff fff0 	bl	8011b4c <__sinit_lock_acquire>
 8011b6c:	69a3      	ldr	r3, [r4, #24]
 8011b6e:	b11b      	cbz	r3, 8011b78 <__sinit+0x14>
 8011b70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011b74:	f7ff bff0 	b.w	8011b58 <__sinit_lock_release>
 8011b78:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011b7c:	6523      	str	r3, [r4, #80]	; 0x50
 8011b7e:	4b13      	ldr	r3, [pc, #76]	; (8011bcc <__sinit+0x68>)
 8011b80:	4a13      	ldr	r2, [pc, #76]	; (8011bd0 <__sinit+0x6c>)
 8011b82:	681b      	ldr	r3, [r3, #0]
 8011b84:	62a2      	str	r2, [r4, #40]	; 0x28
 8011b86:	42a3      	cmp	r3, r4
 8011b88:	bf04      	itt	eq
 8011b8a:	2301      	moveq	r3, #1
 8011b8c:	61a3      	streq	r3, [r4, #24]
 8011b8e:	4620      	mov	r0, r4
 8011b90:	f000 f820 	bl	8011bd4 <__sfp>
 8011b94:	6060      	str	r0, [r4, #4]
 8011b96:	4620      	mov	r0, r4
 8011b98:	f000 f81c 	bl	8011bd4 <__sfp>
 8011b9c:	60a0      	str	r0, [r4, #8]
 8011b9e:	4620      	mov	r0, r4
 8011ba0:	f000 f818 	bl	8011bd4 <__sfp>
 8011ba4:	2200      	movs	r2, #0
 8011ba6:	60e0      	str	r0, [r4, #12]
 8011ba8:	2104      	movs	r1, #4
 8011baa:	6860      	ldr	r0, [r4, #4]
 8011bac:	f7ff ff82 	bl	8011ab4 <std>
 8011bb0:	68a0      	ldr	r0, [r4, #8]
 8011bb2:	2201      	movs	r2, #1
 8011bb4:	2109      	movs	r1, #9
 8011bb6:	f7ff ff7d 	bl	8011ab4 <std>
 8011bba:	68e0      	ldr	r0, [r4, #12]
 8011bbc:	2202      	movs	r2, #2
 8011bbe:	2112      	movs	r1, #18
 8011bc0:	f7ff ff78 	bl	8011ab4 <std>
 8011bc4:	2301      	movs	r3, #1
 8011bc6:	61a3      	str	r3, [r4, #24]
 8011bc8:	e7d2      	b.n	8011b70 <__sinit+0xc>
 8011bca:	bf00      	nop
 8011bcc:	080152a4 	.word	0x080152a4
 8011bd0:	08011afd 	.word	0x08011afd

08011bd4 <__sfp>:
 8011bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011bd6:	4607      	mov	r7, r0
 8011bd8:	f7ff ffac 	bl	8011b34 <__sfp_lock_acquire>
 8011bdc:	4b1e      	ldr	r3, [pc, #120]	; (8011c58 <__sfp+0x84>)
 8011bde:	681e      	ldr	r6, [r3, #0]
 8011be0:	69b3      	ldr	r3, [r6, #24]
 8011be2:	b913      	cbnz	r3, 8011bea <__sfp+0x16>
 8011be4:	4630      	mov	r0, r6
 8011be6:	f7ff ffbd 	bl	8011b64 <__sinit>
 8011bea:	3648      	adds	r6, #72	; 0x48
 8011bec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011bf0:	3b01      	subs	r3, #1
 8011bf2:	d503      	bpl.n	8011bfc <__sfp+0x28>
 8011bf4:	6833      	ldr	r3, [r6, #0]
 8011bf6:	b30b      	cbz	r3, 8011c3c <__sfp+0x68>
 8011bf8:	6836      	ldr	r6, [r6, #0]
 8011bfa:	e7f7      	b.n	8011bec <__sfp+0x18>
 8011bfc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011c00:	b9d5      	cbnz	r5, 8011c38 <__sfp+0x64>
 8011c02:	4b16      	ldr	r3, [pc, #88]	; (8011c5c <__sfp+0x88>)
 8011c04:	60e3      	str	r3, [r4, #12]
 8011c06:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011c0a:	6665      	str	r5, [r4, #100]	; 0x64
 8011c0c:	f000 fbba 	bl	8012384 <__retarget_lock_init_recursive>
 8011c10:	f7ff ff96 	bl	8011b40 <__sfp_lock_release>
 8011c14:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8011c18:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011c1c:	6025      	str	r5, [r4, #0]
 8011c1e:	61a5      	str	r5, [r4, #24]
 8011c20:	2208      	movs	r2, #8
 8011c22:	4629      	mov	r1, r5
 8011c24:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011c28:	f7fd f838 	bl	800ec9c <memset>
 8011c2c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011c30:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011c34:	4620      	mov	r0, r4
 8011c36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011c38:	3468      	adds	r4, #104	; 0x68
 8011c3a:	e7d9      	b.n	8011bf0 <__sfp+0x1c>
 8011c3c:	2104      	movs	r1, #4
 8011c3e:	4638      	mov	r0, r7
 8011c40:	f7ff ff62 	bl	8011b08 <__sfmoreglue>
 8011c44:	4604      	mov	r4, r0
 8011c46:	6030      	str	r0, [r6, #0]
 8011c48:	2800      	cmp	r0, #0
 8011c4a:	d1d5      	bne.n	8011bf8 <__sfp+0x24>
 8011c4c:	f7ff ff78 	bl	8011b40 <__sfp_lock_release>
 8011c50:	230c      	movs	r3, #12
 8011c52:	603b      	str	r3, [r7, #0]
 8011c54:	e7ee      	b.n	8011c34 <__sfp+0x60>
 8011c56:	bf00      	nop
 8011c58:	080152a4 	.word	0x080152a4
 8011c5c:	ffff0001 	.word	0xffff0001

08011c60 <_fwalk_reent>:
 8011c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011c64:	4606      	mov	r6, r0
 8011c66:	4688      	mov	r8, r1
 8011c68:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011c6c:	2700      	movs	r7, #0
 8011c6e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011c72:	f1b9 0901 	subs.w	r9, r9, #1
 8011c76:	d505      	bpl.n	8011c84 <_fwalk_reent+0x24>
 8011c78:	6824      	ldr	r4, [r4, #0]
 8011c7a:	2c00      	cmp	r4, #0
 8011c7c:	d1f7      	bne.n	8011c6e <_fwalk_reent+0xe>
 8011c7e:	4638      	mov	r0, r7
 8011c80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011c84:	89ab      	ldrh	r3, [r5, #12]
 8011c86:	2b01      	cmp	r3, #1
 8011c88:	d907      	bls.n	8011c9a <_fwalk_reent+0x3a>
 8011c8a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011c8e:	3301      	adds	r3, #1
 8011c90:	d003      	beq.n	8011c9a <_fwalk_reent+0x3a>
 8011c92:	4629      	mov	r1, r5
 8011c94:	4630      	mov	r0, r6
 8011c96:	47c0      	blx	r8
 8011c98:	4307      	orrs	r7, r0
 8011c9a:	3568      	adds	r5, #104	; 0x68
 8011c9c:	e7e9      	b.n	8011c72 <_fwalk_reent+0x12>

08011c9e <rshift>:
 8011c9e:	6903      	ldr	r3, [r0, #16]
 8011ca0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011ca4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011ca8:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011cac:	f100 0414 	add.w	r4, r0, #20
 8011cb0:	dd45      	ble.n	8011d3e <rshift+0xa0>
 8011cb2:	f011 011f 	ands.w	r1, r1, #31
 8011cb6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011cba:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011cbe:	d10c      	bne.n	8011cda <rshift+0x3c>
 8011cc0:	f100 0710 	add.w	r7, r0, #16
 8011cc4:	4629      	mov	r1, r5
 8011cc6:	42b1      	cmp	r1, r6
 8011cc8:	d334      	bcc.n	8011d34 <rshift+0x96>
 8011cca:	1a9b      	subs	r3, r3, r2
 8011ccc:	009b      	lsls	r3, r3, #2
 8011cce:	1eea      	subs	r2, r5, #3
 8011cd0:	4296      	cmp	r6, r2
 8011cd2:	bf38      	it	cc
 8011cd4:	2300      	movcc	r3, #0
 8011cd6:	4423      	add	r3, r4
 8011cd8:	e015      	b.n	8011d06 <rshift+0x68>
 8011cda:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011cde:	f1c1 0820 	rsb	r8, r1, #32
 8011ce2:	40cf      	lsrs	r7, r1
 8011ce4:	f105 0e04 	add.w	lr, r5, #4
 8011ce8:	46a1      	mov	r9, r4
 8011cea:	4576      	cmp	r6, lr
 8011cec:	46f4      	mov	ip, lr
 8011cee:	d815      	bhi.n	8011d1c <rshift+0x7e>
 8011cf0:	1a9b      	subs	r3, r3, r2
 8011cf2:	009a      	lsls	r2, r3, #2
 8011cf4:	3a04      	subs	r2, #4
 8011cf6:	3501      	adds	r5, #1
 8011cf8:	42ae      	cmp	r6, r5
 8011cfa:	bf38      	it	cc
 8011cfc:	2200      	movcc	r2, #0
 8011cfe:	18a3      	adds	r3, r4, r2
 8011d00:	50a7      	str	r7, [r4, r2]
 8011d02:	b107      	cbz	r7, 8011d06 <rshift+0x68>
 8011d04:	3304      	adds	r3, #4
 8011d06:	1b1a      	subs	r2, r3, r4
 8011d08:	42a3      	cmp	r3, r4
 8011d0a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011d0e:	bf08      	it	eq
 8011d10:	2300      	moveq	r3, #0
 8011d12:	6102      	str	r2, [r0, #16]
 8011d14:	bf08      	it	eq
 8011d16:	6143      	streq	r3, [r0, #20]
 8011d18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011d1c:	f8dc c000 	ldr.w	ip, [ip]
 8011d20:	fa0c fc08 	lsl.w	ip, ip, r8
 8011d24:	ea4c 0707 	orr.w	r7, ip, r7
 8011d28:	f849 7b04 	str.w	r7, [r9], #4
 8011d2c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011d30:	40cf      	lsrs	r7, r1
 8011d32:	e7da      	b.n	8011cea <rshift+0x4c>
 8011d34:	f851 cb04 	ldr.w	ip, [r1], #4
 8011d38:	f847 cf04 	str.w	ip, [r7, #4]!
 8011d3c:	e7c3      	b.n	8011cc6 <rshift+0x28>
 8011d3e:	4623      	mov	r3, r4
 8011d40:	e7e1      	b.n	8011d06 <rshift+0x68>

08011d42 <__hexdig_fun>:
 8011d42:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8011d46:	2b09      	cmp	r3, #9
 8011d48:	d802      	bhi.n	8011d50 <__hexdig_fun+0xe>
 8011d4a:	3820      	subs	r0, #32
 8011d4c:	b2c0      	uxtb	r0, r0
 8011d4e:	4770      	bx	lr
 8011d50:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8011d54:	2b05      	cmp	r3, #5
 8011d56:	d801      	bhi.n	8011d5c <__hexdig_fun+0x1a>
 8011d58:	3847      	subs	r0, #71	; 0x47
 8011d5a:	e7f7      	b.n	8011d4c <__hexdig_fun+0xa>
 8011d5c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8011d60:	2b05      	cmp	r3, #5
 8011d62:	d801      	bhi.n	8011d68 <__hexdig_fun+0x26>
 8011d64:	3827      	subs	r0, #39	; 0x27
 8011d66:	e7f1      	b.n	8011d4c <__hexdig_fun+0xa>
 8011d68:	2000      	movs	r0, #0
 8011d6a:	4770      	bx	lr

08011d6c <__gethex>:
 8011d6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d70:	ed2d 8b02 	vpush	{d8}
 8011d74:	b089      	sub	sp, #36	; 0x24
 8011d76:	ee08 0a10 	vmov	s16, r0
 8011d7a:	9304      	str	r3, [sp, #16]
 8011d7c:	4bbc      	ldr	r3, [pc, #752]	; (8012070 <__gethex+0x304>)
 8011d7e:	681b      	ldr	r3, [r3, #0]
 8011d80:	9301      	str	r3, [sp, #4]
 8011d82:	4618      	mov	r0, r3
 8011d84:	468b      	mov	fp, r1
 8011d86:	4690      	mov	r8, r2
 8011d88:	f7ee fa3c 	bl	8000204 <strlen>
 8011d8c:	9b01      	ldr	r3, [sp, #4]
 8011d8e:	f8db 2000 	ldr.w	r2, [fp]
 8011d92:	4403      	add	r3, r0
 8011d94:	4682      	mov	sl, r0
 8011d96:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8011d9a:	9305      	str	r3, [sp, #20]
 8011d9c:	1c93      	adds	r3, r2, #2
 8011d9e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8011da2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8011da6:	32fe      	adds	r2, #254	; 0xfe
 8011da8:	18d1      	adds	r1, r2, r3
 8011daa:	461f      	mov	r7, r3
 8011dac:	f813 0b01 	ldrb.w	r0, [r3], #1
 8011db0:	9100      	str	r1, [sp, #0]
 8011db2:	2830      	cmp	r0, #48	; 0x30
 8011db4:	d0f8      	beq.n	8011da8 <__gethex+0x3c>
 8011db6:	f7ff ffc4 	bl	8011d42 <__hexdig_fun>
 8011dba:	4604      	mov	r4, r0
 8011dbc:	2800      	cmp	r0, #0
 8011dbe:	d13a      	bne.n	8011e36 <__gethex+0xca>
 8011dc0:	9901      	ldr	r1, [sp, #4]
 8011dc2:	4652      	mov	r2, sl
 8011dc4:	4638      	mov	r0, r7
 8011dc6:	f7fd ff51 	bl	800fc6c <strncmp>
 8011dca:	4605      	mov	r5, r0
 8011dcc:	2800      	cmp	r0, #0
 8011dce:	d168      	bne.n	8011ea2 <__gethex+0x136>
 8011dd0:	f817 000a 	ldrb.w	r0, [r7, sl]
 8011dd4:	eb07 060a 	add.w	r6, r7, sl
 8011dd8:	f7ff ffb3 	bl	8011d42 <__hexdig_fun>
 8011ddc:	2800      	cmp	r0, #0
 8011dde:	d062      	beq.n	8011ea6 <__gethex+0x13a>
 8011de0:	4633      	mov	r3, r6
 8011de2:	7818      	ldrb	r0, [r3, #0]
 8011de4:	2830      	cmp	r0, #48	; 0x30
 8011de6:	461f      	mov	r7, r3
 8011de8:	f103 0301 	add.w	r3, r3, #1
 8011dec:	d0f9      	beq.n	8011de2 <__gethex+0x76>
 8011dee:	f7ff ffa8 	bl	8011d42 <__hexdig_fun>
 8011df2:	2301      	movs	r3, #1
 8011df4:	fab0 f480 	clz	r4, r0
 8011df8:	0964      	lsrs	r4, r4, #5
 8011dfa:	4635      	mov	r5, r6
 8011dfc:	9300      	str	r3, [sp, #0]
 8011dfe:	463a      	mov	r2, r7
 8011e00:	4616      	mov	r6, r2
 8011e02:	3201      	adds	r2, #1
 8011e04:	7830      	ldrb	r0, [r6, #0]
 8011e06:	f7ff ff9c 	bl	8011d42 <__hexdig_fun>
 8011e0a:	2800      	cmp	r0, #0
 8011e0c:	d1f8      	bne.n	8011e00 <__gethex+0x94>
 8011e0e:	9901      	ldr	r1, [sp, #4]
 8011e10:	4652      	mov	r2, sl
 8011e12:	4630      	mov	r0, r6
 8011e14:	f7fd ff2a 	bl	800fc6c <strncmp>
 8011e18:	b980      	cbnz	r0, 8011e3c <__gethex+0xd0>
 8011e1a:	b94d      	cbnz	r5, 8011e30 <__gethex+0xc4>
 8011e1c:	eb06 050a 	add.w	r5, r6, sl
 8011e20:	462a      	mov	r2, r5
 8011e22:	4616      	mov	r6, r2
 8011e24:	3201      	adds	r2, #1
 8011e26:	7830      	ldrb	r0, [r6, #0]
 8011e28:	f7ff ff8b 	bl	8011d42 <__hexdig_fun>
 8011e2c:	2800      	cmp	r0, #0
 8011e2e:	d1f8      	bne.n	8011e22 <__gethex+0xb6>
 8011e30:	1bad      	subs	r5, r5, r6
 8011e32:	00ad      	lsls	r5, r5, #2
 8011e34:	e004      	b.n	8011e40 <__gethex+0xd4>
 8011e36:	2400      	movs	r4, #0
 8011e38:	4625      	mov	r5, r4
 8011e3a:	e7e0      	b.n	8011dfe <__gethex+0x92>
 8011e3c:	2d00      	cmp	r5, #0
 8011e3e:	d1f7      	bne.n	8011e30 <__gethex+0xc4>
 8011e40:	7833      	ldrb	r3, [r6, #0]
 8011e42:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011e46:	2b50      	cmp	r3, #80	; 0x50
 8011e48:	d13b      	bne.n	8011ec2 <__gethex+0x156>
 8011e4a:	7873      	ldrb	r3, [r6, #1]
 8011e4c:	2b2b      	cmp	r3, #43	; 0x2b
 8011e4e:	d02c      	beq.n	8011eaa <__gethex+0x13e>
 8011e50:	2b2d      	cmp	r3, #45	; 0x2d
 8011e52:	d02e      	beq.n	8011eb2 <__gethex+0x146>
 8011e54:	1c71      	adds	r1, r6, #1
 8011e56:	f04f 0900 	mov.w	r9, #0
 8011e5a:	7808      	ldrb	r0, [r1, #0]
 8011e5c:	f7ff ff71 	bl	8011d42 <__hexdig_fun>
 8011e60:	1e43      	subs	r3, r0, #1
 8011e62:	b2db      	uxtb	r3, r3
 8011e64:	2b18      	cmp	r3, #24
 8011e66:	d82c      	bhi.n	8011ec2 <__gethex+0x156>
 8011e68:	f1a0 0210 	sub.w	r2, r0, #16
 8011e6c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011e70:	f7ff ff67 	bl	8011d42 <__hexdig_fun>
 8011e74:	1e43      	subs	r3, r0, #1
 8011e76:	b2db      	uxtb	r3, r3
 8011e78:	2b18      	cmp	r3, #24
 8011e7a:	d91d      	bls.n	8011eb8 <__gethex+0x14c>
 8011e7c:	f1b9 0f00 	cmp.w	r9, #0
 8011e80:	d000      	beq.n	8011e84 <__gethex+0x118>
 8011e82:	4252      	negs	r2, r2
 8011e84:	4415      	add	r5, r2
 8011e86:	f8cb 1000 	str.w	r1, [fp]
 8011e8a:	b1e4      	cbz	r4, 8011ec6 <__gethex+0x15a>
 8011e8c:	9b00      	ldr	r3, [sp, #0]
 8011e8e:	2b00      	cmp	r3, #0
 8011e90:	bf14      	ite	ne
 8011e92:	2700      	movne	r7, #0
 8011e94:	2706      	moveq	r7, #6
 8011e96:	4638      	mov	r0, r7
 8011e98:	b009      	add	sp, #36	; 0x24
 8011e9a:	ecbd 8b02 	vpop	{d8}
 8011e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ea2:	463e      	mov	r6, r7
 8011ea4:	4625      	mov	r5, r4
 8011ea6:	2401      	movs	r4, #1
 8011ea8:	e7ca      	b.n	8011e40 <__gethex+0xd4>
 8011eaa:	f04f 0900 	mov.w	r9, #0
 8011eae:	1cb1      	adds	r1, r6, #2
 8011eb0:	e7d3      	b.n	8011e5a <__gethex+0xee>
 8011eb2:	f04f 0901 	mov.w	r9, #1
 8011eb6:	e7fa      	b.n	8011eae <__gethex+0x142>
 8011eb8:	230a      	movs	r3, #10
 8011eba:	fb03 0202 	mla	r2, r3, r2, r0
 8011ebe:	3a10      	subs	r2, #16
 8011ec0:	e7d4      	b.n	8011e6c <__gethex+0x100>
 8011ec2:	4631      	mov	r1, r6
 8011ec4:	e7df      	b.n	8011e86 <__gethex+0x11a>
 8011ec6:	1bf3      	subs	r3, r6, r7
 8011ec8:	3b01      	subs	r3, #1
 8011eca:	4621      	mov	r1, r4
 8011ecc:	2b07      	cmp	r3, #7
 8011ece:	dc0b      	bgt.n	8011ee8 <__gethex+0x17c>
 8011ed0:	ee18 0a10 	vmov	r0, s16
 8011ed4:	f000 faee 	bl	80124b4 <_Balloc>
 8011ed8:	4604      	mov	r4, r0
 8011eda:	b940      	cbnz	r0, 8011eee <__gethex+0x182>
 8011edc:	4b65      	ldr	r3, [pc, #404]	; (8012074 <__gethex+0x308>)
 8011ede:	4602      	mov	r2, r0
 8011ee0:	21de      	movs	r1, #222	; 0xde
 8011ee2:	4865      	ldr	r0, [pc, #404]	; (8012078 <__gethex+0x30c>)
 8011ee4:	f001 fea0 	bl	8013c28 <__assert_func>
 8011ee8:	3101      	adds	r1, #1
 8011eea:	105b      	asrs	r3, r3, #1
 8011eec:	e7ee      	b.n	8011ecc <__gethex+0x160>
 8011eee:	f100 0914 	add.w	r9, r0, #20
 8011ef2:	f04f 0b00 	mov.w	fp, #0
 8011ef6:	f1ca 0301 	rsb	r3, sl, #1
 8011efa:	f8cd 9008 	str.w	r9, [sp, #8]
 8011efe:	f8cd b000 	str.w	fp, [sp]
 8011f02:	9306      	str	r3, [sp, #24]
 8011f04:	42b7      	cmp	r7, r6
 8011f06:	d340      	bcc.n	8011f8a <__gethex+0x21e>
 8011f08:	9802      	ldr	r0, [sp, #8]
 8011f0a:	9b00      	ldr	r3, [sp, #0]
 8011f0c:	f840 3b04 	str.w	r3, [r0], #4
 8011f10:	eba0 0009 	sub.w	r0, r0, r9
 8011f14:	1080      	asrs	r0, r0, #2
 8011f16:	0146      	lsls	r6, r0, #5
 8011f18:	6120      	str	r0, [r4, #16]
 8011f1a:	4618      	mov	r0, r3
 8011f1c:	f000 fbc0 	bl	80126a0 <__hi0bits>
 8011f20:	1a30      	subs	r0, r6, r0
 8011f22:	f8d8 6000 	ldr.w	r6, [r8]
 8011f26:	42b0      	cmp	r0, r6
 8011f28:	dd63      	ble.n	8011ff2 <__gethex+0x286>
 8011f2a:	1b87      	subs	r7, r0, r6
 8011f2c:	4639      	mov	r1, r7
 8011f2e:	4620      	mov	r0, r4
 8011f30:	f000 ff5a 	bl	8012de8 <__any_on>
 8011f34:	4682      	mov	sl, r0
 8011f36:	b1a8      	cbz	r0, 8011f64 <__gethex+0x1f8>
 8011f38:	1e7b      	subs	r3, r7, #1
 8011f3a:	1159      	asrs	r1, r3, #5
 8011f3c:	f003 021f 	and.w	r2, r3, #31
 8011f40:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8011f44:	f04f 0a01 	mov.w	sl, #1
 8011f48:	fa0a f202 	lsl.w	r2, sl, r2
 8011f4c:	420a      	tst	r2, r1
 8011f4e:	d009      	beq.n	8011f64 <__gethex+0x1f8>
 8011f50:	4553      	cmp	r3, sl
 8011f52:	dd05      	ble.n	8011f60 <__gethex+0x1f4>
 8011f54:	1eb9      	subs	r1, r7, #2
 8011f56:	4620      	mov	r0, r4
 8011f58:	f000 ff46 	bl	8012de8 <__any_on>
 8011f5c:	2800      	cmp	r0, #0
 8011f5e:	d145      	bne.n	8011fec <__gethex+0x280>
 8011f60:	f04f 0a02 	mov.w	sl, #2
 8011f64:	4639      	mov	r1, r7
 8011f66:	4620      	mov	r0, r4
 8011f68:	f7ff fe99 	bl	8011c9e <rshift>
 8011f6c:	443d      	add	r5, r7
 8011f6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011f72:	42ab      	cmp	r3, r5
 8011f74:	da4c      	bge.n	8012010 <__gethex+0x2a4>
 8011f76:	ee18 0a10 	vmov	r0, s16
 8011f7a:	4621      	mov	r1, r4
 8011f7c:	f000 fada 	bl	8012534 <_Bfree>
 8011f80:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011f82:	2300      	movs	r3, #0
 8011f84:	6013      	str	r3, [r2, #0]
 8011f86:	27a3      	movs	r7, #163	; 0xa3
 8011f88:	e785      	b.n	8011e96 <__gethex+0x12a>
 8011f8a:	1e73      	subs	r3, r6, #1
 8011f8c:	9a05      	ldr	r2, [sp, #20]
 8011f8e:	9303      	str	r3, [sp, #12]
 8011f90:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011f94:	4293      	cmp	r3, r2
 8011f96:	d019      	beq.n	8011fcc <__gethex+0x260>
 8011f98:	f1bb 0f20 	cmp.w	fp, #32
 8011f9c:	d107      	bne.n	8011fae <__gethex+0x242>
 8011f9e:	9b02      	ldr	r3, [sp, #8]
 8011fa0:	9a00      	ldr	r2, [sp, #0]
 8011fa2:	f843 2b04 	str.w	r2, [r3], #4
 8011fa6:	9302      	str	r3, [sp, #8]
 8011fa8:	2300      	movs	r3, #0
 8011faa:	9300      	str	r3, [sp, #0]
 8011fac:	469b      	mov	fp, r3
 8011fae:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8011fb2:	f7ff fec6 	bl	8011d42 <__hexdig_fun>
 8011fb6:	9b00      	ldr	r3, [sp, #0]
 8011fb8:	f000 000f 	and.w	r0, r0, #15
 8011fbc:	fa00 f00b 	lsl.w	r0, r0, fp
 8011fc0:	4303      	orrs	r3, r0
 8011fc2:	9300      	str	r3, [sp, #0]
 8011fc4:	f10b 0b04 	add.w	fp, fp, #4
 8011fc8:	9b03      	ldr	r3, [sp, #12]
 8011fca:	e00d      	b.n	8011fe8 <__gethex+0x27c>
 8011fcc:	9b03      	ldr	r3, [sp, #12]
 8011fce:	9a06      	ldr	r2, [sp, #24]
 8011fd0:	4413      	add	r3, r2
 8011fd2:	42bb      	cmp	r3, r7
 8011fd4:	d3e0      	bcc.n	8011f98 <__gethex+0x22c>
 8011fd6:	4618      	mov	r0, r3
 8011fd8:	9901      	ldr	r1, [sp, #4]
 8011fda:	9307      	str	r3, [sp, #28]
 8011fdc:	4652      	mov	r2, sl
 8011fde:	f7fd fe45 	bl	800fc6c <strncmp>
 8011fe2:	9b07      	ldr	r3, [sp, #28]
 8011fe4:	2800      	cmp	r0, #0
 8011fe6:	d1d7      	bne.n	8011f98 <__gethex+0x22c>
 8011fe8:	461e      	mov	r6, r3
 8011fea:	e78b      	b.n	8011f04 <__gethex+0x198>
 8011fec:	f04f 0a03 	mov.w	sl, #3
 8011ff0:	e7b8      	b.n	8011f64 <__gethex+0x1f8>
 8011ff2:	da0a      	bge.n	801200a <__gethex+0x29e>
 8011ff4:	1a37      	subs	r7, r6, r0
 8011ff6:	4621      	mov	r1, r4
 8011ff8:	ee18 0a10 	vmov	r0, s16
 8011ffc:	463a      	mov	r2, r7
 8011ffe:	f000 fcb5 	bl	801296c <__lshift>
 8012002:	1bed      	subs	r5, r5, r7
 8012004:	4604      	mov	r4, r0
 8012006:	f100 0914 	add.w	r9, r0, #20
 801200a:	f04f 0a00 	mov.w	sl, #0
 801200e:	e7ae      	b.n	8011f6e <__gethex+0x202>
 8012010:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8012014:	42a8      	cmp	r0, r5
 8012016:	dd72      	ble.n	80120fe <__gethex+0x392>
 8012018:	1b45      	subs	r5, r0, r5
 801201a:	42ae      	cmp	r6, r5
 801201c:	dc36      	bgt.n	801208c <__gethex+0x320>
 801201e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012022:	2b02      	cmp	r3, #2
 8012024:	d02a      	beq.n	801207c <__gethex+0x310>
 8012026:	2b03      	cmp	r3, #3
 8012028:	d02c      	beq.n	8012084 <__gethex+0x318>
 801202a:	2b01      	cmp	r3, #1
 801202c:	d115      	bne.n	801205a <__gethex+0x2ee>
 801202e:	42ae      	cmp	r6, r5
 8012030:	d113      	bne.n	801205a <__gethex+0x2ee>
 8012032:	2e01      	cmp	r6, #1
 8012034:	d10b      	bne.n	801204e <__gethex+0x2e2>
 8012036:	9a04      	ldr	r2, [sp, #16]
 8012038:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801203c:	6013      	str	r3, [r2, #0]
 801203e:	2301      	movs	r3, #1
 8012040:	6123      	str	r3, [r4, #16]
 8012042:	f8c9 3000 	str.w	r3, [r9]
 8012046:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012048:	2762      	movs	r7, #98	; 0x62
 801204a:	601c      	str	r4, [r3, #0]
 801204c:	e723      	b.n	8011e96 <__gethex+0x12a>
 801204e:	1e71      	subs	r1, r6, #1
 8012050:	4620      	mov	r0, r4
 8012052:	f000 fec9 	bl	8012de8 <__any_on>
 8012056:	2800      	cmp	r0, #0
 8012058:	d1ed      	bne.n	8012036 <__gethex+0x2ca>
 801205a:	ee18 0a10 	vmov	r0, s16
 801205e:	4621      	mov	r1, r4
 8012060:	f000 fa68 	bl	8012534 <_Bfree>
 8012064:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8012066:	2300      	movs	r3, #0
 8012068:	6013      	str	r3, [r2, #0]
 801206a:	2750      	movs	r7, #80	; 0x50
 801206c:	e713      	b.n	8011e96 <__gethex+0x12a>
 801206e:	bf00      	nop
 8012070:	08015490 	.word	0x08015490
 8012074:	080153b3 	.word	0x080153b3
 8012078:	08015424 	.word	0x08015424
 801207c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801207e:	2b00      	cmp	r3, #0
 8012080:	d1eb      	bne.n	801205a <__gethex+0x2ee>
 8012082:	e7d8      	b.n	8012036 <__gethex+0x2ca>
 8012084:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012086:	2b00      	cmp	r3, #0
 8012088:	d1d5      	bne.n	8012036 <__gethex+0x2ca>
 801208a:	e7e6      	b.n	801205a <__gethex+0x2ee>
 801208c:	1e6f      	subs	r7, r5, #1
 801208e:	f1ba 0f00 	cmp.w	sl, #0
 8012092:	d131      	bne.n	80120f8 <__gethex+0x38c>
 8012094:	b127      	cbz	r7, 80120a0 <__gethex+0x334>
 8012096:	4639      	mov	r1, r7
 8012098:	4620      	mov	r0, r4
 801209a:	f000 fea5 	bl	8012de8 <__any_on>
 801209e:	4682      	mov	sl, r0
 80120a0:	117b      	asrs	r3, r7, #5
 80120a2:	2101      	movs	r1, #1
 80120a4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80120a8:	f007 071f 	and.w	r7, r7, #31
 80120ac:	fa01 f707 	lsl.w	r7, r1, r7
 80120b0:	421f      	tst	r7, r3
 80120b2:	4629      	mov	r1, r5
 80120b4:	4620      	mov	r0, r4
 80120b6:	bf18      	it	ne
 80120b8:	f04a 0a02 	orrne.w	sl, sl, #2
 80120bc:	1b76      	subs	r6, r6, r5
 80120be:	f7ff fdee 	bl	8011c9e <rshift>
 80120c2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80120c6:	2702      	movs	r7, #2
 80120c8:	f1ba 0f00 	cmp.w	sl, #0
 80120cc:	d048      	beq.n	8012160 <__gethex+0x3f4>
 80120ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80120d2:	2b02      	cmp	r3, #2
 80120d4:	d015      	beq.n	8012102 <__gethex+0x396>
 80120d6:	2b03      	cmp	r3, #3
 80120d8:	d017      	beq.n	801210a <__gethex+0x39e>
 80120da:	2b01      	cmp	r3, #1
 80120dc:	d109      	bne.n	80120f2 <__gethex+0x386>
 80120de:	f01a 0f02 	tst.w	sl, #2
 80120e2:	d006      	beq.n	80120f2 <__gethex+0x386>
 80120e4:	f8d9 0000 	ldr.w	r0, [r9]
 80120e8:	ea4a 0a00 	orr.w	sl, sl, r0
 80120ec:	f01a 0f01 	tst.w	sl, #1
 80120f0:	d10e      	bne.n	8012110 <__gethex+0x3a4>
 80120f2:	f047 0710 	orr.w	r7, r7, #16
 80120f6:	e033      	b.n	8012160 <__gethex+0x3f4>
 80120f8:	f04f 0a01 	mov.w	sl, #1
 80120fc:	e7d0      	b.n	80120a0 <__gethex+0x334>
 80120fe:	2701      	movs	r7, #1
 8012100:	e7e2      	b.n	80120c8 <__gethex+0x35c>
 8012102:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012104:	f1c3 0301 	rsb	r3, r3, #1
 8012108:	9315      	str	r3, [sp, #84]	; 0x54
 801210a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801210c:	2b00      	cmp	r3, #0
 801210e:	d0f0      	beq.n	80120f2 <__gethex+0x386>
 8012110:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8012114:	f104 0314 	add.w	r3, r4, #20
 8012118:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801211c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8012120:	f04f 0c00 	mov.w	ip, #0
 8012124:	4618      	mov	r0, r3
 8012126:	f853 2b04 	ldr.w	r2, [r3], #4
 801212a:	f1b2 3fff 	cmp.w	r2, #4294967295
 801212e:	d01c      	beq.n	801216a <__gethex+0x3fe>
 8012130:	3201      	adds	r2, #1
 8012132:	6002      	str	r2, [r0, #0]
 8012134:	2f02      	cmp	r7, #2
 8012136:	f104 0314 	add.w	r3, r4, #20
 801213a:	d13f      	bne.n	80121bc <__gethex+0x450>
 801213c:	f8d8 2000 	ldr.w	r2, [r8]
 8012140:	3a01      	subs	r2, #1
 8012142:	42b2      	cmp	r2, r6
 8012144:	d10a      	bne.n	801215c <__gethex+0x3f0>
 8012146:	1171      	asrs	r1, r6, #5
 8012148:	2201      	movs	r2, #1
 801214a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801214e:	f006 061f 	and.w	r6, r6, #31
 8012152:	fa02 f606 	lsl.w	r6, r2, r6
 8012156:	421e      	tst	r6, r3
 8012158:	bf18      	it	ne
 801215a:	4617      	movne	r7, r2
 801215c:	f047 0720 	orr.w	r7, r7, #32
 8012160:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012162:	601c      	str	r4, [r3, #0]
 8012164:	9b04      	ldr	r3, [sp, #16]
 8012166:	601d      	str	r5, [r3, #0]
 8012168:	e695      	b.n	8011e96 <__gethex+0x12a>
 801216a:	4299      	cmp	r1, r3
 801216c:	f843 cc04 	str.w	ip, [r3, #-4]
 8012170:	d8d8      	bhi.n	8012124 <__gethex+0x3b8>
 8012172:	68a3      	ldr	r3, [r4, #8]
 8012174:	459b      	cmp	fp, r3
 8012176:	db19      	blt.n	80121ac <__gethex+0x440>
 8012178:	6861      	ldr	r1, [r4, #4]
 801217a:	ee18 0a10 	vmov	r0, s16
 801217e:	3101      	adds	r1, #1
 8012180:	f000 f998 	bl	80124b4 <_Balloc>
 8012184:	4681      	mov	r9, r0
 8012186:	b918      	cbnz	r0, 8012190 <__gethex+0x424>
 8012188:	4b1a      	ldr	r3, [pc, #104]	; (80121f4 <__gethex+0x488>)
 801218a:	4602      	mov	r2, r0
 801218c:	2184      	movs	r1, #132	; 0x84
 801218e:	e6a8      	b.n	8011ee2 <__gethex+0x176>
 8012190:	6922      	ldr	r2, [r4, #16]
 8012192:	3202      	adds	r2, #2
 8012194:	f104 010c 	add.w	r1, r4, #12
 8012198:	0092      	lsls	r2, r2, #2
 801219a:	300c      	adds	r0, #12
 801219c:	f7fc fd70 	bl	800ec80 <memcpy>
 80121a0:	4621      	mov	r1, r4
 80121a2:	ee18 0a10 	vmov	r0, s16
 80121a6:	f000 f9c5 	bl	8012534 <_Bfree>
 80121aa:	464c      	mov	r4, r9
 80121ac:	6923      	ldr	r3, [r4, #16]
 80121ae:	1c5a      	adds	r2, r3, #1
 80121b0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80121b4:	6122      	str	r2, [r4, #16]
 80121b6:	2201      	movs	r2, #1
 80121b8:	615a      	str	r2, [r3, #20]
 80121ba:	e7bb      	b.n	8012134 <__gethex+0x3c8>
 80121bc:	6922      	ldr	r2, [r4, #16]
 80121be:	455a      	cmp	r2, fp
 80121c0:	dd0b      	ble.n	80121da <__gethex+0x46e>
 80121c2:	2101      	movs	r1, #1
 80121c4:	4620      	mov	r0, r4
 80121c6:	f7ff fd6a 	bl	8011c9e <rshift>
 80121ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80121ce:	3501      	adds	r5, #1
 80121d0:	42ab      	cmp	r3, r5
 80121d2:	f6ff aed0 	blt.w	8011f76 <__gethex+0x20a>
 80121d6:	2701      	movs	r7, #1
 80121d8:	e7c0      	b.n	801215c <__gethex+0x3f0>
 80121da:	f016 061f 	ands.w	r6, r6, #31
 80121de:	d0fa      	beq.n	80121d6 <__gethex+0x46a>
 80121e0:	449a      	add	sl, r3
 80121e2:	f1c6 0620 	rsb	r6, r6, #32
 80121e6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80121ea:	f000 fa59 	bl	80126a0 <__hi0bits>
 80121ee:	42b0      	cmp	r0, r6
 80121f0:	dbe7      	blt.n	80121c2 <__gethex+0x456>
 80121f2:	e7f0      	b.n	80121d6 <__gethex+0x46a>
 80121f4:	080153b3 	.word	0x080153b3

080121f8 <L_shift>:
 80121f8:	f1c2 0208 	rsb	r2, r2, #8
 80121fc:	0092      	lsls	r2, r2, #2
 80121fe:	b570      	push	{r4, r5, r6, lr}
 8012200:	f1c2 0620 	rsb	r6, r2, #32
 8012204:	6843      	ldr	r3, [r0, #4]
 8012206:	6804      	ldr	r4, [r0, #0]
 8012208:	fa03 f506 	lsl.w	r5, r3, r6
 801220c:	432c      	orrs	r4, r5
 801220e:	40d3      	lsrs	r3, r2
 8012210:	6004      	str	r4, [r0, #0]
 8012212:	f840 3f04 	str.w	r3, [r0, #4]!
 8012216:	4288      	cmp	r0, r1
 8012218:	d3f4      	bcc.n	8012204 <L_shift+0xc>
 801221a:	bd70      	pop	{r4, r5, r6, pc}

0801221c <__match>:
 801221c:	b530      	push	{r4, r5, lr}
 801221e:	6803      	ldr	r3, [r0, #0]
 8012220:	3301      	adds	r3, #1
 8012222:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012226:	b914      	cbnz	r4, 801222e <__match+0x12>
 8012228:	6003      	str	r3, [r0, #0]
 801222a:	2001      	movs	r0, #1
 801222c:	bd30      	pop	{r4, r5, pc}
 801222e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012232:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8012236:	2d19      	cmp	r5, #25
 8012238:	bf98      	it	ls
 801223a:	3220      	addls	r2, #32
 801223c:	42a2      	cmp	r2, r4
 801223e:	d0f0      	beq.n	8012222 <__match+0x6>
 8012240:	2000      	movs	r0, #0
 8012242:	e7f3      	b.n	801222c <__match+0x10>

08012244 <__hexnan>:
 8012244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012248:	680b      	ldr	r3, [r1, #0]
 801224a:	6801      	ldr	r1, [r0, #0]
 801224c:	115e      	asrs	r6, r3, #5
 801224e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8012252:	f013 031f 	ands.w	r3, r3, #31
 8012256:	b087      	sub	sp, #28
 8012258:	bf18      	it	ne
 801225a:	3604      	addne	r6, #4
 801225c:	2500      	movs	r5, #0
 801225e:	1f37      	subs	r7, r6, #4
 8012260:	4682      	mov	sl, r0
 8012262:	4690      	mov	r8, r2
 8012264:	9301      	str	r3, [sp, #4]
 8012266:	f846 5c04 	str.w	r5, [r6, #-4]
 801226a:	46b9      	mov	r9, r7
 801226c:	463c      	mov	r4, r7
 801226e:	9502      	str	r5, [sp, #8]
 8012270:	46ab      	mov	fp, r5
 8012272:	784a      	ldrb	r2, [r1, #1]
 8012274:	1c4b      	adds	r3, r1, #1
 8012276:	9303      	str	r3, [sp, #12]
 8012278:	b342      	cbz	r2, 80122cc <__hexnan+0x88>
 801227a:	4610      	mov	r0, r2
 801227c:	9105      	str	r1, [sp, #20]
 801227e:	9204      	str	r2, [sp, #16]
 8012280:	f7ff fd5f 	bl	8011d42 <__hexdig_fun>
 8012284:	2800      	cmp	r0, #0
 8012286:	d14f      	bne.n	8012328 <__hexnan+0xe4>
 8012288:	9a04      	ldr	r2, [sp, #16]
 801228a:	9905      	ldr	r1, [sp, #20]
 801228c:	2a20      	cmp	r2, #32
 801228e:	d818      	bhi.n	80122c2 <__hexnan+0x7e>
 8012290:	9b02      	ldr	r3, [sp, #8]
 8012292:	459b      	cmp	fp, r3
 8012294:	dd13      	ble.n	80122be <__hexnan+0x7a>
 8012296:	454c      	cmp	r4, r9
 8012298:	d206      	bcs.n	80122a8 <__hexnan+0x64>
 801229a:	2d07      	cmp	r5, #7
 801229c:	dc04      	bgt.n	80122a8 <__hexnan+0x64>
 801229e:	462a      	mov	r2, r5
 80122a0:	4649      	mov	r1, r9
 80122a2:	4620      	mov	r0, r4
 80122a4:	f7ff ffa8 	bl	80121f8 <L_shift>
 80122a8:	4544      	cmp	r4, r8
 80122aa:	d950      	bls.n	801234e <__hexnan+0x10a>
 80122ac:	2300      	movs	r3, #0
 80122ae:	f1a4 0904 	sub.w	r9, r4, #4
 80122b2:	f844 3c04 	str.w	r3, [r4, #-4]
 80122b6:	f8cd b008 	str.w	fp, [sp, #8]
 80122ba:	464c      	mov	r4, r9
 80122bc:	461d      	mov	r5, r3
 80122be:	9903      	ldr	r1, [sp, #12]
 80122c0:	e7d7      	b.n	8012272 <__hexnan+0x2e>
 80122c2:	2a29      	cmp	r2, #41	; 0x29
 80122c4:	d156      	bne.n	8012374 <__hexnan+0x130>
 80122c6:	3102      	adds	r1, #2
 80122c8:	f8ca 1000 	str.w	r1, [sl]
 80122cc:	f1bb 0f00 	cmp.w	fp, #0
 80122d0:	d050      	beq.n	8012374 <__hexnan+0x130>
 80122d2:	454c      	cmp	r4, r9
 80122d4:	d206      	bcs.n	80122e4 <__hexnan+0xa0>
 80122d6:	2d07      	cmp	r5, #7
 80122d8:	dc04      	bgt.n	80122e4 <__hexnan+0xa0>
 80122da:	462a      	mov	r2, r5
 80122dc:	4649      	mov	r1, r9
 80122de:	4620      	mov	r0, r4
 80122e0:	f7ff ff8a 	bl	80121f8 <L_shift>
 80122e4:	4544      	cmp	r4, r8
 80122e6:	d934      	bls.n	8012352 <__hexnan+0x10e>
 80122e8:	f1a8 0204 	sub.w	r2, r8, #4
 80122ec:	4623      	mov	r3, r4
 80122ee:	f853 1b04 	ldr.w	r1, [r3], #4
 80122f2:	f842 1f04 	str.w	r1, [r2, #4]!
 80122f6:	429f      	cmp	r7, r3
 80122f8:	d2f9      	bcs.n	80122ee <__hexnan+0xaa>
 80122fa:	1b3b      	subs	r3, r7, r4
 80122fc:	f023 0303 	bic.w	r3, r3, #3
 8012300:	3304      	adds	r3, #4
 8012302:	3401      	adds	r4, #1
 8012304:	3e03      	subs	r6, #3
 8012306:	42b4      	cmp	r4, r6
 8012308:	bf88      	it	hi
 801230a:	2304      	movhi	r3, #4
 801230c:	4443      	add	r3, r8
 801230e:	2200      	movs	r2, #0
 8012310:	f843 2b04 	str.w	r2, [r3], #4
 8012314:	429f      	cmp	r7, r3
 8012316:	d2fb      	bcs.n	8012310 <__hexnan+0xcc>
 8012318:	683b      	ldr	r3, [r7, #0]
 801231a:	b91b      	cbnz	r3, 8012324 <__hexnan+0xe0>
 801231c:	4547      	cmp	r7, r8
 801231e:	d127      	bne.n	8012370 <__hexnan+0x12c>
 8012320:	2301      	movs	r3, #1
 8012322:	603b      	str	r3, [r7, #0]
 8012324:	2005      	movs	r0, #5
 8012326:	e026      	b.n	8012376 <__hexnan+0x132>
 8012328:	3501      	adds	r5, #1
 801232a:	2d08      	cmp	r5, #8
 801232c:	f10b 0b01 	add.w	fp, fp, #1
 8012330:	dd06      	ble.n	8012340 <__hexnan+0xfc>
 8012332:	4544      	cmp	r4, r8
 8012334:	d9c3      	bls.n	80122be <__hexnan+0x7a>
 8012336:	2300      	movs	r3, #0
 8012338:	f844 3c04 	str.w	r3, [r4, #-4]
 801233c:	2501      	movs	r5, #1
 801233e:	3c04      	subs	r4, #4
 8012340:	6822      	ldr	r2, [r4, #0]
 8012342:	f000 000f 	and.w	r0, r0, #15
 8012346:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801234a:	6022      	str	r2, [r4, #0]
 801234c:	e7b7      	b.n	80122be <__hexnan+0x7a>
 801234e:	2508      	movs	r5, #8
 8012350:	e7b5      	b.n	80122be <__hexnan+0x7a>
 8012352:	9b01      	ldr	r3, [sp, #4]
 8012354:	2b00      	cmp	r3, #0
 8012356:	d0df      	beq.n	8012318 <__hexnan+0xd4>
 8012358:	f04f 32ff 	mov.w	r2, #4294967295
 801235c:	f1c3 0320 	rsb	r3, r3, #32
 8012360:	fa22 f303 	lsr.w	r3, r2, r3
 8012364:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8012368:	401a      	ands	r2, r3
 801236a:	f846 2c04 	str.w	r2, [r6, #-4]
 801236e:	e7d3      	b.n	8012318 <__hexnan+0xd4>
 8012370:	3f04      	subs	r7, #4
 8012372:	e7d1      	b.n	8012318 <__hexnan+0xd4>
 8012374:	2004      	movs	r0, #4
 8012376:	b007      	add	sp, #28
 8012378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801237c <_localeconv_r>:
 801237c:	4800      	ldr	r0, [pc, #0]	; (8012380 <_localeconv_r+0x4>)
 801237e:	4770      	bx	lr
 8012380:	2000017c 	.word	0x2000017c

08012384 <__retarget_lock_init_recursive>:
 8012384:	4770      	bx	lr

08012386 <__retarget_lock_acquire_recursive>:
 8012386:	4770      	bx	lr

08012388 <__retarget_lock_release_recursive>:
 8012388:	4770      	bx	lr
	...

0801238c <_lseek_r>:
 801238c:	b538      	push	{r3, r4, r5, lr}
 801238e:	4d07      	ldr	r5, [pc, #28]	; (80123ac <_lseek_r+0x20>)
 8012390:	4604      	mov	r4, r0
 8012392:	4608      	mov	r0, r1
 8012394:	4611      	mov	r1, r2
 8012396:	2200      	movs	r2, #0
 8012398:	602a      	str	r2, [r5, #0]
 801239a:	461a      	mov	r2, r3
 801239c:	f7f2 fb3e 	bl	8004a1c <_lseek>
 80123a0:	1c43      	adds	r3, r0, #1
 80123a2:	d102      	bne.n	80123aa <_lseek_r+0x1e>
 80123a4:	682b      	ldr	r3, [r5, #0]
 80123a6:	b103      	cbz	r3, 80123aa <_lseek_r+0x1e>
 80123a8:	6023      	str	r3, [r4, #0]
 80123aa:	bd38      	pop	{r3, r4, r5, pc}
 80123ac:	20001c18 	.word	0x20001c18

080123b0 <__swhatbuf_r>:
 80123b0:	b570      	push	{r4, r5, r6, lr}
 80123b2:	460e      	mov	r6, r1
 80123b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80123b8:	2900      	cmp	r1, #0
 80123ba:	b096      	sub	sp, #88	; 0x58
 80123bc:	4614      	mov	r4, r2
 80123be:	461d      	mov	r5, r3
 80123c0:	da07      	bge.n	80123d2 <__swhatbuf_r+0x22>
 80123c2:	2300      	movs	r3, #0
 80123c4:	602b      	str	r3, [r5, #0]
 80123c6:	89b3      	ldrh	r3, [r6, #12]
 80123c8:	061a      	lsls	r2, r3, #24
 80123ca:	d410      	bmi.n	80123ee <__swhatbuf_r+0x3e>
 80123cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80123d0:	e00e      	b.n	80123f0 <__swhatbuf_r+0x40>
 80123d2:	466a      	mov	r2, sp
 80123d4:	f001 fc58 	bl	8013c88 <_fstat_r>
 80123d8:	2800      	cmp	r0, #0
 80123da:	dbf2      	blt.n	80123c2 <__swhatbuf_r+0x12>
 80123dc:	9a01      	ldr	r2, [sp, #4]
 80123de:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80123e2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80123e6:	425a      	negs	r2, r3
 80123e8:	415a      	adcs	r2, r3
 80123ea:	602a      	str	r2, [r5, #0]
 80123ec:	e7ee      	b.n	80123cc <__swhatbuf_r+0x1c>
 80123ee:	2340      	movs	r3, #64	; 0x40
 80123f0:	2000      	movs	r0, #0
 80123f2:	6023      	str	r3, [r4, #0]
 80123f4:	b016      	add	sp, #88	; 0x58
 80123f6:	bd70      	pop	{r4, r5, r6, pc}

080123f8 <__smakebuf_r>:
 80123f8:	898b      	ldrh	r3, [r1, #12]
 80123fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80123fc:	079d      	lsls	r5, r3, #30
 80123fe:	4606      	mov	r6, r0
 8012400:	460c      	mov	r4, r1
 8012402:	d507      	bpl.n	8012414 <__smakebuf_r+0x1c>
 8012404:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012408:	6023      	str	r3, [r4, #0]
 801240a:	6123      	str	r3, [r4, #16]
 801240c:	2301      	movs	r3, #1
 801240e:	6163      	str	r3, [r4, #20]
 8012410:	b002      	add	sp, #8
 8012412:	bd70      	pop	{r4, r5, r6, pc}
 8012414:	ab01      	add	r3, sp, #4
 8012416:	466a      	mov	r2, sp
 8012418:	f7ff ffca 	bl	80123b0 <__swhatbuf_r>
 801241c:	9900      	ldr	r1, [sp, #0]
 801241e:	4605      	mov	r5, r0
 8012420:	4630      	mov	r0, r6
 8012422:	f7fc fc93 	bl	800ed4c <_malloc_r>
 8012426:	b948      	cbnz	r0, 801243c <__smakebuf_r+0x44>
 8012428:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801242c:	059a      	lsls	r2, r3, #22
 801242e:	d4ef      	bmi.n	8012410 <__smakebuf_r+0x18>
 8012430:	f023 0303 	bic.w	r3, r3, #3
 8012434:	f043 0302 	orr.w	r3, r3, #2
 8012438:	81a3      	strh	r3, [r4, #12]
 801243a:	e7e3      	b.n	8012404 <__smakebuf_r+0xc>
 801243c:	4b0d      	ldr	r3, [pc, #52]	; (8012474 <__smakebuf_r+0x7c>)
 801243e:	62b3      	str	r3, [r6, #40]	; 0x28
 8012440:	89a3      	ldrh	r3, [r4, #12]
 8012442:	6020      	str	r0, [r4, #0]
 8012444:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012448:	81a3      	strh	r3, [r4, #12]
 801244a:	9b00      	ldr	r3, [sp, #0]
 801244c:	6163      	str	r3, [r4, #20]
 801244e:	9b01      	ldr	r3, [sp, #4]
 8012450:	6120      	str	r0, [r4, #16]
 8012452:	b15b      	cbz	r3, 801246c <__smakebuf_r+0x74>
 8012454:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012458:	4630      	mov	r0, r6
 801245a:	f001 fc27 	bl	8013cac <_isatty_r>
 801245e:	b128      	cbz	r0, 801246c <__smakebuf_r+0x74>
 8012460:	89a3      	ldrh	r3, [r4, #12]
 8012462:	f023 0303 	bic.w	r3, r3, #3
 8012466:	f043 0301 	orr.w	r3, r3, #1
 801246a:	81a3      	strh	r3, [r4, #12]
 801246c:	89a0      	ldrh	r0, [r4, #12]
 801246e:	4305      	orrs	r5, r0
 8012470:	81a5      	strh	r5, [r4, #12]
 8012472:	e7cd      	b.n	8012410 <__smakebuf_r+0x18>
 8012474:	08011afd 	.word	0x08011afd

08012478 <__ascii_mbtowc>:
 8012478:	b082      	sub	sp, #8
 801247a:	b901      	cbnz	r1, 801247e <__ascii_mbtowc+0x6>
 801247c:	a901      	add	r1, sp, #4
 801247e:	b142      	cbz	r2, 8012492 <__ascii_mbtowc+0x1a>
 8012480:	b14b      	cbz	r3, 8012496 <__ascii_mbtowc+0x1e>
 8012482:	7813      	ldrb	r3, [r2, #0]
 8012484:	600b      	str	r3, [r1, #0]
 8012486:	7812      	ldrb	r2, [r2, #0]
 8012488:	1e10      	subs	r0, r2, #0
 801248a:	bf18      	it	ne
 801248c:	2001      	movne	r0, #1
 801248e:	b002      	add	sp, #8
 8012490:	4770      	bx	lr
 8012492:	4610      	mov	r0, r2
 8012494:	e7fb      	b.n	801248e <__ascii_mbtowc+0x16>
 8012496:	f06f 0001 	mvn.w	r0, #1
 801249a:	e7f8      	b.n	801248e <__ascii_mbtowc+0x16>

0801249c <__malloc_lock>:
 801249c:	4801      	ldr	r0, [pc, #4]	; (80124a4 <__malloc_lock+0x8>)
 801249e:	f7ff bf72 	b.w	8012386 <__retarget_lock_acquire_recursive>
 80124a2:	bf00      	nop
 80124a4:	20001c10 	.word	0x20001c10

080124a8 <__malloc_unlock>:
 80124a8:	4801      	ldr	r0, [pc, #4]	; (80124b0 <__malloc_unlock+0x8>)
 80124aa:	f7ff bf6d 	b.w	8012388 <__retarget_lock_release_recursive>
 80124ae:	bf00      	nop
 80124b0:	20001c10 	.word	0x20001c10

080124b4 <_Balloc>:
 80124b4:	b570      	push	{r4, r5, r6, lr}
 80124b6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80124b8:	4604      	mov	r4, r0
 80124ba:	460d      	mov	r5, r1
 80124bc:	b976      	cbnz	r6, 80124dc <_Balloc+0x28>
 80124be:	2010      	movs	r0, #16
 80124c0:	f7fc fbd6 	bl	800ec70 <malloc>
 80124c4:	4602      	mov	r2, r0
 80124c6:	6260      	str	r0, [r4, #36]	; 0x24
 80124c8:	b920      	cbnz	r0, 80124d4 <_Balloc+0x20>
 80124ca:	4b18      	ldr	r3, [pc, #96]	; (801252c <_Balloc+0x78>)
 80124cc:	4818      	ldr	r0, [pc, #96]	; (8012530 <_Balloc+0x7c>)
 80124ce:	2166      	movs	r1, #102	; 0x66
 80124d0:	f001 fbaa 	bl	8013c28 <__assert_func>
 80124d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80124d8:	6006      	str	r6, [r0, #0]
 80124da:	60c6      	str	r6, [r0, #12]
 80124dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80124de:	68f3      	ldr	r3, [r6, #12]
 80124e0:	b183      	cbz	r3, 8012504 <_Balloc+0x50>
 80124e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80124e4:	68db      	ldr	r3, [r3, #12]
 80124e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80124ea:	b9b8      	cbnz	r0, 801251c <_Balloc+0x68>
 80124ec:	2101      	movs	r1, #1
 80124ee:	fa01 f605 	lsl.w	r6, r1, r5
 80124f2:	1d72      	adds	r2, r6, #5
 80124f4:	0092      	lsls	r2, r2, #2
 80124f6:	4620      	mov	r0, r4
 80124f8:	f000 fc97 	bl	8012e2a <_calloc_r>
 80124fc:	b160      	cbz	r0, 8012518 <_Balloc+0x64>
 80124fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012502:	e00e      	b.n	8012522 <_Balloc+0x6e>
 8012504:	2221      	movs	r2, #33	; 0x21
 8012506:	2104      	movs	r1, #4
 8012508:	4620      	mov	r0, r4
 801250a:	f000 fc8e 	bl	8012e2a <_calloc_r>
 801250e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012510:	60f0      	str	r0, [r6, #12]
 8012512:	68db      	ldr	r3, [r3, #12]
 8012514:	2b00      	cmp	r3, #0
 8012516:	d1e4      	bne.n	80124e2 <_Balloc+0x2e>
 8012518:	2000      	movs	r0, #0
 801251a:	bd70      	pop	{r4, r5, r6, pc}
 801251c:	6802      	ldr	r2, [r0, #0]
 801251e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012522:	2300      	movs	r3, #0
 8012524:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012528:	e7f7      	b.n	801251a <_Balloc+0x66>
 801252a:	bf00      	nop
 801252c:	0801533d 	.word	0x0801533d
 8012530:	080154a4 	.word	0x080154a4

08012534 <_Bfree>:
 8012534:	b570      	push	{r4, r5, r6, lr}
 8012536:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012538:	4605      	mov	r5, r0
 801253a:	460c      	mov	r4, r1
 801253c:	b976      	cbnz	r6, 801255c <_Bfree+0x28>
 801253e:	2010      	movs	r0, #16
 8012540:	f7fc fb96 	bl	800ec70 <malloc>
 8012544:	4602      	mov	r2, r0
 8012546:	6268      	str	r0, [r5, #36]	; 0x24
 8012548:	b920      	cbnz	r0, 8012554 <_Bfree+0x20>
 801254a:	4b09      	ldr	r3, [pc, #36]	; (8012570 <_Bfree+0x3c>)
 801254c:	4809      	ldr	r0, [pc, #36]	; (8012574 <_Bfree+0x40>)
 801254e:	218a      	movs	r1, #138	; 0x8a
 8012550:	f001 fb6a 	bl	8013c28 <__assert_func>
 8012554:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012558:	6006      	str	r6, [r0, #0]
 801255a:	60c6      	str	r6, [r0, #12]
 801255c:	b13c      	cbz	r4, 801256e <_Bfree+0x3a>
 801255e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012560:	6862      	ldr	r2, [r4, #4]
 8012562:	68db      	ldr	r3, [r3, #12]
 8012564:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012568:	6021      	str	r1, [r4, #0]
 801256a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801256e:	bd70      	pop	{r4, r5, r6, pc}
 8012570:	0801533d 	.word	0x0801533d
 8012574:	080154a4 	.word	0x080154a4

08012578 <__multadd>:
 8012578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801257c:	690e      	ldr	r6, [r1, #16]
 801257e:	4607      	mov	r7, r0
 8012580:	4698      	mov	r8, r3
 8012582:	460c      	mov	r4, r1
 8012584:	f101 0014 	add.w	r0, r1, #20
 8012588:	2300      	movs	r3, #0
 801258a:	6805      	ldr	r5, [r0, #0]
 801258c:	b2a9      	uxth	r1, r5
 801258e:	fb02 8101 	mla	r1, r2, r1, r8
 8012592:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8012596:	0c2d      	lsrs	r5, r5, #16
 8012598:	fb02 c505 	mla	r5, r2, r5, ip
 801259c:	b289      	uxth	r1, r1
 801259e:	3301      	adds	r3, #1
 80125a0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80125a4:	429e      	cmp	r6, r3
 80125a6:	f840 1b04 	str.w	r1, [r0], #4
 80125aa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80125ae:	dcec      	bgt.n	801258a <__multadd+0x12>
 80125b0:	f1b8 0f00 	cmp.w	r8, #0
 80125b4:	d022      	beq.n	80125fc <__multadd+0x84>
 80125b6:	68a3      	ldr	r3, [r4, #8]
 80125b8:	42b3      	cmp	r3, r6
 80125ba:	dc19      	bgt.n	80125f0 <__multadd+0x78>
 80125bc:	6861      	ldr	r1, [r4, #4]
 80125be:	4638      	mov	r0, r7
 80125c0:	3101      	adds	r1, #1
 80125c2:	f7ff ff77 	bl	80124b4 <_Balloc>
 80125c6:	4605      	mov	r5, r0
 80125c8:	b928      	cbnz	r0, 80125d6 <__multadd+0x5e>
 80125ca:	4602      	mov	r2, r0
 80125cc:	4b0d      	ldr	r3, [pc, #52]	; (8012604 <__multadd+0x8c>)
 80125ce:	480e      	ldr	r0, [pc, #56]	; (8012608 <__multadd+0x90>)
 80125d0:	21b5      	movs	r1, #181	; 0xb5
 80125d2:	f001 fb29 	bl	8013c28 <__assert_func>
 80125d6:	6922      	ldr	r2, [r4, #16]
 80125d8:	3202      	adds	r2, #2
 80125da:	f104 010c 	add.w	r1, r4, #12
 80125de:	0092      	lsls	r2, r2, #2
 80125e0:	300c      	adds	r0, #12
 80125e2:	f7fc fb4d 	bl	800ec80 <memcpy>
 80125e6:	4621      	mov	r1, r4
 80125e8:	4638      	mov	r0, r7
 80125ea:	f7ff ffa3 	bl	8012534 <_Bfree>
 80125ee:	462c      	mov	r4, r5
 80125f0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80125f4:	3601      	adds	r6, #1
 80125f6:	f8c3 8014 	str.w	r8, [r3, #20]
 80125fa:	6126      	str	r6, [r4, #16]
 80125fc:	4620      	mov	r0, r4
 80125fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012602:	bf00      	nop
 8012604:	080153b3 	.word	0x080153b3
 8012608:	080154a4 	.word	0x080154a4

0801260c <__s2b>:
 801260c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012610:	460c      	mov	r4, r1
 8012612:	4615      	mov	r5, r2
 8012614:	461f      	mov	r7, r3
 8012616:	2209      	movs	r2, #9
 8012618:	3308      	adds	r3, #8
 801261a:	4606      	mov	r6, r0
 801261c:	fb93 f3f2 	sdiv	r3, r3, r2
 8012620:	2100      	movs	r1, #0
 8012622:	2201      	movs	r2, #1
 8012624:	429a      	cmp	r2, r3
 8012626:	db09      	blt.n	801263c <__s2b+0x30>
 8012628:	4630      	mov	r0, r6
 801262a:	f7ff ff43 	bl	80124b4 <_Balloc>
 801262e:	b940      	cbnz	r0, 8012642 <__s2b+0x36>
 8012630:	4602      	mov	r2, r0
 8012632:	4b19      	ldr	r3, [pc, #100]	; (8012698 <__s2b+0x8c>)
 8012634:	4819      	ldr	r0, [pc, #100]	; (801269c <__s2b+0x90>)
 8012636:	21ce      	movs	r1, #206	; 0xce
 8012638:	f001 faf6 	bl	8013c28 <__assert_func>
 801263c:	0052      	lsls	r2, r2, #1
 801263e:	3101      	adds	r1, #1
 8012640:	e7f0      	b.n	8012624 <__s2b+0x18>
 8012642:	9b08      	ldr	r3, [sp, #32]
 8012644:	6143      	str	r3, [r0, #20]
 8012646:	2d09      	cmp	r5, #9
 8012648:	f04f 0301 	mov.w	r3, #1
 801264c:	6103      	str	r3, [r0, #16]
 801264e:	dd16      	ble.n	801267e <__s2b+0x72>
 8012650:	f104 0909 	add.w	r9, r4, #9
 8012654:	46c8      	mov	r8, r9
 8012656:	442c      	add	r4, r5
 8012658:	f818 3b01 	ldrb.w	r3, [r8], #1
 801265c:	4601      	mov	r1, r0
 801265e:	3b30      	subs	r3, #48	; 0x30
 8012660:	220a      	movs	r2, #10
 8012662:	4630      	mov	r0, r6
 8012664:	f7ff ff88 	bl	8012578 <__multadd>
 8012668:	45a0      	cmp	r8, r4
 801266a:	d1f5      	bne.n	8012658 <__s2b+0x4c>
 801266c:	f1a5 0408 	sub.w	r4, r5, #8
 8012670:	444c      	add	r4, r9
 8012672:	1b2d      	subs	r5, r5, r4
 8012674:	1963      	adds	r3, r4, r5
 8012676:	42bb      	cmp	r3, r7
 8012678:	db04      	blt.n	8012684 <__s2b+0x78>
 801267a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801267e:	340a      	adds	r4, #10
 8012680:	2509      	movs	r5, #9
 8012682:	e7f6      	b.n	8012672 <__s2b+0x66>
 8012684:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012688:	4601      	mov	r1, r0
 801268a:	3b30      	subs	r3, #48	; 0x30
 801268c:	220a      	movs	r2, #10
 801268e:	4630      	mov	r0, r6
 8012690:	f7ff ff72 	bl	8012578 <__multadd>
 8012694:	e7ee      	b.n	8012674 <__s2b+0x68>
 8012696:	bf00      	nop
 8012698:	080153b3 	.word	0x080153b3
 801269c:	080154a4 	.word	0x080154a4

080126a0 <__hi0bits>:
 80126a0:	0c03      	lsrs	r3, r0, #16
 80126a2:	041b      	lsls	r3, r3, #16
 80126a4:	b9d3      	cbnz	r3, 80126dc <__hi0bits+0x3c>
 80126a6:	0400      	lsls	r0, r0, #16
 80126a8:	2310      	movs	r3, #16
 80126aa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80126ae:	bf04      	itt	eq
 80126b0:	0200      	lsleq	r0, r0, #8
 80126b2:	3308      	addeq	r3, #8
 80126b4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80126b8:	bf04      	itt	eq
 80126ba:	0100      	lsleq	r0, r0, #4
 80126bc:	3304      	addeq	r3, #4
 80126be:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80126c2:	bf04      	itt	eq
 80126c4:	0080      	lsleq	r0, r0, #2
 80126c6:	3302      	addeq	r3, #2
 80126c8:	2800      	cmp	r0, #0
 80126ca:	db05      	blt.n	80126d8 <__hi0bits+0x38>
 80126cc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80126d0:	f103 0301 	add.w	r3, r3, #1
 80126d4:	bf08      	it	eq
 80126d6:	2320      	moveq	r3, #32
 80126d8:	4618      	mov	r0, r3
 80126da:	4770      	bx	lr
 80126dc:	2300      	movs	r3, #0
 80126de:	e7e4      	b.n	80126aa <__hi0bits+0xa>

080126e0 <__lo0bits>:
 80126e0:	6803      	ldr	r3, [r0, #0]
 80126e2:	f013 0207 	ands.w	r2, r3, #7
 80126e6:	4601      	mov	r1, r0
 80126e8:	d00b      	beq.n	8012702 <__lo0bits+0x22>
 80126ea:	07da      	lsls	r2, r3, #31
 80126ec:	d424      	bmi.n	8012738 <__lo0bits+0x58>
 80126ee:	0798      	lsls	r0, r3, #30
 80126f0:	bf49      	itett	mi
 80126f2:	085b      	lsrmi	r3, r3, #1
 80126f4:	089b      	lsrpl	r3, r3, #2
 80126f6:	2001      	movmi	r0, #1
 80126f8:	600b      	strmi	r3, [r1, #0]
 80126fa:	bf5c      	itt	pl
 80126fc:	600b      	strpl	r3, [r1, #0]
 80126fe:	2002      	movpl	r0, #2
 8012700:	4770      	bx	lr
 8012702:	b298      	uxth	r0, r3
 8012704:	b9b0      	cbnz	r0, 8012734 <__lo0bits+0x54>
 8012706:	0c1b      	lsrs	r3, r3, #16
 8012708:	2010      	movs	r0, #16
 801270a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801270e:	bf04      	itt	eq
 8012710:	0a1b      	lsreq	r3, r3, #8
 8012712:	3008      	addeq	r0, #8
 8012714:	071a      	lsls	r2, r3, #28
 8012716:	bf04      	itt	eq
 8012718:	091b      	lsreq	r3, r3, #4
 801271a:	3004      	addeq	r0, #4
 801271c:	079a      	lsls	r2, r3, #30
 801271e:	bf04      	itt	eq
 8012720:	089b      	lsreq	r3, r3, #2
 8012722:	3002      	addeq	r0, #2
 8012724:	07da      	lsls	r2, r3, #31
 8012726:	d403      	bmi.n	8012730 <__lo0bits+0x50>
 8012728:	085b      	lsrs	r3, r3, #1
 801272a:	f100 0001 	add.w	r0, r0, #1
 801272e:	d005      	beq.n	801273c <__lo0bits+0x5c>
 8012730:	600b      	str	r3, [r1, #0]
 8012732:	4770      	bx	lr
 8012734:	4610      	mov	r0, r2
 8012736:	e7e8      	b.n	801270a <__lo0bits+0x2a>
 8012738:	2000      	movs	r0, #0
 801273a:	4770      	bx	lr
 801273c:	2020      	movs	r0, #32
 801273e:	4770      	bx	lr

08012740 <__i2b>:
 8012740:	b510      	push	{r4, lr}
 8012742:	460c      	mov	r4, r1
 8012744:	2101      	movs	r1, #1
 8012746:	f7ff feb5 	bl	80124b4 <_Balloc>
 801274a:	4602      	mov	r2, r0
 801274c:	b928      	cbnz	r0, 801275a <__i2b+0x1a>
 801274e:	4b05      	ldr	r3, [pc, #20]	; (8012764 <__i2b+0x24>)
 8012750:	4805      	ldr	r0, [pc, #20]	; (8012768 <__i2b+0x28>)
 8012752:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8012756:	f001 fa67 	bl	8013c28 <__assert_func>
 801275a:	2301      	movs	r3, #1
 801275c:	6144      	str	r4, [r0, #20]
 801275e:	6103      	str	r3, [r0, #16]
 8012760:	bd10      	pop	{r4, pc}
 8012762:	bf00      	nop
 8012764:	080153b3 	.word	0x080153b3
 8012768:	080154a4 	.word	0x080154a4

0801276c <__multiply>:
 801276c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012770:	4614      	mov	r4, r2
 8012772:	690a      	ldr	r2, [r1, #16]
 8012774:	6923      	ldr	r3, [r4, #16]
 8012776:	429a      	cmp	r2, r3
 8012778:	bfb8      	it	lt
 801277a:	460b      	movlt	r3, r1
 801277c:	460d      	mov	r5, r1
 801277e:	bfbc      	itt	lt
 8012780:	4625      	movlt	r5, r4
 8012782:	461c      	movlt	r4, r3
 8012784:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8012788:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801278c:	68ab      	ldr	r3, [r5, #8]
 801278e:	6869      	ldr	r1, [r5, #4]
 8012790:	eb0a 0709 	add.w	r7, sl, r9
 8012794:	42bb      	cmp	r3, r7
 8012796:	b085      	sub	sp, #20
 8012798:	bfb8      	it	lt
 801279a:	3101      	addlt	r1, #1
 801279c:	f7ff fe8a 	bl	80124b4 <_Balloc>
 80127a0:	b930      	cbnz	r0, 80127b0 <__multiply+0x44>
 80127a2:	4602      	mov	r2, r0
 80127a4:	4b42      	ldr	r3, [pc, #264]	; (80128b0 <__multiply+0x144>)
 80127a6:	4843      	ldr	r0, [pc, #268]	; (80128b4 <__multiply+0x148>)
 80127a8:	f240 115d 	movw	r1, #349	; 0x15d
 80127ac:	f001 fa3c 	bl	8013c28 <__assert_func>
 80127b0:	f100 0614 	add.w	r6, r0, #20
 80127b4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80127b8:	4633      	mov	r3, r6
 80127ba:	2200      	movs	r2, #0
 80127bc:	4543      	cmp	r3, r8
 80127be:	d31e      	bcc.n	80127fe <__multiply+0x92>
 80127c0:	f105 0c14 	add.w	ip, r5, #20
 80127c4:	f104 0314 	add.w	r3, r4, #20
 80127c8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80127cc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80127d0:	9202      	str	r2, [sp, #8]
 80127d2:	ebac 0205 	sub.w	r2, ip, r5
 80127d6:	3a15      	subs	r2, #21
 80127d8:	f022 0203 	bic.w	r2, r2, #3
 80127dc:	3204      	adds	r2, #4
 80127de:	f105 0115 	add.w	r1, r5, #21
 80127e2:	458c      	cmp	ip, r1
 80127e4:	bf38      	it	cc
 80127e6:	2204      	movcc	r2, #4
 80127e8:	9201      	str	r2, [sp, #4]
 80127ea:	9a02      	ldr	r2, [sp, #8]
 80127ec:	9303      	str	r3, [sp, #12]
 80127ee:	429a      	cmp	r2, r3
 80127f0:	d808      	bhi.n	8012804 <__multiply+0x98>
 80127f2:	2f00      	cmp	r7, #0
 80127f4:	dc55      	bgt.n	80128a2 <__multiply+0x136>
 80127f6:	6107      	str	r7, [r0, #16]
 80127f8:	b005      	add	sp, #20
 80127fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127fe:	f843 2b04 	str.w	r2, [r3], #4
 8012802:	e7db      	b.n	80127bc <__multiply+0x50>
 8012804:	f8b3 a000 	ldrh.w	sl, [r3]
 8012808:	f1ba 0f00 	cmp.w	sl, #0
 801280c:	d020      	beq.n	8012850 <__multiply+0xe4>
 801280e:	f105 0e14 	add.w	lr, r5, #20
 8012812:	46b1      	mov	r9, r6
 8012814:	2200      	movs	r2, #0
 8012816:	f85e 4b04 	ldr.w	r4, [lr], #4
 801281a:	f8d9 b000 	ldr.w	fp, [r9]
 801281e:	b2a1      	uxth	r1, r4
 8012820:	fa1f fb8b 	uxth.w	fp, fp
 8012824:	fb0a b101 	mla	r1, sl, r1, fp
 8012828:	4411      	add	r1, r2
 801282a:	f8d9 2000 	ldr.w	r2, [r9]
 801282e:	0c24      	lsrs	r4, r4, #16
 8012830:	0c12      	lsrs	r2, r2, #16
 8012832:	fb0a 2404 	mla	r4, sl, r4, r2
 8012836:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801283a:	b289      	uxth	r1, r1
 801283c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8012840:	45f4      	cmp	ip, lr
 8012842:	f849 1b04 	str.w	r1, [r9], #4
 8012846:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801284a:	d8e4      	bhi.n	8012816 <__multiply+0xaa>
 801284c:	9901      	ldr	r1, [sp, #4]
 801284e:	5072      	str	r2, [r6, r1]
 8012850:	9a03      	ldr	r2, [sp, #12]
 8012852:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8012856:	3304      	adds	r3, #4
 8012858:	f1b9 0f00 	cmp.w	r9, #0
 801285c:	d01f      	beq.n	801289e <__multiply+0x132>
 801285e:	6834      	ldr	r4, [r6, #0]
 8012860:	f105 0114 	add.w	r1, r5, #20
 8012864:	46b6      	mov	lr, r6
 8012866:	f04f 0a00 	mov.w	sl, #0
 801286a:	880a      	ldrh	r2, [r1, #0]
 801286c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8012870:	fb09 b202 	mla	r2, r9, r2, fp
 8012874:	4492      	add	sl, r2
 8012876:	b2a4      	uxth	r4, r4
 8012878:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801287c:	f84e 4b04 	str.w	r4, [lr], #4
 8012880:	f851 4b04 	ldr.w	r4, [r1], #4
 8012884:	f8be 2000 	ldrh.w	r2, [lr]
 8012888:	0c24      	lsrs	r4, r4, #16
 801288a:	fb09 2404 	mla	r4, r9, r4, r2
 801288e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8012892:	458c      	cmp	ip, r1
 8012894:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8012898:	d8e7      	bhi.n	801286a <__multiply+0xfe>
 801289a:	9a01      	ldr	r2, [sp, #4]
 801289c:	50b4      	str	r4, [r6, r2]
 801289e:	3604      	adds	r6, #4
 80128a0:	e7a3      	b.n	80127ea <__multiply+0x7e>
 80128a2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d1a5      	bne.n	80127f6 <__multiply+0x8a>
 80128aa:	3f01      	subs	r7, #1
 80128ac:	e7a1      	b.n	80127f2 <__multiply+0x86>
 80128ae:	bf00      	nop
 80128b0:	080153b3 	.word	0x080153b3
 80128b4:	080154a4 	.word	0x080154a4

080128b8 <__pow5mult>:
 80128b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80128bc:	4615      	mov	r5, r2
 80128be:	f012 0203 	ands.w	r2, r2, #3
 80128c2:	4606      	mov	r6, r0
 80128c4:	460f      	mov	r7, r1
 80128c6:	d007      	beq.n	80128d8 <__pow5mult+0x20>
 80128c8:	4c25      	ldr	r4, [pc, #148]	; (8012960 <__pow5mult+0xa8>)
 80128ca:	3a01      	subs	r2, #1
 80128cc:	2300      	movs	r3, #0
 80128ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80128d2:	f7ff fe51 	bl	8012578 <__multadd>
 80128d6:	4607      	mov	r7, r0
 80128d8:	10ad      	asrs	r5, r5, #2
 80128da:	d03d      	beq.n	8012958 <__pow5mult+0xa0>
 80128dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80128de:	b97c      	cbnz	r4, 8012900 <__pow5mult+0x48>
 80128e0:	2010      	movs	r0, #16
 80128e2:	f7fc f9c5 	bl	800ec70 <malloc>
 80128e6:	4602      	mov	r2, r0
 80128e8:	6270      	str	r0, [r6, #36]	; 0x24
 80128ea:	b928      	cbnz	r0, 80128f8 <__pow5mult+0x40>
 80128ec:	4b1d      	ldr	r3, [pc, #116]	; (8012964 <__pow5mult+0xac>)
 80128ee:	481e      	ldr	r0, [pc, #120]	; (8012968 <__pow5mult+0xb0>)
 80128f0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80128f4:	f001 f998 	bl	8013c28 <__assert_func>
 80128f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80128fc:	6004      	str	r4, [r0, #0]
 80128fe:	60c4      	str	r4, [r0, #12]
 8012900:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8012904:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012908:	b94c      	cbnz	r4, 801291e <__pow5mult+0x66>
 801290a:	f240 2171 	movw	r1, #625	; 0x271
 801290e:	4630      	mov	r0, r6
 8012910:	f7ff ff16 	bl	8012740 <__i2b>
 8012914:	2300      	movs	r3, #0
 8012916:	f8c8 0008 	str.w	r0, [r8, #8]
 801291a:	4604      	mov	r4, r0
 801291c:	6003      	str	r3, [r0, #0]
 801291e:	f04f 0900 	mov.w	r9, #0
 8012922:	07eb      	lsls	r3, r5, #31
 8012924:	d50a      	bpl.n	801293c <__pow5mult+0x84>
 8012926:	4639      	mov	r1, r7
 8012928:	4622      	mov	r2, r4
 801292a:	4630      	mov	r0, r6
 801292c:	f7ff ff1e 	bl	801276c <__multiply>
 8012930:	4639      	mov	r1, r7
 8012932:	4680      	mov	r8, r0
 8012934:	4630      	mov	r0, r6
 8012936:	f7ff fdfd 	bl	8012534 <_Bfree>
 801293a:	4647      	mov	r7, r8
 801293c:	106d      	asrs	r5, r5, #1
 801293e:	d00b      	beq.n	8012958 <__pow5mult+0xa0>
 8012940:	6820      	ldr	r0, [r4, #0]
 8012942:	b938      	cbnz	r0, 8012954 <__pow5mult+0x9c>
 8012944:	4622      	mov	r2, r4
 8012946:	4621      	mov	r1, r4
 8012948:	4630      	mov	r0, r6
 801294a:	f7ff ff0f 	bl	801276c <__multiply>
 801294e:	6020      	str	r0, [r4, #0]
 8012950:	f8c0 9000 	str.w	r9, [r0]
 8012954:	4604      	mov	r4, r0
 8012956:	e7e4      	b.n	8012922 <__pow5mult+0x6a>
 8012958:	4638      	mov	r0, r7
 801295a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801295e:	bf00      	nop
 8012960:	080155f8 	.word	0x080155f8
 8012964:	0801533d 	.word	0x0801533d
 8012968:	080154a4 	.word	0x080154a4

0801296c <__lshift>:
 801296c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012970:	460c      	mov	r4, r1
 8012972:	6849      	ldr	r1, [r1, #4]
 8012974:	6923      	ldr	r3, [r4, #16]
 8012976:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801297a:	68a3      	ldr	r3, [r4, #8]
 801297c:	4607      	mov	r7, r0
 801297e:	4691      	mov	r9, r2
 8012980:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012984:	f108 0601 	add.w	r6, r8, #1
 8012988:	42b3      	cmp	r3, r6
 801298a:	db0b      	blt.n	80129a4 <__lshift+0x38>
 801298c:	4638      	mov	r0, r7
 801298e:	f7ff fd91 	bl	80124b4 <_Balloc>
 8012992:	4605      	mov	r5, r0
 8012994:	b948      	cbnz	r0, 80129aa <__lshift+0x3e>
 8012996:	4602      	mov	r2, r0
 8012998:	4b28      	ldr	r3, [pc, #160]	; (8012a3c <__lshift+0xd0>)
 801299a:	4829      	ldr	r0, [pc, #164]	; (8012a40 <__lshift+0xd4>)
 801299c:	f240 11d9 	movw	r1, #473	; 0x1d9
 80129a0:	f001 f942 	bl	8013c28 <__assert_func>
 80129a4:	3101      	adds	r1, #1
 80129a6:	005b      	lsls	r3, r3, #1
 80129a8:	e7ee      	b.n	8012988 <__lshift+0x1c>
 80129aa:	2300      	movs	r3, #0
 80129ac:	f100 0114 	add.w	r1, r0, #20
 80129b0:	f100 0210 	add.w	r2, r0, #16
 80129b4:	4618      	mov	r0, r3
 80129b6:	4553      	cmp	r3, sl
 80129b8:	db33      	blt.n	8012a22 <__lshift+0xb6>
 80129ba:	6920      	ldr	r0, [r4, #16]
 80129bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80129c0:	f104 0314 	add.w	r3, r4, #20
 80129c4:	f019 091f 	ands.w	r9, r9, #31
 80129c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80129cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80129d0:	d02b      	beq.n	8012a2a <__lshift+0xbe>
 80129d2:	f1c9 0e20 	rsb	lr, r9, #32
 80129d6:	468a      	mov	sl, r1
 80129d8:	2200      	movs	r2, #0
 80129da:	6818      	ldr	r0, [r3, #0]
 80129dc:	fa00 f009 	lsl.w	r0, r0, r9
 80129e0:	4302      	orrs	r2, r0
 80129e2:	f84a 2b04 	str.w	r2, [sl], #4
 80129e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80129ea:	459c      	cmp	ip, r3
 80129ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80129f0:	d8f3      	bhi.n	80129da <__lshift+0x6e>
 80129f2:	ebac 0304 	sub.w	r3, ip, r4
 80129f6:	3b15      	subs	r3, #21
 80129f8:	f023 0303 	bic.w	r3, r3, #3
 80129fc:	3304      	adds	r3, #4
 80129fe:	f104 0015 	add.w	r0, r4, #21
 8012a02:	4584      	cmp	ip, r0
 8012a04:	bf38      	it	cc
 8012a06:	2304      	movcc	r3, #4
 8012a08:	50ca      	str	r2, [r1, r3]
 8012a0a:	b10a      	cbz	r2, 8012a10 <__lshift+0xa4>
 8012a0c:	f108 0602 	add.w	r6, r8, #2
 8012a10:	3e01      	subs	r6, #1
 8012a12:	4638      	mov	r0, r7
 8012a14:	612e      	str	r6, [r5, #16]
 8012a16:	4621      	mov	r1, r4
 8012a18:	f7ff fd8c 	bl	8012534 <_Bfree>
 8012a1c:	4628      	mov	r0, r5
 8012a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a22:	f842 0f04 	str.w	r0, [r2, #4]!
 8012a26:	3301      	adds	r3, #1
 8012a28:	e7c5      	b.n	80129b6 <__lshift+0x4a>
 8012a2a:	3904      	subs	r1, #4
 8012a2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012a30:	f841 2f04 	str.w	r2, [r1, #4]!
 8012a34:	459c      	cmp	ip, r3
 8012a36:	d8f9      	bhi.n	8012a2c <__lshift+0xc0>
 8012a38:	e7ea      	b.n	8012a10 <__lshift+0xa4>
 8012a3a:	bf00      	nop
 8012a3c:	080153b3 	.word	0x080153b3
 8012a40:	080154a4 	.word	0x080154a4

08012a44 <__mcmp>:
 8012a44:	b530      	push	{r4, r5, lr}
 8012a46:	6902      	ldr	r2, [r0, #16]
 8012a48:	690c      	ldr	r4, [r1, #16]
 8012a4a:	1b12      	subs	r2, r2, r4
 8012a4c:	d10e      	bne.n	8012a6c <__mcmp+0x28>
 8012a4e:	f100 0314 	add.w	r3, r0, #20
 8012a52:	3114      	adds	r1, #20
 8012a54:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8012a58:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8012a5c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012a60:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8012a64:	42a5      	cmp	r5, r4
 8012a66:	d003      	beq.n	8012a70 <__mcmp+0x2c>
 8012a68:	d305      	bcc.n	8012a76 <__mcmp+0x32>
 8012a6a:	2201      	movs	r2, #1
 8012a6c:	4610      	mov	r0, r2
 8012a6e:	bd30      	pop	{r4, r5, pc}
 8012a70:	4283      	cmp	r3, r0
 8012a72:	d3f3      	bcc.n	8012a5c <__mcmp+0x18>
 8012a74:	e7fa      	b.n	8012a6c <__mcmp+0x28>
 8012a76:	f04f 32ff 	mov.w	r2, #4294967295
 8012a7a:	e7f7      	b.n	8012a6c <__mcmp+0x28>

08012a7c <__mdiff>:
 8012a7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a80:	460c      	mov	r4, r1
 8012a82:	4606      	mov	r6, r0
 8012a84:	4611      	mov	r1, r2
 8012a86:	4620      	mov	r0, r4
 8012a88:	4617      	mov	r7, r2
 8012a8a:	f7ff ffdb 	bl	8012a44 <__mcmp>
 8012a8e:	1e05      	subs	r5, r0, #0
 8012a90:	d110      	bne.n	8012ab4 <__mdiff+0x38>
 8012a92:	4629      	mov	r1, r5
 8012a94:	4630      	mov	r0, r6
 8012a96:	f7ff fd0d 	bl	80124b4 <_Balloc>
 8012a9a:	b930      	cbnz	r0, 8012aaa <__mdiff+0x2e>
 8012a9c:	4b39      	ldr	r3, [pc, #228]	; (8012b84 <__mdiff+0x108>)
 8012a9e:	4602      	mov	r2, r0
 8012aa0:	f240 2132 	movw	r1, #562	; 0x232
 8012aa4:	4838      	ldr	r0, [pc, #224]	; (8012b88 <__mdiff+0x10c>)
 8012aa6:	f001 f8bf 	bl	8013c28 <__assert_func>
 8012aaa:	2301      	movs	r3, #1
 8012aac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012ab0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ab4:	bfa4      	itt	ge
 8012ab6:	463b      	movge	r3, r7
 8012ab8:	4627      	movge	r7, r4
 8012aba:	4630      	mov	r0, r6
 8012abc:	6879      	ldr	r1, [r7, #4]
 8012abe:	bfa6      	itte	ge
 8012ac0:	461c      	movge	r4, r3
 8012ac2:	2500      	movge	r5, #0
 8012ac4:	2501      	movlt	r5, #1
 8012ac6:	f7ff fcf5 	bl	80124b4 <_Balloc>
 8012aca:	b920      	cbnz	r0, 8012ad6 <__mdiff+0x5a>
 8012acc:	4b2d      	ldr	r3, [pc, #180]	; (8012b84 <__mdiff+0x108>)
 8012ace:	4602      	mov	r2, r0
 8012ad0:	f44f 7110 	mov.w	r1, #576	; 0x240
 8012ad4:	e7e6      	b.n	8012aa4 <__mdiff+0x28>
 8012ad6:	693e      	ldr	r6, [r7, #16]
 8012ad8:	60c5      	str	r5, [r0, #12]
 8012ada:	6925      	ldr	r5, [r4, #16]
 8012adc:	f107 0114 	add.w	r1, r7, #20
 8012ae0:	f104 0914 	add.w	r9, r4, #20
 8012ae4:	f100 0e14 	add.w	lr, r0, #20
 8012ae8:	f107 0210 	add.w	r2, r7, #16
 8012aec:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8012af0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8012af4:	46f2      	mov	sl, lr
 8012af6:	2700      	movs	r7, #0
 8012af8:	f859 3b04 	ldr.w	r3, [r9], #4
 8012afc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012b00:	fa1f f883 	uxth.w	r8, r3
 8012b04:	fa17 f78b 	uxtah	r7, r7, fp
 8012b08:	0c1b      	lsrs	r3, r3, #16
 8012b0a:	eba7 0808 	sub.w	r8, r7, r8
 8012b0e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012b12:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8012b16:	fa1f f888 	uxth.w	r8, r8
 8012b1a:	141f      	asrs	r7, r3, #16
 8012b1c:	454d      	cmp	r5, r9
 8012b1e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012b22:	f84a 3b04 	str.w	r3, [sl], #4
 8012b26:	d8e7      	bhi.n	8012af8 <__mdiff+0x7c>
 8012b28:	1b2b      	subs	r3, r5, r4
 8012b2a:	3b15      	subs	r3, #21
 8012b2c:	f023 0303 	bic.w	r3, r3, #3
 8012b30:	3304      	adds	r3, #4
 8012b32:	3415      	adds	r4, #21
 8012b34:	42a5      	cmp	r5, r4
 8012b36:	bf38      	it	cc
 8012b38:	2304      	movcc	r3, #4
 8012b3a:	4419      	add	r1, r3
 8012b3c:	4473      	add	r3, lr
 8012b3e:	469e      	mov	lr, r3
 8012b40:	460d      	mov	r5, r1
 8012b42:	4565      	cmp	r5, ip
 8012b44:	d30e      	bcc.n	8012b64 <__mdiff+0xe8>
 8012b46:	f10c 0203 	add.w	r2, ip, #3
 8012b4a:	1a52      	subs	r2, r2, r1
 8012b4c:	f022 0203 	bic.w	r2, r2, #3
 8012b50:	3903      	subs	r1, #3
 8012b52:	458c      	cmp	ip, r1
 8012b54:	bf38      	it	cc
 8012b56:	2200      	movcc	r2, #0
 8012b58:	441a      	add	r2, r3
 8012b5a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8012b5e:	b17b      	cbz	r3, 8012b80 <__mdiff+0x104>
 8012b60:	6106      	str	r6, [r0, #16]
 8012b62:	e7a5      	b.n	8012ab0 <__mdiff+0x34>
 8012b64:	f855 8b04 	ldr.w	r8, [r5], #4
 8012b68:	fa17 f488 	uxtah	r4, r7, r8
 8012b6c:	1422      	asrs	r2, r4, #16
 8012b6e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8012b72:	b2a4      	uxth	r4, r4
 8012b74:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8012b78:	f84e 4b04 	str.w	r4, [lr], #4
 8012b7c:	1417      	asrs	r7, r2, #16
 8012b7e:	e7e0      	b.n	8012b42 <__mdiff+0xc6>
 8012b80:	3e01      	subs	r6, #1
 8012b82:	e7ea      	b.n	8012b5a <__mdiff+0xde>
 8012b84:	080153b3 	.word	0x080153b3
 8012b88:	080154a4 	.word	0x080154a4

08012b8c <__ulp>:
 8012b8c:	b082      	sub	sp, #8
 8012b8e:	ed8d 0b00 	vstr	d0, [sp]
 8012b92:	9b01      	ldr	r3, [sp, #4]
 8012b94:	4912      	ldr	r1, [pc, #72]	; (8012be0 <__ulp+0x54>)
 8012b96:	4019      	ands	r1, r3
 8012b98:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8012b9c:	2900      	cmp	r1, #0
 8012b9e:	dd05      	ble.n	8012bac <__ulp+0x20>
 8012ba0:	2200      	movs	r2, #0
 8012ba2:	460b      	mov	r3, r1
 8012ba4:	ec43 2b10 	vmov	d0, r2, r3
 8012ba8:	b002      	add	sp, #8
 8012baa:	4770      	bx	lr
 8012bac:	4249      	negs	r1, r1
 8012bae:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8012bb2:	ea4f 5021 	mov.w	r0, r1, asr #20
 8012bb6:	f04f 0200 	mov.w	r2, #0
 8012bba:	f04f 0300 	mov.w	r3, #0
 8012bbe:	da04      	bge.n	8012bca <__ulp+0x3e>
 8012bc0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8012bc4:	fa41 f300 	asr.w	r3, r1, r0
 8012bc8:	e7ec      	b.n	8012ba4 <__ulp+0x18>
 8012bca:	f1a0 0114 	sub.w	r1, r0, #20
 8012bce:	291e      	cmp	r1, #30
 8012bd0:	bfda      	itte	le
 8012bd2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8012bd6:	fa20 f101 	lsrle.w	r1, r0, r1
 8012bda:	2101      	movgt	r1, #1
 8012bdc:	460a      	mov	r2, r1
 8012bde:	e7e1      	b.n	8012ba4 <__ulp+0x18>
 8012be0:	7ff00000 	.word	0x7ff00000

08012be4 <__b2d>:
 8012be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012be6:	6905      	ldr	r5, [r0, #16]
 8012be8:	f100 0714 	add.w	r7, r0, #20
 8012bec:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8012bf0:	1f2e      	subs	r6, r5, #4
 8012bf2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8012bf6:	4620      	mov	r0, r4
 8012bf8:	f7ff fd52 	bl	80126a0 <__hi0bits>
 8012bfc:	f1c0 0320 	rsb	r3, r0, #32
 8012c00:	280a      	cmp	r0, #10
 8012c02:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8012c80 <__b2d+0x9c>
 8012c06:	600b      	str	r3, [r1, #0]
 8012c08:	dc14      	bgt.n	8012c34 <__b2d+0x50>
 8012c0a:	f1c0 0e0b 	rsb	lr, r0, #11
 8012c0e:	fa24 f10e 	lsr.w	r1, r4, lr
 8012c12:	42b7      	cmp	r7, r6
 8012c14:	ea41 030c 	orr.w	r3, r1, ip
 8012c18:	bf34      	ite	cc
 8012c1a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8012c1e:	2100      	movcs	r1, #0
 8012c20:	3015      	adds	r0, #21
 8012c22:	fa04 f000 	lsl.w	r0, r4, r0
 8012c26:	fa21 f10e 	lsr.w	r1, r1, lr
 8012c2a:	ea40 0201 	orr.w	r2, r0, r1
 8012c2e:	ec43 2b10 	vmov	d0, r2, r3
 8012c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012c34:	42b7      	cmp	r7, r6
 8012c36:	bf3a      	itte	cc
 8012c38:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8012c3c:	f1a5 0608 	subcc.w	r6, r5, #8
 8012c40:	2100      	movcs	r1, #0
 8012c42:	380b      	subs	r0, #11
 8012c44:	d017      	beq.n	8012c76 <__b2d+0x92>
 8012c46:	f1c0 0c20 	rsb	ip, r0, #32
 8012c4a:	fa04 f500 	lsl.w	r5, r4, r0
 8012c4e:	42be      	cmp	r6, r7
 8012c50:	fa21 f40c 	lsr.w	r4, r1, ip
 8012c54:	ea45 0504 	orr.w	r5, r5, r4
 8012c58:	bf8c      	ite	hi
 8012c5a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8012c5e:	2400      	movls	r4, #0
 8012c60:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8012c64:	fa01 f000 	lsl.w	r0, r1, r0
 8012c68:	fa24 f40c 	lsr.w	r4, r4, ip
 8012c6c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012c70:	ea40 0204 	orr.w	r2, r0, r4
 8012c74:	e7db      	b.n	8012c2e <__b2d+0x4a>
 8012c76:	ea44 030c 	orr.w	r3, r4, ip
 8012c7a:	460a      	mov	r2, r1
 8012c7c:	e7d7      	b.n	8012c2e <__b2d+0x4a>
 8012c7e:	bf00      	nop
 8012c80:	3ff00000 	.word	0x3ff00000

08012c84 <__d2b>:
 8012c84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012c88:	4689      	mov	r9, r1
 8012c8a:	2101      	movs	r1, #1
 8012c8c:	ec57 6b10 	vmov	r6, r7, d0
 8012c90:	4690      	mov	r8, r2
 8012c92:	f7ff fc0f 	bl	80124b4 <_Balloc>
 8012c96:	4604      	mov	r4, r0
 8012c98:	b930      	cbnz	r0, 8012ca8 <__d2b+0x24>
 8012c9a:	4602      	mov	r2, r0
 8012c9c:	4b25      	ldr	r3, [pc, #148]	; (8012d34 <__d2b+0xb0>)
 8012c9e:	4826      	ldr	r0, [pc, #152]	; (8012d38 <__d2b+0xb4>)
 8012ca0:	f240 310a 	movw	r1, #778	; 0x30a
 8012ca4:	f000 ffc0 	bl	8013c28 <__assert_func>
 8012ca8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012cac:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012cb0:	bb35      	cbnz	r5, 8012d00 <__d2b+0x7c>
 8012cb2:	2e00      	cmp	r6, #0
 8012cb4:	9301      	str	r3, [sp, #4]
 8012cb6:	d028      	beq.n	8012d0a <__d2b+0x86>
 8012cb8:	4668      	mov	r0, sp
 8012cba:	9600      	str	r6, [sp, #0]
 8012cbc:	f7ff fd10 	bl	80126e0 <__lo0bits>
 8012cc0:	9900      	ldr	r1, [sp, #0]
 8012cc2:	b300      	cbz	r0, 8012d06 <__d2b+0x82>
 8012cc4:	9a01      	ldr	r2, [sp, #4]
 8012cc6:	f1c0 0320 	rsb	r3, r0, #32
 8012cca:	fa02 f303 	lsl.w	r3, r2, r3
 8012cce:	430b      	orrs	r3, r1
 8012cd0:	40c2      	lsrs	r2, r0
 8012cd2:	6163      	str	r3, [r4, #20]
 8012cd4:	9201      	str	r2, [sp, #4]
 8012cd6:	9b01      	ldr	r3, [sp, #4]
 8012cd8:	61a3      	str	r3, [r4, #24]
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	bf14      	ite	ne
 8012cde:	2202      	movne	r2, #2
 8012ce0:	2201      	moveq	r2, #1
 8012ce2:	6122      	str	r2, [r4, #16]
 8012ce4:	b1d5      	cbz	r5, 8012d1c <__d2b+0x98>
 8012ce6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8012cea:	4405      	add	r5, r0
 8012cec:	f8c9 5000 	str.w	r5, [r9]
 8012cf0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012cf4:	f8c8 0000 	str.w	r0, [r8]
 8012cf8:	4620      	mov	r0, r4
 8012cfa:	b003      	add	sp, #12
 8012cfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012d00:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012d04:	e7d5      	b.n	8012cb2 <__d2b+0x2e>
 8012d06:	6161      	str	r1, [r4, #20]
 8012d08:	e7e5      	b.n	8012cd6 <__d2b+0x52>
 8012d0a:	a801      	add	r0, sp, #4
 8012d0c:	f7ff fce8 	bl	80126e0 <__lo0bits>
 8012d10:	9b01      	ldr	r3, [sp, #4]
 8012d12:	6163      	str	r3, [r4, #20]
 8012d14:	2201      	movs	r2, #1
 8012d16:	6122      	str	r2, [r4, #16]
 8012d18:	3020      	adds	r0, #32
 8012d1a:	e7e3      	b.n	8012ce4 <__d2b+0x60>
 8012d1c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012d20:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012d24:	f8c9 0000 	str.w	r0, [r9]
 8012d28:	6918      	ldr	r0, [r3, #16]
 8012d2a:	f7ff fcb9 	bl	80126a0 <__hi0bits>
 8012d2e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012d32:	e7df      	b.n	8012cf4 <__d2b+0x70>
 8012d34:	080153b3 	.word	0x080153b3
 8012d38:	080154a4 	.word	0x080154a4

08012d3c <__ratio>:
 8012d3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d40:	4688      	mov	r8, r1
 8012d42:	4669      	mov	r1, sp
 8012d44:	4681      	mov	r9, r0
 8012d46:	f7ff ff4d 	bl	8012be4 <__b2d>
 8012d4a:	a901      	add	r1, sp, #4
 8012d4c:	4640      	mov	r0, r8
 8012d4e:	ec55 4b10 	vmov	r4, r5, d0
 8012d52:	f7ff ff47 	bl	8012be4 <__b2d>
 8012d56:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012d5a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8012d5e:	eba3 0c02 	sub.w	ip, r3, r2
 8012d62:	e9dd 3200 	ldrd	r3, r2, [sp]
 8012d66:	1a9b      	subs	r3, r3, r2
 8012d68:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8012d6c:	ec51 0b10 	vmov	r0, r1, d0
 8012d70:	2b00      	cmp	r3, #0
 8012d72:	bfd6      	itet	le
 8012d74:	460a      	movle	r2, r1
 8012d76:	462a      	movgt	r2, r5
 8012d78:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012d7c:	468b      	mov	fp, r1
 8012d7e:	462f      	mov	r7, r5
 8012d80:	bfd4      	ite	le
 8012d82:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8012d86:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8012d8a:	4620      	mov	r0, r4
 8012d8c:	ee10 2a10 	vmov	r2, s0
 8012d90:	465b      	mov	r3, fp
 8012d92:	4639      	mov	r1, r7
 8012d94:	f7ed fd7a 	bl	800088c <__aeabi_ddiv>
 8012d98:	ec41 0b10 	vmov	d0, r0, r1
 8012d9c:	b003      	add	sp, #12
 8012d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012da2 <__copybits>:
 8012da2:	3901      	subs	r1, #1
 8012da4:	b570      	push	{r4, r5, r6, lr}
 8012da6:	1149      	asrs	r1, r1, #5
 8012da8:	6914      	ldr	r4, [r2, #16]
 8012daa:	3101      	adds	r1, #1
 8012dac:	f102 0314 	add.w	r3, r2, #20
 8012db0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012db4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012db8:	1f05      	subs	r5, r0, #4
 8012dba:	42a3      	cmp	r3, r4
 8012dbc:	d30c      	bcc.n	8012dd8 <__copybits+0x36>
 8012dbe:	1aa3      	subs	r3, r4, r2
 8012dc0:	3b11      	subs	r3, #17
 8012dc2:	f023 0303 	bic.w	r3, r3, #3
 8012dc6:	3211      	adds	r2, #17
 8012dc8:	42a2      	cmp	r2, r4
 8012dca:	bf88      	it	hi
 8012dcc:	2300      	movhi	r3, #0
 8012dce:	4418      	add	r0, r3
 8012dd0:	2300      	movs	r3, #0
 8012dd2:	4288      	cmp	r0, r1
 8012dd4:	d305      	bcc.n	8012de2 <__copybits+0x40>
 8012dd6:	bd70      	pop	{r4, r5, r6, pc}
 8012dd8:	f853 6b04 	ldr.w	r6, [r3], #4
 8012ddc:	f845 6f04 	str.w	r6, [r5, #4]!
 8012de0:	e7eb      	b.n	8012dba <__copybits+0x18>
 8012de2:	f840 3b04 	str.w	r3, [r0], #4
 8012de6:	e7f4      	b.n	8012dd2 <__copybits+0x30>

08012de8 <__any_on>:
 8012de8:	f100 0214 	add.w	r2, r0, #20
 8012dec:	6900      	ldr	r0, [r0, #16]
 8012dee:	114b      	asrs	r3, r1, #5
 8012df0:	4298      	cmp	r0, r3
 8012df2:	b510      	push	{r4, lr}
 8012df4:	db11      	blt.n	8012e1a <__any_on+0x32>
 8012df6:	dd0a      	ble.n	8012e0e <__any_on+0x26>
 8012df8:	f011 011f 	ands.w	r1, r1, #31
 8012dfc:	d007      	beq.n	8012e0e <__any_on+0x26>
 8012dfe:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012e02:	fa24 f001 	lsr.w	r0, r4, r1
 8012e06:	fa00 f101 	lsl.w	r1, r0, r1
 8012e0a:	428c      	cmp	r4, r1
 8012e0c:	d10b      	bne.n	8012e26 <__any_on+0x3e>
 8012e0e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012e12:	4293      	cmp	r3, r2
 8012e14:	d803      	bhi.n	8012e1e <__any_on+0x36>
 8012e16:	2000      	movs	r0, #0
 8012e18:	bd10      	pop	{r4, pc}
 8012e1a:	4603      	mov	r3, r0
 8012e1c:	e7f7      	b.n	8012e0e <__any_on+0x26>
 8012e1e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012e22:	2900      	cmp	r1, #0
 8012e24:	d0f5      	beq.n	8012e12 <__any_on+0x2a>
 8012e26:	2001      	movs	r0, #1
 8012e28:	e7f6      	b.n	8012e18 <__any_on+0x30>

08012e2a <_calloc_r>:
 8012e2a:	b513      	push	{r0, r1, r4, lr}
 8012e2c:	434a      	muls	r2, r1
 8012e2e:	4611      	mov	r1, r2
 8012e30:	9201      	str	r2, [sp, #4]
 8012e32:	f7fb ff8b 	bl	800ed4c <_malloc_r>
 8012e36:	4604      	mov	r4, r0
 8012e38:	b118      	cbz	r0, 8012e42 <_calloc_r+0x18>
 8012e3a:	9a01      	ldr	r2, [sp, #4]
 8012e3c:	2100      	movs	r1, #0
 8012e3e:	f7fb ff2d 	bl	800ec9c <memset>
 8012e42:	4620      	mov	r0, r4
 8012e44:	b002      	add	sp, #8
 8012e46:	bd10      	pop	{r4, pc}

08012e48 <__ssputs_r>:
 8012e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012e4c:	688e      	ldr	r6, [r1, #8]
 8012e4e:	429e      	cmp	r6, r3
 8012e50:	4682      	mov	sl, r0
 8012e52:	460c      	mov	r4, r1
 8012e54:	4690      	mov	r8, r2
 8012e56:	461f      	mov	r7, r3
 8012e58:	d838      	bhi.n	8012ecc <__ssputs_r+0x84>
 8012e5a:	898a      	ldrh	r2, [r1, #12]
 8012e5c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012e60:	d032      	beq.n	8012ec8 <__ssputs_r+0x80>
 8012e62:	6825      	ldr	r5, [r4, #0]
 8012e64:	6909      	ldr	r1, [r1, #16]
 8012e66:	eba5 0901 	sub.w	r9, r5, r1
 8012e6a:	6965      	ldr	r5, [r4, #20]
 8012e6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012e70:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012e74:	3301      	adds	r3, #1
 8012e76:	444b      	add	r3, r9
 8012e78:	106d      	asrs	r5, r5, #1
 8012e7a:	429d      	cmp	r5, r3
 8012e7c:	bf38      	it	cc
 8012e7e:	461d      	movcc	r5, r3
 8012e80:	0553      	lsls	r3, r2, #21
 8012e82:	d531      	bpl.n	8012ee8 <__ssputs_r+0xa0>
 8012e84:	4629      	mov	r1, r5
 8012e86:	f7fb ff61 	bl	800ed4c <_malloc_r>
 8012e8a:	4606      	mov	r6, r0
 8012e8c:	b950      	cbnz	r0, 8012ea4 <__ssputs_r+0x5c>
 8012e8e:	230c      	movs	r3, #12
 8012e90:	f8ca 3000 	str.w	r3, [sl]
 8012e94:	89a3      	ldrh	r3, [r4, #12]
 8012e96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012e9a:	81a3      	strh	r3, [r4, #12]
 8012e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8012ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ea4:	6921      	ldr	r1, [r4, #16]
 8012ea6:	464a      	mov	r2, r9
 8012ea8:	f7fb feea 	bl	800ec80 <memcpy>
 8012eac:	89a3      	ldrh	r3, [r4, #12]
 8012eae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012eb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012eb6:	81a3      	strh	r3, [r4, #12]
 8012eb8:	6126      	str	r6, [r4, #16]
 8012eba:	6165      	str	r5, [r4, #20]
 8012ebc:	444e      	add	r6, r9
 8012ebe:	eba5 0509 	sub.w	r5, r5, r9
 8012ec2:	6026      	str	r6, [r4, #0]
 8012ec4:	60a5      	str	r5, [r4, #8]
 8012ec6:	463e      	mov	r6, r7
 8012ec8:	42be      	cmp	r6, r7
 8012eca:	d900      	bls.n	8012ece <__ssputs_r+0x86>
 8012ecc:	463e      	mov	r6, r7
 8012ece:	4632      	mov	r2, r6
 8012ed0:	6820      	ldr	r0, [r4, #0]
 8012ed2:	4641      	mov	r1, r8
 8012ed4:	f000 fefa 	bl	8013ccc <memmove>
 8012ed8:	68a3      	ldr	r3, [r4, #8]
 8012eda:	6822      	ldr	r2, [r4, #0]
 8012edc:	1b9b      	subs	r3, r3, r6
 8012ede:	4432      	add	r2, r6
 8012ee0:	60a3      	str	r3, [r4, #8]
 8012ee2:	6022      	str	r2, [r4, #0]
 8012ee4:	2000      	movs	r0, #0
 8012ee6:	e7db      	b.n	8012ea0 <__ssputs_r+0x58>
 8012ee8:	462a      	mov	r2, r5
 8012eea:	f000 ff09 	bl	8013d00 <_realloc_r>
 8012eee:	4606      	mov	r6, r0
 8012ef0:	2800      	cmp	r0, #0
 8012ef2:	d1e1      	bne.n	8012eb8 <__ssputs_r+0x70>
 8012ef4:	6921      	ldr	r1, [r4, #16]
 8012ef6:	4650      	mov	r0, sl
 8012ef8:	f7fb fed8 	bl	800ecac <_free_r>
 8012efc:	e7c7      	b.n	8012e8e <__ssputs_r+0x46>
	...

08012f00 <_svfiprintf_r>:
 8012f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f04:	4698      	mov	r8, r3
 8012f06:	898b      	ldrh	r3, [r1, #12]
 8012f08:	061b      	lsls	r3, r3, #24
 8012f0a:	b09d      	sub	sp, #116	; 0x74
 8012f0c:	4607      	mov	r7, r0
 8012f0e:	460d      	mov	r5, r1
 8012f10:	4614      	mov	r4, r2
 8012f12:	d50e      	bpl.n	8012f32 <_svfiprintf_r+0x32>
 8012f14:	690b      	ldr	r3, [r1, #16]
 8012f16:	b963      	cbnz	r3, 8012f32 <_svfiprintf_r+0x32>
 8012f18:	2140      	movs	r1, #64	; 0x40
 8012f1a:	f7fb ff17 	bl	800ed4c <_malloc_r>
 8012f1e:	6028      	str	r0, [r5, #0]
 8012f20:	6128      	str	r0, [r5, #16]
 8012f22:	b920      	cbnz	r0, 8012f2e <_svfiprintf_r+0x2e>
 8012f24:	230c      	movs	r3, #12
 8012f26:	603b      	str	r3, [r7, #0]
 8012f28:	f04f 30ff 	mov.w	r0, #4294967295
 8012f2c:	e0d1      	b.n	80130d2 <_svfiprintf_r+0x1d2>
 8012f2e:	2340      	movs	r3, #64	; 0x40
 8012f30:	616b      	str	r3, [r5, #20]
 8012f32:	2300      	movs	r3, #0
 8012f34:	9309      	str	r3, [sp, #36]	; 0x24
 8012f36:	2320      	movs	r3, #32
 8012f38:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012f3c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012f40:	2330      	movs	r3, #48	; 0x30
 8012f42:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80130ec <_svfiprintf_r+0x1ec>
 8012f46:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012f4a:	f04f 0901 	mov.w	r9, #1
 8012f4e:	4623      	mov	r3, r4
 8012f50:	469a      	mov	sl, r3
 8012f52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012f56:	b10a      	cbz	r2, 8012f5c <_svfiprintf_r+0x5c>
 8012f58:	2a25      	cmp	r2, #37	; 0x25
 8012f5a:	d1f9      	bne.n	8012f50 <_svfiprintf_r+0x50>
 8012f5c:	ebba 0b04 	subs.w	fp, sl, r4
 8012f60:	d00b      	beq.n	8012f7a <_svfiprintf_r+0x7a>
 8012f62:	465b      	mov	r3, fp
 8012f64:	4622      	mov	r2, r4
 8012f66:	4629      	mov	r1, r5
 8012f68:	4638      	mov	r0, r7
 8012f6a:	f7ff ff6d 	bl	8012e48 <__ssputs_r>
 8012f6e:	3001      	adds	r0, #1
 8012f70:	f000 80aa 	beq.w	80130c8 <_svfiprintf_r+0x1c8>
 8012f74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012f76:	445a      	add	r2, fp
 8012f78:	9209      	str	r2, [sp, #36]	; 0x24
 8012f7a:	f89a 3000 	ldrb.w	r3, [sl]
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	f000 80a2 	beq.w	80130c8 <_svfiprintf_r+0x1c8>
 8012f84:	2300      	movs	r3, #0
 8012f86:	f04f 32ff 	mov.w	r2, #4294967295
 8012f8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012f8e:	f10a 0a01 	add.w	sl, sl, #1
 8012f92:	9304      	str	r3, [sp, #16]
 8012f94:	9307      	str	r3, [sp, #28]
 8012f96:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012f9a:	931a      	str	r3, [sp, #104]	; 0x68
 8012f9c:	4654      	mov	r4, sl
 8012f9e:	2205      	movs	r2, #5
 8012fa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012fa4:	4851      	ldr	r0, [pc, #324]	; (80130ec <_svfiprintf_r+0x1ec>)
 8012fa6:	f7ed f93b 	bl	8000220 <memchr>
 8012faa:	9a04      	ldr	r2, [sp, #16]
 8012fac:	b9d8      	cbnz	r0, 8012fe6 <_svfiprintf_r+0xe6>
 8012fae:	06d0      	lsls	r0, r2, #27
 8012fb0:	bf44      	itt	mi
 8012fb2:	2320      	movmi	r3, #32
 8012fb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012fb8:	0711      	lsls	r1, r2, #28
 8012fba:	bf44      	itt	mi
 8012fbc:	232b      	movmi	r3, #43	; 0x2b
 8012fbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012fc2:	f89a 3000 	ldrb.w	r3, [sl]
 8012fc6:	2b2a      	cmp	r3, #42	; 0x2a
 8012fc8:	d015      	beq.n	8012ff6 <_svfiprintf_r+0xf6>
 8012fca:	9a07      	ldr	r2, [sp, #28]
 8012fcc:	4654      	mov	r4, sl
 8012fce:	2000      	movs	r0, #0
 8012fd0:	f04f 0c0a 	mov.w	ip, #10
 8012fd4:	4621      	mov	r1, r4
 8012fd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012fda:	3b30      	subs	r3, #48	; 0x30
 8012fdc:	2b09      	cmp	r3, #9
 8012fde:	d94e      	bls.n	801307e <_svfiprintf_r+0x17e>
 8012fe0:	b1b0      	cbz	r0, 8013010 <_svfiprintf_r+0x110>
 8012fe2:	9207      	str	r2, [sp, #28]
 8012fe4:	e014      	b.n	8013010 <_svfiprintf_r+0x110>
 8012fe6:	eba0 0308 	sub.w	r3, r0, r8
 8012fea:	fa09 f303 	lsl.w	r3, r9, r3
 8012fee:	4313      	orrs	r3, r2
 8012ff0:	9304      	str	r3, [sp, #16]
 8012ff2:	46a2      	mov	sl, r4
 8012ff4:	e7d2      	b.n	8012f9c <_svfiprintf_r+0x9c>
 8012ff6:	9b03      	ldr	r3, [sp, #12]
 8012ff8:	1d19      	adds	r1, r3, #4
 8012ffa:	681b      	ldr	r3, [r3, #0]
 8012ffc:	9103      	str	r1, [sp, #12]
 8012ffe:	2b00      	cmp	r3, #0
 8013000:	bfbb      	ittet	lt
 8013002:	425b      	neglt	r3, r3
 8013004:	f042 0202 	orrlt.w	r2, r2, #2
 8013008:	9307      	strge	r3, [sp, #28]
 801300a:	9307      	strlt	r3, [sp, #28]
 801300c:	bfb8      	it	lt
 801300e:	9204      	strlt	r2, [sp, #16]
 8013010:	7823      	ldrb	r3, [r4, #0]
 8013012:	2b2e      	cmp	r3, #46	; 0x2e
 8013014:	d10c      	bne.n	8013030 <_svfiprintf_r+0x130>
 8013016:	7863      	ldrb	r3, [r4, #1]
 8013018:	2b2a      	cmp	r3, #42	; 0x2a
 801301a:	d135      	bne.n	8013088 <_svfiprintf_r+0x188>
 801301c:	9b03      	ldr	r3, [sp, #12]
 801301e:	1d1a      	adds	r2, r3, #4
 8013020:	681b      	ldr	r3, [r3, #0]
 8013022:	9203      	str	r2, [sp, #12]
 8013024:	2b00      	cmp	r3, #0
 8013026:	bfb8      	it	lt
 8013028:	f04f 33ff 	movlt.w	r3, #4294967295
 801302c:	3402      	adds	r4, #2
 801302e:	9305      	str	r3, [sp, #20]
 8013030:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80130fc <_svfiprintf_r+0x1fc>
 8013034:	7821      	ldrb	r1, [r4, #0]
 8013036:	2203      	movs	r2, #3
 8013038:	4650      	mov	r0, sl
 801303a:	f7ed f8f1 	bl	8000220 <memchr>
 801303e:	b140      	cbz	r0, 8013052 <_svfiprintf_r+0x152>
 8013040:	2340      	movs	r3, #64	; 0x40
 8013042:	eba0 000a 	sub.w	r0, r0, sl
 8013046:	fa03 f000 	lsl.w	r0, r3, r0
 801304a:	9b04      	ldr	r3, [sp, #16]
 801304c:	4303      	orrs	r3, r0
 801304e:	3401      	adds	r4, #1
 8013050:	9304      	str	r3, [sp, #16]
 8013052:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013056:	4826      	ldr	r0, [pc, #152]	; (80130f0 <_svfiprintf_r+0x1f0>)
 8013058:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801305c:	2206      	movs	r2, #6
 801305e:	f7ed f8df 	bl	8000220 <memchr>
 8013062:	2800      	cmp	r0, #0
 8013064:	d038      	beq.n	80130d8 <_svfiprintf_r+0x1d8>
 8013066:	4b23      	ldr	r3, [pc, #140]	; (80130f4 <_svfiprintf_r+0x1f4>)
 8013068:	bb1b      	cbnz	r3, 80130b2 <_svfiprintf_r+0x1b2>
 801306a:	9b03      	ldr	r3, [sp, #12]
 801306c:	3307      	adds	r3, #7
 801306e:	f023 0307 	bic.w	r3, r3, #7
 8013072:	3308      	adds	r3, #8
 8013074:	9303      	str	r3, [sp, #12]
 8013076:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013078:	4433      	add	r3, r6
 801307a:	9309      	str	r3, [sp, #36]	; 0x24
 801307c:	e767      	b.n	8012f4e <_svfiprintf_r+0x4e>
 801307e:	fb0c 3202 	mla	r2, ip, r2, r3
 8013082:	460c      	mov	r4, r1
 8013084:	2001      	movs	r0, #1
 8013086:	e7a5      	b.n	8012fd4 <_svfiprintf_r+0xd4>
 8013088:	2300      	movs	r3, #0
 801308a:	3401      	adds	r4, #1
 801308c:	9305      	str	r3, [sp, #20]
 801308e:	4619      	mov	r1, r3
 8013090:	f04f 0c0a 	mov.w	ip, #10
 8013094:	4620      	mov	r0, r4
 8013096:	f810 2b01 	ldrb.w	r2, [r0], #1
 801309a:	3a30      	subs	r2, #48	; 0x30
 801309c:	2a09      	cmp	r2, #9
 801309e:	d903      	bls.n	80130a8 <_svfiprintf_r+0x1a8>
 80130a0:	2b00      	cmp	r3, #0
 80130a2:	d0c5      	beq.n	8013030 <_svfiprintf_r+0x130>
 80130a4:	9105      	str	r1, [sp, #20]
 80130a6:	e7c3      	b.n	8013030 <_svfiprintf_r+0x130>
 80130a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80130ac:	4604      	mov	r4, r0
 80130ae:	2301      	movs	r3, #1
 80130b0:	e7f0      	b.n	8013094 <_svfiprintf_r+0x194>
 80130b2:	ab03      	add	r3, sp, #12
 80130b4:	9300      	str	r3, [sp, #0]
 80130b6:	462a      	mov	r2, r5
 80130b8:	4b0f      	ldr	r3, [pc, #60]	; (80130f8 <_svfiprintf_r+0x1f8>)
 80130ba:	a904      	add	r1, sp, #16
 80130bc:	4638      	mov	r0, r7
 80130be:	f7fb ff3f 	bl	800ef40 <_printf_float>
 80130c2:	1c42      	adds	r2, r0, #1
 80130c4:	4606      	mov	r6, r0
 80130c6:	d1d6      	bne.n	8013076 <_svfiprintf_r+0x176>
 80130c8:	89ab      	ldrh	r3, [r5, #12]
 80130ca:	065b      	lsls	r3, r3, #25
 80130cc:	f53f af2c 	bmi.w	8012f28 <_svfiprintf_r+0x28>
 80130d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80130d2:	b01d      	add	sp, #116	; 0x74
 80130d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130d8:	ab03      	add	r3, sp, #12
 80130da:	9300      	str	r3, [sp, #0]
 80130dc:	462a      	mov	r2, r5
 80130de:	4b06      	ldr	r3, [pc, #24]	; (80130f8 <_svfiprintf_r+0x1f8>)
 80130e0:	a904      	add	r1, sp, #16
 80130e2:	4638      	mov	r0, r7
 80130e4:	f7fc f9d0 	bl	800f488 <_printf_i>
 80130e8:	e7eb      	b.n	80130c2 <_svfiprintf_r+0x1c2>
 80130ea:	bf00      	nop
 80130ec:	08015604 	.word	0x08015604
 80130f0:	0801560e 	.word	0x0801560e
 80130f4:	0800ef41 	.word	0x0800ef41
 80130f8:	08012e49 	.word	0x08012e49
 80130fc:	0801560a 	.word	0x0801560a

08013100 <_sungetc_r>:
 8013100:	b538      	push	{r3, r4, r5, lr}
 8013102:	1c4b      	adds	r3, r1, #1
 8013104:	4614      	mov	r4, r2
 8013106:	d103      	bne.n	8013110 <_sungetc_r+0x10>
 8013108:	f04f 35ff 	mov.w	r5, #4294967295
 801310c:	4628      	mov	r0, r5
 801310e:	bd38      	pop	{r3, r4, r5, pc}
 8013110:	8993      	ldrh	r3, [r2, #12]
 8013112:	f023 0320 	bic.w	r3, r3, #32
 8013116:	8193      	strh	r3, [r2, #12]
 8013118:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801311a:	6852      	ldr	r2, [r2, #4]
 801311c:	b2cd      	uxtb	r5, r1
 801311e:	b18b      	cbz	r3, 8013144 <_sungetc_r+0x44>
 8013120:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8013122:	4293      	cmp	r3, r2
 8013124:	dd08      	ble.n	8013138 <_sungetc_r+0x38>
 8013126:	6823      	ldr	r3, [r4, #0]
 8013128:	1e5a      	subs	r2, r3, #1
 801312a:	6022      	str	r2, [r4, #0]
 801312c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8013130:	6863      	ldr	r3, [r4, #4]
 8013132:	3301      	adds	r3, #1
 8013134:	6063      	str	r3, [r4, #4]
 8013136:	e7e9      	b.n	801310c <_sungetc_r+0xc>
 8013138:	4621      	mov	r1, r4
 801313a:	f000 fd2d 	bl	8013b98 <__submore>
 801313e:	2800      	cmp	r0, #0
 8013140:	d0f1      	beq.n	8013126 <_sungetc_r+0x26>
 8013142:	e7e1      	b.n	8013108 <_sungetc_r+0x8>
 8013144:	6921      	ldr	r1, [r4, #16]
 8013146:	6823      	ldr	r3, [r4, #0]
 8013148:	b151      	cbz	r1, 8013160 <_sungetc_r+0x60>
 801314a:	4299      	cmp	r1, r3
 801314c:	d208      	bcs.n	8013160 <_sungetc_r+0x60>
 801314e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8013152:	42a9      	cmp	r1, r5
 8013154:	d104      	bne.n	8013160 <_sungetc_r+0x60>
 8013156:	3b01      	subs	r3, #1
 8013158:	3201      	adds	r2, #1
 801315a:	6023      	str	r3, [r4, #0]
 801315c:	6062      	str	r2, [r4, #4]
 801315e:	e7d5      	b.n	801310c <_sungetc_r+0xc>
 8013160:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8013164:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013168:	6363      	str	r3, [r4, #52]	; 0x34
 801316a:	2303      	movs	r3, #3
 801316c:	63a3      	str	r3, [r4, #56]	; 0x38
 801316e:	4623      	mov	r3, r4
 8013170:	f803 5f46 	strb.w	r5, [r3, #70]!
 8013174:	6023      	str	r3, [r4, #0]
 8013176:	2301      	movs	r3, #1
 8013178:	e7dc      	b.n	8013134 <_sungetc_r+0x34>

0801317a <__ssrefill_r>:
 801317a:	b510      	push	{r4, lr}
 801317c:	460c      	mov	r4, r1
 801317e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8013180:	b169      	cbz	r1, 801319e <__ssrefill_r+0x24>
 8013182:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013186:	4299      	cmp	r1, r3
 8013188:	d001      	beq.n	801318e <__ssrefill_r+0x14>
 801318a:	f7fb fd8f 	bl	800ecac <_free_r>
 801318e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013190:	6063      	str	r3, [r4, #4]
 8013192:	2000      	movs	r0, #0
 8013194:	6360      	str	r0, [r4, #52]	; 0x34
 8013196:	b113      	cbz	r3, 801319e <__ssrefill_r+0x24>
 8013198:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801319a:	6023      	str	r3, [r4, #0]
 801319c:	bd10      	pop	{r4, pc}
 801319e:	6923      	ldr	r3, [r4, #16]
 80131a0:	6023      	str	r3, [r4, #0]
 80131a2:	2300      	movs	r3, #0
 80131a4:	6063      	str	r3, [r4, #4]
 80131a6:	89a3      	ldrh	r3, [r4, #12]
 80131a8:	f043 0320 	orr.w	r3, r3, #32
 80131ac:	81a3      	strh	r3, [r4, #12]
 80131ae:	f04f 30ff 	mov.w	r0, #4294967295
 80131b2:	e7f3      	b.n	801319c <__ssrefill_r+0x22>

080131b4 <__ssvfiscanf_r>:
 80131b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131b8:	460c      	mov	r4, r1
 80131ba:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80131be:	2100      	movs	r1, #0
 80131c0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80131c4:	49b2      	ldr	r1, [pc, #712]	; (8013490 <__ssvfiscanf_r+0x2dc>)
 80131c6:	91a0      	str	r1, [sp, #640]	; 0x280
 80131c8:	f10d 0804 	add.w	r8, sp, #4
 80131cc:	49b1      	ldr	r1, [pc, #708]	; (8013494 <__ssvfiscanf_r+0x2e0>)
 80131ce:	4fb2      	ldr	r7, [pc, #712]	; (8013498 <__ssvfiscanf_r+0x2e4>)
 80131d0:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 801349c <__ssvfiscanf_r+0x2e8>
 80131d4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80131d8:	4606      	mov	r6, r0
 80131da:	91a1      	str	r1, [sp, #644]	; 0x284
 80131dc:	9300      	str	r3, [sp, #0]
 80131de:	f892 a000 	ldrb.w	sl, [r2]
 80131e2:	f1ba 0f00 	cmp.w	sl, #0
 80131e6:	f000 8151 	beq.w	801348c <__ssvfiscanf_r+0x2d8>
 80131ea:	f81a 3007 	ldrb.w	r3, [sl, r7]
 80131ee:	f013 0308 	ands.w	r3, r3, #8
 80131f2:	f102 0501 	add.w	r5, r2, #1
 80131f6:	d019      	beq.n	801322c <__ssvfiscanf_r+0x78>
 80131f8:	6863      	ldr	r3, [r4, #4]
 80131fa:	2b00      	cmp	r3, #0
 80131fc:	dd0f      	ble.n	801321e <__ssvfiscanf_r+0x6a>
 80131fe:	6823      	ldr	r3, [r4, #0]
 8013200:	781a      	ldrb	r2, [r3, #0]
 8013202:	5cba      	ldrb	r2, [r7, r2]
 8013204:	0712      	lsls	r2, r2, #28
 8013206:	d401      	bmi.n	801320c <__ssvfiscanf_r+0x58>
 8013208:	462a      	mov	r2, r5
 801320a:	e7e8      	b.n	80131de <__ssvfiscanf_r+0x2a>
 801320c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801320e:	3201      	adds	r2, #1
 8013210:	9245      	str	r2, [sp, #276]	; 0x114
 8013212:	6862      	ldr	r2, [r4, #4]
 8013214:	3301      	adds	r3, #1
 8013216:	3a01      	subs	r2, #1
 8013218:	6062      	str	r2, [r4, #4]
 801321a:	6023      	str	r3, [r4, #0]
 801321c:	e7ec      	b.n	80131f8 <__ssvfiscanf_r+0x44>
 801321e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013220:	4621      	mov	r1, r4
 8013222:	4630      	mov	r0, r6
 8013224:	4798      	blx	r3
 8013226:	2800      	cmp	r0, #0
 8013228:	d0e9      	beq.n	80131fe <__ssvfiscanf_r+0x4a>
 801322a:	e7ed      	b.n	8013208 <__ssvfiscanf_r+0x54>
 801322c:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8013230:	f040 8083 	bne.w	801333a <__ssvfiscanf_r+0x186>
 8013234:	9341      	str	r3, [sp, #260]	; 0x104
 8013236:	9343      	str	r3, [sp, #268]	; 0x10c
 8013238:	7853      	ldrb	r3, [r2, #1]
 801323a:	2b2a      	cmp	r3, #42	; 0x2a
 801323c:	bf02      	ittt	eq
 801323e:	2310      	moveq	r3, #16
 8013240:	1c95      	addeq	r5, r2, #2
 8013242:	9341      	streq	r3, [sp, #260]	; 0x104
 8013244:	220a      	movs	r2, #10
 8013246:	46ab      	mov	fp, r5
 8013248:	f81b 1b01 	ldrb.w	r1, [fp], #1
 801324c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8013250:	2b09      	cmp	r3, #9
 8013252:	d91d      	bls.n	8013290 <__ssvfiscanf_r+0xdc>
 8013254:	4891      	ldr	r0, [pc, #580]	; (801349c <__ssvfiscanf_r+0x2e8>)
 8013256:	2203      	movs	r2, #3
 8013258:	f7ec ffe2 	bl	8000220 <memchr>
 801325c:	b140      	cbz	r0, 8013270 <__ssvfiscanf_r+0xbc>
 801325e:	2301      	movs	r3, #1
 8013260:	eba0 0009 	sub.w	r0, r0, r9
 8013264:	fa03 f000 	lsl.w	r0, r3, r0
 8013268:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801326a:	4318      	orrs	r0, r3
 801326c:	9041      	str	r0, [sp, #260]	; 0x104
 801326e:	465d      	mov	r5, fp
 8013270:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013274:	2b78      	cmp	r3, #120	; 0x78
 8013276:	d806      	bhi.n	8013286 <__ssvfiscanf_r+0xd2>
 8013278:	2b57      	cmp	r3, #87	; 0x57
 801327a:	d810      	bhi.n	801329e <__ssvfiscanf_r+0xea>
 801327c:	2b25      	cmp	r3, #37	; 0x25
 801327e:	d05c      	beq.n	801333a <__ssvfiscanf_r+0x186>
 8013280:	d856      	bhi.n	8013330 <__ssvfiscanf_r+0x17c>
 8013282:	2b00      	cmp	r3, #0
 8013284:	d074      	beq.n	8013370 <__ssvfiscanf_r+0x1bc>
 8013286:	2303      	movs	r3, #3
 8013288:	9347      	str	r3, [sp, #284]	; 0x11c
 801328a:	230a      	movs	r3, #10
 801328c:	9342      	str	r3, [sp, #264]	; 0x108
 801328e:	e081      	b.n	8013394 <__ssvfiscanf_r+0x1e0>
 8013290:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8013292:	fb02 1303 	mla	r3, r2, r3, r1
 8013296:	3b30      	subs	r3, #48	; 0x30
 8013298:	9343      	str	r3, [sp, #268]	; 0x10c
 801329a:	465d      	mov	r5, fp
 801329c:	e7d3      	b.n	8013246 <__ssvfiscanf_r+0x92>
 801329e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80132a2:	2a20      	cmp	r2, #32
 80132a4:	d8ef      	bhi.n	8013286 <__ssvfiscanf_r+0xd2>
 80132a6:	a101      	add	r1, pc, #4	; (adr r1, 80132ac <__ssvfiscanf_r+0xf8>)
 80132a8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80132ac:	0801337f 	.word	0x0801337f
 80132b0:	08013287 	.word	0x08013287
 80132b4:	08013287 	.word	0x08013287
 80132b8:	080133dd 	.word	0x080133dd
 80132bc:	08013287 	.word	0x08013287
 80132c0:	08013287 	.word	0x08013287
 80132c4:	08013287 	.word	0x08013287
 80132c8:	08013287 	.word	0x08013287
 80132cc:	08013287 	.word	0x08013287
 80132d0:	08013287 	.word	0x08013287
 80132d4:	08013287 	.word	0x08013287
 80132d8:	080133f3 	.word	0x080133f3
 80132dc:	080133c9 	.word	0x080133c9
 80132e0:	08013337 	.word	0x08013337
 80132e4:	08013337 	.word	0x08013337
 80132e8:	08013337 	.word	0x08013337
 80132ec:	08013287 	.word	0x08013287
 80132f0:	080133cd 	.word	0x080133cd
 80132f4:	08013287 	.word	0x08013287
 80132f8:	08013287 	.word	0x08013287
 80132fc:	08013287 	.word	0x08013287
 8013300:	08013287 	.word	0x08013287
 8013304:	08013403 	.word	0x08013403
 8013308:	080133d5 	.word	0x080133d5
 801330c:	08013377 	.word	0x08013377
 8013310:	08013287 	.word	0x08013287
 8013314:	08013287 	.word	0x08013287
 8013318:	080133ff 	.word	0x080133ff
 801331c:	08013287 	.word	0x08013287
 8013320:	080133c9 	.word	0x080133c9
 8013324:	08013287 	.word	0x08013287
 8013328:	08013287 	.word	0x08013287
 801332c:	0801337f 	.word	0x0801337f
 8013330:	3b45      	subs	r3, #69	; 0x45
 8013332:	2b02      	cmp	r3, #2
 8013334:	d8a7      	bhi.n	8013286 <__ssvfiscanf_r+0xd2>
 8013336:	2305      	movs	r3, #5
 8013338:	e02b      	b.n	8013392 <__ssvfiscanf_r+0x1de>
 801333a:	6863      	ldr	r3, [r4, #4]
 801333c:	2b00      	cmp	r3, #0
 801333e:	dd0d      	ble.n	801335c <__ssvfiscanf_r+0x1a8>
 8013340:	6823      	ldr	r3, [r4, #0]
 8013342:	781a      	ldrb	r2, [r3, #0]
 8013344:	4552      	cmp	r2, sl
 8013346:	f040 80a1 	bne.w	801348c <__ssvfiscanf_r+0x2d8>
 801334a:	3301      	adds	r3, #1
 801334c:	6862      	ldr	r2, [r4, #4]
 801334e:	6023      	str	r3, [r4, #0]
 8013350:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8013352:	3a01      	subs	r2, #1
 8013354:	3301      	adds	r3, #1
 8013356:	6062      	str	r2, [r4, #4]
 8013358:	9345      	str	r3, [sp, #276]	; 0x114
 801335a:	e755      	b.n	8013208 <__ssvfiscanf_r+0x54>
 801335c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801335e:	4621      	mov	r1, r4
 8013360:	4630      	mov	r0, r6
 8013362:	4798      	blx	r3
 8013364:	2800      	cmp	r0, #0
 8013366:	d0eb      	beq.n	8013340 <__ssvfiscanf_r+0x18c>
 8013368:	9844      	ldr	r0, [sp, #272]	; 0x110
 801336a:	2800      	cmp	r0, #0
 801336c:	f040 8084 	bne.w	8013478 <__ssvfiscanf_r+0x2c4>
 8013370:	f04f 30ff 	mov.w	r0, #4294967295
 8013374:	e086      	b.n	8013484 <__ssvfiscanf_r+0x2d0>
 8013376:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8013378:	f042 0220 	orr.w	r2, r2, #32
 801337c:	9241      	str	r2, [sp, #260]	; 0x104
 801337e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8013380:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8013384:	9241      	str	r2, [sp, #260]	; 0x104
 8013386:	2210      	movs	r2, #16
 8013388:	2b6f      	cmp	r3, #111	; 0x6f
 801338a:	9242      	str	r2, [sp, #264]	; 0x108
 801338c:	bf34      	ite	cc
 801338e:	2303      	movcc	r3, #3
 8013390:	2304      	movcs	r3, #4
 8013392:	9347      	str	r3, [sp, #284]	; 0x11c
 8013394:	6863      	ldr	r3, [r4, #4]
 8013396:	2b00      	cmp	r3, #0
 8013398:	dd41      	ble.n	801341e <__ssvfiscanf_r+0x26a>
 801339a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801339c:	0659      	lsls	r1, r3, #25
 801339e:	d404      	bmi.n	80133aa <__ssvfiscanf_r+0x1f6>
 80133a0:	6823      	ldr	r3, [r4, #0]
 80133a2:	781a      	ldrb	r2, [r3, #0]
 80133a4:	5cba      	ldrb	r2, [r7, r2]
 80133a6:	0712      	lsls	r2, r2, #28
 80133a8:	d440      	bmi.n	801342c <__ssvfiscanf_r+0x278>
 80133aa:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80133ac:	2b02      	cmp	r3, #2
 80133ae:	dc4f      	bgt.n	8013450 <__ssvfiscanf_r+0x29c>
 80133b0:	466b      	mov	r3, sp
 80133b2:	4622      	mov	r2, r4
 80133b4:	a941      	add	r1, sp, #260	; 0x104
 80133b6:	4630      	mov	r0, r6
 80133b8:	f000 f9ce 	bl	8013758 <_scanf_chars>
 80133bc:	2801      	cmp	r0, #1
 80133be:	d065      	beq.n	801348c <__ssvfiscanf_r+0x2d8>
 80133c0:	2802      	cmp	r0, #2
 80133c2:	f47f af21 	bne.w	8013208 <__ssvfiscanf_r+0x54>
 80133c6:	e7cf      	b.n	8013368 <__ssvfiscanf_r+0x1b4>
 80133c8:	220a      	movs	r2, #10
 80133ca:	e7dd      	b.n	8013388 <__ssvfiscanf_r+0x1d4>
 80133cc:	2300      	movs	r3, #0
 80133ce:	9342      	str	r3, [sp, #264]	; 0x108
 80133d0:	2303      	movs	r3, #3
 80133d2:	e7de      	b.n	8013392 <__ssvfiscanf_r+0x1de>
 80133d4:	2308      	movs	r3, #8
 80133d6:	9342      	str	r3, [sp, #264]	; 0x108
 80133d8:	2304      	movs	r3, #4
 80133da:	e7da      	b.n	8013392 <__ssvfiscanf_r+0x1de>
 80133dc:	4629      	mov	r1, r5
 80133de:	4640      	mov	r0, r8
 80133e0:	f000 fb22 	bl	8013a28 <__sccl>
 80133e4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80133e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80133ea:	9341      	str	r3, [sp, #260]	; 0x104
 80133ec:	4605      	mov	r5, r0
 80133ee:	2301      	movs	r3, #1
 80133f0:	e7cf      	b.n	8013392 <__ssvfiscanf_r+0x1de>
 80133f2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80133f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80133f8:	9341      	str	r3, [sp, #260]	; 0x104
 80133fa:	2300      	movs	r3, #0
 80133fc:	e7c9      	b.n	8013392 <__ssvfiscanf_r+0x1de>
 80133fe:	2302      	movs	r3, #2
 8013400:	e7c7      	b.n	8013392 <__ssvfiscanf_r+0x1de>
 8013402:	9841      	ldr	r0, [sp, #260]	; 0x104
 8013404:	06c3      	lsls	r3, r0, #27
 8013406:	f53f aeff 	bmi.w	8013208 <__ssvfiscanf_r+0x54>
 801340a:	9b00      	ldr	r3, [sp, #0]
 801340c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801340e:	1d19      	adds	r1, r3, #4
 8013410:	9100      	str	r1, [sp, #0]
 8013412:	681b      	ldr	r3, [r3, #0]
 8013414:	07c0      	lsls	r0, r0, #31
 8013416:	bf4c      	ite	mi
 8013418:	801a      	strhmi	r2, [r3, #0]
 801341a:	601a      	strpl	r2, [r3, #0]
 801341c:	e6f4      	b.n	8013208 <__ssvfiscanf_r+0x54>
 801341e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013420:	4621      	mov	r1, r4
 8013422:	4630      	mov	r0, r6
 8013424:	4798      	blx	r3
 8013426:	2800      	cmp	r0, #0
 8013428:	d0b7      	beq.n	801339a <__ssvfiscanf_r+0x1e6>
 801342a:	e79d      	b.n	8013368 <__ssvfiscanf_r+0x1b4>
 801342c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801342e:	3201      	adds	r2, #1
 8013430:	9245      	str	r2, [sp, #276]	; 0x114
 8013432:	6862      	ldr	r2, [r4, #4]
 8013434:	3a01      	subs	r2, #1
 8013436:	2a00      	cmp	r2, #0
 8013438:	6062      	str	r2, [r4, #4]
 801343a:	dd02      	ble.n	8013442 <__ssvfiscanf_r+0x28e>
 801343c:	3301      	adds	r3, #1
 801343e:	6023      	str	r3, [r4, #0]
 8013440:	e7ae      	b.n	80133a0 <__ssvfiscanf_r+0x1ec>
 8013442:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013444:	4621      	mov	r1, r4
 8013446:	4630      	mov	r0, r6
 8013448:	4798      	blx	r3
 801344a:	2800      	cmp	r0, #0
 801344c:	d0a8      	beq.n	80133a0 <__ssvfiscanf_r+0x1ec>
 801344e:	e78b      	b.n	8013368 <__ssvfiscanf_r+0x1b4>
 8013450:	2b04      	cmp	r3, #4
 8013452:	dc06      	bgt.n	8013462 <__ssvfiscanf_r+0x2ae>
 8013454:	466b      	mov	r3, sp
 8013456:	4622      	mov	r2, r4
 8013458:	a941      	add	r1, sp, #260	; 0x104
 801345a:	4630      	mov	r0, r6
 801345c:	f000 f9d4 	bl	8013808 <_scanf_i>
 8013460:	e7ac      	b.n	80133bc <__ssvfiscanf_r+0x208>
 8013462:	4b0f      	ldr	r3, [pc, #60]	; (80134a0 <__ssvfiscanf_r+0x2ec>)
 8013464:	2b00      	cmp	r3, #0
 8013466:	f43f aecf 	beq.w	8013208 <__ssvfiscanf_r+0x54>
 801346a:	466b      	mov	r3, sp
 801346c:	4622      	mov	r2, r4
 801346e:	a941      	add	r1, sp, #260	; 0x104
 8013470:	4630      	mov	r0, r6
 8013472:	f7fc f92f 	bl	800f6d4 <_scanf_float>
 8013476:	e7a1      	b.n	80133bc <__ssvfiscanf_r+0x208>
 8013478:	89a3      	ldrh	r3, [r4, #12]
 801347a:	f013 0f40 	tst.w	r3, #64	; 0x40
 801347e:	bf18      	it	ne
 8013480:	f04f 30ff 	movne.w	r0, #4294967295
 8013484:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8013488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801348c:	9844      	ldr	r0, [sp, #272]	; 0x110
 801348e:	e7f9      	b.n	8013484 <__ssvfiscanf_r+0x2d0>
 8013490:	08013101 	.word	0x08013101
 8013494:	0801317b 	.word	0x0801317b
 8013498:	080151a1 	.word	0x080151a1
 801349c:	0801560a 	.word	0x0801560a
 80134a0:	0800f6d5 	.word	0x0800f6d5

080134a4 <__sfputc_r>:
 80134a4:	6893      	ldr	r3, [r2, #8]
 80134a6:	3b01      	subs	r3, #1
 80134a8:	2b00      	cmp	r3, #0
 80134aa:	b410      	push	{r4}
 80134ac:	6093      	str	r3, [r2, #8]
 80134ae:	da08      	bge.n	80134c2 <__sfputc_r+0x1e>
 80134b0:	6994      	ldr	r4, [r2, #24]
 80134b2:	42a3      	cmp	r3, r4
 80134b4:	db01      	blt.n	80134ba <__sfputc_r+0x16>
 80134b6:	290a      	cmp	r1, #10
 80134b8:	d103      	bne.n	80134c2 <__sfputc_r+0x1e>
 80134ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80134be:	f7fd badd 	b.w	8010a7c <__swbuf_r>
 80134c2:	6813      	ldr	r3, [r2, #0]
 80134c4:	1c58      	adds	r0, r3, #1
 80134c6:	6010      	str	r0, [r2, #0]
 80134c8:	7019      	strb	r1, [r3, #0]
 80134ca:	4608      	mov	r0, r1
 80134cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80134d0:	4770      	bx	lr

080134d2 <__sfputs_r>:
 80134d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134d4:	4606      	mov	r6, r0
 80134d6:	460f      	mov	r7, r1
 80134d8:	4614      	mov	r4, r2
 80134da:	18d5      	adds	r5, r2, r3
 80134dc:	42ac      	cmp	r4, r5
 80134de:	d101      	bne.n	80134e4 <__sfputs_r+0x12>
 80134e0:	2000      	movs	r0, #0
 80134e2:	e007      	b.n	80134f4 <__sfputs_r+0x22>
 80134e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80134e8:	463a      	mov	r2, r7
 80134ea:	4630      	mov	r0, r6
 80134ec:	f7ff ffda 	bl	80134a4 <__sfputc_r>
 80134f0:	1c43      	adds	r3, r0, #1
 80134f2:	d1f3      	bne.n	80134dc <__sfputs_r+0xa>
 80134f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080134f8 <_vfiprintf_r>:
 80134f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134fc:	460d      	mov	r5, r1
 80134fe:	b09d      	sub	sp, #116	; 0x74
 8013500:	4614      	mov	r4, r2
 8013502:	4698      	mov	r8, r3
 8013504:	4606      	mov	r6, r0
 8013506:	b118      	cbz	r0, 8013510 <_vfiprintf_r+0x18>
 8013508:	6983      	ldr	r3, [r0, #24]
 801350a:	b90b      	cbnz	r3, 8013510 <_vfiprintf_r+0x18>
 801350c:	f7fe fb2a 	bl	8011b64 <__sinit>
 8013510:	4b89      	ldr	r3, [pc, #548]	; (8013738 <_vfiprintf_r+0x240>)
 8013512:	429d      	cmp	r5, r3
 8013514:	d11b      	bne.n	801354e <_vfiprintf_r+0x56>
 8013516:	6875      	ldr	r5, [r6, #4]
 8013518:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801351a:	07d9      	lsls	r1, r3, #31
 801351c:	d405      	bmi.n	801352a <_vfiprintf_r+0x32>
 801351e:	89ab      	ldrh	r3, [r5, #12]
 8013520:	059a      	lsls	r2, r3, #22
 8013522:	d402      	bmi.n	801352a <_vfiprintf_r+0x32>
 8013524:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013526:	f7fe ff2e 	bl	8012386 <__retarget_lock_acquire_recursive>
 801352a:	89ab      	ldrh	r3, [r5, #12]
 801352c:	071b      	lsls	r3, r3, #28
 801352e:	d501      	bpl.n	8013534 <_vfiprintf_r+0x3c>
 8013530:	692b      	ldr	r3, [r5, #16]
 8013532:	b9eb      	cbnz	r3, 8013570 <_vfiprintf_r+0x78>
 8013534:	4629      	mov	r1, r5
 8013536:	4630      	mov	r0, r6
 8013538:	f7fd fb04 	bl	8010b44 <__swsetup_r>
 801353c:	b1c0      	cbz	r0, 8013570 <_vfiprintf_r+0x78>
 801353e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013540:	07dc      	lsls	r4, r3, #31
 8013542:	d50e      	bpl.n	8013562 <_vfiprintf_r+0x6a>
 8013544:	f04f 30ff 	mov.w	r0, #4294967295
 8013548:	b01d      	add	sp, #116	; 0x74
 801354a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801354e:	4b7b      	ldr	r3, [pc, #492]	; (801373c <_vfiprintf_r+0x244>)
 8013550:	429d      	cmp	r5, r3
 8013552:	d101      	bne.n	8013558 <_vfiprintf_r+0x60>
 8013554:	68b5      	ldr	r5, [r6, #8]
 8013556:	e7df      	b.n	8013518 <_vfiprintf_r+0x20>
 8013558:	4b79      	ldr	r3, [pc, #484]	; (8013740 <_vfiprintf_r+0x248>)
 801355a:	429d      	cmp	r5, r3
 801355c:	bf08      	it	eq
 801355e:	68f5      	ldreq	r5, [r6, #12]
 8013560:	e7da      	b.n	8013518 <_vfiprintf_r+0x20>
 8013562:	89ab      	ldrh	r3, [r5, #12]
 8013564:	0598      	lsls	r0, r3, #22
 8013566:	d4ed      	bmi.n	8013544 <_vfiprintf_r+0x4c>
 8013568:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801356a:	f7fe ff0d 	bl	8012388 <__retarget_lock_release_recursive>
 801356e:	e7e9      	b.n	8013544 <_vfiprintf_r+0x4c>
 8013570:	2300      	movs	r3, #0
 8013572:	9309      	str	r3, [sp, #36]	; 0x24
 8013574:	2320      	movs	r3, #32
 8013576:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801357a:	f8cd 800c 	str.w	r8, [sp, #12]
 801357e:	2330      	movs	r3, #48	; 0x30
 8013580:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013744 <_vfiprintf_r+0x24c>
 8013584:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013588:	f04f 0901 	mov.w	r9, #1
 801358c:	4623      	mov	r3, r4
 801358e:	469a      	mov	sl, r3
 8013590:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013594:	b10a      	cbz	r2, 801359a <_vfiprintf_r+0xa2>
 8013596:	2a25      	cmp	r2, #37	; 0x25
 8013598:	d1f9      	bne.n	801358e <_vfiprintf_r+0x96>
 801359a:	ebba 0b04 	subs.w	fp, sl, r4
 801359e:	d00b      	beq.n	80135b8 <_vfiprintf_r+0xc0>
 80135a0:	465b      	mov	r3, fp
 80135a2:	4622      	mov	r2, r4
 80135a4:	4629      	mov	r1, r5
 80135a6:	4630      	mov	r0, r6
 80135a8:	f7ff ff93 	bl	80134d2 <__sfputs_r>
 80135ac:	3001      	adds	r0, #1
 80135ae:	f000 80aa 	beq.w	8013706 <_vfiprintf_r+0x20e>
 80135b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80135b4:	445a      	add	r2, fp
 80135b6:	9209      	str	r2, [sp, #36]	; 0x24
 80135b8:	f89a 3000 	ldrb.w	r3, [sl]
 80135bc:	2b00      	cmp	r3, #0
 80135be:	f000 80a2 	beq.w	8013706 <_vfiprintf_r+0x20e>
 80135c2:	2300      	movs	r3, #0
 80135c4:	f04f 32ff 	mov.w	r2, #4294967295
 80135c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80135cc:	f10a 0a01 	add.w	sl, sl, #1
 80135d0:	9304      	str	r3, [sp, #16]
 80135d2:	9307      	str	r3, [sp, #28]
 80135d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80135d8:	931a      	str	r3, [sp, #104]	; 0x68
 80135da:	4654      	mov	r4, sl
 80135dc:	2205      	movs	r2, #5
 80135de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80135e2:	4858      	ldr	r0, [pc, #352]	; (8013744 <_vfiprintf_r+0x24c>)
 80135e4:	f7ec fe1c 	bl	8000220 <memchr>
 80135e8:	9a04      	ldr	r2, [sp, #16]
 80135ea:	b9d8      	cbnz	r0, 8013624 <_vfiprintf_r+0x12c>
 80135ec:	06d1      	lsls	r1, r2, #27
 80135ee:	bf44      	itt	mi
 80135f0:	2320      	movmi	r3, #32
 80135f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80135f6:	0713      	lsls	r3, r2, #28
 80135f8:	bf44      	itt	mi
 80135fa:	232b      	movmi	r3, #43	; 0x2b
 80135fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013600:	f89a 3000 	ldrb.w	r3, [sl]
 8013604:	2b2a      	cmp	r3, #42	; 0x2a
 8013606:	d015      	beq.n	8013634 <_vfiprintf_r+0x13c>
 8013608:	9a07      	ldr	r2, [sp, #28]
 801360a:	4654      	mov	r4, sl
 801360c:	2000      	movs	r0, #0
 801360e:	f04f 0c0a 	mov.w	ip, #10
 8013612:	4621      	mov	r1, r4
 8013614:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013618:	3b30      	subs	r3, #48	; 0x30
 801361a:	2b09      	cmp	r3, #9
 801361c:	d94e      	bls.n	80136bc <_vfiprintf_r+0x1c4>
 801361e:	b1b0      	cbz	r0, 801364e <_vfiprintf_r+0x156>
 8013620:	9207      	str	r2, [sp, #28]
 8013622:	e014      	b.n	801364e <_vfiprintf_r+0x156>
 8013624:	eba0 0308 	sub.w	r3, r0, r8
 8013628:	fa09 f303 	lsl.w	r3, r9, r3
 801362c:	4313      	orrs	r3, r2
 801362e:	9304      	str	r3, [sp, #16]
 8013630:	46a2      	mov	sl, r4
 8013632:	e7d2      	b.n	80135da <_vfiprintf_r+0xe2>
 8013634:	9b03      	ldr	r3, [sp, #12]
 8013636:	1d19      	adds	r1, r3, #4
 8013638:	681b      	ldr	r3, [r3, #0]
 801363a:	9103      	str	r1, [sp, #12]
 801363c:	2b00      	cmp	r3, #0
 801363e:	bfbb      	ittet	lt
 8013640:	425b      	neglt	r3, r3
 8013642:	f042 0202 	orrlt.w	r2, r2, #2
 8013646:	9307      	strge	r3, [sp, #28]
 8013648:	9307      	strlt	r3, [sp, #28]
 801364a:	bfb8      	it	lt
 801364c:	9204      	strlt	r2, [sp, #16]
 801364e:	7823      	ldrb	r3, [r4, #0]
 8013650:	2b2e      	cmp	r3, #46	; 0x2e
 8013652:	d10c      	bne.n	801366e <_vfiprintf_r+0x176>
 8013654:	7863      	ldrb	r3, [r4, #1]
 8013656:	2b2a      	cmp	r3, #42	; 0x2a
 8013658:	d135      	bne.n	80136c6 <_vfiprintf_r+0x1ce>
 801365a:	9b03      	ldr	r3, [sp, #12]
 801365c:	1d1a      	adds	r2, r3, #4
 801365e:	681b      	ldr	r3, [r3, #0]
 8013660:	9203      	str	r2, [sp, #12]
 8013662:	2b00      	cmp	r3, #0
 8013664:	bfb8      	it	lt
 8013666:	f04f 33ff 	movlt.w	r3, #4294967295
 801366a:	3402      	adds	r4, #2
 801366c:	9305      	str	r3, [sp, #20]
 801366e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013754 <_vfiprintf_r+0x25c>
 8013672:	7821      	ldrb	r1, [r4, #0]
 8013674:	2203      	movs	r2, #3
 8013676:	4650      	mov	r0, sl
 8013678:	f7ec fdd2 	bl	8000220 <memchr>
 801367c:	b140      	cbz	r0, 8013690 <_vfiprintf_r+0x198>
 801367e:	2340      	movs	r3, #64	; 0x40
 8013680:	eba0 000a 	sub.w	r0, r0, sl
 8013684:	fa03 f000 	lsl.w	r0, r3, r0
 8013688:	9b04      	ldr	r3, [sp, #16]
 801368a:	4303      	orrs	r3, r0
 801368c:	3401      	adds	r4, #1
 801368e:	9304      	str	r3, [sp, #16]
 8013690:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013694:	482c      	ldr	r0, [pc, #176]	; (8013748 <_vfiprintf_r+0x250>)
 8013696:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801369a:	2206      	movs	r2, #6
 801369c:	f7ec fdc0 	bl	8000220 <memchr>
 80136a0:	2800      	cmp	r0, #0
 80136a2:	d03f      	beq.n	8013724 <_vfiprintf_r+0x22c>
 80136a4:	4b29      	ldr	r3, [pc, #164]	; (801374c <_vfiprintf_r+0x254>)
 80136a6:	bb1b      	cbnz	r3, 80136f0 <_vfiprintf_r+0x1f8>
 80136a8:	9b03      	ldr	r3, [sp, #12]
 80136aa:	3307      	adds	r3, #7
 80136ac:	f023 0307 	bic.w	r3, r3, #7
 80136b0:	3308      	adds	r3, #8
 80136b2:	9303      	str	r3, [sp, #12]
 80136b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80136b6:	443b      	add	r3, r7
 80136b8:	9309      	str	r3, [sp, #36]	; 0x24
 80136ba:	e767      	b.n	801358c <_vfiprintf_r+0x94>
 80136bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80136c0:	460c      	mov	r4, r1
 80136c2:	2001      	movs	r0, #1
 80136c4:	e7a5      	b.n	8013612 <_vfiprintf_r+0x11a>
 80136c6:	2300      	movs	r3, #0
 80136c8:	3401      	adds	r4, #1
 80136ca:	9305      	str	r3, [sp, #20]
 80136cc:	4619      	mov	r1, r3
 80136ce:	f04f 0c0a 	mov.w	ip, #10
 80136d2:	4620      	mov	r0, r4
 80136d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80136d8:	3a30      	subs	r2, #48	; 0x30
 80136da:	2a09      	cmp	r2, #9
 80136dc:	d903      	bls.n	80136e6 <_vfiprintf_r+0x1ee>
 80136de:	2b00      	cmp	r3, #0
 80136e0:	d0c5      	beq.n	801366e <_vfiprintf_r+0x176>
 80136e2:	9105      	str	r1, [sp, #20]
 80136e4:	e7c3      	b.n	801366e <_vfiprintf_r+0x176>
 80136e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80136ea:	4604      	mov	r4, r0
 80136ec:	2301      	movs	r3, #1
 80136ee:	e7f0      	b.n	80136d2 <_vfiprintf_r+0x1da>
 80136f0:	ab03      	add	r3, sp, #12
 80136f2:	9300      	str	r3, [sp, #0]
 80136f4:	462a      	mov	r2, r5
 80136f6:	4b16      	ldr	r3, [pc, #88]	; (8013750 <_vfiprintf_r+0x258>)
 80136f8:	a904      	add	r1, sp, #16
 80136fa:	4630      	mov	r0, r6
 80136fc:	f7fb fc20 	bl	800ef40 <_printf_float>
 8013700:	4607      	mov	r7, r0
 8013702:	1c78      	adds	r0, r7, #1
 8013704:	d1d6      	bne.n	80136b4 <_vfiprintf_r+0x1bc>
 8013706:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013708:	07d9      	lsls	r1, r3, #31
 801370a:	d405      	bmi.n	8013718 <_vfiprintf_r+0x220>
 801370c:	89ab      	ldrh	r3, [r5, #12]
 801370e:	059a      	lsls	r2, r3, #22
 8013710:	d402      	bmi.n	8013718 <_vfiprintf_r+0x220>
 8013712:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013714:	f7fe fe38 	bl	8012388 <__retarget_lock_release_recursive>
 8013718:	89ab      	ldrh	r3, [r5, #12]
 801371a:	065b      	lsls	r3, r3, #25
 801371c:	f53f af12 	bmi.w	8013544 <_vfiprintf_r+0x4c>
 8013720:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013722:	e711      	b.n	8013548 <_vfiprintf_r+0x50>
 8013724:	ab03      	add	r3, sp, #12
 8013726:	9300      	str	r3, [sp, #0]
 8013728:	462a      	mov	r2, r5
 801372a:	4b09      	ldr	r3, [pc, #36]	; (8013750 <_vfiprintf_r+0x258>)
 801372c:	a904      	add	r1, sp, #16
 801372e:	4630      	mov	r0, r6
 8013730:	f7fb feaa 	bl	800f488 <_printf_i>
 8013734:	e7e4      	b.n	8013700 <_vfiprintf_r+0x208>
 8013736:	bf00      	nop
 8013738:	080153e4 	.word	0x080153e4
 801373c:	08015404 	.word	0x08015404
 8013740:	080153c4 	.word	0x080153c4
 8013744:	08015604 	.word	0x08015604
 8013748:	0801560e 	.word	0x0801560e
 801374c:	0800ef41 	.word	0x0800ef41
 8013750:	080134d3 	.word	0x080134d3
 8013754:	0801560a 	.word	0x0801560a

08013758 <_scanf_chars>:
 8013758:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801375c:	4615      	mov	r5, r2
 801375e:	688a      	ldr	r2, [r1, #8]
 8013760:	4680      	mov	r8, r0
 8013762:	460c      	mov	r4, r1
 8013764:	b932      	cbnz	r2, 8013774 <_scanf_chars+0x1c>
 8013766:	698a      	ldr	r2, [r1, #24]
 8013768:	2a00      	cmp	r2, #0
 801376a:	bf0c      	ite	eq
 801376c:	2201      	moveq	r2, #1
 801376e:	f04f 32ff 	movne.w	r2, #4294967295
 8013772:	608a      	str	r2, [r1, #8]
 8013774:	6822      	ldr	r2, [r4, #0]
 8013776:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8013804 <_scanf_chars+0xac>
 801377a:	06d1      	lsls	r1, r2, #27
 801377c:	bf5f      	itttt	pl
 801377e:	681a      	ldrpl	r2, [r3, #0]
 8013780:	1d11      	addpl	r1, r2, #4
 8013782:	6019      	strpl	r1, [r3, #0]
 8013784:	6816      	ldrpl	r6, [r2, #0]
 8013786:	2700      	movs	r7, #0
 8013788:	69a0      	ldr	r0, [r4, #24]
 801378a:	b188      	cbz	r0, 80137b0 <_scanf_chars+0x58>
 801378c:	2801      	cmp	r0, #1
 801378e:	d107      	bne.n	80137a0 <_scanf_chars+0x48>
 8013790:	682b      	ldr	r3, [r5, #0]
 8013792:	781a      	ldrb	r2, [r3, #0]
 8013794:	6963      	ldr	r3, [r4, #20]
 8013796:	5c9b      	ldrb	r3, [r3, r2]
 8013798:	b953      	cbnz	r3, 80137b0 <_scanf_chars+0x58>
 801379a:	bb27      	cbnz	r7, 80137e6 <_scanf_chars+0x8e>
 801379c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80137a0:	2802      	cmp	r0, #2
 80137a2:	d120      	bne.n	80137e6 <_scanf_chars+0x8e>
 80137a4:	682b      	ldr	r3, [r5, #0]
 80137a6:	781b      	ldrb	r3, [r3, #0]
 80137a8:	f813 3009 	ldrb.w	r3, [r3, r9]
 80137ac:	071b      	lsls	r3, r3, #28
 80137ae:	d41a      	bmi.n	80137e6 <_scanf_chars+0x8e>
 80137b0:	6823      	ldr	r3, [r4, #0]
 80137b2:	06da      	lsls	r2, r3, #27
 80137b4:	bf5e      	ittt	pl
 80137b6:	682b      	ldrpl	r3, [r5, #0]
 80137b8:	781b      	ldrbpl	r3, [r3, #0]
 80137ba:	f806 3b01 	strbpl.w	r3, [r6], #1
 80137be:	682a      	ldr	r2, [r5, #0]
 80137c0:	686b      	ldr	r3, [r5, #4]
 80137c2:	3201      	adds	r2, #1
 80137c4:	602a      	str	r2, [r5, #0]
 80137c6:	68a2      	ldr	r2, [r4, #8]
 80137c8:	3b01      	subs	r3, #1
 80137ca:	3a01      	subs	r2, #1
 80137cc:	606b      	str	r3, [r5, #4]
 80137ce:	3701      	adds	r7, #1
 80137d0:	60a2      	str	r2, [r4, #8]
 80137d2:	b142      	cbz	r2, 80137e6 <_scanf_chars+0x8e>
 80137d4:	2b00      	cmp	r3, #0
 80137d6:	dcd7      	bgt.n	8013788 <_scanf_chars+0x30>
 80137d8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80137dc:	4629      	mov	r1, r5
 80137de:	4640      	mov	r0, r8
 80137e0:	4798      	blx	r3
 80137e2:	2800      	cmp	r0, #0
 80137e4:	d0d0      	beq.n	8013788 <_scanf_chars+0x30>
 80137e6:	6823      	ldr	r3, [r4, #0]
 80137e8:	f013 0310 	ands.w	r3, r3, #16
 80137ec:	d105      	bne.n	80137fa <_scanf_chars+0xa2>
 80137ee:	68e2      	ldr	r2, [r4, #12]
 80137f0:	3201      	adds	r2, #1
 80137f2:	60e2      	str	r2, [r4, #12]
 80137f4:	69a2      	ldr	r2, [r4, #24]
 80137f6:	b102      	cbz	r2, 80137fa <_scanf_chars+0xa2>
 80137f8:	7033      	strb	r3, [r6, #0]
 80137fa:	6923      	ldr	r3, [r4, #16]
 80137fc:	441f      	add	r7, r3
 80137fe:	6127      	str	r7, [r4, #16]
 8013800:	2000      	movs	r0, #0
 8013802:	e7cb      	b.n	801379c <_scanf_chars+0x44>
 8013804:	080151a1 	.word	0x080151a1

08013808 <_scanf_i>:
 8013808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801380c:	4698      	mov	r8, r3
 801380e:	4b74      	ldr	r3, [pc, #464]	; (80139e0 <_scanf_i+0x1d8>)
 8013810:	460c      	mov	r4, r1
 8013812:	4682      	mov	sl, r0
 8013814:	4616      	mov	r6, r2
 8013816:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801381a:	b087      	sub	sp, #28
 801381c:	ab03      	add	r3, sp, #12
 801381e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013822:	4b70      	ldr	r3, [pc, #448]	; (80139e4 <_scanf_i+0x1dc>)
 8013824:	69a1      	ldr	r1, [r4, #24]
 8013826:	4a70      	ldr	r2, [pc, #448]	; (80139e8 <_scanf_i+0x1e0>)
 8013828:	2903      	cmp	r1, #3
 801382a:	bf18      	it	ne
 801382c:	461a      	movne	r2, r3
 801382e:	68a3      	ldr	r3, [r4, #8]
 8013830:	9201      	str	r2, [sp, #4]
 8013832:	1e5a      	subs	r2, r3, #1
 8013834:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8013838:	bf88      	it	hi
 801383a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801383e:	4627      	mov	r7, r4
 8013840:	bf82      	ittt	hi
 8013842:	eb03 0905 	addhi.w	r9, r3, r5
 8013846:	f240 135d 	movwhi	r3, #349	; 0x15d
 801384a:	60a3      	strhi	r3, [r4, #8]
 801384c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8013850:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8013854:	bf98      	it	ls
 8013856:	f04f 0900 	movls.w	r9, #0
 801385a:	6023      	str	r3, [r4, #0]
 801385c:	463d      	mov	r5, r7
 801385e:	f04f 0b00 	mov.w	fp, #0
 8013862:	6831      	ldr	r1, [r6, #0]
 8013864:	ab03      	add	r3, sp, #12
 8013866:	7809      	ldrb	r1, [r1, #0]
 8013868:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801386c:	2202      	movs	r2, #2
 801386e:	f7ec fcd7 	bl	8000220 <memchr>
 8013872:	b328      	cbz	r0, 80138c0 <_scanf_i+0xb8>
 8013874:	f1bb 0f01 	cmp.w	fp, #1
 8013878:	d159      	bne.n	801392e <_scanf_i+0x126>
 801387a:	6862      	ldr	r2, [r4, #4]
 801387c:	b92a      	cbnz	r2, 801388a <_scanf_i+0x82>
 801387e:	6822      	ldr	r2, [r4, #0]
 8013880:	2308      	movs	r3, #8
 8013882:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8013886:	6063      	str	r3, [r4, #4]
 8013888:	6022      	str	r2, [r4, #0]
 801388a:	6822      	ldr	r2, [r4, #0]
 801388c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8013890:	6022      	str	r2, [r4, #0]
 8013892:	68a2      	ldr	r2, [r4, #8]
 8013894:	1e51      	subs	r1, r2, #1
 8013896:	60a1      	str	r1, [r4, #8]
 8013898:	b192      	cbz	r2, 80138c0 <_scanf_i+0xb8>
 801389a:	6832      	ldr	r2, [r6, #0]
 801389c:	1c51      	adds	r1, r2, #1
 801389e:	6031      	str	r1, [r6, #0]
 80138a0:	7812      	ldrb	r2, [r2, #0]
 80138a2:	f805 2b01 	strb.w	r2, [r5], #1
 80138a6:	6872      	ldr	r2, [r6, #4]
 80138a8:	3a01      	subs	r2, #1
 80138aa:	2a00      	cmp	r2, #0
 80138ac:	6072      	str	r2, [r6, #4]
 80138ae:	dc07      	bgt.n	80138c0 <_scanf_i+0xb8>
 80138b0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80138b4:	4631      	mov	r1, r6
 80138b6:	4650      	mov	r0, sl
 80138b8:	4790      	blx	r2
 80138ba:	2800      	cmp	r0, #0
 80138bc:	f040 8085 	bne.w	80139ca <_scanf_i+0x1c2>
 80138c0:	f10b 0b01 	add.w	fp, fp, #1
 80138c4:	f1bb 0f03 	cmp.w	fp, #3
 80138c8:	d1cb      	bne.n	8013862 <_scanf_i+0x5a>
 80138ca:	6863      	ldr	r3, [r4, #4]
 80138cc:	b90b      	cbnz	r3, 80138d2 <_scanf_i+0xca>
 80138ce:	230a      	movs	r3, #10
 80138d0:	6063      	str	r3, [r4, #4]
 80138d2:	6863      	ldr	r3, [r4, #4]
 80138d4:	4945      	ldr	r1, [pc, #276]	; (80139ec <_scanf_i+0x1e4>)
 80138d6:	6960      	ldr	r0, [r4, #20]
 80138d8:	1ac9      	subs	r1, r1, r3
 80138da:	f000 f8a5 	bl	8013a28 <__sccl>
 80138de:	f04f 0b00 	mov.w	fp, #0
 80138e2:	68a3      	ldr	r3, [r4, #8]
 80138e4:	6822      	ldr	r2, [r4, #0]
 80138e6:	2b00      	cmp	r3, #0
 80138e8:	d03d      	beq.n	8013966 <_scanf_i+0x15e>
 80138ea:	6831      	ldr	r1, [r6, #0]
 80138ec:	6960      	ldr	r0, [r4, #20]
 80138ee:	f891 c000 	ldrb.w	ip, [r1]
 80138f2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80138f6:	2800      	cmp	r0, #0
 80138f8:	d035      	beq.n	8013966 <_scanf_i+0x15e>
 80138fa:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80138fe:	d124      	bne.n	801394a <_scanf_i+0x142>
 8013900:	0510      	lsls	r0, r2, #20
 8013902:	d522      	bpl.n	801394a <_scanf_i+0x142>
 8013904:	f10b 0b01 	add.w	fp, fp, #1
 8013908:	f1b9 0f00 	cmp.w	r9, #0
 801390c:	d003      	beq.n	8013916 <_scanf_i+0x10e>
 801390e:	3301      	adds	r3, #1
 8013910:	f109 39ff 	add.w	r9, r9, #4294967295
 8013914:	60a3      	str	r3, [r4, #8]
 8013916:	6873      	ldr	r3, [r6, #4]
 8013918:	3b01      	subs	r3, #1
 801391a:	2b00      	cmp	r3, #0
 801391c:	6073      	str	r3, [r6, #4]
 801391e:	dd1b      	ble.n	8013958 <_scanf_i+0x150>
 8013920:	6833      	ldr	r3, [r6, #0]
 8013922:	3301      	adds	r3, #1
 8013924:	6033      	str	r3, [r6, #0]
 8013926:	68a3      	ldr	r3, [r4, #8]
 8013928:	3b01      	subs	r3, #1
 801392a:	60a3      	str	r3, [r4, #8]
 801392c:	e7d9      	b.n	80138e2 <_scanf_i+0xda>
 801392e:	f1bb 0f02 	cmp.w	fp, #2
 8013932:	d1ae      	bne.n	8013892 <_scanf_i+0x8a>
 8013934:	6822      	ldr	r2, [r4, #0]
 8013936:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801393a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801393e:	d1bf      	bne.n	80138c0 <_scanf_i+0xb8>
 8013940:	2310      	movs	r3, #16
 8013942:	6063      	str	r3, [r4, #4]
 8013944:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8013948:	e7a2      	b.n	8013890 <_scanf_i+0x88>
 801394a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801394e:	6022      	str	r2, [r4, #0]
 8013950:	780b      	ldrb	r3, [r1, #0]
 8013952:	f805 3b01 	strb.w	r3, [r5], #1
 8013956:	e7de      	b.n	8013916 <_scanf_i+0x10e>
 8013958:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801395c:	4631      	mov	r1, r6
 801395e:	4650      	mov	r0, sl
 8013960:	4798      	blx	r3
 8013962:	2800      	cmp	r0, #0
 8013964:	d0df      	beq.n	8013926 <_scanf_i+0x11e>
 8013966:	6823      	ldr	r3, [r4, #0]
 8013968:	05d9      	lsls	r1, r3, #23
 801396a:	d50d      	bpl.n	8013988 <_scanf_i+0x180>
 801396c:	42bd      	cmp	r5, r7
 801396e:	d909      	bls.n	8013984 <_scanf_i+0x17c>
 8013970:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8013974:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013978:	4632      	mov	r2, r6
 801397a:	4650      	mov	r0, sl
 801397c:	4798      	blx	r3
 801397e:	f105 39ff 	add.w	r9, r5, #4294967295
 8013982:	464d      	mov	r5, r9
 8013984:	42bd      	cmp	r5, r7
 8013986:	d028      	beq.n	80139da <_scanf_i+0x1d2>
 8013988:	6822      	ldr	r2, [r4, #0]
 801398a:	f012 0210 	ands.w	r2, r2, #16
 801398e:	d113      	bne.n	80139b8 <_scanf_i+0x1b0>
 8013990:	702a      	strb	r2, [r5, #0]
 8013992:	6863      	ldr	r3, [r4, #4]
 8013994:	9e01      	ldr	r6, [sp, #4]
 8013996:	4639      	mov	r1, r7
 8013998:	4650      	mov	r0, sl
 801399a:	47b0      	blx	r6
 801399c:	f8d8 3000 	ldr.w	r3, [r8]
 80139a0:	6821      	ldr	r1, [r4, #0]
 80139a2:	1d1a      	adds	r2, r3, #4
 80139a4:	f8c8 2000 	str.w	r2, [r8]
 80139a8:	f011 0f20 	tst.w	r1, #32
 80139ac:	681b      	ldr	r3, [r3, #0]
 80139ae:	d00f      	beq.n	80139d0 <_scanf_i+0x1c8>
 80139b0:	6018      	str	r0, [r3, #0]
 80139b2:	68e3      	ldr	r3, [r4, #12]
 80139b4:	3301      	adds	r3, #1
 80139b6:	60e3      	str	r3, [r4, #12]
 80139b8:	1bed      	subs	r5, r5, r7
 80139ba:	44ab      	add	fp, r5
 80139bc:	6925      	ldr	r5, [r4, #16]
 80139be:	445d      	add	r5, fp
 80139c0:	6125      	str	r5, [r4, #16]
 80139c2:	2000      	movs	r0, #0
 80139c4:	b007      	add	sp, #28
 80139c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139ca:	f04f 0b00 	mov.w	fp, #0
 80139ce:	e7ca      	b.n	8013966 <_scanf_i+0x15e>
 80139d0:	07ca      	lsls	r2, r1, #31
 80139d2:	bf4c      	ite	mi
 80139d4:	8018      	strhmi	r0, [r3, #0]
 80139d6:	6018      	strpl	r0, [r3, #0]
 80139d8:	e7eb      	b.n	80139b2 <_scanf_i+0x1aa>
 80139da:	2001      	movs	r0, #1
 80139dc:	e7f2      	b.n	80139c4 <_scanf_i+0x1bc>
 80139de:	bf00      	nop
 80139e0:	080150a4 	.word	0x080150a4
 80139e4:	08013b95 	.word	0x08013b95
 80139e8:	080109f1 	.word	0x080109f1
 80139ec:	0801562e 	.word	0x0801562e

080139f0 <_read_r>:
 80139f0:	b538      	push	{r3, r4, r5, lr}
 80139f2:	4d07      	ldr	r5, [pc, #28]	; (8013a10 <_read_r+0x20>)
 80139f4:	4604      	mov	r4, r0
 80139f6:	4608      	mov	r0, r1
 80139f8:	4611      	mov	r1, r2
 80139fa:	2200      	movs	r2, #0
 80139fc:	602a      	str	r2, [r5, #0]
 80139fe:	461a      	mov	r2, r3
 8013a00:	f7f0 ffac 	bl	800495c <_read>
 8013a04:	1c43      	adds	r3, r0, #1
 8013a06:	d102      	bne.n	8013a0e <_read_r+0x1e>
 8013a08:	682b      	ldr	r3, [r5, #0]
 8013a0a:	b103      	cbz	r3, 8013a0e <_read_r+0x1e>
 8013a0c:	6023      	str	r3, [r4, #0]
 8013a0e:	bd38      	pop	{r3, r4, r5, pc}
 8013a10:	20001c18 	.word	0x20001c18
 8013a14:	00000000 	.word	0x00000000

08013a18 <nan>:
 8013a18:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013a20 <nan+0x8>
 8013a1c:	4770      	bx	lr
 8013a1e:	bf00      	nop
 8013a20:	00000000 	.word	0x00000000
 8013a24:	7ff80000 	.word	0x7ff80000

08013a28 <__sccl>:
 8013a28:	b570      	push	{r4, r5, r6, lr}
 8013a2a:	780b      	ldrb	r3, [r1, #0]
 8013a2c:	4604      	mov	r4, r0
 8013a2e:	2b5e      	cmp	r3, #94	; 0x5e
 8013a30:	bf0b      	itete	eq
 8013a32:	784b      	ldrbeq	r3, [r1, #1]
 8013a34:	1c48      	addne	r0, r1, #1
 8013a36:	1c88      	addeq	r0, r1, #2
 8013a38:	2200      	movne	r2, #0
 8013a3a:	bf08      	it	eq
 8013a3c:	2201      	moveq	r2, #1
 8013a3e:	1e61      	subs	r1, r4, #1
 8013a40:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8013a44:	f801 2f01 	strb.w	r2, [r1, #1]!
 8013a48:	42a9      	cmp	r1, r5
 8013a4a:	d1fb      	bne.n	8013a44 <__sccl+0x1c>
 8013a4c:	b90b      	cbnz	r3, 8013a52 <__sccl+0x2a>
 8013a4e:	3801      	subs	r0, #1
 8013a50:	bd70      	pop	{r4, r5, r6, pc}
 8013a52:	f082 0101 	eor.w	r1, r2, #1
 8013a56:	54e1      	strb	r1, [r4, r3]
 8013a58:	1c42      	adds	r2, r0, #1
 8013a5a:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 8013a5e:	2d2d      	cmp	r5, #45	; 0x2d
 8013a60:	f102 36ff 	add.w	r6, r2, #4294967295
 8013a64:	4610      	mov	r0, r2
 8013a66:	d006      	beq.n	8013a76 <__sccl+0x4e>
 8013a68:	2d5d      	cmp	r5, #93	; 0x5d
 8013a6a:	d0f1      	beq.n	8013a50 <__sccl+0x28>
 8013a6c:	b90d      	cbnz	r5, 8013a72 <__sccl+0x4a>
 8013a6e:	4630      	mov	r0, r6
 8013a70:	e7ee      	b.n	8013a50 <__sccl+0x28>
 8013a72:	462b      	mov	r3, r5
 8013a74:	e7ef      	b.n	8013a56 <__sccl+0x2e>
 8013a76:	7816      	ldrb	r6, [r2, #0]
 8013a78:	2e5d      	cmp	r6, #93	; 0x5d
 8013a7a:	d0fa      	beq.n	8013a72 <__sccl+0x4a>
 8013a7c:	42b3      	cmp	r3, r6
 8013a7e:	dcf8      	bgt.n	8013a72 <__sccl+0x4a>
 8013a80:	4618      	mov	r0, r3
 8013a82:	3001      	adds	r0, #1
 8013a84:	4286      	cmp	r6, r0
 8013a86:	5421      	strb	r1, [r4, r0]
 8013a88:	dcfb      	bgt.n	8013a82 <__sccl+0x5a>
 8013a8a:	43d8      	mvns	r0, r3
 8013a8c:	4430      	add	r0, r6
 8013a8e:	1c5d      	adds	r5, r3, #1
 8013a90:	42b3      	cmp	r3, r6
 8013a92:	bfa8      	it	ge
 8013a94:	2000      	movge	r0, #0
 8013a96:	182b      	adds	r3, r5, r0
 8013a98:	3202      	adds	r2, #2
 8013a9a:	e7de      	b.n	8013a5a <__sccl+0x32>

08013a9c <_strtoul_l.isra.0>:
 8013a9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013aa0:	4e3b      	ldr	r6, [pc, #236]	; (8013b90 <_strtoul_l.isra.0+0xf4>)
 8013aa2:	4686      	mov	lr, r0
 8013aa4:	468c      	mov	ip, r1
 8013aa6:	4660      	mov	r0, ip
 8013aa8:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8013aac:	5da5      	ldrb	r5, [r4, r6]
 8013aae:	f015 0508 	ands.w	r5, r5, #8
 8013ab2:	d1f8      	bne.n	8013aa6 <_strtoul_l.isra.0+0xa>
 8013ab4:	2c2d      	cmp	r4, #45	; 0x2d
 8013ab6:	d134      	bne.n	8013b22 <_strtoul_l.isra.0+0x86>
 8013ab8:	f89c 4000 	ldrb.w	r4, [ip]
 8013abc:	f04f 0801 	mov.w	r8, #1
 8013ac0:	f100 0c02 	add.w	ip, r0, #2
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	d05e      	beq.n	8013b86 <_strtoul_l.isra.0+0xea>
 8013ac8:	2b10      	cmp	r3, #16
 8013aca:	d10c      	bne.n	8013ae6 <_strtoul_l.isra.0+0x4a>
 8013acc:	2c30      	cmp	r4, #48	; 0x30
 8013ace:	d10a      	bne.n	8013ae6 <_strtoul_l.isra.0+0x4a>
 8013ad0:	f89c 0000 	ldrb.w	r0, [ip]
 8013ad4:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8013ad8:	2858      	cmp	r0, #88	; 0x58
 8013ada:	d14f      	bne.n	8013b7c <_strtoul_l.isra.0+0xe0>
 8013adc:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8013ae0:	2310      	movs	r3, #16
 8013ae2:	f10c 0c02 	add.w	ip, ip, #2
 8013ae6:	f04f 37ff 	mov.w	r7, #4294967295
 8013aea:	2500      	movs	r5, #0
 8013aec:	fbb7 f7f3 	udiv	r7, r7, r3
 8013af0:	fb03 f907 	mul.w	r9, r3, r7
 8013af4:	ea6f 0909 	mvn.w	r9, r9
 8013af8:	4628      	mov	r0, r5
 8013afa:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8013afe:	2e09      	cmp	r6, #9
 8013b00:	d818      	bhi.n	8013b34 <_strtoul_l.isra.0+0x98>
 8013b02:	4634      	mov	r4, r6
 8013b04:	42a3      	cmp	r3, r4
 8013b06:	dd24      	ble.n	8013b52 <_strtoul_l.isra.0+0xb6>
 8013b08:	2d00      	cmp	r5, #0
 8013b0a:	db1f      	blt.n	8013b4c <_strtoul_l.isra.0+0xb0>
 8013b0c:	4287      	cmp	r7, r0
 8013b0e:	d31d      	bcc.n	8013b4c <_strtoul_l.isra.0+0xb0>
 8013b10:	d101      	bne.n	8013b16 <_strtoul_l.isra.0+0x7a>
 8013b12:	45a1      	cmp	r9, r4
 8013b14:	db1a      	blt.n	8013b4c <_strtoul_l.isra.0+0xb0>
 8013b16:	fb00 4003 	mla	r0, r0, r3, r4
 8013b1a:	2501      	movs	r5, #1
 8013b1c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8013b20:	e7eb      	b.n	8013afa <_strtoul_l.isra.0+0x5e>
 8013b22:	2c2b      	cmp	r4, #43	; 0x2b
 8013b24:	bf08      	it	eq
 8013b26:	f89c 4000 	ldrbeq.w	r4, [ip]
 8013b2a:	46a8      	mov	r8, r5
 8013b2c:	bf08      	it	eq
 8013b2e:	f100 0c02 	addeq.w	ip, r0, #2
 8013b32:	e7c7      	b.n	8013ac4 <_strtoul_l.isra.0+0x28>
 8013b34:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8013b38:	2e19      	cmp	r6, #25
 8013b3a:	d801      	bhi.n	8013b40 <_strtoul_l.isra.0+0xa4>
 8013b3c:	3c37      	subs	r4, #55	; 0x37
 8013b3e:	e7e1      	b.n	8013b04 <_strtoul_l.isra.0+0x68>
 8013b40:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8013b44:	2e19      	cmp	r6, #25
 8013b46:	d804      	bhi.n	8013b52 <_strtoul_l.isra.0+0xb6>
 8013b48:	3c57      	subs	r4, #87	; 0x57
 8013b4a:	e7db      	b.n	8013b04 <_strtoul_l.isra.0+0x68>
 8013b4c:	f04f 35ff 	mov.w	r5, #4294967295
 8013b50:	e7e4      	b.n	8013b1c <_strtoul_l.isra.0+0x80>
 8013b52:	2d00      	cmp	r5, #0
 8013b54:	da07      	bge.n	8013b66 <_strtoul_l.isra.0+0xca>
 8013b56:	2322      	movs	r3, #34	; 0x22
 8013b58:	f8ce 3000 	str.w	r3, [lr]
 8013b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8013b60:	b942      	cbnz	r2, 8013b74 <_strtoul_l.isra.0+0xd8>
 8013b62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013b66:	f1b8 0f00 	cmp.w	r8, #0
 8013b6a:	d000      	beq.n	8013b6e <_strtoul_l.isra.0+0xd2>
 8013b6c:	4240      	negs	r0, r0
 8013b6e:	2a00      	cmp	r2, #0
 8013b70:	d0f7      	beq.n	8013b62 <_strtoul_l.isra.0+0xc6>
 8013b72:	b10d      	cbz	r5, 8013b78 <_strtoul_l.isra.0+0xdc>
 8013b74:	f10c 31ff 	add.w	r1, ip, #4294967295
 8013b78:	6011      	str	r1, [r2, #0]
 8013b7a:	e7f2      	b.n	8013b62 <_strtoul_l.isra.0+0xc6>
 8013b7c:	2430      	movs	r4, #48	; 0x30
 8013b7e:	2b00      	cmp	r3, #0
 8013b80:	d1b1      	bne.n	8013ae6 <_strtoul_l.isra.0+0x4a>
 8013b82:	2308      	movs	r3, #8
 8013b84:	e7af      	b.n	8013ae6 <_strtoul_l.isra.0+0x4a>
 8013b86:	2c30      	cmp	r4, #48	; 0x30
 8013b88:	d0a2      	beq.n	8013ad0 <_strtoul_l.isra.0+0x34>
 8013b8a:	230a      	movs	r3, #10
 8013b8c:	e7ab      	b.n	8013ae6 <_strtoul_l.isra.0+0x4a>
 8013b8e:	bf00      	nop
 8013b90:	080151a1 	.word	0x080151a1

08013b94 <_strtoul_r>:
 8013b94:	f7ff bf82 	b.w	8013a9c <_strtoul_l.isra.0>

08013b98 <__submore>:
 8013b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b9c:	460c      	mov	r4, r1
 8013b9e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8013ba0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013ba4:	4299      	cmp	r1, r3
 8013ba6:	d11d      	bne.n	8013be4 <__submore+0x4c>
 8013ba8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8013bac:	f7fb f8ce 	bl	800ed4c <_malloc_r>
 8013bb0:	b918      	cbnz	r0, 8013bba <__submore+0x22>
 8013bb2:	f04f 30ff 	mov.w	r0, #4294967295
 8013bb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013bba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013bbe:	63a3      	str	r3, [r4, #56]	; 0x38
 8013bc0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8013bc4:	6360      	str	r0, [r4, #52]	; 0x34
 8013bc6:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8013bca:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8013bce:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8013bd2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8013bd6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8013bda:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8013bde:	6020      	str	r0, [r4, #0]
 8013be0:	2000      	movs	r0, #0
 8013be2:	e7e8      	b.n	8013bb6 <__submore+0x1e>
 8013be4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8013be6:	0077      	lsls	r7, r6, #1
 8013be8:	463a      	mov	r2, r7
 8013bea:	f000 f889 	bl	8013d00 <_realloc_r>
 8013bee:	4605      	mov	r5, r0
 8013bf0:	2800      	cmp	r0, #0
 8013bf2:	d0de      	beq.n	8013bb2 <__submore+0x1a>
 8013bf4:	eb00 0806 	add.w	r8, r0, r6
 8013bf8:	4601      	mov	r1, r0
 8013bfa:	4632      	mov	r2, r6
 8013bfc:	4640      	mov	r0, r8
 8013bfe:	f7fb f83f 	bl	800ec80 <memcpy>
 8013c02:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8013c06:	f8c4 8000 	str.w	r8, [r4]
 8013c0a:	e7e9      	b.n	8013be0 <__submore+0x48>

08013c0c <__ascii_wctomb>:
 8013c0c:	b149      	cbz	r1, 8013c22 <__ascii_wctomb+0x16>
 8013c0e:	2aff      	cmp	r2, #255	; 0xff
 8013c10:	bf85      	ittet	hi
 8013c12:	238a      	movhi	r3, #138	; 0x8a
 8013c14:	6003      	strhi	r3, [r0, #0]
 8013c16:	700a      	strbls	r2, [r1, #0]
 8013c18:	f04f 30ff 	movhi.w	r0, #4294967295
 8013c1c:	bf98      	it	ls
 8013c1e:	2001      	movls	r0, #1
 8013c20:	4770      	bx	lr
 8013c22:	4608      	mov	r0, r1
 8013c24:	4770      	bx	lr
	...

08013c28 <__assert_func>:
 8013c28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013c2a:	4614      	mov	r4, r2
 8013c2c:	461a      	mov	r2, r3
 8013c2e:	4b09      	ldr	r3, [pc, #36]	; (8013c54 <__assert_func+0x2c>)
 8013c30:	681b      	ldr	r3, [r3, #0]
 8013c32:	4605      	mov	r5, r0
 8013c34:	68d8      	ldr	r0, [r3, #12]
 8013c36:	b14c      	cbz	r4, 8013c4c <__assert_func+0x24>
 8013c38:	4b07      	ldr	r3, [pc, #28]	; (8013c58 <__assert_func+0x30>)
 8013c3a:	9100      	str	r1, [sp, #0]
 8013c3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013c40:	4906      	ldr	r1, [pc, #24]	; (8013c5c <__assert_func+0x34>)
 8013c42:	462b      	mov	r3, r5
 8013c44:	f000 f80e 	bl	8013c64 <fiprintf>
 8013c48:	f000 f880 	bl	8013d4c <abort>
 8013c4c:	4b04      	ldr	r3, [pc, #16]	; (8013c60 <__assert_func+0x38>)
 8013c4e:	461c      	mov	r4, r3
 8013c50:	e7f3      	b.n	8013c3a <__assert_func+0x12>
 8013c52:	bf00      	nop
 8013c54:	20000024 	.word	0x20000024
 8013c58:	08015630 	.word	0x08015630
 8013c5c:	0801563d 	.word	0x0801563d
 8013c60:	0801566b 	.word	0x0801566b

08013c64 <fiprintf>:
 8013c64:	b40e      	push	{r1, r2, r3}
 8013c66:	b503      	push	{r0, r1, lr}
 8013c68:	4601      	mov	r1, r0
 8013c6a:	ab03      	add	r3, sp, #12
 8013c6c:	4805      	ldr	r0, [pc, #20]	; (8013c84 <fiprintf+0x20>)
 8013c6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013c72:	6800      	ldr	r0, [r0, #0]
 8013c74:	9301      	str	r3, [sp, #4]
 8013c76:	f7ff fc3f 	bl	80134f8 <_vfiprintf_r>
 8013c7a:	b002      	add	sp, #8
 8013c7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013c80:	b003      	add	sp, #12
 8013c82:	4770      	bx	lr
 8013c84:	20000024 	.word	0x20000024

08013c88 <_fstat_r>:
 8013c88:	b538      	push	{r3, r4, r5, lr}
 8013c8a:	4d07      	ldr	r5, [pc, #28]	; (8013ca8 <_fstat_r+0x20>)
 8013c8c:	2300      	movs	r3, #0
 8013c8e:	4604      	mov	r4, r0
 8013c90:	4608      	mov	r0, r1
 8013c92:	4611      	mov	r1, r2
 8013c94:	602b      	str	r3, [r5, #0]
 8013c96:	f7f0 fea6 	bl	80049e6 <_fstat>
 8013c9a:	1c43      	adds	r3, r0, #1
 8013c9c:	d102      	bne.n	8013ca4 <_fstat_r+0x1c>
 8013c9e:	682b      	ldr	r3, [r5, #0]
 8013ca0:	b103      	cbz	r3, 8013ca4 <_fstat_r+0x1c>
 8013ca2:	6023      	str	r3, [r4, #0]
 8013ca4:	bd38      	pop	{r3, r4, r5, pc}
 8013ca6:	bf00      	nop
 8013ca8:	20001c18 	.word	0x20001c18

08013cac <_isatty_r>:
 8013cac:	b538      	push	{r3, r4, r5, lr}
 8013cae:	4d06      	ldr	r5, [pc, #24]	; (8013cc8 <_isatty_r+0x1c>)
 8013cb0:	2300      	movs	r3, #0
 8013cb2:	4604      	mov	r4, r0
 8013cb4:	4608      	mov	r0, r1
 8013cb6:	602b      	str	r3, [r5, #0]
 8013cb8:	f7f0 fea5 	bl	8004a06 <_isatty>
 8013cbc:	1c43      	adds	r3, r0, #1
 8013cbe:	d102      	bne.n	8013cc6 <_isatty_r+0x1a>
 8013cc0:	682b      	ldr	r3, [r5, #0]
 8013cc2:	b103      	cbz	r3, 8013cc6 <_isatty_r+0x1a>
 8013cc4:	6023      	str	r3, [r4, #0]
 8013cc6:	bd38      	pop	{r3, r4, r5, pc}
 8013cc8:	20001c18 	.word	0x20001c18

08013ccc <memmove>:
 8013ccc:	4288      	cmp	r0, r1
 8013cce:	b510      	push	{r4, lr}
 8013cd0:	eb01 0402 	add.w	r4, r1, r2
 8013cd4:	d902      	bls.n	8013cdc <memmove+0x10>
 8013cd6:	4284      	cmp	r4, r0
 8013cd8:	4623      	mov	r3, r4
 8013cda:	d807      	bhi.n	8013cec <memmove+0x20>
 8013cdc:	1e43      	subs	r3, r0, #1
 8013cde:	42a1      	cmp	r1, r4
 8013ce0:	d008      	beq.n	8013cf4 <memmove+0x28>
 8013ce2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013ce6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013cea:	e7f8      	b.n	8013cde <memmove+0x12>
 8013cec:	4402      	add	r2, r0
 8013cee:	4601      	mov	r1, r0
 8013cf0:	428a      	cmp	r2, r1
 8013cf2:	d100      	bne.n	8013cf6 <memmove+0x2a>
 8013cf4:	bd10      	pop	{r4, pc}
 8013cf6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013cfa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013cfe:	e7f7      	b.n	8013cf0 <memmove+0x24>

08013d00 <_realloc_r>:
 8013d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d02:	4607      	mov	r7, r0
 8013d04:	4614      	mov	r4, r2
 8013d06:	460e      	mov	r6, r1
 8013d08:	b921      	cbnz	r1, 8013d14 <_realloc_r+0x14>
 8013d0a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8013d0e:	4611      	mov	r1, r2
 8013d10:	f7fb b81c 	b.w	800ed4c <_malloc_r>
 8013d14:	b922      	cbnz	r2, 8013d20 <_realloc_r+0x20>
 8013d16:	f7fa ffc9 	bl	800ecac <_free_r>
 8013d1a:	4625      	mov	r5, r4
 8013d1c:	4628      	mov	r0, r5
 8013d1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013d20:	f000 f81b 	bl	8013d5a <_malloc_usable_size_r>
 8013d24:	42a0      	cmp	r0, r4
 8013d26:	d20f      	bcs.n	8013d48 <_realloc_r+0x48>
 8013d28:	4621      	mov	r1, r4
 8013d2a:	4638      	mov	r0, r7
 8013d2c:	f7fb f80e 	bl	800ed4c <_malloc_r>
 8013d30:	4605      	mov	r5, r0
 8013d32:	2800      	cmp	r0, #0
 8013d34:	d0f2      	beq.n	8013d1c <_realloc_r+0x1c>
 8013d36:	4631      	mov	r1, r6
 8013d38:	4622      	mov	r2, r4
 8013d3a:	f7fa ffa1 	bl	800ec80 <memcpy>
 8013d3e:	4631      	mov	r1, r6
 8013d40:	4638      	mov	r0, r7
 8013d42:	f7fa ffb3 	bl	800ecac <_free_r>
 8013d46:	e7e9      	b.n	8013d1c <_realloc_r+0x1c>
 8013d48:	4635      	mov	r5, r6
 8013d4a:	e7e7      	b.n	8013d1c <_realloc_r+0x1c>

08013d4c <abort>:
 8013d4c:	b508      	push	{r3, lr}
 8013d4e:	2006      	movs	r0, #6
 8013d50:	f000 f834 	bl	8013dbc <raise>
 8013d54:	2001      	movs	r0, #1
 8013d56:	f7f0 fdf7 	bl	8004948 <_exit>

08013d5a <_malloc_usable_size_r>:
 8013d5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013d5e:	1f18      	subs	r0, r3, #4
 8013d60:	2b00      	cmp	r3, #0
 8013d62:	bfbc      	itt	lt
 8013d64:	580b      	ldrlt	r3, [r1, r0]
 8013d66:	18c0      	addlt	r0, r0, r3
 8013d68:	4770      	bx	lr

08013d6a <_raise_r>:
 8013d6a:	291f      	cmp	r1, #31
 8013d6c:	b538      	push	{r3, r4, r5, lr}
 8013d6e:	4604      	mov	r4, r0
 8013d70:	460d      	mov	r5, r1
 8013d72:	d904      	bls.n	8013d7e <_raise_r+0x14>
 8013d74:	2316      	movs	r3, #22
 8013d76:	6003      	str	r3, [r0, #0]
 8013d78:	f04f 30ff 	mov.w	r0, #4294967295
 8013d7c:	bd38      	pop	{r3, r4, r5, pc}
 8013d7e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8013d80:	b112      	cbz	r2, 8013d88 <_raise_r+0x1e>
 8013d82:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013d86:	b94b      	cbnz	r3, 8013d9c <_raise_r+0x32>
 8013d88:	4620      	mov	r0, r4
 8013d8a:	f000 f831 	bl	8013df0 <_getpid_r>
 8013d8e:	462a      	mov	r2, r5
 8013d90:	4601      	mov	r1, r0
 8013d92:	4620      	mov	r0, r4
 8013d94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013d98:	f000 b818 	b.w	8013dcc <_kill_r>
 8013d9c:	2b01      	cmp	r3, #1
 8013d9e:	d00a      	beq.n	8013db6 <_raise_r+0x4c>
 8013da0:	1c59      	adds	r1, r3, #1
 8013da2:	d103      	bne.n	8013dac <_raise_r+0x42>
 8013da4:	2316      	movs	r3, #22
 8013da6:	6003      	str	r3, [r0, #0]
 8013da8:	2001      	movs	r0, #1
 8013daa:	e7e7      	b.n	8013d7c <_raise_r+0x12>
 8013dac:	2400      	movs	r4, #0
 8013dae:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013db2:	4628      	mov	r0, r5
 8013db4:	4798      	blx	r3
 8013db6:	2000      	movs	r0, #0
 8013db8:	e7e0      	b.n	8013d7c <_raise_r+0x12>
	...

08013dbc <raise>:
 8013dbc:	4b02      	ldr	r3, [pc, #8]	; (8013dc8 <raise+0xc>)
 8013dbe:	4601      	mov	r1, r0
 8013dc0:	6818      	ldr	r0, [r3, #0]
 8013dc2:	f7ff bfd2 	b.w	8013d6a <_raise_r>
 8013dc6:	bf00      	nop
 8013dc8:	20000024 	.word	0x20000024

08013dcc <_kill_r>:
 8013dcc:	b538      	push	{r3, r4, r5, lr}
 8013dce:	4d07      	ldr	r5, [pc, #28]	; (8013dec <_kill_r+0x20>)
 8013dd0:	2300      	movs	r3, #0
 8013dd2:	4604      	mov	r4, r0
 8013dd4:	4608      	mov	r0, r1
 8013dd6:	4611      	mov	r1, r2
 8013dd8:	602b      	str	r3, [r5, #0]
 8013dda:	f7f0 fda5 	bl	8004928 <_kill>
 8013dde:	1c43      	adds	r3, r0, #1
 8013de0:	d102      	bne.n	8013de8 <_kill_r+0x1c>
 8013de2:	682b      	ldr	r3, [r5, #0]
 8013de4:	b103      	cbz	r3, 8013de8 <_kill_r+0x1c>
 8013de6:	6023      	str	r3, [r4, #0]
 8013de8:	bd38      	pop	{r3, r4, r5, pc}
 8013dea:	bf00      	nop
 8013dec:	20001c18 	.word	0x20001c18

08013df0 <_getpid_r>:
 8013df0:	f7f0 bd92 	b.w	8004918 <_getpid>

08013df4 <pow>:
 8013df4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013df8:	ec59 8b10 	vmov	r8, r9, d0
 8013dfc:	ec57 6b11 	vmov	r6, r7, d1
 8013e00:	f000 f8a6 	bl	8013f50 <__ieee754_pow>
 8013e04:	4b4e      	ldr	r3, [pc, #312]	; (8013f40 <pow+0x14c>)
 8013e06:	f993 3000 	ldrsb.w	r3, [r3]
 8013e0a:	3301      	adds	r3, #1
 8013e0c:	ec55 4b10 	vmov	r4, r5, d0
 8013e10:	d015      	beq.n	8013e3e <pow+0x4a>
 8013e12:	4632      	mov	r2, r6
 8013e14:	463b      	mov	r3, r7
 8013e16:	4630      	mov	r0, r6
 8013e18:	4639      	mov	r1, r7
 8013e1a:	f7ec fea7 	bl	8000b6c <__aeabi_dcmpun>
 8013e1e:	b970      	cbnz	r0, 8013e3e <pow+0x4a>
 8013e20:	4642      	mov	r2, r8
 8013e22:	464b      	mov	r3, r9
 8013e24:	4640      	mov	r0, r8
 8013e26:	4649      	mov	r1, r9
 8013e28:	f7ec fea0 	bl	8000b6c <__aeabi_dcmpun>
 8013e2c:	2200      	movs	r2, #0
 8013e2e:	2300      	movs	r3, #0
 8013e30:	b148      	cbz	r0, 8013e46 <pow+0x52>
 8013e32:	4630      	mov	r0, r6
 8013e34:	4639      	mov	r1, r7
 8013e36:	f7ec fe67 	bl	8000b08 <__aeabi_dcmpeq>
 8013e3a:	2800      	cmp	r0, #0
 8013e3c:	d17d      	bne.n	8013f3a <pow+0x146>
 8013e3e:	ec45 4b10 	vmov	d0, r4, r5
 8013e42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013e46:	4640      	mov	r0, r8
 8013e48:	4649      	mov	r1, r9
 8013e4a:	f7ec fe5d 	bl	8000b08 <__aeabi_dcmpeq>
 8013e4e:	b1e0      	cbz	r0, 8013e8a <pow+0x96>
 8013e50:	2200      	movs	r2, #0
 8013e52:	2300      	movs	r3, #0
 8013e54:	4630      	mov	r0, r6
 8013e56:	4639      	mov	r1, r7
 8013e58:	f7ec fe56 	bl	8000b08 <__aeabi_dcmpeq>
 8013e5c:	2800      	cmp	r0, #0
 8013e5e:	d16c      	bne.n	8013f3a <pow+0x146>
 8013e60:	ec47 6b10 	vmov	d0, r6, r7
 8013e64:	f000 fe53 	bl	8014b0e <finite>
 8013e68:	2800      	cmp	r0, #0
 8013e6a:	d0e8      	beq.n	8013e3e <pow+0x4a>
 8013e6c:	2200      	movs	r2, #0
 8013e6e:	2300      	movs	r3, #0
 8013e70:	4630      	mov	r0, r6
 8013e72:	4639      	mov	r1, r7
 8013e74:	f7ec fe52 	bl	8000b1c <__aeabi_dcmplt>
 8013e78:	2800      	cmp	r0, #0
 8013e7a:	d0e0      	beq.n	8013e3e <pow+0x4a>
 8013e7c:	f7fa fece 	bl	800ec1c <__errno>
 8013e80:	2321      	movs	r3, #33	; 0x21
 8013e82:	6003      	str	r3, [r0, #0]
 8013e84:	2400      	movs	r4, #0
 8013e86:	4d2f      	ldr	r5, [pc, #188]	; (8013f44 <pow+0x150>)
 8013e88:	e7d9      	b.n	8013e3e <pow+0x4a>
 8013e8a:	ec45 4b10 	vmov	d0, r4, r5
 8013e8e:	f000 fe3e 	bl	8014b0e <finite>
 8013e92:	bbb8      	cbnz	r0, 8013f04 <pow+0x110>
 8013e94:	ec49 8b10 	vmov	d0, r8, r9
 8013e98:	f000 fe39 	bl	8014b0e <finite>
 8013e9c:	b390      	cbz	r0, 8013f04 <pow+0x110>
 8013e9e:	ec47 6b10 	vmov	d0, r6, r7
 8013ea2:	f000 fe34 	bl	8014b0e <finite>
 8013ea6:	b368      	cbz	r0, 8013f04 <pow+0x110>
 8013ea8:	4622      	mov	r2, r4
 8013eaa:	462b      	mov	r3, r5
 8013eac:	4620      	mov	r0, r4
 8013eae:	4629      	mov	r1, r5
 8013eb0:	f7ec fe5c 	bl	8000b6c <__aeabi_dcmpun>
 8013eb4:	b160      	cbz	r0, 8013ed0 <pow+0xdc>
 8013eb6:	f7fa feb1 	bl	800ec1c <__errno>
 8013eba:	2321      	movs	r3, #33	; 0x21
 8013ebc:	6003      	str	r3, [r0, #0]
 8013ebe:	2200      	movs	r2, #0
 8013ec0:	2300      	movs	r3, #0
 8013ec2:	4610      	mov	r0, r2
 8013ec4:	4619      	mov	r1, r3
 8013ec6:	f7ec fce1 	bl	800088c <__aeabi_ddiv>
 8013eca:	4604      	mov	r4, r0
 8013ecc:	460d      	mov	r5, r1
 8013ece:	e7b6      	b.n	8013e3e <pow+0x4a>
 8013ed0:	f7fa fea4 	bl	800ec1c <__errno>
 8013ed4:	2322      	movs	r3, #34	; 0x22
 8013ed6:	6003      	str	r3, [r0, #0]
 8013ed8:	2200      	movs	r2, #0
 8013eda:	2300      	movs	r3, #0
 8013edc:	4640      	mov	r0, r8
 8013ede:	4649      	mov	r1, r9
 8013ee0:	f7ec fe1c 	bl	8000b1c <__aeabi_dcmplt>
 8013ee4:	2400      	movs	r4, #0
 8013ee6:	b158      	cbz	r0, 8013f00 <pow+0x10c>
 8013ee8:	ec47 6b10 	vmov	d0, r6, r7
 8013eec:	f000 fe1a 	bl	8014b24 <rint>
 8013ef0:	4632      	mov	r2, r6
 8013ef2:	ec51 0b10 	vmov	r0, r1, d0
 8013ef6:	463b      	mov	r3, r7
 8013ef8:	f7ec fe06 	bl	8000b08 <__aeabi_dcmpeq>
 8013efc:	2800      	cmp	r0, #0
 8013efe:	d0c2      	beq.n	8013e86 <pow+0x92>
 8013f00:	4d11      	ldr	r5, [pc, #68]	; (8013f48 <pow+0x154>)
 8013f02:	e79c      	b.n	8013e3e <pow+0x4a>
 8013f04:	2200      	movs	r2, #0
 8013f06:	2300      	movs	r3, #0
 8013f08:	4620      	mov	r0, r4
 8013f0a:	4629      	mov	r1, r5
 8013f0c:	f7ec fdfc 	bl	8000b08 <__aeabi_dcmpeq>
 8013f10:	2800      	cmp	r0, #0
 8013f12:	d094      	beq.n	8013e3e <pow+0x4a>
 8013f14:	ec49 8b10 	vmov	d0, r8, r9
 8013f18:	f000 fdf9 	bl	8014b0e <finite>
 8013f1c:	2800      	cmp	r0, #0
 8013f1e:	d08e      	beq.n	8013e3e <pow+0x4a>
 8013f20:	ec47 6b10 	vmov	d0, r6, r7
 8013f24:	f000 fdf3 	bl	8014b0e <finite>
 8013f28:	2800      	cmp	r0, #0
 8013f2a:	d088      	beq.n	8013e3e <pow+0x4a>
 8013f2c:	f7fa fe76 	bl	800ec1c <__errno>
 8013f30:	2322      	movs	r3, #34	; 0x22
 8013f32:	6003      	str	r3, [r0, #0]
 8013f34:	2400      	movs	r4, #0
 8013f36:	2500      	movs	r5, #0
 8013f38:	e781      	b.n	8013e3e <pow+0x4a>
 8013f3a:	4d04      	ldr	r5, [pc, #16]	; (8013f4c <pow+0x158>)
 8013f3c:	2400      	movs	r4, #0
 8013f3e:	e77e      	b.n	8013e3e <pow+0x4a>
 8013f40:	200001f8 	.word	0x200001f8
 8013f44:	fff00000 	.word	0xfff00000
 8013f48:	7ff00000 	.word	0x7ff00000
 8013f4c:	3ff00000 	.word	0x3ff00000

08013f50 <__ieee754_pow>:
 8013f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f54:	ed2d 8b06 	vpush	{d8-d10}
 8013f58:	b08d      	sub	sp, #52	; 0x34
 8013f5a:	ed8d 1b02 	vstr	d1, [sp, #8]
 8013f5e:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 8013f62:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8013f66:	ea56 0100 	orrs.w	r1, r6, r0
 8013f6a:	ec53 2b10 	vmov	r2, r3, d0
 8013f6e:	f000 84d1 	beq.w	8014914 <__ieee754_pow+0x9c4>
 8013f72:	497f      	ldr	r1, [pc, #508]	; (8014170 <__ieee754_pow+0x220>)
 8013f74:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8013f78:	428c      	cmp	r4, r1
 8013f7a:	ee10 8a10 	vmov	r8, s0
 8013f7e:	4699      	mov	r9, r3
 8013f80:	dc09      	bgt.n	8013f96 <__ieee754_pow+0x46>
 8013f82:	d103      	bne.n	8013f8c <__ieee754_pow+0x3c>
 8013f84:	b97a      	cbnz	r2, 8013fa6 <__ieee754_pow+0x56>
 8013f86:	42a6      	cmp	r6, r4
 8013f88:	dd02      	ble.n	8013f90 <__ieee754_pow+0x40>
 8013f8a:	e00c      	b.n	8013fa6 <__ieee754_pow+0x56>
 8013f8c:	428e      	cmp	r6, r1
 8013f8e:	dc02      	bgt.n	8013f96 <__ieee754_pow+0x46>
 8013f90:	428e      	cmp	r6, r1
 8013f92:	d110      	bne.n	8013fb6 <__ieee754_pow+0x66>
 8013f94:	b178      	cbz	r0, 8013fb6 <__ieee754_pow+0x66>
 8013f96:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8013f9a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8013f9e:	ea54 0308 	orrs.w	r3, r4, r8
 8013fa2:	f000 84b7 	beq.w	8014914 <__ieee754_pow+0x9c4>
 8013fa6:	4873      	ldr	r0, [pc, #460]	; (8014174 <__ieee754_pow+0x224>)
 8013fa8:	b00d      	add	sp, #52	; 0x34
 8013faa:	ecbd 8b06 	vpop	{d8-d10}
 8013fae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013fb2:	f7ff bd31 	b.w	8013a18 <nan>
 8013fb6:	f1b9 0f00 	cmp.w	r9, #0
 8013fba:	da36      	bge.n	801402a <__ieee754_pow+0xda>
 8013fbc:	496e      	ldr	r1, [pc, #440]	; (8014178 <__ieee754_pow+0x228>)
 8013fbe:	428e      	cmp	r6, r1
 8013fc0:	dc51      	bgt.n	8014066 <__ieee754_pow+0x116>
 8013fc2:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8013fc6:	428e      	cmp	r6, r1
 8013fc8:	f340 84af 	ble.w	801492a <__ieee754_pow+0x9da>
 8013fcc:	1531      	asrs	r1, r6, #20
 8013fce:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8013fd2:	2914      	cmp	r1, #20
 8013fd4:	dd0f      	ble.n	8013ff6 <__ieee754_pow+0xa6>
 8013fd6:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 8013fda:	fa20 fc01 	lsr.w	ip, r0, r1
 8013fde:	fa0c f101 	lsl.w	r1, ip, r1
 8013fe2:	4281      	cmp	r1, r0
 8013fe4:	f040 84a1 	bne.w	801492a <__ieee754_pow+0x9da>
 8013fe8:	f00c 0c01 	and.w	ip, ip, #1
 8013fec:	f1cc 0102 	rsb	r1, ip, #2
 8013ff0:	9100      	str	r1, [sp, #0]
 8013ff2:	b180      	cbz	r0, 8014016 <__ieee754_pow+0xc6>
 8013ff4:	e059      	b.n	80140aa <__ieee754_pow+0x15a>
 8013ff6:	2800      	cmp	r0, #0
 8013ff8:	d155      	bne.n	80140a6 <__ieee754_pow+0x156>
 8013ffa:	f1c1 0114 	rsb	r1, r1, #20
 8013ffe:	fa46 fc01 	asr.w	ip, r6, r1
 8014002:	fa0c f101 	lsl.w	r1, ip, r1
 8014006:	42b1      	cmp	r1, r6
 8014008:	f040 848c 	bne.w	8014924 <__ieee754_pow+0x9d4>
 801400c:	f00c 0c01 	and.w	ip, ip, #1
 8014010:	f1cc 0102 	rsb	r1, ip, #2
 8014014:	9100      	str	r1, [sp, #0]
 8014016:	4959      	ldr	r1, [pc, #356]	; (801417c <__ieee754_pow+0x22c>)
 8014018:	428e      	cmp	r6, r1
 801401a:	d12d      	bne.n	8014078 <__ieee754_pow+0x128>
 801401c:	2f00      	cmp	r7, #0
 801401e:	da79      	bge.n	8014114 <__ieee754_pow+0x1c4>
 8014020:	4956      	ldr	r1, [pc, #344]	; (801417c <__ieee754_pow+0x22c>)
 8014022:	2000      	movs	r0, #0
 8014024:	f7ec fc32 	bl	800088c <__aeabi_ddiv>
 8014028:	e016      	b.n	8014058 <__ieee754_pow+0x108>
 801402a:	2100      	movs	r1, #0
 801402c:	9100      	str	r1, [sp, #0]
 801402e:	2800      	cmp	r0, #0
 8014030:	d13b      	bne.n	80140aa <__ieee754_pow+0x15a>
 8014032:	494f      	ldr	r1, [pc, #316]	; (8014170 <__ieee754_pow+0x220>)
 8014034:	428e      	cmp	r6, r1
 8014036:	d1ee      	bne.n	8014016 <__ieee754_pow+0xc6>
 8014038:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801403c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8014040:	ea53 0308 	orrs.w	r3, r3, r8
 8014044:	f000 8466 	beq.w	8014914 <__ieee754_pow+0x9c4>
 8014048:	4b4d      	ldr	r3, [pc, #308]	; (8014180 <__ieee754_pow+0x230>)
 801404a:	429c      	cmp	r4, r3
 801404c:	dd0d      	ble.n	801406a <__ieee754_pow+0x11a>
 801404e:	2f00      	cmp	r7, #0
 8014050:	f280 8464 	bge.w	801491c <__ieee754_pow+0x9cc>
 8014054:	2000      	movs	r0, #0
 8014056:	2100      	movs	r1, #0
 8014058:	ec41 0b10 	vmov	d0, r0, r1
 801405c:	b00d      	add	sp, #52	; 0x34
 801405e:	ecbd 8b06 	vpop	{d8-d10}
 8014062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014066:	2102      	movs	r1, #2
 8014068:	e7e0      	b.n	801402c <__ieee754_pow+0xdc>
 801406a:	2f00      	cmp	r7, #0
 801406c:	daf2      	bge.n	8014054 <__ieee754_pow+0x104>
 801406e:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 8014072:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8014076:	e7ef      	b.n	8014058 <__ieee754_pow+0x108>
 8014078:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 801407c:	d104      	bne.n	8014088 <__ieee754_pow+0x138>
 801407e:	4610      	mov	r0, r2
 8014080:	4619      	mov	r1, r3
 8014082:	f7ec fad9 	bl	8000638 <__aeabi_dmul>
 8014086:	e7e7      	b.n	8014058 <__ieee754_pow+0x108>
 8014088:	493e      	ldr	r1, [pc, #248]	; (8014184 <__ieee754_pow+0x234>)
 801408a:	428f      	cmp	r7, r1
 801408c:	d10d      	bne.n	80140aa <__ieee754_pow+0x15a>
 801408e:	f1b9 0f00 	cmp.w	r9, #0
 8014092:	db0a      	blt.n	80140aa <__ieee754_pow+0x15a>
 8014094:	ec43 2b10 	vmov	d0, r2, r3
 8014098:	b00d      	add	sp, #52	; 0x34
 801409a:	ecbd 8b06 	vpop	{d8-d10}
 801409e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140a2:	f000 bc77 	b.w	8014994 <__ieee754_sqrt>
 80140a6:	2100      	movs	r1, #0
 80140a8:	9100      	str	r1, [sp, #0]
 80140aa:	ec43 2b10 	vmov	d0, r2, r3
 80140ae:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80140b2:	f000 fd23 	bl	8014afc <fabs>
 80140b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80140ba:	ec51 0b10 	vmov	r0, r1, d0
 80140be:	f1b8 0f00 	cmp.w	r8, #0
 80140c2:	d12a      	bne.n	801411a <__ieee754_pow+0x1ca>
 80140c4:	b12c      	cbz	r4, 80140d2 <__ieee754_pow+0x182>
 80140c6:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 801417c <__ieee754_pow+0x22c>
 80140ca:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 80140ce:	45e6      	cmp	lr, ip
 80140d0:	d123      	bne.n	801411a <__ieee754_pow+0x1ca>
 80140d2:	2f00      	cmp	r7, #0
 80140d4:	da05      	bge.n	80140e2 <__ieee754_pow+0x192>
 80140d6:	4602      	mov	r2, r0
 80140d8:	460b      	mov	r3, r1
 80140da:	2000      	movs	r0, #0
 80140dc:	4927      	ldr	r1, [pc, #156]	; (801417c <__ieee754_pow+0x22c>)
 80140de:	f7ec fbd5 	bl	800088c <__aeabi_ddiv>
 80140e2:	f1b9 0f00 	cmp.w	r9, #0
 80140e6:	dab7      	bge.n	8014058 <__ieee754_pow+0x108>
 80140e8:	9b00      	ldr	r3, [sp, #0]
 80140ea:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80140ee:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80140f2:	4323      	orrs	r3, r4
 80140f4:	d108      	bne.n	8014108 <__ieee754_pow+0x1b8>
 80140f6:	4602      	mov	r2, r0
 80140f8:	460b      	mov	r3, r1
 80140fa:	4610      	mov	r0, r2
 80140fc:	4619      	mov	r1, r3
 80140fe:	f7ec f8e3 	bl	80002c8 <__aeabi_dsub>
 8014102:	4602      	mov	r2, r0
 8014104:	460b      	mov	r3, r1
 8014106:	e78d      	b.n	8014024 <__ieee754_pow+0xd4>
 8014108:	9b00      	ldr	r3, [sp, #0]
 801410a:	2b01      	cmp	r3, #1
 801410c:	d1a4      	bne.n	8014058 <__ieee754_pow+0x108>
 801410e:	4602      	mov	r2, r0
 8014110:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014114:	4610      	mov	r0, r2
 8014116:	4619      	mov	r1, r3
 8014118:	e79e      	b.n	8014058 <__ieee754_pow+0x108>
 801411a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 801411e:	f10c 35ff 	add.w	r5, ip, #4294967295
 8014122:	950a      	str	r5, [sp, #40]	; 0x28
 8014124:	9d00      	ldr	r5, [sp, #0]
 8014126:	46ac      	mov	ip, r5
 8014128:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801412a:	ea5c 0505 	orrs.w	r5, ip, r5
 801412e:	d0e4      	beq.n	80140fa <__ieee754_pow+0x1aa>
 8014130:	4b15      	ldr	r3, [pc, #84]	; (8014188 <__ieee754_pow+0x238>)
 8014132:	429e      	cmp	r6, r3
 8014134:	f340 80fc 	ble.w	8014330 <__ieee754_pow+0x3e0>
 8014138:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801413c:	429e      	cmp	r6, r3
 801413e:	4b10      	ldr	r3, [pc, #64]	; (8014180 <__ieee754_pow+0x230>)
 8014140:	dd07      	ble.n	8014152 <__ieee754_pow+0x202>
 8014142:	429c      	cmp	r4, r3
 8014144:	dc0a      	bgt.n	801415c <__ieee754_pow+0x20c>
 8014146:	2f00      	cmp	r7, #0
 8014148:	da84      	bge.n	8014054 <__ieee754_pow+0x104>
 801414a:	a307      	add	r3, pc, #28	; (adr r3, 8014168 <__ieee754_pow+0x218>)
 801414c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014150:	e795      	b.n	801407e <__ieee754_pow+0x12e>
 8014152:	429c      	cmp	r4, r3
 8014154:	dbf7      	blt.n	8014146 <__ieee754_pow+0x1f6>
 8014156:	4b09      	ldr	r3, [pc, #36]	; (801417c <__ieee754_pow+0x22c>)
 8014158:	429c      	cmp	r4, r3
 801415a:	dd17      	ble.n	801418c <__ieee754_pow+0x23c>
 801415c:	2f00      	cmp	r7, #0
 801415e:	dcf4      	bgt.n	801414a <__ieee754_pow+0x1fa>
 8014160:	e778      	b.n	8014054 <__ieee754_pow+0x104>
 8014162:	bf00      	nop
 8014164:	f3af 8000 	nop.w
 8014168:	8800759c 	.word	0x8800759c
 801416c:	7e37e43c 	.word	0x7e37e43c
 8014170:	7ff00000 	.word	0x7ff00000
 8014174:	0801566b 	.word	0x0801566b
 8014178:	433fffff 	.word	0x433fffff
 801417c:	3ff00000 	.word	0x3ff00000
 8014180:	3fefffff 	.word	0x3fefffff
 8014184:	3fe00000 	.word	0x3fe00000
 8014188:	41e00000 	.word	0x41e00000
 801418c:	4b64      	ldr	r3, [pc, #400]	; (8014320 <__ieee754_pow+0x3d0>)
 801418e:	2200      	movs	r2, #0
 8014190:	f7ec f89a 	bl	80002c8 <__aeabi_dsub>
 8014194:	a356      	add	r3, pc, #344	; (adr r3, 80142f0 <__ieee754_pow+0x3a0>)
 8014196:	e9d3 2300 	ldrd	r2, r3, [r3]
 801419a:	4604      	mov	r4, r0
 801419c:	460d      	mov	r5, r1
 801419e:	f7ec fa4b 	bl	8000638 <__aeabi_dmul>
 80141a2:	a355      	add	r3, pc, #340	; (adr r3, 80142f8 <__ieee754_pow+0x3a8>)
 80141a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141a8:	4606      	mov	r6, r0
 80141aa:	460f      	mov	r7, r1
 80141ac:	4620      	mov	r0, r4
 80141ae:	4629      	mov	r1, r5
 80141b0:	f7ec fa42 	bl	8000638 <__aeabi_dmul>
 80141b4:	4b5b      	ldr	r3, [pc, #364]	; (8014324 <__ieee754_pow+0x3d4>)
 80141b6:	4682      	mov	sl, r0
 80141b8:	468b      	mov	fp, r1
 80141ba:	2200      	movs	r2, #0
 80141bc:	4620      	mov	r0, r4
 80141be:	4629      	mov	r1, r5
 80141c0:	f7ec fa3a 	bl	8000638 <__aeabi_dmul>
 80141c4:	4602      	mov	r2, r0
 80141c6:	460b      	mov	r3, r1
 80141c8:	a14d      	add	r1, pc, #308	; (adr r1, 8014300 <__ieee754_pow+0x3b0>)
 80141ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 80141ce:	f7ec f87b 	bl	80002c8 <__aeabi_dsub>
 80141d2:	4622      	mov	r2, r4
 80141d4:	462b      	mov	r3, r5
 80141d6:	f7ec fa2f 	bl	8000638 <__aeabi_dmul>
 80141da:	4602      	mov	r2, r0
 80141dc:	460b      	mov	r3, r1
 80141de:	2000      	movs	r0, #0
 80141e0:	4951      	ldr	r1, [pc, #324]	; (8014328 <__ieee754_pow+0x3d8>)
 80141e2:	f7ec f871 	bl	80002c8 <__aeabi_dsub>
 80141e6:	4622      	mov	r2, r4
 80141e8:	4680      	mov	r8, r0
 80141ea:	4689      	mov	r9, r1
 80141ec:	462b      	mov	r3, r5
 80141ee:	4620      	mov	r0, r4
 80141f0:	4629      	mov	r1, r5
 80141f2:	f7ec fa21 	bl	8000638 <__aeabi_dmul>
 80141f6:	4602      	mov	r2, r0
 80141f8:	460b      	mov	r3, r1
 80141fa:	4640      	mov	r0, r8
 80141fc:	4649      	mov	r1, r9
 80141fe:	f7ec fa1b 	bl	8000638 <__aeabi_dmul>
 8014202:	a341      	add	r3, pc, #260	; (adr r3, 8014308 <__ieee754_pow+0x3b8>)
 8014204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014208:	f7ec fa16 	bl	8000638 <__aeabi_dmul>
 801420c:	4602      	mov	r2, r0
 801420e:	460b      	mov	r3, r1
 8014210:	4650      	mov	r0, sl
 8014212:	4659      	mov	r1, fp
 8014214:	f7ec f858 	bl	80002c8 <__aeabi_dsub>
 8014218:	4602      	mov	r2, r0
 801421a:	460b      	mov	r3, r1
 801421c:	4680      	mov	r8, r0
 801421e:	4689      	mov	r9, r1
 8014220:	4630      	mov	r0, r6
 8014222:	4639      	mov	r1, r7
 8014224:	f7ec f852 	bl	80002cc <__adddf3>
 8014228:	2400      	movs	r4, #0
 801422a:	4632      	mov	r2, r6
 801422c:	463b      	mov	r3, r7
 801422e:	4620      	mov	r0, r4
 8014230:	460d      	mov	r5, r1
 8014232:	f7ec f849 	bl	80002c8 <__aeabi_dsub>
 8014236:	4602      	mov	r2, r0
 8014238:	460b      	mov	r3, r1
 801423a:	4640      	mov	r0, r8
 801423c:	4649      	mov	r1, r9
 801423e:	f7ec f843 	bl	80002c8 <__aeabi_dsub>
 8014242:	9b00      	ldr	r3, [sp, #0]
 8014244:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014246:	3b01      	subs	r3, #1
 8014248:	4313      	orrs	r3, r2
 801424a:	4682      	mov	sl, r0
 801424c:	468b      	mov	fp, r1
 801424e:	f040 81f1 	bne.w	8014634 <__ieee754_pow+0x6e4>
 8014252:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8014310 <__ieee754_pow+0x3c0>
 8014256:	eeb0 8a47 	vmov.f32	s16, s14
 801425a:	eef0 8a67 	vmov.f32	s17, s15
 801425e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014262:	2600      	movs	r6, #0
 8014264:	4632      	mov	r2, r6
 8014266:	463b      	mov	r3, r7
 8014268:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801426c:	f7ec f82c 	bl	80002c8 <__aeabi_dsub>
 8014270:	4622      	mov	r2, r4
 8014272:	462b      	mov	r3, r5
 8014274:	f7ec f9e0 	bl	8000638 <__aeabi_dmul>
 8014278:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801427c:	4680      	mov	r8, r0
 801427e:	4689      	mov	r9, r1
 8014280:	4650      	mov	r0, sl
 8014282:	4659      	mov	r1, fp
 8014284:	f7ec f9d8 	bl	8000638 <__aeabi_dmul>
 8014288:	4602      	mov	r2, r0
 801428a:	460b      	mov	r3, r1
 801428c:	4640      	mov	r0, r8
 801428e:	4649      	mov	r1, r9
 8014290:	f7ec f81c 	bl	80002cc <__adddf3>
 8014294:	4632      	mov	r2, r6
 8014296:	463b      	mov	r3, r7
 8014298:	4680      	mov	r8, r0
 801429a:	4689      	mov	r9, r1
 801429c:	4620      	mov	r0, r4
 801429e:	4629      	mov	r1, r5
 80142a0:	f7ec f9ca 	bl	8000638 <__aeabi_dmul>
 80142a4:	460b      	mov	r3, r1
 80142a6:	4604      	mov	r4, r0
 80142a8:	460d      	mov	r5, r1
 80142aa:	4602      	mov	r2, r0
 80142ac:	4649      	mov	r1, r9
 80142ae:	4640      	mov	r0, r8
 80142b0:	f7ec f80c 	bl	80002cc <__adddf3>
 80142b4:	4b1d      	ldr	r3, [pc, #116]	; (801432c <__ieee754_pow+0x3dc>)
 80142b6:	4299      	cmp	r1, r3
 80142b8:	ec45 4b19 	vmov	d9, r4, r5
 80142bc:	4606      	mov	r6, r0
 80142be:	460f      	mov	r7, r1
 80142c0:	468b      	mov	fp, r1
 80142c2:	f340 82fe 	ble.w	80148c2 <__ieee754_pow+0x972>
 80142c6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80142ca:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80142ce:	4303      	orrs	r3, r0
 80142d0:	f000 81f0 	beq.w	80146b4 <__ieee754_pow+0x764>
 80142d4:	a310      	add	r3, pc, #64	; (adr r3, 8014318 <__ieee754_pow+0x3c8>)
 80142d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142da:	ec51 0b18 	vmov	r0, r1, d8
 80142de:	f7ec f9ab 	bl	8000638 <__aeabi_dmul>
 80142e2:	a30d      	add	r3, pc, #52	; (adr r3, 8014318 <__ieee754_pow+0x3c8>)
 80142e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142e8:	e6cb      	b.n	8014082 <__ieee754_pow+0x132>
 80142ea:	bf00      	nop
 80142ec:	f3af 8000 	nop.w
 80142f0:	60000000 	.word	0x60000000
 80142f4:	3ff71547 	.word	0x3ff71547
 80142f8:	f85ddf44 	.word	0xf85ddf44
 80142fc:	3e54ae0b 	.word	0x3e54ae0b
 8014300:	55555555 	.word	0x55555555
 8014304:	3fd55555 	.word	0x3fd55555
 8014308:	652b82fe 	.word	0x652b82fe
 801430c:	3ff71547 	.word	0x3ff71547
 8014310:	00000000 	.word	0x00000000
 8014314:	bff00000 	.word	0xbff00000
 8014318:	8800759c 	.word	0x8800759c
 801431c:	7e37e43c 	.word	0x7e37e43c
 8014320:	3ff00000 	.word	0x3ff00000
 8014324:	3fd00000 	.word	0x3fd00000
 8014328:	3fe00000 	.word	0x3fe00000
 801432c:	408fffff 	.word	0x408fffff
 8014330:	4bd7      	ldr	r3, [pc, #860]	; (8014690 <__ieee754_pow+0x740>)
 8014332:	ea03 0309 	and.w	r3, r3, r9
 8014336:	2200      	movs	r2, #0
 8014338:	b92b      	cbnz	r3, 8014346 <__ieee754_pow+0x3f6>
 801433a:	4bd6      	ldr	r3, [pc, #856]	; (8014694 <__ieee754_pow+0x744>)
 801433c:	f7ec f97c 	bl	8000638 <__aeabi_dmul>
 8014340:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8014344:	460c      	mov	r4, r1
 8014346:	1523      	asrs	r3, r4, #20
 8014348:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801434c:	4413      	add	r3, r2
 801434e:	9309      	str	r3, [sp, #36]	; 0x24
 8014350:	4bd1      	ldr	r3, [pc, #836]	; (8014698 <__ieee754_pow+0x748>)
 8014352:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8014356:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801435a:	429c      	cmp	r4, r3
 801435c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8014360:	dd08      	ble.n	8014374 <__ieee754_pow+0x424>
 8014362:	4bce      	ldr	r3, [pc, #824]	; (801469c <__ieee754_pow+0x74c>)
 8014364:	429c      	cmp	r4, r3
 8014366:	f340 8163 	ble.w	8014630 <__ieee754_pow+0x6e0>
 801436a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801436c:	3301      	adds	r3, #1
 801436e:	9309      	str	r3, [sp, #36]	; 0x24
 8014370:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8014374:	2400      	movs	r4, #0
 8014376:	00e3      	lsls	r3, r4, #3
 8014378:	930b      	str	r3, [sp, #44]	; 0x2c
 801437a:	4bc9      	ldr	r3, [pc, #804]	; (80146a0 <__ieee754_pow+0x750>)
 801437c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014380:	ed93 7b00 	vldr	d7, [r3]
 8014384:	4629      	mov	r1, r5
 8014386:	ec53 2b17 	vmov	r2, r3, d7
 801438a:	eeb0 8a47 	vmov.f32	s16, s14
 801438e:	eef0 8a67 	vmov.f32	s17, s15
 8014392:	4682      	mov	sl, r0
 8014394:	f7eb ff98 	bl	80002c8 <__aeabi_dsub>
 8014398:	4652      	mov	r2, sl
 801439a:	4606      	mov	r6, r0
 801439c:	460f      	mov	r7, r1
 801439e:	462b      	mov	r3, r5
 80143a0:	ec51 0b18 	vmov	r0, r1, d8
 80143a4:	f7eb ff92 	bl	80002cc <__adddf3>
 80143a8:	4602      	mov	r2, r0
 80143aa:	460b      	mov	r3, r1
 80143ac:	2000      	movs	r0, #0
 80143ae:	49bd      	ldr	r1, [pc, #756]	; (80146a4 <__ieee754_pow+0x754>)
 80143b0:	f7ec fa6c 	bl	800088c <__aeabi_ddiv>
 80143b4:	ec41 0b19 	vmov	d9, r0, r1
 80143b8:	4602      	mov	r2, r0
 80143ba:	460b      	mov	r3, r1
 80143bc:	4630      	mov	r0, r6
 80143be:	4639      	mov	r1, r7
 80143c0:	f7ec f93a 	bl	8000638 <__aeabi_dmul>
 80143c4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80143c8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80143cc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80143d0:	2300      	movs	r3, #0
 80143d2:	9304      	str	r3, [sp, #16]
 80143d4:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80143d8:	46ab      	mov	fp, r5
 80143da:	106d      	asrs	r5, r5, #1
 80143dc:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80143e0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80143e4:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80143e8:	2200      	movs	r2, #0
 80143ea:	4640      	mov	r0, r8
 80143ec:	4649      	mov	r1, r9
 80143ee:	4614      	mov	r4, r2
 80143f0:	461d      	mov	r5, r3
 80143f2:	f7ec f921 	bl	8000638 <__aeabi_dmul>
 80143f6:	4602      	mov	r2, r0
 80143f8:	460b      	mov	r3, r1
 80143fa:	4630      	mov	r0, r6
 80143fc:	4639      	mov	r1, r7
 80143fe:	f7eb ff63 	bl	80002c8 <__aeabi_dsub>
 8014402:	ec53 2b18 	vmov	r2, r3, d8
 8014406:	4606      	mov	r6, r0
 8014408:	460f      	mov	r7, r1
 801440a:	4620      	mov	r0, r4
 801440c:	4629      	mov	r1, r5
 801440e:	f7eb ff5b 	bl	80002c8 <__aeabi_dsub>
 8014412:	4602      	mov	r2, r0
 8014414:	460b      	mov	r3, r1
 8014416:	4650      	mov	r0, sl
 8014418:	4659      	mov	r1, fp
 801441a:	f7eb ff55 	bl	80002c8 <__aeabi_dsub>
 801441e:	4642      	mov	r2, r8
 8014420:	464b      	mov	r3, r9
 8014422:	f7ec f909 	bl	8000638 <__aeabi_dmul>
 8014426:	4602      	mov	r2, r0
 8014428:	460b      	mov	r3, r1
 801442a:	4630      	mov	r0, r6
 801442c:	4639      	mov	r1, r7
 801442e:	f7eb ff4b 	bl	80002c8 <__aeabi_dsub>
 8014432:	ec53 2b19 	vmov	r2, r3, d9
 8014436:	f7ec f8ff 	bl	8000638 <__aeabi_dmul>
 801443a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801443e:	ec41 0b18 	vmov	d8, r0, r1
 8014442:	4610      	mov	r0, r2
 8014444:	4619      	mov	r1, r3
 8014446:	f7ec f8f7 	bl	8000638 <__aeabi_dmul>
 801444a:	a37d      	add	r3, pc, #500	; (adr r3, 8014640 <__ieee754_pow+0x6f0>)
 801444c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014450:	4604      	mov	r4, r0
 8014452:	460d      	mov	r5, r1
 8014454:	f7ec f8f0 	bl	8000638 <__aeabi_dmul>
 8014458:	a37b      	add	r3, pc, #492	; (adr r3, 8014648 <__ieee754_pow+0x6f8>)
 801445a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801445e:	f7eb ff35 	bl	80002cc <__adddf3>
 8014462:	4622      	mov	r2, r4
 8014464:	462b      	mov	r3, r5
 8014466:	f7ec f8e7 	bl	8000638 <__aeabi_dmul>
 801446a:	a379      	add	r3, pc, #484	; (adr r3, 8014650 <__ieee754_pow+0x700>)
 801446c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014470:	f7eb ff2c 	bl	80002cc <__adddf3>
 8014474:	4622      	mov	r2, r4
 8014476:	462b      	mov	r3, r5
 8014478:	f7ec f8de 	bl	8000638 <__aeabi_dmul>
 801447c:	a376      	add	r3, pc, #472	; (adr r3, 8014658 <__ieee754_pow+0x708>)
 801447e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014482:	f7eb ff23 	bl	80002cc <__adddf3>
 8014486:	4622      	mov	r2, r4
 8014488:	462b      	mov	r3, r5
 801448a:	f7ec f8d5 	bl	8000638 <__aeabi_dmul>
 801448e:	a374      	add	r3, pc, #464	; (adr r3, 8014660 <__ieee754_pow+0x710>)
 8014490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014494:	f7eb ff1a 	bl	80002cc <__adddf3>
 8014498:	4622      	mov	r2, r4
 801449a:	462b      	mov	r3, r5
 801449c:	f7ec f8cc 	bl	8000638 <__aeabi_dmul>
 80144a0:	a371      	add	r3, pc, #452	; (adr r3, 8014668 <__ieee754_pow+0x718>)
 80144a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144a6:	f7eb ff11 	bl	80002cc <__adddf3>
 80144aa:	4622      	mov	r2, r4
 80144ac:	4606      	mov	r6, r0
 80144ae:	460f      	mov	r7, r1
 80144b0:	462b      	mov	r3, r5
 80144b2:	4620      	mov	r0, r4
 80144b4:	4629      	mov	r1, r5
 80144b6:	f7ec f8bf 	bl	8000638 <__aeabi_dmul>
 80144ba:	4602      	mov	r2, r0
 80144bc:	460b      	mov	r3, r1
 80144be:	4630      	mov	r0, r6
 80144c0:	4639      	mov	r1, r7
 80144c2:	f7ec f8b9 	bl	8000638 <__aeabi_dmul>
 80144c6:	4642      	mov	r2, r8
 80144c8:	4604      	mov	r4, r0
 80144ca:	460d      	mov	r5, r1
 80144cc:	464b      	mov	r3, r9
 80144ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80144d2:	f7eb fefb 	bl	80002cc <__adddf3>
 80144d6:	ec53 2b18 	vmov	r2, r3, d8
 80144da:	f7ec f8ad 	bl	8000638 <__aeabi_dmul>
 80144de:	4622      	mov	r2, r4
 80144e0:	462b      	mov	r3, r5
 80144e2:	f7eb fef3 	bl	80002cc <__adddf3>
 80144e6:	4642      	mov	r2, r8
 80144e8:	4682      	mov	sl, r0
 80144ea:	468b      	mov	fp, r1
 80144ec:	464b      	mov	r3, r9
 80144ee:	4640      	mov	r0, r8
 80144f0:	4649      	mov	r1, r9
 80144f2:	f7ec f8a1 	bl	8000638 <__aeabi_dmul>
 80144f6:	4b6c      	ldr	r3, [pc, #432]	; (80146a8 <__ieee754_pow+0x758>)
 80144f8:	2200      	movs	r2, #0
 80144fa:	4606      	mov	r6, r0
 80144fc:	460f      	mov	r7, r1
 80144fe:	f7eb fee5 	bl	80002cc <__adddf3>
 8014502:	4652      	mov	r2, sl
 8014504:	465b      	mov	r3, fp
 8014506:	f7eb fee1 	bl	80002cc <__adddf3>
 801450a:	9c04      	ldr	r4, [sp, #16]
 801450c:	460d      	mov	r5, r1
 801450e:	4622      	mov	r2, r4
 8014510:	460b      	mov	r3, r1
 8014512:	4640      	mov	r0, r8
 8014514:	4649      	mov	r1, r9
 8014516:	f7ec f88f 	bl	8000638 <__aeabi_dmul>
 801451a:	4b63      	ldr	r3, [pc, #396]	; (80146a8 <__ieee754_pow+0x758>)
 801451c:	4680      	mov	r8, r0
 801451e:	4689      	mov	r9, r1
 8014520:	2200      	movs	r2, #0
 8014522:	4620      	mov	r0, r4
 8014524:	4629      	mov	r1, r5
 8014526:	f7eb fecf 	bl	80002c8 <__aeabi_dsub>
 801452a:	4632      	mov	r2, r6
 801452c:	463b      	mov	r3, r7
 801452e:	f7eb fecb 	bl	80002c8 <__aeabi_dsub>
 8014532:	4602      	mov	r2, r0
 8014534:	460b      	mov	r3, r1
 8014536:	4650      	mov	r0, sl
 8014538:	4659      	mov	r1, fp
 801453a:	f7eb fec5 	bl	80002c8 <__aeabi_dsub>
 801453e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014542:	f7ec f879 	bl	8000638 <__aeabi_dmul>
 8014546:	4622      	mov	r2, r4
 8014548:	4606      	mov	r6, r0
 801454a:	460f      	mov	r7, r1
 801454c:	462b      	mov	r3, r5
 801454e:	ec51 0b18 	vmov	r0, r1, d8
 8014552:	f7ec f871 	bl	8000638 <__aeabi_dmul>
 8014556:	4602      	mov	r2, r0
 8014558:	460b      	mov	r3, r1
 801455a:	4630      	mov	r0, r6
 801455c:	4639      	mov	r1, r7
 801455e:	f7eb feb5 	bl	80002cc <__adddf3>
 8014562:	4606      	mov	r6, r0
 8014564:	460f      	mov	r7, r1
 8014566:	4602      	mov	r2, r0
 8014568:	460b      	mov	r3, r1
 801456a:	4640      	mov	r0, r8
 801456c:	4649      	mov	r1, r9
 801456e:	f7eb fead 	bl	80002cc <__adddf3>
 8014572:	9c04      	ldr	r4, [sp, #16]
 8014574:	a33e      	add	r3, pc, #248	; (adr r3, 8014670 <__ieee754_pow+0x720>)
 8014576:	e9d3 2300 	ldrd	r2, r3, [r3]
 801457a:	4620      	mov	r0, r4
 801457c:	460d      	mov	r5, r1
 801457e:	f7ec f85b 	bl	8000638 <__aeabi_dmul>
 8014582:	4642      	mov	r2, r8
 8014584:	ec41 0b18 	vmov	d8, r0, r1
 8014588:	464b      	mov	r3, r9
 801458a:	4620      	mov	r0, r4
 801458c:	4629      	mov	r1, r5
 801458e:	f7eb fe9b 	bl	80002c8 <__aeabi_dsub>
 8014592:	4602      	mov	r2, r0
 8014594:	460b      	mov	r3, r1
 8014596:	4630      	mov	r0, r6
 8014598:	4639      	mov	r1, r7
 801459a:	f7eb fe95 	bl	80002c8 <__aeabi_dsub>
 801459e:	a336      	add	r3, pc, #216	; (adr r3, 8014678 <__ieee754_pow+0x728>)
 80145a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145a4:	f7ec f848 	bl	8000638 <__aeabi_dmul>
 80145a8:	a335      	add	r3, pc, #212	; (adr r3, 8014680 <__ieee754_pow+0x730>)
 80145aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145ae:	4606      	mov	r6, r0
 80145b0:	460f      	mov	r7, r1
 80145b2:	4620      	mov	r0, r4
 80145b4:	4629      	mov	r1, r5
 80145b6:	f7ec f83f 	bl	8000638 <__aeabi_dmul>
 80145ba:	4602      	mov	r2, r0
 80145bc:	460b      	mov	r3, r1
 80145be:	4630      	mov	r0, r6
 80145c0:	4639      	mov	r1, r7
 80145c2:	f7eb fe83 	bl	80002cc <__adddf3>
 80145c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80145c8:	4b38      	ldr	r3, [pc, #224]	; (80146ac <__ieee754_pow+0x75c>)
 80145ca:	4413      	add	r3, r2
 80145cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145d0:	f7eb fe7c 	bl	80002cc <__adddf3>
 80145d4:	4682      	mov	sl, r0
 80145d6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80145d8:	468b      	mov	fp, r1
 80145da:	f7eb ffc3 	bl	8000564 <__aeabi_i2d>
 80145de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80145e0:	4b33      	ldr	r3, [pc, #204]	; (80146b0 <__ieee754_pow+0x760>)
 80145e2:	4413      	add	r3, r2
 80145e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80145e8:	4606      	mov	r6, r0
 80145ea:	460f      	mov	r7, r1
 80145ec:	4652      	mov	r2, sl
 80145ee:	465b      	mov	r3, fp
 80145f0:	ec51 0b18 	vmov	r0, r1, d8
 80145f4:	f7eb fe6a 	bl	80002cc <__adddf3>
 80145f8:	4642      	mov	r2, r8
 80145fa:	464b      	mov	r3, r9
 80145fc:	f7eb fe66 	bl	80002cc <__adddf3>
 8014600:	4632      	mov	r2, r6
 8014602:	463b      	mov	r3, r7
 8014604:	f7eb fe62 	bl	80002cc <__adddf3>
 8014608:	9c04      	ldr	r4, [sp, #16]
 801460a:	4632      	mov	r2, r6
 801460c:	463b      	mov	r3, r7
 801460e:	4620      	mov	r0, r4
 8014610:	460d      	mov	r5, r1
 8014612:	f7eb fe59 	bl	80002c8 <__aeabi_dsub>
 8014616:	4642      	mov	r2, r8
 8014618:	464b      	mov	r3, r9
 801461a:	f7eb fe55 	bl	80002c8 <__aeabi_dsub>
 801461e:	ec53 2b18 	vmov	r2, r3, d8
 8014622:	f7eb fe51 	bl	80002c8 <__aeabi_dsub>
 8014626:	4602      	mov	r2, r0
 8014628:	460b      	mov	r3, r1
 801462a:	4650      	mov	r0, sl
 801462c:	4659      	mov	r1, fp
 801462e:	e606      	b.n	801423e <__ieee754_pow+0x2ee>
 8014630:	2401      	movs	r4, #1
 8014632:	e6a0      	b.n	8014376 <__ieee754_pow+0x426>
 8014634:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8014688 <__ieee754_pow+0x738>
 8014638:	e60d      	b.n	8014256 <__ieee754_pow+0x306>
 801463a:	bf00      	nop
 801463c:	f3af 8000 	nop.w
 8014640:	4a454eef 	.word	0x4a454eef
 8014644:	3fca7e28 	.word	0x3fca7e28
 8014648:	93c9db65 	.word	0x93c9db65
 801464c:	3fcd864a 	.word	0x3fcd864a
 8014650:	a91d4101 	.word	0xa91d4101
 8014654:	3fd17460 	.word	0x3fd17460
 8014658:	518f264d 	.word	0x518f264d
 801465c:	3fd55555 	.word	0x3fd55555
 8014660:	db6fabff 	.word	0xdb6fabff
 8014664:	3fdb6db6 	.word	0x3fdb6db6
 8014668:	33333303 	.word	0x33333303
 801466c:	3fe33333 	.word	0x3fe33333
 8014670:	e0000000 	.word	0xe0000000
 8014674:	3feec709 	.word	0x3feec709
 8014678:	dc3a03fd 	.word	0xdc3a03fd
 801467c:	3feec709 	.word	0x3feec709
 8014680:	145b01f5 	.word	0x145b01f5
 8014684:	be3e2fe0 	.word	0xbe3e2fe0
 8014688:	00000000 	.word	0x00000000
 801468c:	3ff00000 	.word	0x3ff00000
 8014690:	7ff00000 	.word	0x7ff00000
 8014694:	43400000 	.word	0x43400000
 8014698:	0003988e 	.word	0x0003988e
 801469c:	000bb679 	.word	0x000bb679
 80146a0:	08015670 	.word	0x08015670
 80146a4:	3ff00000 	.word	0x3ff00000
 80146a8:	40080000 	.word	0x40080000
 80146ac:	08015690 	.word	0x08015690
 80146b0:	08015680 	.word	0x08015680
 80146b4:	a3b5      	add	r3, pc, #724	; (adr r3, 801498c <__ieee754_pow+0xa3c>)
 80146b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146ba:	4640      	mov	r0, r8
 80146bc:	4649      	mov	r1, r9
 80146be:	f7eb fe05 	bl	80002cc <__adddf3>
 80146c2:	4622      	mov	r2, r4
 80146c4:	ec41 0b1a 	vmov	d10, r0, r1
 80146c8:	462b      	mov	r3, r5
 80146ca:	4630      	mov	r0, r6
 80146cc:	4639      	mov	r1, r7
 80146ce:	f7eb fdfb 	bl	80002c8 <__aeabi_dsub>
 80146d2:	4602      	mov	r2, r0
 80146d4:	460b      	mov	r3, r1
 80146d6:	ec51 0b1a 	vmov	r0, r1, d10
 80146da:	f7ec fa3d 	bl	8000b58 <__aeabi_dcmpgt>
 80146de:	2800      	cmp	r0, #0
 80146e0:	f47f adf8 	bne.w	80142d4 <__ieee754_pow+0x384>
 80146e4:	4aa4      	ldr	r2, [pc, #656]	; (8014978 <__ieee754_pow+0xa28>)
 80146e6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80146ea:	4293      	cmp	r3, r2
 80146ec:	f340 810b 	ble.w	8014906 <__ieee754_pow+0x9b6>
 80146f0:	151b      	asrs	r3, r3, #20
 80146f2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80146f6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80146fa:	fa4a f303 	asr.w	r3, sl, r3
 80146fe:	445b      	add	r3, fp
 8014700:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8014704:	4e9d      	ldr	r6, [pc, #628]	; (801497c <__ieee754_pow+0xa2c>)
 8014706:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801470a:	4116      	asrs	r6, r2
 801470c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8014710:	2000      	movs	r0, #0
 8014712:	ea23 0106 	bic.w	r1, r3, r6
 8014716:	f1c2 0214 	rsb	r2, r2, #20
 801471a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801471e:	fa4a fa02 	asr.w	sl, sl, r2
 8014722:	f1bb 0f00 	cmp.w	fp, #0
 8014726:	4602      	mov	r2, r0
 8014728:	460b      	mov	r3, r1
 801472a:	4620      	mov	r0, r4
 801472c:	4629      	mov	r1, r5
 801472e:	bfb8      	it	lt
 8014730:	f1ca 0a00 	rsblt	sl, sl, #0
 8014734:	f7eb fdc8 	bl	80002c8 <__aeabi_dsub>
 8014738:	ec41 0b19 	vmov	d9, r0, r1
 801473c:	4642      	mov	r2, r8
 801473e:	464b      	mov	r3, r9
 8014740:	ec51 0b19 	vmov	r0, r1, d9
 8014744:	f7eb fdc2 	bl	80002cc <__adddf3>
 8014748:	2400      	movs	r4, #0
 801474a:	a379      	add	r3, pc, #484	; (adr r3, 8014930 <__ieee754_pow+0x9e0>)
 801474c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014750:	4620      	mov	r0, r4
 8014752:	460d      	mov	r5, r1
 8014754:	f7eb ff70 	bl	8000638 <__aeabi_dmul>
 8014758:	ec53 2b19 	vmov	r2, r3, d9
 801475c:	4606      	mov	r6, r0
 801475e:	460f      	mov	r7, r1
 8014760:	4620      	mov	r0, r4
 8014762:	4629      	mov	r1, r5
 8014764:	f7eb fdb0 	bl	80002c8 <__aeabi_dsub>
 8014768:	4602      	mov	r2, r0
 801476a:	460b      	mov	r3, r1
 801476c:	4640      	mov	r0, r8
 801476e:	4649      	mov	r1, r9
 8014770:	f7eb fdaa 	bl	80002c8 <__aeabi_dsub>
 8014774:	a370      	add	r3, pc, #448	; (adr r3, 8014938 <__ieee754_pow+0x9e8>)
 8014776:	e9d3 2300 	ldrd	r2, r3, [r3]
 801477a:	f7eb ff5d 	bl	8000638 <__aeabi_dmul>
 801477e:	a370      	add	r3, pc, #448	; (adr r3, 8014940 <__ieee754_pow+0x9f0>)
 8014780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014784:	4680      	mov	r8, r0
 8014786:	4689      	mov	r9, r1
 8014788:	4620      	mov	r0, r4
 801478a:	4629      	mov	r1, r5
 801478c:	f7eb ff54 	bl	8000638 <__aeabi_dmul>
 8014790:	4602      	mov	r2, r0
 8014792:	460b      	mov	r3, r1
 8014794:	4640      	mov	r0, r8
 8014796:	4649      	mov	r1, r9
 8014798:	f7eb fd98 	bl	80002cc <__adddf3>
 801479c:	4604      	mov	r4, r0
 801479e:	460d      	mov	r5, r1
 80147a0:	4602      	mov	r2, r0
 80147a2:	460b      	mov	r3, r1
 80147a4:	4630      	mov	r0, r6
 80147a6:	4639      	mov	r1, r7
 80147a8:	f7eb fd90 	bl	80002cc <__adddf3>
 80147ac:	4632      	mov	r2, r6
 80147ae:	463b      	mov	r3, r7
 80147b0:	4680      	mov	r8, r0
 80147b2:	4689      	mov	r9, r1
 80147b4:	f7eb fd88 	bl	80002c8 <__aeabi_dsub>
 80147b8:	4602      	mov	r2, r0
 80147ba:	460b      	mov	r3, r1
 80147bc:	4620      	mov	r0, r4
 80147be:	4629      	mov	r1, r5
 80147c0:	f7eb fd82 	bl	80002c8 <__aeabi_dsub>
 80147c4:	4642      	mov	r2, r8
 80147c6:	4606      	mov	r6, r0
 80147c8:	460f      	mov	r7, r1
 80147ca:	464b      	mov	r3, r9
 80147cc:	4640      	mov	r0, r8
 80147ce:	4649      	mov	r1, r9
 80147d0:	f7eb ff32 	bl	8000638 <__aeabi_dmul>
 80147d4:	a35c      	add	r3, pc, #368	; (adr r3, 8014948 <__ieee754_pow+0x9f8>)
 80147d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147da:	4604      	mov	r4, r0
 80147dc:	460d      	mov	r5, r1
 80147de:	f7eb ff2b 	bl	8000638 <__aeabi_dmul>
 80147e2:	a35b      	add	r3, pc, #364	; (adr r3, 8014950 <__ieee754_pow+0xa00>)
 80147e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147e8:	f7eb fd6e 	bl	80002c8 <__aeabi_dsub>
 80147ec:	4622      	mov	r2, r4
 80147ee:	462b      	mov	r3, r5
 80147f0:	f7eb ff22 	bl	8000638 <__aeabi_dmul>
 80147f4:	a358      	add	r3, pc, #352	; (adr r3, 8014958 <__ieee754_pow+0xa08>)
 80147f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147fa:	f7eb fd67 	bl	80002cc <__adddf3>
 80147fe:	4622      	mov	r2, r4
 8014800:	462b      	mov	r3, r5
 8014802:	f7eb ff19 	bl	8000638 <__aeabi_dmul>
 8014806:	a356      	add	r3, pc, #344	; (adr r3, 8014960 <__ieee754_pow+0xa10>)
 8014808:	e9d3 2300 	ldrd	r2, r3, [r3]
 801480c:	f7eb fd5c 	bl	80002c8 <__aeabi_dsub>
 8014810:	4622      	mov	r2, r4
 8014812:	462b      	mov	r3, r5
 8014814:	f7eb ff10 	bl	8000638 <__aeabi_dmul>
 8014818:	a353      	add	r3, pc, #332	; (adr r3, 8014968 <__ieee754_pow+0xa18>)
 801481a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801481e:	f7eb fd55 	bl	80002cc <__adddf3>
 8014822:	4622      	mov	r2, r4
 8014824:	462b      	mov	r3, r5
 8014826:	f7eb ff07 	bl	8000638 <__aeabi_dmul>
 801482a:	4602      	mov	r2, r0
 801482c:	460b      	mov	r3, r1
 801482e:	4640      	mov	r0, r8
 8014830:	4649      	mov	r1, r9
 8014832:	f7eb fd49 	bl	80002c8 <__aeabi_dsub>
 8014836:	4604      	mov	r4, r0
 8014838:	460d      	mov	r5, r1
 801483a:	4602      	mov	r2, r0
 801483c:	460b      	mov	r3, r1
 801483e:	4640      	mov	r0, r8
 8014840:	4649      	mov	r1, r9
 8014842:	f7eb fef9 	bl	8000638 <__aeabi_dmul>
 8014846:	2200      	movs	r2, #0
 8014848:	ec41 0b19 	vmov	d9, r0, r1
 801484c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014850:	4620      	mov	r0, r4
 8014852:	4629      	mov	r1, r5
 8014854:	f7eb fd38 	bl	80002c8 <__aeabi_dsub>
 8014858:	4602      	mov	r2, r0
 801485a:	460b      	mov	r3, r1
 801485c:	ec51 0b19 	vmov	r0, r1, d9
 8014860:	f7ec f814 	bl	800088c <__aeabi_ddiv>
 8014864:	4632      	mov	r2, r6
 8014866:	4604      	mov	r4, r0
 8014868:	460d      	mov	r5, r1
 801486a:	463b      	mov	r3, r7
 801486c:	4640      	mov	r0, r8
 801486e:	4649      	mov	r1, r9
 8014870:	f7eb fee2 	bl	8000638 <__aeabi_dmul>
 8014874:	4632      	mov	r2, r6
 8014876:	463b      	mov	r3, r7
 8014878:	f7eb fd28 	bl	80002cc <__adddf3>
 801487c:	4602      	mov	r2, r0
 801487e:	460b      	mov	r3, r1
 8014880:	4620      	mov	r0, r4
 8014882:	4629      	mov	r1, r5
 8014884:	f7eb fd20 	bl	80002c8 <__aeabi_dsub>
 8014888:	4642      	mov	r2, r8
 801488a:	464b      	mov	r3, r9
 801488c:	f7eb fd1c 	bl	80002c8 <__aeabi_dsub>
 8014890:	460b      	mov	r3, r1
 8014892:	4602      	mov	r2, r0
 8014894:	493a      	ldr	r1, [pc, #232]	; (8014980 <__ieee754_pow+0xa30>)
 8014896:	2000      	movs	r0, #0
 8014898:	f7eb fd16 	bl	80002c8 <__aeabi_dsub>
 801489c:	e9cd 0100 	strd	r0, r1, [sp]
 80148a0:	9b01      	ldr	r3, [sp, #4]
 80148a2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80148a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80148aa:	da2f      	bge.n	801490c <__ieee754_pow+0x9bc>
 80148ac:	4650      	mov	r0, sl
 80148ae:	ed9d 0b00 	vldr	d0, [sp]
 80148b2:	f000 f9c1 	bl	8014c38 <scalbn>
 80148b6:	ec51 0b10 	vmov	r0, r1, d0
 80148ba:	ec53 2b18 	vmov	r2, r3, d8
 80148be:	f7ff bbe0 	b.w	8014082 <__ieee754_pow+0x132>
 80148c2:	4b30      	ldr	r3, [pc, #192]	; (8014984 <__ieee754_pow+0xa34>)
 80148c4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80148c8:	429e      	cmp	r6, r3
 80148ca:	f77f af0b 	ble.w	80146e4 <__ieee754_pow+0x794>
 80148ce:	4b2e      	ldr	r3, [pc, #184]	; (8014988 <__ieee754_pow+0xa38>)
 80148d0:	440b      	add	r3, r1
 80148d2:	4303      	orrs	r3, r0
 80148d4:	d00b      	beq.n	80148ee <__ieee754_pow+0x99e>
 80148d6:	a326      	add	r3, pc, #152	; (adr r3, 8014970 <__ieee754_pow+0xa20>)
 80148d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148dc:	ec51 0b18 	vmov	r0, r1, d8
 80148e0:	f7eb feaa 	bl	8000638 <__aeabi_dmul>
 80148e4:	a322      	add	r3, pc, #136	; (adr r3, 8014970 <__ieee754_pow+0xa20>)
 80148e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148ea:	f7ff bbca 	b.w	8014082 <__ieee754_pow+0x132>
 80148ee:	4622      	mov	r2, r4
 80148f0:	462b      	mov	r3, r5
 80148f2:	f7eb fce9 	bl	80002c8 <__aeabi_dsub>
 80148f6:	4642      	mov	r2, r8
 80148f8:	464b      	mov	r3, r9
 80148fa:	f7ec f923 	bl	8000b44 <__aeabi_dcmpge>
 80148fe:	2800      	cmp	r0, #0
 8014900:	f43f aef0 	beq.w	80146e4 <__ieee754_pow+0x794>
 8014904:	e7e7      	b.n	80148d6 <__ieee754_pow+0x986>
 8014906:	f04f 0a00 	mov.w	sl, #0
 801490a:	e717      	b.n	801473c <__ieee754_pow+0x7ec>
 801490c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014910:	4619      	mov	r1, r3
 8014912:	e7d2      	b.n	80148ba <__ieee754_pow+0x96a>
 8014914:	491a      	ldr	r1, [pc, #104]	; (8014980 <__ieee754_pow+0xa30>)
 8014916:	2000      	movs	r0, #0
 8014918:	f7ff bb9e 	b.w	8014058 <__ieee754_pow+0x108>
 801491c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014920:	f7ff bb9a 	b.w	8014058 <__ieee754_pow+0x108>
 8014924:	9000      	str	r0, [sp, #0]
 8014926:	f7ff bb76 	b.w	8014016 <__ieee754_pow+0xc6>
 801492a:	2100      	movs	r1, #0
 801492c:	f7ff bb60 	b.w	8013ff0 <__ieee754_pow+0xa0>
 8014930:	00000000 	.word	0x00000000
 8014934:	3fe62e43 	.word	0x3fe62e43
 8014938:	fefa39ef 	.word	0xfefa39ef
 801493c:	3fe62e42 	.word	0x3fe62e42
 8014940:	0ca86c39 	.word	0x0ca86c39
 8014944:	be205c61 	.word	0xbe205c61
 8014948:	72bea4d0 	.word	0x72bea4d0
 801494c:	3e663769 	.word	0x3e663769
 8014950:	c5d26bf1 	.word	0xc5d26bf1
 8014954:	3ebbbd41 	.word	0x3ebbbd41
 8014958:	af25de2c 	.word	0xaf25de2c
 801495c:	3f11566a 	.word	0x3f11566a
 8014960:	16bebd93 	.word	0x16bebd93
 8014964:	3f66c16c 	.word	0x3f66c16c
 8014968:	5555553e 	.word	0x5555553e
 801496c:	3fc55555 	.word	0x3fc55555
 8014970:	c2f8f359 	.word	0xc2f8f359
 8014974:	01a56e1f 	.word	0x01a56e1f
 8014978:	3fe00000 	.word	0x3fe00000
 801497c:	000fffff 	.word	0x000fffff
 8014980:	3ff00000 	.word	0x3ff00000
 8014984:	4090cbff 	.word	0x4090cbff
 8014988:	3f6f3400 	.word	0x3f6f3400
 801498c:	652b82fe 	.word	0x652b82fe
 8014990:	3c971547 	.word	0x3c971547

08014994 <__ieee754_sqrt>:
 8014994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014998:	ec55 4b10 	vmov	r4, r5, d0
 801499c:	4e56      	ldr	r6, [pc, #344]	; (8014af8 <__ieee754_sqrt+0x164>)
 801499e:	43ae      	bics	r6, r5
 80149a0:	ee10 0a10 	vmov	r0, s0
 80149a4:	ee10 3a10 	vmov	r3, s0
 80149a8:	4629      	mov	r1, r5
 80149aa:	462a      	mov	r2, r5
 80149ac:	d110      	bne.n	80149d0 <__ieee754_sqrt+0x3c>
 80149ae:	ee10 2a10 	vmov	r2, s0
 80149b2:	462b      	mov	r3, r5
 80149b4:	f7eb fe40 	bl	8000638 <__aeabi_dmul>
 80149b8:	4602      	mov	r2, r0
 80149ba:	460b      	mov	r3, r1
 80149bc:	4620      	mov	r0, r4
 80149be:	4629      	mov	r1, r5
 80149c0:	f7eb fc84 	bl	80002cc <__adddf3>
 80149c4:	4604      	mov	r4, r0
 80149c6:	460d      	mov	r5, r1
 80149c8:	ec45 4b10 	vmov	d0, r4, r5
 80149cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80149d0:	2d00      	cmp	r5, #0
 80149d2:	dc10      	bgt.n	80149f6 <__ieee754_sqrt+0x62>
 80149d4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80149d8:	4330      	orrs	r0, r6
 80149da:	d0f5      	beq.n	80149c8 <__ieee754_sqrt+0x34>
 80149dc:	b15d      	cbz	r5, 80149f6 <__ieee754_sqrt+0x62>
 80149de:	ee10 2a10 	vmov	r2, s0
 80149e2:	462b      	mov	r3, r5
 80149e4:	ee10 0a10 	vmov	r0, s0
 80149e8:	f7eb fc6e 	bl	80002c8 <__aeabi_dsub>
 80149ec:	4602      	mov	r2, r0
 80149ee:	460b      	mov	r3, r1
 80149f0:	f7eb ff4c 	bl	800088c <__aeabi_ddiv>
 80149f4:	e7e6      	b.n	80149c4 <__ieee754_sqrt+0x30>
 80149f6:	1509      	asrs	r1, r1, #20
 80149f8:	d076      	beq.n	8014ae8 <__ieee754_sqrt+0x154>
 80149fa:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80149fe:	07ce      	lsls	r6, r1, #31
 8014a00:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8014a04:	bf5e      	ittt	pl
 8014a06:	0fda      	lsrpl	r2, r3, #31
 8014a08:	005b      	lslpl	r3, r3, #1
 8014a0a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8014a0e:	0fda      	lsrs	r2, r3, #31
 8014a10:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8014a14:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8014a18:	2000      	movs	r0, #0
 8014a1a:	106d      	asrs	r5, r5, #1
 8014a1c:	005b      	lsls	r3, r3, #1
 8014a1e:	f04f 0e16 	mov.w	lr, #22
 8014a22:	4684      	mov	ip, r0
 8014a24:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8014a28:	eb0c 0401 	add.w	r4, ip, r1
 8014a2c:	4294      	cmp	r4, r2
 8014a2e:	bfde      	ittt	le
 8014a30:	1b12      	suble	r2, r2, r4
 8014a32:	eb04 0c01 	addle.w	ip, r4, r1
 8014a36:	1840      	addle	r0, r0, r1
 8014a38:	0052      	lsls	r2, r2, #1
 8014a3a:	f1be 0e01 	subs.w	lr, lr, #1
 8014a3e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8014a42:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8014a46:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014a4a:	d1ed      	bne.n	8014a28 <__ieee754_sqrt+0x94>
 8014a4c:	4671      	mov	r1, lr
 8014a4e:	2720      	movs	r7, #32
 8014a50:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8014a54:	4562      	cmp	r2, ip
 8014a56:	eb04 060e 	add.w	r6, r4, lr
 8014a5a:	dc02      	bgt.n	8014a62 <__ieee754_sqrt+0xce>
 8014a5c:	d113      	bne.n	8014a86 <__ieee754_sqrt+0xf2>
 8014a5e:	429e      	cmp	r6, r3
 8014a60:	d811      	bhi.n	8014a86 <__ieee754_sqrt+0xf2>
 8014a62:	2e00      	cmp	r6, #0
 8014a64:	eb06 0e04 	add.w	lr, r6, r4
 8014a68:	da43      	bge.n	8014af2 <__ieee754_sqrt+0x15e>
 8014a6a:	f1be 0f00 	cmp.w	lr, #0
 8014a6e:	db40      	blt.n	8014af2 <__ieee754_sqrt+0x15e>
 8014a70:	f10c 0801 	add.w	r8, ip, #1
 8014a74:	eba2 020c 	sub.w	r2, r2, ip
 8014a78:	429e      	cmp	r6, r3
 8014a7a:	bf88      	it	hi
 8014a7c:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8014a80:	1b9b      	subs	r3, r3, r6
 8014a82:	4421      	add	r1, r4
 8014a84:	46c4      	mov	ip, r8
 8014a86:	0052      	lsls	r2, r2, #1
 8014a88:	3f01      	subs	r7, #1
 8014a8a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8014a8e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8014a92:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014a96:	d1dd      	bne.n	8014a54 <__ieee754_sqrt+0xc0>
 8014a98:	4313      	orrs	r3, r2
 8014a9a:	d006      	beq.n	8014aaa <__ieee754_sqrt+0x116>
 8014a9c:	1c4c      	adds	r4, r1, #1
 8014a9e:	bf13      	iteet	ne
 8014aa0:	3101      	addne	r1, #1
 8014aa2:	3001      	addeq	r0, #1
 8014aa4:	4639      	moveq	r1, r7
 8014aa6:	f021 0101 	bicne.w	r1, r1, #1
 8014aaa:	1043      	asrs	r3, r0, #1
 8014aac:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8014ab0:	0849      	lsrs	r1, r1, #1
 8014ab2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8014ab6:	07c2      	lsls	r2, r0, #31
 8014ab8:	bf48      	it	mi
 8014aba:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8014abe:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8014ac2:	460c      	mov	r4, r1
 8014ac4:	463d      	mov	r5, r7
 8014ac6:	e77f      	b.n	80149c8 <__ieee754_sqrt+0x34>
 8014ac8:	0ada      	lsrs	r2, r3, #11
 8014aca:	3815      	subs	r0, #21
 8014acc:	055b      	lsls	r3, r3, #21
 8014ace:	2a00      	cmp	r2, #0
 8014ad0:	d0fa      	beq.n	8014ac8 <__ieee754_sqrt+0x134>
 8014ad2:	02d7      	lsls	r7, r2, #11
 8014ad4:	d50a      	bpl.n	8014aec <__ieee754_sqrt+0x158>
 8014ad6:	f1c1 0420 	rsb	r4, r1, #32
 8014ada:	fa23 f404 	lsr.w	r4, r3, r4
 8014ade:	1e4d      	subs	r5, r1, #1
 8014ae0:	408b      	lsls	r3, r1
 8014ae2:	4322      	orrs	r2, r4
 8014ae4:	1b41      	subs	r1, r0, r5
 8014ae6:	e788      	b.n	80149fa <__ieee754_sqrt+0x66>
 8014ae8:	4608      	mov	r0, r1
 8014aea:	e7f0      	b.n	8014ace <__ieee754_sqrt+0x13a>
 8014aec:	0052      	lsls	r2, r2, #1
 8014aee:	3101      	adds	r1, #1
 8014af0:	e7ef      	b.n	8014ad2 <__ieee754_sqrt+0x13e>
 8014af2:	46e0      	mov	r8, ip
 8014af4:	e7be      	b.n	8014a74 <__ieee754_sqrt+0xe0>
 8014af6:	bf00      	nop
 8014af8:	7ff00000 	.word	0x7ff00000

08014afc <fabs>:
 8014afc:	ec51 0b10 	vmov	r0, r1, d0
 8014b00:	ee10 2a10 	vmov	r2, s0
 8014b04:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014b08:	ec43 2b10 	vmov	d0, r2, r3
 8014b0c:	4770      	bx	lr

08014b0e <finite>:
 8014b0e:	b082      	sub	sp, #8
 8014b10:	ed8d 0b00 	vstr	d0, [sp]
 8014b14:	9801      	ldr	r0, [sp, #4]
 8014b16:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8014b1a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8014b1e:	0fc0      	lsrs	r0, r0, #31
 8014b20:	b002      	add	sp, #8
 8014b22:	4770      	bx	lr

08014b24 <rint>:
 8014b24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014b26:	ec51 0b10 	vmov	r0, r1, d0
 8014b2a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8014b2e:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8014b32:	2e13      	cmp	r6, #19
 8014b34:	ee10 4a10 	vmov	r4, s0
 8014b38:	460b      	mov	r3, r1
 8014b3a:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8014b3e:	dc58      	bgt.n	8014bf2 <rint+0xce>
 8014b40:	2e00      	cmp	r6, #0
 8014b42:	da2b      	bge.n	8014b9c <rint+0x78>
 8014b44:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8014b48:	4302      	orrs	r2, r0
 8014b4a:	d023      	beq.n	8014b94 <rint+0x70>
 8014b4c:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8014b50:	4302      	orrs	r2, r0
 8014b52:	4254      	negs	r4, r2
 8014b54:	4314      	orrs	r4, r2
 8014b56:	0c4b      	lsrs	r3, r1, #17
 8014b58:	0b24      	lsrs	r4, r4, #12
 8014b5a:	045b      	lsls	r3, r3, #17
 8014b5c:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8014b60:	ea44 0103 	orr.w	r1, r4, r3
 8014b64:	4b32      	ldr	r3, [pc, #200]	; (8014c30 <rint+0x10c>)
 8014b66:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8014b6a:	e9d3 6700 	ldrd	r6, r7, [r3]
 8014b6e:	4602      	mov	r2, r0
 8014b70:	460b      	mov	r3, r1
 8014b72:	4630      	mov	r0, r6
 8014b74:	4639      	mov	r1, r7
 8014b76:	f7eb fba9 	bl	80002cc <__adddf3>
 8014b7a:	e9cd 0100 	strd	r0, r1, [sp]
 8014b7e:	463b      	mov	r3, r7
 8014b80:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014b84:	4632      	mov	r2, r6
 8014b86:	f7eb fb9f 	bl	80002c8 <__aeabi_dsub>
 8014b8a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014b8e:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8014b92:	4639      	mov	r1, r7
 8014b94:	ec41 0b10 	vmov	d0, r0, r1
 8014b98:	b003      	add	sp, #12
 8014b9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014b9c:	4a25      	ldr	r2, [pc, #148]	; (8014c34 <rint+0x110>)
 8014b9e:	4132      	asrs	r2, r6
 8014ba0:	ea01 0702 	and.w	r7, r1, r2
 8014ba4:	4307      	orrs	r7, r0
 8014ba6:	d0f5      	beq.n	8014b94 <rint+0x70>
 8014ba8:	0851      	lsrs	r1, r2, #1
 8014baa:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 8014bae:	4314      	orrs	r4, r2
 8014bb0:	d00c      	beq.n	8014bcc <rint+0xa8>
 8014bb2:	ea23 0201 	bic.w	r2, r3, r1
 8014bb6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8014bba:	2e13      	cmp	r6, #19
 8014bbc:	fa43 f606 	asr.w	r6, r3, r6
 8014bc0:	bf0c      	ite	eq
 8014bc2:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8014bc6:	2400      	movne	r4, #0
 8014bc8:	ea42 0306 	orr.w	r3, r2, r6
 8014bcc:	4918      	ldr	r1, [pc, #96]	; (8014c30 <rint+0x10c>)
 8014bce:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8014bd2:	4622      	mov	r2, r4
 8014bd4:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014bd8:	4620      	mov	r0, r4
 8014bda:	4629      	mov	r1, r5
 8014bdc:	f7eb fb76 	bl	80002cc <__adddf3>
 8014be0:	e9cd 0100 	strd	r0, r1, [sp]
 8014be4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014be8:	4622      	mov	r2, r4
 8014bea:	462b      	mov	r3, r5
 8014bec:	f7eb fb6c 	bl	80002c8 <__aeabi_dsub>
 8014bf0:	e7d0      	b.n	8014b94 <rint+0x70>
 8014bf2:	2e33      	cmp	r6, #51	; 0x33
 8014bf4:	dd07      	ble.n	8014c06 <rint+0xe2>
 8014bf6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8014bfa:	d1cb      	bne.n	8014b94 <rint+0x70>
 8014bfc:	ee10 2a10 	vmov	r2, s0
 8014c00:	f7eb fb64 	bl	80002cc <__adddf3>
 8014c04:	e7c6      	b.n	8014b94 <rint+0x70>
 8014c06:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8014c0a:	f04f 36ff 	mov.w	r6, #4294967295
 8014c0e:	40d6      	lsrs	r6, r2
 8014c10:	4230      	tst	r0, r6
 8014c12:	d0bf      	beq.n	8014b94 <rint+0x70>
 8014c14:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 8014c18:	ea4f 0156 	mov.w	r1, r6, lsr #1
 8014c1c:	bf1f      	itttt	ne
 8014c1e:	ea24 0101 	bicne.w	r1, r4, r1
 8014c22:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8014c26:	fa44 f202 	asrne.w	r2, r4, r2
 8014c2a:	ea41 0402 	orrne.w	r4, r1, r2
 8014c2e:	e7cd      	b.n	8014bcc <rint+0xa8>
 8014c30:	080156a0 	.word	0x080156a0
 8014c34:	000fffff 	.word	0x000fffff

08014c38 <scalbn>:
 8014c38:	b570      	push	{r4, r5, r6, lr}
 8014c3a:	ec55 4b10 	vmov	r4, r5, d0
 8014c3e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8014c42:	4606      	mov	r6, r0
 8014c44:	462b      	mov	r3, r5
 8014c46:	b99a      	cbnz	r2, 8014c70 <scalbn+0x38>
 8014c48:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8014c4c:	4323      	orrs	r3, r4
 8014c4e:	d036      	beq.n	8014cbe <scalbn+0x86>
 8014c50:	4b39      	ldr	r3, [pc, #228]	; (8014d38 <scalbn+0x100>)
 8014c52:	4629      	mov	r1, r5
 8014c54:	ee10 0a10 	vmov	r0, s0
 8014c58:	2200      	movs	r2, #0
 8014c5a:	f7eb fced 	bl	8000638 <__aeabi_dmul>
 8014c5e:	4b37      	ldr	r3, [pc, #220]	; (8014d3c <scalbn+0x104>)
 8014c60:	429e      	cmp	r6, r3
 8014c62:	4604      	mov	r4, r0
 8014c64:	460d      	mov	r5, r1
 8014c66:	da10      	bge.n	8014c8a <scalbn+0x52>
 8014c68:	a32b      	add	r3, pc, #172	; (adr r3, 8014d18 <scalbn+0xe0>)
 8014c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c6e:	e03a      	b.n	8014ce6 <scalbn+0xae>
 8014c70:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8014c74:	428a      	cmp	r2, r1
 8014c76:	d10c      	bne.n	8014c92 <scalbn+0x5a>
 8014c78:	ee10 2a10 	vmov	r2, s0
 8014c7c:	4620      	mov	r0, r4
 8014c7e:	4629      	mov	r1, r5
 8014c80:	f7eb fb24 	bl	80002cc <__adddf3>
 8014c84:	4604      	mov	r4, r0
 8014c86:	460d      	mov	r5, r1
 8014c88:	e019      	b.n	8014cbe <scalbn+0x86>
 8014c8a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8014c8e:	460b      	mov	r3, r1
 8014c90:	3a36      	subs	r2, #54	; 0x36
 8014c92:	4432      	add	r2, r6
 8014c94:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8014c98:	428a      	cmp	r2, r1
 8014c9a:	dd08      	ble.n	8014cae <scalbn+0x76>
 8014c9c:	2d00      	cmp	r5, #0
 8014c9e:	a120      	add	r1, pc, #128	; (adr r1, 8014d20 <scalbn+0xe8>)
 8014ca0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014ca4:	da1c      	bge.n	8014ce0 <scalbn+0xa8>
 8014ca6:	a120      	add	r1, pc, #128	; (adr r1, 8014d28 <scalbn+0xf0>)
 8014ca8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014cac:	e018      	b.n	8014ce0 <scalbn+0xa8>
 8014cae:	2a00      	cmp	r2, #0
 8014cb0:	dd08      	ble.n	8014cc4 <scalbn+0x8c>
 8014cb2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014cb6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014cba:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8014cbe:	ec45 4b10 	vmov	d0, r4, r5
 8014cc2:	bd70      	pop	{r4, r5, r6, pc}
 8014cc4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8014cc8:	da19      	bge.n	8014cfe <scalbn+0xc6>
 8014cca:	f24c 3350 	movw	r3, #50000	; 0xc350
 8014cce:	429e      	cmp	r6, r3
 8014cd0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8014cd4:	dd0a      	ble.n	8014cec <scalbn+0xb4>
 8014cd6:	a112      	add	r1, pc, #72	; (adr r1, 8014d20 <scalbn+0xe8>)
 8014cd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014cdc:	2b00      	cmp	r3, #0
 8014cde:	d1e2      	bne.n	8014ca6 <scalbn+0x6e>
 8014ce0:	a30f      	add	r3, pc, #60	; (adr r3, 8014d20 <scalbn+0xe8>)
 8014ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ce6:	f7eb fca7 	bl	8000638 <__aeabi_dmul>
 8014cea:	e7cb      	b.n	8014c84 <scalbn+0x4c>
 8014cec:	a10a      	add	r1, pc, #40	; (adr r1, 8014d18 <scalbn+0xe0>)
 8014cee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	d0b8      	beq.n	8014c68 <scalbn+0x30>
 8014cf6:	a10e      	add	r1, pc, #56	; (adr r1, 8014d30 <scalbn+0xf8>)
 8014cf8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014cfc:	e7b4      	b.n	8014c68 <scalbn+0x30>
 8014cfe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014d02:	3236      	adds	r2, #54	; 0x36
 8014d04:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014d08:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8014d0c:	4620      	mov	r0, r4
 8014d0e:	4b0c      	ldr	r3, [pc, #48]	; (8014d40 <scalbn+0x108>)
 8014d10:	2200      	movs	r2, #0
 8014d12:	e7e8      	b.n	8014ce6 <scalbn+0xae>
 8014d14:	f3af 8000 	nop.w
 8014d18:	c2f8f359 	.word	0xc2f8f359
 8014d1c:	01a56e1f 	.word	0x01a56e1f
 8014d20:	8800759c 	.word	0x8800759c
 8014d24:	7e37e43c 	.word	0x7e37e43c
 8014d28:	8800759c 	.word	0x8800759c
 8014d2c:	fe37e43c 	.word	0xfe37e43c
 8014d30:	c2f8f359 	.word	0xc2f8f359
 8014d34:	81a56e1f 	.word	0x81a56e1f
 8014d38:	43500000 	.word	0x43500000
 8014d3c:	ffff3cb0 	.word	0xffff3cb0
 8014d40:	3c900000 	.word	0x3c900000

08014d44 <_init>:
 8014d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d46:	bf00      	nop
 8014d48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014d4a:	bc08      	pop	{r3}
 8014d4c:	469e      	mov	lr, r3
 8014d4e:	4770      	bx	lr

08014d50 <_fini>:
 8014d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d52:	bf00      	nop
 8014d54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014d56:	bc08      	pop	{r3}
 8014d58:	469e      	mov	lr, r3
 8014d5a:	4770      	bx	lr
