// Seed: 2780420431
module module_0 (
    input reg id_0,
    output reg id_1,
    input reg id_2,
    input reg id_3,
    input logic id_4,
    output id_5
);
  reg id_6;
  reg id_7;
  assign id_5 = id_4;
  type_19(
      id_0, id_3, (1)
  );
  assign id_1 = id_6;
  reg   id_8;
  reg   id_9;
  logic id_10;
  type_23 id_11 (
      .id_0(1),
      .id_1(id_2),
      .id_2(""),
      .id_3(1'b0 !== 1'd0),
      .id_4(id_2)
  );
  initial begin
    wait (1);
    id_9 <= id_9;
    #1 id_7 = id_0;
    SystemTFIdentifier(1);
    id_8 <= 1;
    id_9 <= 1'b0;
    SystemTFIdentifier(!id_6, !id_7);
    id_1 = id_0;
    id_1 = id_0;
    id_7 <= 1;
    id_8 <= id_2;
    id_1 <= 1;
  end
endmodule
