// Seed: 2578894494
module module_0 (
    input wire id_0
);
  reg id_2, id_3;
  assign module_1.id_0 = 0;
  assign id_2 = id_2 - 1 & -1;
  always id_2 = id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    output wor id_2,
    output uwire id_3,
    input supply1 id_4,
    output tri id_5,
    inout logic id_6,
    input wor id_7,
    input uwire id_8,
    input tri1 id_9,
    output supply1 id_10,
    output wand id_11,
    input wor id_12,
    input supply0 id_13,
    output wand id_14
);
  always id_6 <= -1;
  module_0 modCall_1 (id_8);
  assign id_2 = 1;
endmodule
