// Seed: 3093763911
module module_0 ();
  bit id_1;
  assign id_1 = id_1;
  always
    if (1) id_1 <= id_1;
    else id_1 <= id_1;
  logic id_2;
  ;
  parameter id_3 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd3
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire _id_3;
  output wire id_2;
  input wire id_1;
  logic id_7[-1 'b0 : id_3  -  id_3];
  ;
  module_0 modCall_1 ();
endmodule
