{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 16:42:50 2013 " "Info: Processing started: Fri Oct 25 16:42:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Up-Down-Counter -c Up-Down-Counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Up-Down-Counter -c Up-Down-Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Up_counter_Tutorial.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Up_counter_Tutorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter_tut " "Info: Found entity 1: up_counter_tut" {  } { { "Up_counter_Tutorial.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Up_counter_Tutorial_noclock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Up_counter_Tutorial_noclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter_tut_noclock " "Info: Found entity 1: up_counter_tut_noclock" {  } { { "Up_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Up_counter_Tutorial_noclock.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Info: Found entity 1: SevenSegmentDisplayDecoder" {  } { { "sevenseg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/sevenseg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_off.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file on_off.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter " "Info: Found entity 1: up_counter" {  } { { "on_off.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/on_off.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Double_SevenSeg.v(13) " "Warning (10268): Verilog HDL information at Double_SevenSeg.v(13): Always Construct contains both blocking and non-blocking assignments" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Double_SevenSeg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Double_SevenSeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Info: Found entity 1: sevenseg" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UpDown_counter_Tutorial_noclock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file UpDown_counter_Tutorial_noclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 updown_counter_noclock " "Info: Found entity 1: updown_counter_noclock" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Frequency_Divider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Frequency_Divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 oscillator_count " "Info: Found entity 1: oscillator_count" {  } { { "Frequency_Divider.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Frequency_Divider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UpDown_counter_withclock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file UpDown_counter_withclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 updown_counter_withclock " "Info: Found entity 1: updown_counter_withclock" {  } { { "UpDown_counter_withclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_withclock.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BlockClock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BlockClock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlockClock " "Info: Found entity 1: BlockClock" {  } { { "BlockClock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockClock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BlockNoclock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BlockNoclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlockNoclock " "Info: Found entity 1: BlockNoclock" {  } { { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "BlockNoclock " "Info: Elaborating entity \"BlockNoclock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:inst1 " "Info: Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:inst1\"" {  } { { "BlockNoclock.bdf" "inst1" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 168 472 616 264 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Double_SevenSeg.v(16) " "Warning (10230): Verilog HDL assignment warning at Double_SevenSeg.v(16): truncated value with size 32 to match size of target (4)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Double_SevenSeg.v(17) " "Warning (10230): Verilog HDL assignment warning at Double_SevenSeg.v(17): truncated value with size 32 to match size of target (4)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "onesbcd Double_SevenSeg.v(19) " "Warning (10235): Verilog HDL Always Construct warning at Double_SevenSeg.v(19): variable \"onesbcd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Double_SevenSeg.v(19) " "Warning (10270): Verilog HDL Case Statement warning at Double_SevenSeg.v(19): incomplete case statement has no default case item" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tensbcd Double_SevenSeg.v(34) " "Warning (10235): Verilog HDL Always Construct warning at Double_SevenSeg.v(34): variable \"tensbcd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Double_SevenSeg.v(34) " "Warning (10270): Verilog HDL Case Statement warning at Double_SevenSeg.v(34): incomplete case statement has no default case item" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 34 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ones Double_SevenSeg.v(13) " "Warning (10240): Verilog HDL Always Construct warning at Double_SevenSeg.v(13): inferring latch(es) for variable \"ones\", which holds its previous value in one or more paths through the always construct" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tens Double_SevenSeg.v(13) " "Warning (10240): Verilog HDL Always Construct warning at Double_SevenSeg.v(13): inferring latch(es) for variable \"tens\", which holds its previous value in one or more paths through the always construct" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[0\] Double_SevenSeg.v(13) " "Info (10041): Inferred latch for \"tens\[0\]\" at Double_SevenSeg.v(13)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[1\] Double_SevenSeg.v(13) " "Info (10041): Inferred latch for \"tens\[1\]\" at Double_SevenSeg.v(13)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[2\] Double_SevenSeg.v(13) " "Info (10041): Inferred latch for \"tens\[2\]\" at Double_SevenSeg.v(13)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[3\] Double_SevenSeg.v(13) " "Info (10041): Inferred latch for \"tens\[3\]\" at Double_SevenSeg.v(13)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[4\] Double_SevenSeg.v(13) " "Info (10041): Inferred latch for \"tens\[4\]\" at Double_SevenSeg.v(13)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[5\] Double_SevenSeg.v(13) " "Info (10041): Inferred latch for \"tens\[5\]\" at Double_SevenSeg.v(13)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[6\] Double_SevenSeg.v(13) " "Info (10041): Inferred latch for \"tens\[6\]\" at Double_SevenSeg.v(13)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[0\] Double_SevenSeg.v(13) " "Info (10041): Inferred latch for \"ones\[0\]\" at Double_SevenSeg.v(13)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[1\] Double_SevenSeg.v(13) " "Info (10041): Inferred latch for \"ones\[1\]\" at Double_SevenSeg.v(13)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[2\] Double_SevenSeg.v(13) " "Info (10041): Inferred latch for \"ones\[2\]\" at Double_SevenSeg.v(13)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[3\] Double_SevenSeg.v(13) " "Info (10041): Inferred latch for \"ones\[3\]\" at Double_SevenSeg.v(13)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[4\] Double_SevenSeg.v(13) " "Info (10041): Inferred latch for \"ones\[4\]\" at Double_SevenSeg.v(13)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[5\] Double_SevenSeg.v(13) " "Info (10041): Inferred latch for \"ones\[5\]\" at Double_SevenSeg.v(13)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[6\] Double_SevenSeg.v(13) " "Info (10041): Inferred latch for \"ones\[6\]\" at Double_SevenSeg.v(13)" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updown_counter_noclock updown_counter_noclock:inst " "Info: Elaborating entity \"updown_counter_noclock\" for hierarchy \"updown_counter_noclock:inst\"" {  } { { "BlockNoclock.bdf" "inst" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 160 320 440 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UpDown_counter_Tutorial_noclock.v(25) " "Warning (10230): Verilog HDL assignment warning at UpDown_counter_Tutorial_noclock.v(25): truncated value with size 32 to match size of target (4)" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UpDown_counter_Tutorial_noclock.v(29) " "Warning (10230): Verilog HDL assignment warning at UpDown_counter_Tutorial_noclock.v(29): truncated value with size 32 to match size of target (4)" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenseg:inst1\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenseg:inst1\|Mod0\"" {  } { { "Double_SevenSeg.v" "Mod0" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 16 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sevenseg:inst1\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sevenseg:inst1\|Div0\"" {  } { { "Double_SevenSeg.v" "Div0" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 17 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../../../altera/72/quartus/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../../../altera/72/quartus/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_divide.tdf" 118 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenseg:inst1\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"sevenseg:inst1\|lpm_divide:Mod0\"" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_05m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_05m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_05m " "Info: Found entity 1: lpm_divide_05m" {  } { { "db/lpm_divide_05m.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/lpm_divide_05m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Info: Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Info: Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sevenseg:inst1\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"sevenseg:inst1\|lpm_divide:Div0\"" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tcm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tcm " "Info: Found entity 1: lpm_divide_tcm" {  } { { "db/lpm_divide_tcm.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/lpm_divide_tcm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenseg:inst1\|tens\[6\] " "Warning: LATCH primitive \"sevenseg:inst1\|tens\[6\]\" is permanently enabled" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenseg:inst1\|tens\[5\] " "Warning: LATCH primitive \"sevenseg:inst1\|tens\[5\]\" is permanently enabled" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenseg:inst1\|tens\[4\] " "Warning: LATCH primitive \"sevenseg:inst1\|tens\[4\]\" is permanently enabled" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenseg:inst1\|tens\[3\] " "Warning: LATCH primitive \"sevenseg:inst1\|tens\[3\]\" is permanently enabled" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenseg:inst1\|tens\[2\] " "Warning: LATCH primitive \"sevenseg:inst1\|tens\[2\]\" is permanently enabled" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenseg:inst1\|tens\[1\] " "Warning: LATCH primitive \"sevenseg:inst1\|tens\[1\]\" is permanently enabled" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenseg:inst1\|tens\[0\] " "Warning: LATCH primitive \"sevenseg:inst1\|tens\[0\]\" is permanently enabled" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sevenseg:inst1\|ones\[6\] " "Warning: Latch sevenseg:inst1\|ones\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA updown_counter_noclock:inst\|nIn\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal updown_counter_noclock:inst\|nIn\[1\]" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sevenseg:inst1\|ones\[5\] " "Warning: Latch sevenseg:inst1\|ones\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA updown_counter_noclock:inst\|nIn\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal updown_counter_noclock:inst\|nIn\[1\]" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sevenseg:inst1\|ones\[4\] " "Warning: Latch sevenseg:inst1\|ones\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA updown_counter_noclock:inst\|nIn\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal updown_counter_noclock:inst\|nIn\[1\]" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sevenseg:inst1\|ones\[3\] " "Warning: Latch sevenseg:inst1\|ones\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA updown_counter_noclock:inst\|nIn\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal updown_counter_noclock:inst\|nIn\[2\]" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sevenseg:inst1\|ones\[2\] " "Warning: Latch sevenseg:inst1\|ones\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA updown_counter_noclock:inst\|nIn\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal updown_counter_noclock:inst\|nIn\[1\]" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sevenseg:inst1\|ones\[1\] " "Warning: Latch sevenseg:inst1\|ones\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA updown_counter_noclock:inst\|nIn\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal updown_counter_noclock:inst\|nIn\[2\]" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sevenseg:inst1\|ones\[0\] " "Warning: Latch sevenseg:inst1\|ones\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA updown_counter_noclock:inst\|nIn\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal updown_counter_noclock:inst\|nIn\[1\]" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "updown_counter_noclock:inst\|nIn\[3\] updown_counter_noclock:inst\|nIn\[3\]~_emulated updown_counter_noclock:inst\|nIn\[3\]~latch " "Warning (13310): Register \"updown_counter_noclock:inst\|nIn\[3\]\" converted into equivalent circuit using register \"updown_counter_noclock:inst\|nIn\[3\]~_emulated\" and latch \"updown_counter_noclock:inst\|nIn\[3\]~latch\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "updown_counter_noclock:inst\|nIn\[2\] updown_counter_noclock:inst\|nIn\[2\]~_emulated updown_counter_noclock:inst\|nIn\[2\]~latch " "Warning (13310): Register \"updown_counter_noclock:inst\|nIn\[2\]\" converted into equivalent circuit using register \"updown_counter_noclock:inst\|nIn\[2\]~_emulated\" and latch \"updown_counter_noclock:inst\|nIn\[2\]~latch\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "updown_counter_noclock:inst\|nIn\[1\] updown_counter_noclock:inst\|nIn\[1\]~_emulated updown_counter_noclock:inst\|nIn\[1\]~latch " "Warning (13310): Register \"updown_counter_noclock:inst\|nIn\[1\]\" converted into equivalent circuit using register \"updown_counter_noclock:inst\|nIn\[1\]~_emulated\" and latch \"updown_counter_noclock:inst\|nIn\[1\]~latch\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "updown_counter_noclock:inst\|nIn\[0\] updown_counter_noclock:inst\|nIn\[0\]~_emulated updown_counter_noclock:inst\|nIn\[0\]~latch " "Warning (13310): Register \"updown_counter_noclock:inst\|nIn\[0\]\" converted into equivalent circuit using register \"updown_counter_noclock:inst\|nIn\[0\]~_emulated\" and latch \"updown_counter_noclock:inst\|nIn\[0\]~latch\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0}  } {  } 0 0 "Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ssOut2\[6\] VCC " "Warning (13410): Pin \"ssOut2\[6\]\" stuck at VCC" {  } { { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 192 728 904 208 "ssOut2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ssOut2\[2\] GND " "Warning (13410): Pin \"ssOut2\[2\]\" stuck at GND" {  } { { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 192 728 904 208 "ssOut2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ssOut2\[1\] GND " "Warning (13410): Pin \"ssOut2\[1\]\" stuck at GND" {  } { { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 192 728 904 208 "ssOut2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Up-Down-Counter.map.smsg " "Info: Generated suppressed messages file C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Up-Down-Counter.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Info: Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Info: Implemented 50 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Allocated 191 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 16:42:52 2013 " "Info: Processing ended: Fri Oct 25 16:42:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
