
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125406                       # Number of seconds simulated
sim_ticks                                125405761789                       # Number of ticks simulated
final_tick                               1267041097420                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102367                       # Simulator instruction rate (inst/s)
host_op_rate                                   131985                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3689407                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906360                       # Number of bytes of host memory used
host_seconds                                 33990.77                       # Real time elapsed on the host
sim_insts                                  3479523724                       # Number of instructions simulated
sim_ops                                    4486269230                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1711232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1895680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       794240                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4406144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1306368                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1306368                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13369                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14810                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6205                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34423                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10206                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10206                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14290                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13645561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        11228                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15116371                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14290                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6333361                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35135100                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14290                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        11228                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14290                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              39807                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10417129                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10417129                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10417129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14290                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13645561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        11228                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15116371                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14290                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6333361                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45552229                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               150547134                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22312884                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19554311                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739671                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11030526                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10770313                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552765                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54050                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117620834                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124009514                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22312884                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12323078                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25231812                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5694813                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1953848                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13405900                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095456                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148751457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.948336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.317581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123519645     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270206      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2327598      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1944663      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3566750      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3862555      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844820      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663490      0.45%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10751730      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148751457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148212                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.823726                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116694942                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3070256                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25021100                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25367                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3939784                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398805                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139981614                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1301                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3939784                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117164709                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1442810                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       787344                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24565280                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       851523                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138999177                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89494                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       515275                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184612495                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630692099                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630692099                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35716279                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19853                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9932                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2695336                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23134342                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492999                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        85316                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       998492                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137389289                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19854                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129046985                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104325                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22837613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49063728                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148751457                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.867534                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478513                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95038733     63.89%     63.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21881556     14.71%     78.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10981278      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7202333      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7502719      5.04%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3883343      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1744159      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435359      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        81977      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148751457                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323700     59.75%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137424     25.37%     85.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80651     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101881486     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082208      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21612441     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460929      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129046985                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.857187                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             541775                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004198                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407491522                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160247069                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126127561                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129588760                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       244957                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4204271                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          313                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139644                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3939784                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         948671                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51789                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137409143                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48851                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23134342                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492999                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34240                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          186                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          313                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       837495                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1038233                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1875728                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127661076                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21277322                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1385904                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25738083                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19663614                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4460761                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.847981                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126240778                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126127561                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72854454                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173023436                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.837795                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421067                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23798458                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1744434                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144811673                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.784547                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660470                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102604818     70.85%     70.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16387122     11.32%     82.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11837197      8.17%     90.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2647700      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014085      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1066967      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4456323      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901828      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1895633      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144811673                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1895633                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280326087                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278759974                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1795677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.505471                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.505471                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.664244                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.664244                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590546253                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165713153                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146783386                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               150547134                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24344834                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20053199                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2029369                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9925813                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9109515                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2559519                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91794                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109800399                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             134562192                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24344834                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11669034                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28569211                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6578412                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5200511                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12718568                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1650209                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148085498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.106825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.548482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       119516287     80.71%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2922464      1.97%     82.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2480057      1.67%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2499706      1.69%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2386024      1.61%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1180865      0.80%     88.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          820710      0.55%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2084689      1.41%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14194696      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148085498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.161709                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.893821                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108567865                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6691156                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28202751                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       115175                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4508547                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3914557                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6830                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     162290403                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        54136                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4508547                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109108851                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4032623                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1440382                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27766276                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1228815                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     160771662                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1829                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        420922                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       655248                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        20870                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    224832841                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    749429904                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    749429904                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176744456                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48088264                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35389                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18570                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3995231                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16007631                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8335037                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       327007                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1777078                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         156719935                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35389                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146293437                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       113879                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26444684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59995706                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1749                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    148085498                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.987898                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.584234                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     87779436     59.28%     59.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24929328     16.83%     76.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12563824      8.48%     84.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8222665      5.55%     90.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7249450      4.90%     95.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2850259      1.92%     96.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3215297      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1174323      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       100916      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148085498                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1024735     74.46%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        165098     12.00%     86.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       186308     13.54%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120747719     82.54%     82.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2112715      1.44%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16819      0.01%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15140880     10.35%     94.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8275304      5.66%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146293437                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.971745                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1376141                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009407                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    442162392                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    183200713                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141972794                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147669578                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       211852                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3131012                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1376                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          720                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168247                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          639                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4508547                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3321147                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       261525                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    156755324                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1221543                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16007631                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8335037                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18569                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        208403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13847                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          720                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1207884                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1139466                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2347350                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143804513                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14879181                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2488924                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23152787                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20268610                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8273606                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.955213                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141979694                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141972794                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85666822                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        232313565                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.943045                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368755                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105104524                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128657224                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28106083                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33640                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2055649                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    143576951                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.896086                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.712406                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     91997142     64.08%     64.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23633344     16.46%     80.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11355739      7.91%     88.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5059145      3.52%     91.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3954573      2.75%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1620107      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1641716      1.14%     96.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1155636      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3159549      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    143576951                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105104524                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128657224                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21043390                       # Number of memory references committed
system.switch_cpus1.commit.loads             12876609                       # Number of loads committed
system.switch_cpus1.commit.membars              16820                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18464405                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115754040                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2533302                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3159549                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           297180709                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          318035536                       # The number of ROB writes
system.switch_cpus1.timesIdled                  59010                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2461636                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105104524                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128657224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105104524                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.432356                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.432356                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.698150                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.698150                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       649990484                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195816443                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      153321839                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33640                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               150547134                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25256817                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20480490                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2156330                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10070682                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9692203                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2712337                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98922                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    110167545                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             138152941                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25256817                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12404540                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30390815                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7047657                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2864336                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12870976                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1692496                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    148286555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.544589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       117895740     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2133144      1.44%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3910440      2.64%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3552436      2.40%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2274700      1.53%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1834296      1.24%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1072836      0.72%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1125120      0.76%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14487843      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    148286555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167767                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.917672                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109053629                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4326023                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29997138                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        51018                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4858746                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4368366                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5098                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     167142857                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        40290                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4858746                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109937638                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1132055                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1947259                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29143651                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1267204                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     165273328                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        237619                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       548667                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    233752371                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    769625082                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    769625082                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    184795413                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        48956953                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36391                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18196                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4560695                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15679181                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7768388                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        88764                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1743898                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         162142962                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36392                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150550353                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       168465                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28620231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     63036402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    148286555                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015266                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560801                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85253786     57.49%     57.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25920741     17.48%     74.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13632587      9.19%     84.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7899455      5.33%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8735287      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3242040      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2877787      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       550973      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       173899      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    148286555                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         601066     68.60%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        126760     14.47%     83.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       148371     16.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126782476     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2129359      1.41%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18195      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13889771      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7730552      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150550353                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.000021                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             876197                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005820                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    450431923                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    190799813                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147252908                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151426550                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       291080                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3632526                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       137111                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4858746                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         734665                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       111420                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    162179355                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63305                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15679181                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7768388                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18196                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         96609                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1196623                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1210920                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2407543                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148077390                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13340404                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2472963                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21070550                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21066583                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7730146                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.983595                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147387164                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147252908                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85909015                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        241380380                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.978118                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.355907                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107624766                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    132517577                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29662224                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36392                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2178528                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    143427809                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.923932                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694177                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88915300     61.99%     61.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25257985     17.61%     79.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12542541      8.74%     88.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4260422      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5258453      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1837272      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1300336      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1072944      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2982556      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    143427809                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107624766                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     132517577                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19677932                       # Number of memory references committed
system.switch_cpus2.commit.loads             12046655                       # Number of loads committed
system.switch_cpus2.commit.membars              18196                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19127714                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        119387968                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2733235                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2982556                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           302625054                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          329218542                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2260579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107624766                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            132517577                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107624766                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.398815                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.398815                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.714891                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.714891                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       666729634                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      206099983                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      155754180                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36392                       # number of misc regfile writes
system.l2.replacements                          34423                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1190024                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67191                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.711062                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           521.404215                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.388922                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5764.327861                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.365914                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6789.599742                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.377273                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2710.147229                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5820.887992                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6978.437507                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4157.063346                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015912                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000256                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.175913                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000255                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.207202                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000286                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.082707                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.177639                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.212965                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.126864                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36171                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        87476                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        35600                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  159247                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            39484                       # number of Writeback hits
system.l2.Writeback_hits::total                 39484                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36171                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        87476                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        35600                       # number of demand (read+write) hits
system.l2.demand_hits::total                   159247                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36171                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        87476                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        35600                       # number of overall hits
system.l2.overall_hits::total                  159247                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13369                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14810                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         6205                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 34423                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13369                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14810                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         6205                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34423                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13369                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14810                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         6205                       # number of overall misses
system.l2.overall_misses::total                 34423                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3124965                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2787938565                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2156328                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3160238484                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2791850                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1343407639                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7299657831                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3124965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2787938565                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2156328                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3160238484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2791850                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1343407639                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7299657831                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3124965                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2787938565                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2156328                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3160238484                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2791850                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1343407639                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7299657831                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49540                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       102286                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        41805                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              193670                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        39484                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             39484                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49540                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       102286                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        41805                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               193670                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49540                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       102286                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        41805                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              193670                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.269863                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.144790                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.148427                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.177740                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.269863                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.144790                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.148427                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.177740                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.269863                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.144790                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.148427                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.177740                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 223211.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 208537.554417                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 196029.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 213385.447941                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 199417.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 216504.051410                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 212057.572873                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 223211.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 208537.554417                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 196029.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 213385.447941                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 199417.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 216504.051410                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 212057.572873                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 223211.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 208537.554417                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 196029.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 213385.447941                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 199417.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 216504.051410                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 212057.572873                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10206                       # number of writebacks
system.l2.writebacks::total                     10206                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13369                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14810                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         6205                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            34423                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         6205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34423                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         6205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34423                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2310173                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2008893789                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1515256                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2297960628                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1975160                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    982013302                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5294668308                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2310173                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2008893789                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1515256                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2297960628                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1975160                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    982013302                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5294668308                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2310173                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2008893789                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1515256                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2297960628                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1975160                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    982013302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5294668308                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.269863                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.144790                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.148427                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.177740                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.269863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.144790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.148427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.177740                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.269863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.144790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.148427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.177740                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165012.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150265.075099                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 137750.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155162.770290                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 141082.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 158261.611926                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 153811.937019                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 165012.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 150265.075099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 137750.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 155162.770290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 141082.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 158261.611926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 153811.937019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 165012.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 150265.075099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 137750.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 155162.770290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 141082.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 158261.611926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 153811.937019                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.990164                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013437997                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873268.016636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.990164                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022420                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866971                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13405883                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13405883                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13405883                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13405883                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13405883                       # number of overall hits
system.cpu0.icache.overall_hits::total       13405883                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4011940                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4011940                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4011940                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4011940                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4011940                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4011940                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13405900                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13405900                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13405900                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13405900                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13405900                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13405900                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 235996.470588                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 235996.470588                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 235996.470588                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 235996.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 235996.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 235996.470588                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3241565                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3241565                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3241565                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3241565                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3241565                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3241565                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 231540.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 231540.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 231540.357143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 231540.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 231540.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 231540.357143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49540                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245028199                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49796                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4920.640192                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.646086                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.353914                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826743                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173257                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19245437                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19245437                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9932                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9932                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23578929                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23578929                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23578929                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23578929                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       183500                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       183500                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       183500                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        183500                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       183500                       # number of overall misses
system.cpu0.dcache.overall_misses::total       183500                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22491708486                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22491708486                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22491708486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22491708486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22491708486                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22491708486                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19428937                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19428937                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23762429                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23762429                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23762429                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23762429                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009445                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009445                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007722                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007722                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007722                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007722                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 122570.618452                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 122570.618452                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 122570.618452                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 122570.618452                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 122570.618452                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 122570.618452                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10695                       # number of writebacks
system.cpu0.dcache.writebacks::total            10695                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       133960                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       133960                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       133960                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       133960                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       133960                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       133960                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49540                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49540                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49540                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49540                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49540                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49540                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5267192190                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5267192190                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5267192190                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5267192190                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5267192190                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5267192190                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002085                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002085                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002085                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002085                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106322.006258                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106322.006258                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106322.006258                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106322.006258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106322.006258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106322.006258                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               550.639445                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1094888606                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1987093.658802                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.639445                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017050                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.882435                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12718555                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12718555                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12718555                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12718555                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12718555                       # number of overall hits
system.cpu1.icache.overall_hits::total       12718555                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2633319                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2633319                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2633319                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2633319                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2633319                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2633319                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12718568                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12718568                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12718568                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12718568                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12718568                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12718568                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       202563                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       202563                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       202563                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       202563                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       202563                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       202563                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2247628                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2247628                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2247628                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2247628                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2247628                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2247628                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 204329.818182                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 204329.818182                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 204329.818182                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 204329.818182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 204329.818182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 204329.818182                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                102285                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               205356502                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                102541                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2002.676997                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.438456                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.561544                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915775                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084225                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11574084                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11574084                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8132967                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8132967                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18125                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18125                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16820                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16820                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19707051                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19707051                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19707051                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19707051                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       422594                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       422594                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           55                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       422649                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        422649                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       422649                       # number of overall misses
system.cpu1.dcache.overall_misses::total       422649                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  41149951771                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  41149951771                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6106549                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6106549                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  41156058320                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  41156058320                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  41156058320                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  41156058320                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11996678                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11996678                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8133022                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8133022                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16820                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16820                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20129700                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20129700                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20129700                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20129700                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035226                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035226                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.020996                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020996                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.020996                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020996                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97374.671129                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97374.671129                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 111028.163636                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111028.163636                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97376.447880                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97376.447880                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97376.447880                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97376.447880                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19228                       # number of writebacks
system.cpu1.dcache.writebacks::total            19228                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       320308                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       320308                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           55                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       320363                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       320363                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       320363                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       320363                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       102286                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       102286                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       102286                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       102286                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       102286                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       102286                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9114174545                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9114174545                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9114174545                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9114174545                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9114174545                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9114174545                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008526                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008526                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005081                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005081                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005081                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005081                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89104.809505                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89104.809505                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89104.809505                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89104.809505                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89104.809505                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89104.809505                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997220                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097510645                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2370433.358531                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997220                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12870961                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12870961                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12870961                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12870961                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12870961                       # number of overall hits
system.cpu2.icache.overall_hits::total       12870961                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3228319                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3228319                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3228319                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3228319                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3228319                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3228319                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12870976                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12870976                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12870976                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12870976                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12870976                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12870976                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 215221.266667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 215221.266667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 215221.266667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 215221.266667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 215221.266667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 215221.266667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2908050                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2908050                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2908050                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2908050                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2908050                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2908050                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 207717.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 207717.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 207717.857143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 207717.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 207717.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 207717.857143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41805                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               182223255                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42061                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4332.356696                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.645631                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.354369                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908772                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091228                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10034958                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10034958                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7595463                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7595463                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18196                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18196                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18196                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17630421                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17630421                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17630421                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17630421                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       126672                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       126672                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       126672                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        126672                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       126672                       # number of overall misses
system.cpu2.dcache.overall_misses::total       126672                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14218584516                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14218584516                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14218584516                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14218584516                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14218584516                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14218584516                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10161630                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10161630                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7595463                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7595463                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18196                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18196                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17757093                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17757093                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17757093                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17757093                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012466                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012466                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007134                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007134                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007134                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007134                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112247.256821                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112247.256821                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112247.256821                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112247.256821                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112247.256821                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112247.256821                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9561                       # number of writebacks
system.cpu2.dcache.writebacks::total             9561                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        84867                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        84867                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        84867                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        84867                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        84867                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        84867                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41805                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41805                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41805                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41805                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41805                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41805                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3719379924                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3719379924                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3719379924                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3719379924                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3719379924                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3719379924                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002354                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002354                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002354                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002354                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88969.738644                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88969.738644                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88969.738644                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88969.738644                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88969.738644                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88969.738644                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
