#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1035a1380 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x7dcc6e120_0 .var "error", 0 0;
v0x7dcc6e1c0_0 .var "error_R", 0 0;
v0x7dcc6e260_0 .var "error_c", 0 0;
v0x7dcc6e300_0 .var "error_s", 0 0;
v0x7dcc6e3a0_0 .var "error_z", 0 0;
v0x7dcc6e440_0 .var/i "errores", 31 0;
v0x7dcc6e4e0_0 .var "t_A", 3 0;
v0x7dcc6e580_0 .var "t_B", 3 0;
v0x7dcc6e620_0 .var "t_Op", 2 0;
v0x7dcc6e6c0_0 .net "t_R", 3 0, L_0x7dd47d9a0;  1 drivers
v0x7dcc6e760_0 .net "t_c", 0 0, L_0x7dd484aa0;  1 drivers
v0x7dcc6e800_0 .var "t_cin", 0 0;
v0x7dcc6e8a0_0 .net "t_s", 0 0, L_0x7dd4855e0;  1 drivers
v0x7dcc6e940_0 .net "t_z", 0 0, L_0x7dd485540;  1 drivers
S_0x1035a0750 .scope task, "check" "check" 2 54, 2 54 0, S_0x1035a1380;
 .timescale -9 -11;
v0x7dcc686e0_0 .var "expected_R", 4 0;
v0x7dcc68780_0 .var "expected_c", 0 0;
v0x7dcc68820_0 .var "expected_s", 0 0;
v0x7dcc688c0_0 .var "expected_z", 0 0;
TD_alu_tb.check ;
    %vpi_call 2 59 "$write", "tiempo=%0d A=%b B=%b c_in=%b OP=%b R=%b, Z=%b, C=%b, S=%b.", $time, v0x7dcc6e4e0_0, v0x7dcc6e580_0, v0x7dcc6e800_0, v0x7dcc6e620_0, v0x7dcc6e6c0_0, v0x7dcc6e940_0, v0x7dcc6e760_0, v0x7dcc6e8a0_0 {0 0 0};
    %load/vec4 v0x7dcc6e620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %vpi_call 2 69 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x7dcc6e620_0 {0 0 0};
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x7dcc6e4e0_0;
    %pad/u 5;
    %load/vec4 v0x7dcc6e580_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x7dcc6e800_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x7dcc686e0_0, 0, 5;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x7dcc6e4e0_0;
    %pad/u 5;
    %addi 1, 0, 5;
    %load/vec4 v0x7dcc6e800_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x7dcc686e0_0, 0, 5;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x7dcc6e4e0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %load/vec4 v0x7dcc6e800_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x7dcc686e0_0, 0, 5;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7dcc6e580_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %load/vec4 v0x7dcc6e800_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x7dcc686e0_0, 0, 5;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x7dcc6e4e0_0;
    %pad/u 5;
    %load/vec4 v0x7dcc6e580_0;
    %pad/u 5;
    %and;
    %store/vec4 v0x7dcc686e0_0, 0, 5;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x7dcc6e4e0_0;
    %pad/u 5;
    %load/vec4 v0x7dcc6e580_0;
    %pad/u 5;
    %or;
    %store/vec4 v0x7dcc686e0_0, 0, 5;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x7dcc6e4e0_0;
    %pad/u 5;
    %load/vec4 v0x7dcc6e580_0;
    %pad/u 5;
    %xor;
    %store/vec4 v0x7dcc686e0_0, 0, 5;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x7dcc6e4e0_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7dcc686e0_0, 4, 4;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7dcc6e620_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7dcc68780_0, 0, 1;
    %load/vec4 v0x7dcc686e0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7dcc68820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7dcc6e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7dcc6e260_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7dcc686e0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x7dcc68780_0, 0, 1;
    %load/vec4 v0x7dcc686e0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7dcc68820_0, 0, 1;
    %load/vec4 v0x7dcc68820_0;
    %load/vec4 v0x7dcc6e8a0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x7dcc6e300_0, 0, 1;
    %load/vec4 v0x7dcc68780_0;
    %load/vec4 v0x7dcc6e760_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x7dcc6e260_0, 0, 1;
T_0.11 ;
    %load/vec4 v0x7dcc686e0_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x7dcc688c0_0, 0, 1;
    %load/vec4 v0x7dcc686e0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x7dcc6e6c0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x7dcc6e1c0_0, 0, 1;
    %load/vec4 v0x7dcc688c0_0;
    %load/vec4 v0x7dcc6e940_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x7dcc6e3a0_0, 0, 1;
    %load/vec4 v0x7dcc6e1c0_0;
    %load/vec4 v0x7dcc6e3a0_0;
    %or;
    %load/vec4 v0x7dcc6e300_0;
    %or;
    %load/vec4 v0x7dcc6e260_0;
    %or;
    %store/vec4 v0x7dcc6e120_0, 0, 1;
    %load/vec4 v0x7dcc6e120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x7dcc6e440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7dcc6e440_0, 0, 32;
    %vpi_call 2 94 "$display", " ---- ERROR" {0 0 0};
    %load/vec4 v0x7dcc6e1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call 2 96 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x7dcc686e0_0, 0, 4>, v0x7dcc6e6c0_0 {0 0 0};
T_0.14 ;
    %load/vec4 v0x7dcc6e3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %vpi_call 2 98 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x7dcc688c0_0, v0x7dcc6e940_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x7dcc6e300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %vpi_call 2 100 "$display", "\011Flag de signo esperado %b, obtenido %b", v0x7dcc68820_0, v0x7dcc6e8a0_0 {0 0 0};
T_0.18 ;
    %load/vec4 v0x7dcc6e260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %vpi_call 2 102 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x7dcc68780_0, v0x7dcc6e760_0 {0 0 0};
T_0.20 ;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 105 "$display", " ---- OK" {0 0 0};
T_0.13 ;
    %end;
S_0x1035a08d0 .scope module, "mat" "alu" 2 16, 3 1 0, S_0x1035a1380;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "R";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "carry";
    .port_info 3 /OUTPUT 1 "sign";
    .port_info 4 /INPUT 4 "A";
    .port_info 5 /INPUT 4 "B";
    .port_info 6 /INPUT 1 "c_in";
    .port_info 7 /INPUT 3 "Op";
v0x7dcc6d680_0 .net "A", 3 0, v0x7dcc6e4e0_0;  1 drivers
v0x7dcc6d720_0 .net "B", 3 0, v0x7dcc6e580_0;  1 drivers
v0x7dcc6d7c0_0 .net "Op", 2 0, v0x7dcc6e620_0;  1 drivers
v0x7dcc6d860_0 .net "R", 3 0, L_0x7dd47d9a0;  alias, 1 drivers
L_0x7dd054250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7dcc6d900_0 .net/2s *"_ivl_10", 1 0, L_0x7dd054250;  1 drivers
v0x7dcc6d9a0_0 .net *"_ivl_12", 1 0, L_0x7dd47da40;  1 drivers
L_0x7dd0541c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7dcc6da40_0 .net/2u *"_ivl_4", 3 0, L_0x7dd0541c0;  1 drivers
v0x7dcc6dae0_0 .net *"_ivl_6", 0 0, L_0x7dd4854a0;  1 drivers
L_0x7dd054208 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7dcc6db80_0 .net/2s *"_ivl_8", 1 0, L_0x7dd054208;  1 drivers
v0x7dcc6dc20_0 .net "c_in", 0 0, v0x7dcc6e800_0;  1 drivers
v0x7dcc6dcc0_0 .net "carry", 0 0, L_0x7dd484aa0;  alias, 1 drivers
v0x7dcc6dd60_0 .net "op1", 3 0, L_0x7dd47d680;  1 drivers
v0x7dcc6de00_0 .net "op2", 3 0, L_0x7dd47d7c0;  1 drivers
v0x7dcc6dea0_0 .net "sign", 0 0, L_0x7dd4855e0;  alias, 1 drivers
v0x7dcc6df40_0 .net "sum_to_mux", 3 0, L_0x7dd484b40;  1 drivers
v0x7dcc6dfe0_0 .net "ul_to_mux", 3 0, L_0x7dd485180;  1 drivers
v0x7dcc6e080_0 .net "zero", 0 0, L_0x7dd485540;  alias, 1 drivers
L_0x7dd485360 .part v0x7dcc6e620_0, 0, 2;
L_0x7dd485400 .part v0x7dcc6e620_0, 2, 1;
L_0x7dd4854a0 .cmp/eq 4, L_0x7dd47d9a0, L_0x7dd0541c0;
L_0x7dd47da40 .functor MUXZ 2, L_0x7dd054250, L_0x7dd054208, L_0x7dd4854a0, C4<>;
L_0x7dd485540 .part L_0x7dd47da40, 0, 1;
L_0x7dd4855e0 .part L_0x7dd47d9a0, 3, 1;
S_0x1035a02a0 .scope module, "mux24" "mux2_4" 3 7, 4 1 0, S_0x1035a08d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x7dcc68960_0 .net "A", 3 0, L_0x7dd484b40;  alias, 1 drivers
v0x7dcc68a00_0 .net "B", 3 0, L_0x7dd485180;  alias, 1 drivers
v0x7dcc68aa0_0 .net "Out", 3 0, L_0x7dd47d9a0;  alias, 1 drivers
v0x7dcc68b40_0 .net "s", 0 0, L_0x7dd485400;  1 drivers
L_0x7dd47d9a0 .functor MUXZ 4, L_0x7dd484b40, L_0x7dd485180, L_0x7dd485400, C4<>;
S_0x1035a0420 .scope module, "preprocess" "preprocess" 3 4, 5 1 0, S_0x1035a08d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "AMod";
    .port_info 1 /OUTPUT 4 "BMod";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 3 "Op";
L_0x7dcc30770 .functor NOT 1, L_0x7dd484500, C4<0>, C4<0>, C4<0>;
L_0x7dcc307e0 .functor NOT 1, L_0x7dd4845a0, C4<0>, C4<0>, C4<0>;
L_0x7dcc30850 .functor AND 1, L_0x7dcc30770, L_0x7dcc307e0, C4<1>, C4<1>;
L_0x7dcc308c0 .functor OR 1, L_0x7dd484460, L_0x7dcc30850, C4<0>, C4<0>;
L_0x7dcc30930 .functor NOT 1, L_0x7dd4846e0, C4<0>, C4<0>, C4<0>;
L_0x7dcc309a0 .functor NOT 1, L_0x7dd484780, C4<0>, C4<0>, C4<0>;
L_0x7dcc30a10 .functor AND 1, L_0x7dcc30930, L_0x7dcc309a0, C4<1>, C4<1>;
L_0x7dcc30a80 .functor OR 1, L_0x7dd484640, L_0x7dcc30a10, C4<0>, C4<0>;
L_0x7dcc30af0 .functor AND 1, L_0x7dd484820, L_0x7dd4848c0, C4<1>, C4<1>;
L_0x7dcc30b60 .functor OR 1, L_0x7dcc30a80, L_0x7dcc30af0, C4<0>, C4<0>;
L_0x7dcc30bd0 .functor NOT 1, L_0x7dd484960, C4<0>, C4<0>, C4<0>;
L_0x7dcc30c40 .functor AND 1, L_0x7dcc30bd0, L_0x7dd484a00, C4<1>, C4<1>;
v0x7dcc695e0_0 .net "A", 3 0, v0x7dcc6e4e0_0;  alias, 1 drivers
v0x7dcc69680_0 .net "AMod", 3 0, L_0x7dd47d680;  alias, 1 drivers
v0x7dcc69720_0 .net "B", 3 0, v0x7dcc6e580_0;  alias, 1 drivers
v0x7dcc697c0_0 .net "BMod", 3 0, L_0x7dd47d7c0;  alias, 1 drivers
v0x7dcc69860_0 .net "Op", 2 0, v0x7dcc6e620_0;  alias, 1 drivers
v0x7dcc69900_0 .net *"_ivl_10", 0 0, L_0x7dcc307e0;  1 drivers
v0x7dcc699a0_0 .net *"_ivl_12", 0 0, L_0x7dcc30850;  1 drivers
v0x7dcc69a40_0 .net *"_ivl_17", 0 0, L_0x7dd484640;  1 drivers
v0x7dcc69ae0_0 .net *"_ivl_19", 0 0, L_0x7dd4846e0;  1 drivers
v0x7dcc69b80_0 .net *"_ivl_20", 0 0, L_0x7dcc30930;  1 drivers
v0x7dcc69c20_0 .net *"_ivl_23", 0 0, L_0x7dd484780;  1 drivers
v0x7dcc69cc0_0 .net *"_ivl_24", 0 0, L_0x7dcc309a0;  1 drivers
v0x7dcc69d60_0 .net *"_ivl_26", 0 0, L_0x7dcc30a10;  1 drivers
v0x7dcc69e00_0 .net *"_ivl_28", 0 0, L_0x7dcc30a80;  1 drivers
v0x7dcc69ea0_0 .net *"_ivl_3", 0 0, L_0x7dd484460;  1 drivers
v0x7dcc69f40_0 .net *"_ivl_31", 0 0, L_0x7dd484820;  1 drivers
v0x7dcc69fe0_0 .net *"_ivl_33", 0 0, L_0x7dd4848c0;  1 drivers
v0x7dcc6a080_0 .net *"_ivl_34", 0 0, L_0x7dcc30af0;  1 drivers
v0x7dcc6a120_0 .net *"_ivl_39", 0 0, L_0x7dd484960;  1 drivers
v0x7dcc6a1c0_0 .net *"_ivl_40", 0 0, L_0x7dcc30bd0;  1 drivers
v0x7dcc6a260_0 .net *"_ivl_43", 0 0, L_0x7dd484a00;  1 drivers
v0x7dcc6a300_0 .net *"_ivl_5", 0 0, L_0x7dd484500;  1 drivers
v0x7dcc6a3a0_0 .net *"_ivl_6", 0 0, L_0x7dcc30770;  1 drivers
v0x7dcc6a440_0 .net *"_ivl_9", 0 0, L_0x7dd4845a0;  1 drivers
L_0x7dd054010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7dcc6a4e0_0 .net "add1", 0 0, L_0x7dd054010;  1 drivers
v0x7dcc6a580_0 .net "cpl", 0 0, L_0x7dcc30c40;  1 drivers
v0x7dcc6a620_0 .net "mux1_to_mux2", 3 0, L_0x1035a9560;  1 drivers
v0x7dcc6a6c0_0 .net "mux3_to_compl1", 3 0, L_0x7dd47d720;  1 drivers
v0x7dcc6a760_0 .net "op1_A", 0 0, L_0x7dcc308c0;  1 drivers
v0x7dcc6a800_0 .net "op2_B", 0 0, L_0x7dcc30b60;  1 drivers
L_0x7dd484460 .part v0x7dcc6e620_0, 2, 1;
L_0x7dd484500 .part v0x7dcc6e620_0, 1, 1;
L_0x7dd4845a0 .part v0x7dcc6e620_0, 0, 1;
L_0x7dd484640 .part v0x7dcc6e620_0, 2, 1;
L_0x7dd4846e0 .part v0x7dcc6e620_0, 1, 1;
L_0x7dd484780 .part v0x7dcc6e620_0, 0, 1;
L_0x7dd484820 .part v0x7dcc6e620_0, 1, 1;
L_0x7dd4848c0 .part v0x7dcc6e620_0, 0, 1;
L_0x7dd484960 .part v0x7dcc6e620_0, 2, 1;
L_0x7dd484a00 .part v0x7dcc6e620_0, 1, 1;
S_0x10359fd50 .scope module, "compl1_1" "compl1" 5 11, 6 1 0, S_0x1035a0420;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "Inp";
    .port_info 2 /INPUT 1 "cpl";
L_0x7dcc30cb0 .functor NOT 4, L_0x7dd47d720, C4<0000>, C4<0000>, C4<0000>;
v0x7dcc68be0_0 .net "Inp", 3 0, L_0x7dd47d720;  alias, 1 drivers
v0x7dcc68c80_0 .net "Out", 3 0, L_0x7dd47d7c0;  alias, 1 drivers
v0x7dcc68d20_0 .net *"_ivl_0", 3 0, L_0x7dcc30cb0;  1 drivers
v0x7dcc68dc0_0 .net "cpl", 0 0, L_0x7dcc30c40;  alias, 1 drivers
L_0x7dd47d7c0 .functor MUXZ 4, L_0x7dd47d720, L_0x7dcc30cb0, L_0x7dcc30c40, C4<>;
S_0x10359fed0 .scope module, "mux24_1" "mux2_4" 5 8, 4 1 0, S_0x1035a0420;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
L_0x7dd0540a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
L_0x1035a9560 .functor BUFT 4, L_0x7dd0540a0, C4<0000>, C4<0000>, C4<0000>;
L_0x7dd054058 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7dcc68e60_0 .net "A", 3 0, L_0x7dd054058;  1 drivers
v0x7dcc68f00_0 .net "B", 3 0, L_0x7dd0540a0;  1 drivers
v0x7dcc68fa0_0 .net "Out", 3 0, L_0x1035a9560;  alias, 1 drivers
v0x7dcc69040_0 .net "s", 0 0, L_0x7dd054010;  alias, 1 drivers
S_0x10359f600 .scope module, "mux24_2" "mux2_4" 5 9, 4 1 0, S_0x1035a0420;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x7dcc690e0_0 .net "A", 3 0, L_0x1035a9560;  alias, 1 drivers
v0x7dcc69180_0 .net "B", 3 0, v0x7dcc6e4e0_0;  alias, 1 drivers
v0x7dcc69220_0 .net "Out", 3 0, L_0x7dd47d680;  alias, 1 drivers
v0x7dcc692c0_0 .net "s", 0 0, L_0x7dcc308c0;  alias, 1 drivers
L_0x7dd47d680 .functor MUXZ 4, L_0x1035a9560, v0x7dcc6e4e0_0, L_0x7dcc308c0, C4<>;
S_0x10359f780 .scope module, "mux24_3" "mux2_4" 5 10, 4 1 0, S_0x1035a0420;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x7dcc69360_0 .net "A", 3 0, v0x7dcc6e4e0_0;  alias, 1 drivers
v0x7dcc69400_0 .net "B", 3 0, v0x7dcc6e580_0;  alias, 1 drivers
v0x7dcc694a0_0 .net "Out", 3 0, L_0x7dd47d720;  alias, 1 drivers
v0x7dcc69540_0 .net "s", 0 0, L_0x7dcc30b60;  alias, 1 drivers
L_0x7dd47d720 .functor MUXZ 4, v0x7dcc6e4e0_0, v0x7dcc6e580_0, L_0x7dcc30b60, C4<>;
S_0x10359f0b0 .scope module, "sum4" "sum4_v2" 3 5, 7 1 0, S_0x1035a08d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 1 "c_in";
v0x7dcc6a8a0_0 .net "A", 3 0, L_0x7dd47d680;  alias, 1 drivers
v0x7dcc6a940_0 .net "B", 3 0, L_0x7dd47d7c0;  alias, 1 drivers
v0x7dcc6a9e0_0 .net "S", 3 0, L_0x7dd484b40;  alias, 1 drivers
L_0x7dd054130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7dcc6aa80_0 .net *"_ivl_10", 0 0, L_0x7dd054130;  1 drivers
v0x7dcc6ab20_0 .net *"_ivl_11", 4 0, L_0x7dd47d860;  1 drivers
v0x7dcc6abc0_0 .net *"_ivl_13", 4 0, L_0x7dd484d20;  1 drivers
L_0x7dd054178 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7dcc6ac60_0 .net *"_ivl_16", 3 0, L_0x7dd054178;  1 drivers
v0x7dcc6ad00_0 .net *"_ivl_17", 4 0, L_0x7dd47d900;  1 drivers
v0x7dcc6ada0_0 .net *"_ivl_3", 4 0, L_0x7dd484be0;  1 drivers
L_0x7dd0540e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7dcc6ae40_0 .net *"_ivl_6", 0 0, L_0x7dd0540e8;  1 drivers
v0x7dcc6aee0_0 .net *"_ivl_7", 4 0, L_0x7dd484c80;  1 drivers
v0x7dcc6af80_0 .net "c_in", 0 0, v0x7dcc6e800_0;  alias, 1 drivers
v0x7dcc6b020_0 .net "c_out", 0 0, L_0x7dd484aa0;  alias, 1 drivers
L_0x7dd484aa0 .part L_0x7dd47d900, 4, 1;
L_0x7dd484b40 .part L_0x7dd47d900, 0, 4;
L_0x7dd484be0 .concat [ 4 1 0 0], L_0x7dd47d680, L_0x7dd0540e8;
L_0x7dd484c80 .concat [ 4 1 0 0], L_0x7dd47d7c0, L_0x7dd054130;
L_0x7dd47d860 .arith/sum 5, L_0x7dd484be0, L_0x7dd484c80;
L_0x7dd484d20 .concat [ 1 4 0 0], v0x7dcc6e800_0, L_0x7dd054178;
L_0x7dd47d900 .arith/sum 5, L_0x7dd47d860, L_0x7dd484d20;
S_0x10359f230 .scope module, "ul4" "ul4" 3 6, 8 1 0, S_0x1035a08d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 2 "S";
v0x7dcc6d400_0 .net "A", 3 0, L_0x7dd47d680;  alias, 1 drivers
v0x7dcc6d4a0_0 .net "B", 3 0, L_0x7dd47d7c0;  alias, 1 drivers
v0x7dcc6d540_0 .net "Out", 3 0, L_0x7dd485180;  alias, 1 drivers
v0x7dcc6d5e0_0 .net "S", 1 0, L_0x7dd485360;  1 drivers
L_0x7dd484dc0 .part L_0x7dd47d680, 0, 1;
L_0x7dd484e60 .part L_0x7dd47d7c0, 0, 1;
L_0x7dd484f00 .part L_0x7dd47d680, 1, 1;
L_0x7dd484fa0 .part L_0x7dd47d7c0, 1, 1;
L_0x7dd485040 .part L_0x7dd47d680, 2, 1;
L_0x7dd4850e0 .part L_0x7dd47d7c0, 2, 1;
L_0x7dd485180 .concat8 [ 1 1 1 1], v0x7dcc6b3e0_0, v0x7dcc6bca0_0, v0x7dcc6c5a0_0, v0x7dcc6ce60_0;
L_0x7dd485220 .part L_0x7dd47d680, 3, 1;
L_0x7dd4852c0 .part L_0x7dd47d7c0, 3, 1;
S_0x7dd4a4000 .scope module, "cl1" "cl" 8 3, 9 1 0, S_0x10359f230;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x7dcc30d20 .functor AND 1, L_0x7dd484dc0, L_0x7dd484e60, C4<1>, C4<1>;
L_0x7dcc30d90 .functor OR 1, L_0x7dd484dc0, L_0x7dd484e60, C4<0>, C4<0>;
L_0x7dcc30e00 .functor XOR 1, L_0x7dd484dc0, L_0x7dd484e60, C4<0>, C4<0>;
L_0x7dcc30e70 .functor NOT 1, L_0x7dd484dc0, C4<0>, C4<0>, C4<0>;
v0x7dcc6b480_0 .net "S", 1 0, L_0x7dd485360;  alias, 1 drivers
v0x7dcc6b520_0 .net "a", 0 0, L_0x7dd484dc0;  1 drivers
v0x7dcc6b5c0_0 .net "and_result", 0 0, L_0x7dcc30d20;  1 drivers
v0x7dcc6b660_0 .net "b", 0 0, L_0x7dd484e60;  1 drivers
v0x7dcc6b700_0 .net "not_result", 0 0, L_0x7dcc30e70;  1 drivers
v0x7dcc6b7a0_0 .net "or_result", 0 0, L_0x7dcc30d90;  1 drivers
v0x7dcc6b840_0 .net "out", 0 0, v0x7dcc6b3e0_0;  1 drivers
v0x7dcc6b8e0_0 .net "xor_result", 0 0, L_0x7dcc30e00;  1 drivers
S_0x7dd4a4180 .scope module, "mux4_1" "mux4_1" 9 8, 10 1 0, S_0x7dd4a4000;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x7dcc6b0c0_0 .net "S", 1 0, L_0x7dd485360;  alias, 1 drivers
v0x7dcc6b160_0 .net "a", 0 0, L_0x7dcc30d20;  alias, 1 drivers
v0x7dcc6b200_0 .net "b", 0 0, L_0x7dcc30d90;  alias, 1 drivers
v0x7dcc6b2a0_0 .net "c", 0 0, L_0x7dcc30e00;  alias, 1 drivers
v0x7dcc6b340_0 .net "d", 0 0, L_0x7dcc30e70;  alias, 1 drivers
v0x7dcc6b3e0_0 .var "out", 0 0;
E_0x7dcc55380/0 .event anyedge, v0x7dcc6b0c0_0, v0x7dcc6b340_0, v0x7dcc6b2a0_0, v0x7dcc6b200_0;
E_0x7dcc55380/1 .event anyedge, v0x7dcc6b160_0;
E_0x7dcc55380 .event/or E_0x7dcc55380/0, E_0x7dcc55380/1;
S_0x7dd4a4300 .scope module, "cl2" "cl" 8 4, 9 1 0, S_0x10359f230;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x7dcc30ee0 .functor AND 1, L_0x7dd484f00, L_0x7dd484fa0, C4<1>, C4<1>;
L_0x7dcc30f50 .functor OR 1, L_0x7dd484f00, L_0x7dd484fa0, C4<0>, C4<0>;
L_0x7dcc30fc0 .functor XOR 1, L_0x7dd484f00, L_0x7dd484fa0, C4<0>, C4<0>;
L_0x7dcc31030 .functor NOT 1, L_0x7dd484f00, C4<0>, C4<0>, C4<0>;
v0x7dcc6bd40_0 .net "S", 1 0, L_0x7dd485360;  alias, 1 drivers
v0x7dcc6bde0_0 .net "a", 0 0, L_0x7dd484f00;  1 drivers
v0x7dcc6be80_0 .net "and_result", 0 0, L_0x7dcc30ee0;  1 drivers
v0x7dcc6bf20_0 .net "b", 0 0, L_0x7dd484fa0;  1 drivers
v0x7dcc6c000_0 .net "not_result", 0 0, L_0x7dcc31030;  1 drivers
v0x7dcc6c0a0_0 .net "or_result", 0 0, L_0x7dcc30f50;  1 drivers
v0x7dcc6c140_0 .net "out", 0 0, v0x7dcc6bca0_0;  1 drivers
v0x7dcc6c1e0_0 .net "xor_result", 0 0, L_0x7dcc30fc0;  1 drivers
S_0x7dd4a4480 .scope module, "mux4_1" "mux4_1" 9 8, 10 1 0, S_0x7dd4a4300;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x7dcc6b980_0 .net "S", 1 0, L_0x7dd485360;  alias, 1 drivers
v0x7dcc6ba20_0 .net "a", 0 0, L_0x7dcc30ee0;  alias, 1 drivers
v0x7dcc6bac0_0 .net "b", 0 0, L_0x7dcc30f50;  alias, 1 drivers
v0x7dcc6bb60_0 .net "c", 0 0, L_0x7dcc30fc0;  alias, 1 drivers
v0x7dcc6bc00_0 .net "d", 0 0, L_0x7dcc31030;  alias, 1 drivers
v0x7dcc6bca0_0 .var "out", 0 0;
E_0x7dcc553c0/0 .event anyedge, v0x7dcc6b0c0_0, v0x7dcc6bc00_0, v0x7dcc6bb60_0, v0x7dcc6bac0_0;
E_0x7dcc553c0/1 .event anyedge, v0x7dcc6ba20_0;
E_0x7dcc553c0 .event/or E_0x7dcc553c0/0, E_0x7dcc553c0/1;
S_0x7dd4a4600 .scope module, "cl3" "cl" 8 5, 9 1 0, S_0x10359f230;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x7dcc310a0 .functor AND 1, L_0x7dd485040, L_0x7dd4850e0, C4<1>, C4<1>;
L_0x7dcc31110 .functor OR 1, L_0x7dd485040, L_0x7dd4850e0, C4<0>, C4<0>;
L_0x7dcc31180 .functor XOR 1, L_0x7dd485040, L_0x7dd4850e0, C4<0>, C4<0>;
L_0x7dcc311f0 .functor NOT 1, L_0x7dd485040, C4<0>, C4<0>, C4<0>;
v0x7dcc6c640_0 .net "S", 1 0, L_0x7dd485360;  alias, 1 drivers
v0x7dcc6c6e0_0 .net "a", 0 0, L_0x7dd485040;  1 drivers
v0x7dcc6c780_0 .net "and_result", 0 0, L_0x7dcc310a0;  1 drivers
v0x7dcc6c820_0 .net "b", 0 0, L_0x7dd4850e0;  1 drivers
v0x7dcc6c8c0_0 .net "not_result", 0 0, L_0x7dcc311f0;  1 drivers
v0x7dcc6c960_0 .net "or_result", 0 0, L_0x7dcc31110;  1 drivers
v0x7dcc6ca00_0 .net "out", 0 0, v0x7dcc6c5a0_0;  1 drivers
v0x7dcc6caa0_0 .net "xor_result", 0 0, L_0x7dcc31180;  1 drivers
S_0x7dd4a4780 .scope module, "mux4_1" "mux4_1" 9 8, 10 1 0, S_0x7dd4a4600;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x7dcc6c280_0 .net "S", 1 0, L_0x7dd485360;  alias, 1 drivers
v0x7dcc6c320_0 .net "a", 0 0, L_0x7dcc310a0;  alias, 1 drivers
v0x7dcc6c3c0_0 .net "b", 0 0, L_0x7dcc31110;  alias, 1 drivers
v0x7dcc6c460_0 .net "c", 0 0, L_0x7dcc31180;  alias, 1 drivers
v0x7dcc6c500_0 .net "d", 0 0, L_0x7dcc311f0;  alias, 1 drivers
v0x7dcc6c5a0_0 .var "out", 0 0;
E_0x7dcc55400/0 .event anyedge, v0x7dcc6b0c0_0, v0x7dcc6c500_0, v0x7dcc6c460_0, v0x7dcc6c3c0_0;
E_0x7dcc55400/1 .event anyedge, v0x7dcc6c320_0;
E_0x7dcc55400 .event/or E_0x7dcc55400/0, E_0x7dcc55400/1;
S_0x7dd4a4900 .scope module, "cl4" "cl" 8 6, 9 1 0, S_0x10359f230;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x7dcc31260 .functor AND 1, L_0x7dd485220, L_0x7dd4852c0, C4<1>, C4<1>;
L_0x7dcc312d0 .functor OR 1, L_0x7dd485220, L_0x7dd4852c0, C4<0>, C4<0>;
L_0x7dcc31340 .functor XOR 1, L_0x7dd485220, L_0x7dd4852c0, C4<0>, C4<0>;
L_0x7dcc313b0 .functor NOT 1, L_0x7dd485220, C4<0>, C4<0>, C4<0>;
v0x7dcc6cf00_0 .net "S", 1 0, L_0x7dd485360;  alias, 1 drivers
v0x7dcc6cfa0_0 .net "a", 0 0, L_0x7dd485220;  1 drivers
v0x7dcc6d040_0 .net "and_result", 0 0, L_0x7dcc31260;  1 drivers
v0x7dcc6d0e0_0 .net "b", 0 0, L_0x7dd4852c0;  1 drivers
v0x7dcc6d180_0 .net "not_result", 0 0, L_0x7dcc313b0;  1 drivers
v0x7dcc6d220_0 .net "or_result", 0 0, L_0x7dcc312d0;  1 drivers
v0x7dcc6d2c0_0 .net "out", 0 0, v0x7dcc6ce60_0;  1 drivers
v0x7dcc6d360_0 .net "xor_result", 0 0, L_0x7dcc31340;  1 drivers
S_0x7dd4a4a80 .scope module, "mux4_1" "mux4_1" 9 8, 10 1 0, S_0x7dd4a4900;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x7dcc6cb40_0 .net "S", 1 0, L_0x7dd485360;  alias, 1 drivers
v0x7dcc6cbe0_0 .net "a", 0 0, L_0x7dcc31260;  alias, 1 drivers
v0x7dcc6cc80_0 .net "b", 0 0, L_0x7dcc312d0;  alias, 1 drivers
v0x7dcc6cd20_0 .net "c", 0 0, L_0x7dcc31340;  alias, 1 drivers
v0x7dcc6cdc0_0 .net "d", 0 0, L_0x7dcc313b0;  alias, 1 drivers
v0x7dcc6ce60_0 .var "out", 0 0;
E_0x7dcc55440/0 .event anyedge, v0x7dcc6b0c0_0, v0x7dcc6cdc0_0, v0x7dcc6cd20_0, v0x7dcc6cc80_0;
E_0x7dcc55440/1 .event anyedge, v0x7dcc6cbe0_0;
E_0x7dcc55440 .event/or E_0x7dcc55440/0, E_0x7dcc55440/1;
S_0x1035a1500 .scope module, "fa" "fa" 11 1;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7dd0542e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7dcc6e9e0_0 .net *"_ivl_10", 0 0, L_0x7dd0542e0;  1 drivers
v0x7dcc6ea80_0 .net *"_ivl_11", 1 0, L_0x7dd47dae0;  1 drivers
v0x7dcc6eb20_0 .net *"_ivl_13", 1 0, L_0x7dd485900;  1 drivers
L_0x7dd054328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7dcc6ebc0_0 .net *"_ivl_16", 0 0, L_0x7dd054328;  1 drivers
v0x7dcc6ec60_0 .net *"_ivl_17", 1 0, L_0x7dd47db80;  1 drivers
v0x7dcc6ed00_0 .net *"_ivl_3", 1 0, L_0x7dd4857c0;  1 drivers
L_0x7dd054298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7dcc6eda0_0 .net *"_ivl_6", 0 0, L_0x7dd054298;  1 drivers
v0x7dcc6ee40_0 .net *"_ivl_7", 1 0, L_0x7dd485860;  1 drivers
o0x7dd022230 .functor BUFZ 1, C4<z>; HiZ drive
v0x7dcc6eee0_0 .net "a", 0 0, o0x7dd022230;  0 drivers
o0x7dd022260 .functor BUFZ 1, C4<z>; HiZ drive
v0x7dcc6ef80_0 .net "b", 0 0, o0x7dd022260;  0 drivers
o0x7dd022290 .functor BUFZ 1, C4<z>; HiZ drive
v0x7dcc6f020_0 .net "c_in", 0 0, o0x7dd022290;  0 drivers
v0x7dcc6f0c0_0 .net "c_out", 0 0, L_0x7dd485680;  1 drivers
v0x7dcc6f160_0 .net "sum", 0 0, L_0x7dd485720;  1 drivers
L_0x7dd485680 .part L_0x7dd47db80, 1, 1;
L_0x7dd485720 .part L_0x7dd47db80, 0, 1;
L_0x7dd4857c0 .concat [ 1 1 0 0], o0x7dd022230, L_0x7dd054298;
L_0x7dd485860 .concat [ 1 1 0 0], o0x7dd022260, L_0x7dd0542e0;
L_0x7dd47dae0 .arith/sum 2, L_0x7dd4857c0, L_0x7dd485860;
L_0x7dd485900 .concat [ 1 1 0 0], o0x7dd022290, L_0x7dd054328;
L_0x7dd47db80 .arith/sum 2, L_0x7dd47dae0, L_0x7dd485900;
    .scope S_0x7dd4a4180;
T_1 ;
    %wait E_0x7dcc55380;
    %load/vec4 v0x7dcc6b0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7dcc6b3e0_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x7dcc6b160_0;
    %store/vec4 v0x7dcc6b3e0_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x7dcc6b200_0;
    %store/vec4 v0x7dcc6b3e0_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x7dcc6b2a0_0;
    %store/vec4 v0x7dcc6b3e0_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x7dcc6b340_0;
    %store/vec4 v0x7dcc6b3e0_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7dd4a4480;
T_2 ;
    %wait E_0x7dcc553c0;
    %load/vec4 v0x7dcc6b980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7dcc6bca0_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x7dcc6ba20_0;
    %store/vec4 v0x7dcc6bca0_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x7dcc6bac0_0;
    %store/vec4 v0x7dcc6bca0_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x7dcc6bb60_0;
    %store/vec4 v0x7dcc6bca0_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x7dcc6bc00_0;
    %store/vec4 v0x7dcc6bca0_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7dd4a4780;
T_3 ;
    %wait E_0x7dcc55400;
    %load/vec4 v0x7dcc6c280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7dcc6c5a0_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x7dcc6c320_0;
    %store/vec4 v0x7dcc6c5a0_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x7dcc6c3c0_0;
    %store/vec4 v0x7dcc6c5a0_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x7dcc6c460_0;
    %store/vec4 v0x7dcc6c5a0_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x7dcc6c500_0;
    %store/vec4 v0x7dcc6c5a0_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7dd4a4a80;
T_4 ;
    %wait E_0x7dcc55440;
    %load/vec4 v0x7dcc6cb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7dcc6ce60_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x7dcc6cbe0_0;
    %store/vec4 v0x7dcc6ce60_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x7dcc6cc80_0;
    %store/vec4 v0x7dcc6ce60_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x7dcc6cd20_0;
    %store/vec4 v0x7dcc6ce60_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x7dcc6cdc0_0;
    %store/vec4 v0x7dcc6ce60_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1035a1380;
T_5 ;
    %vpi_call 2 21 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7dcc6e440_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7dcc6e620_0, 0, 3;
    %pushi/vec4 8, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7dcc6e800_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7dcc6e4e0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7dcc6e580_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %fork TD_alu_tb.check, S_0x1035a0750;
    %join;
    %delay 999, 0;
    %load/vec4 v0x7dcc6e580_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7dcc6e580_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7dcc6e4e0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7dcc6e4e0_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x7dcc6e800_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x7dcc6e800_0, 0, 1;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x7dcc6e620_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7dcc6e620_0, 0, 3;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 48 "$display", "Encontradas %d operaciones erroneas", v0x7dcc6e440_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "mux2_4.v";
    "preprocess.v";
    "compl1.v";
    "sum4_v2.v";
    "ul4.v";
    "cl.v";
    "mux4_1.v";
    "fa.v";
