[Scintilla]
Verilog\style0\color=C3BE98
Verilog\style0\eolfill=false
Verilog\style0\font=Courier New, 12, 0, 0, 0
Verilog\style0\paper=1A0F0B
Verilog\style1\color=679D47
Verilog\style1\eolfill=false
Verilog\style1\font=Courier New, 12, 0, 0, 0
Verilog\style1\paper=1A0F0B
Verilog\style2\color=679D47
Verilog\style2\eolfill=false
Verilog\style2\font=Courier New, 12, 0, 0, 0
Verilog\style2\paper=1A0F0B
Verilog\style3\color=679D47
Verilog\style3\eolfill=false
Verilog\style3\font=Courier New, 12, 0, 0, 0
Verilog\style3\paper=1A0F0B
Verilog\style4\color=DA5659
Verilog\style4\eolfill=false
Verilog\style4\font=Courier New, 12, 0, 0, 0
Verilog\style4\paper=1A0F0B
Verilog\style5\color=F1E694
Verilog\style5\eolfill=false
Verilog\style5\font=Courier New, 12, 0, 0, 0
Verilog\style5\paper=1A0F0B
Verilog\style6\color=7CA563
Verilog\style6\eolfill=false
Verilog\style6\font=Courier New, 12, 0, 0, 0
Verilog\style6\paper=1A0F0B
Verilog\style7\color=B3935C
Verilog\style7\eolfill=false
Verilog\style7\font=Courier New, 12, 0, 0, 0
Verilog\style7\paper=1A0F0B
Verilog\style9\color=8996A8
Verilog\style9\eolfill=false
Verilog\style9\font=Courier New, 12, 0, 0, 0
Verilog\style9\paper=1A0F0B
Verilog\style10\color=B3935C
Verilog\style10\eolfill=false
Verilog\style10\font=Courier New, 12, 0, 0, 0
Verilog\style10\paper=1A0F0B
Verilog\style11\color=D77261
Verilog\style11\eolfill=false
Verilog\style11\font=Courier New, 12, 0, 0, 0
Verilog\style11\paper=1A0F0B
Verilog\style12\color=7CA563
Verilog\style12\eolfill=false
Verilog\style12\font=Courier New, 12, 0, 0, 0
Verilog\style12\paper=1A0F0B
Verilog\style19\color=C3BE98
Verilog\style19\eolfill=false
Verilog\style19\font=Courier New, 12, 0, 0, 0
Verilog\style19\paper=1A0F0B
Verilog\defaultcolor=C3BE98
Verilog\defaultpaper=1A0F0B
Verilog\defaultfont=Courier New, 12, 0, 0, 0
Verilog\autoindentstyle=-1