{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560363782324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560363782331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 15:23:02 2019 " "Processing started: Wed Jun 12 15:23:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560363782331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363782331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_FPGA -c MIPS_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_FPGA -c MIPS_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363782331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560363782923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560363782923 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PC.v(5) " "Verilog HDL information at PC.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "Modulos/PC.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/PC.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560363793527 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mips_fpga.v 19 19 " "Using design file mips_fpga.v, which is not specified as a design file for the current project, but contains definitions for 19 design units and 19 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Modulos/ALU.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "2 Door_BNE_BEQ " "Found entity 2: Door_BNE_BEQ" {  } { { "Modulos/AND.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/AND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "3 ControleALU " "Found entity 3: ControleALU" {  } { { "Modulos/ControleALU.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "4 Controller " "Found entity 4: Controller" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "5 Data_Memory " "Found entity 5: Data_Memory" {  } { { "Modulos/Data_Memory.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "6 Ext_Sinal " "Found entity 6: Ext_Sinal" {  } { { "Modulos/Ext_Sinal.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Ext_Sinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "7 LeftShift2 " "Found entity 7: LeftShift2" {  } { { "Modulos/LeftShift2.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/LeftShift2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "8 Memoria_instrucoes " "Found entity 8: Memoria_instrucoes" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "9 MUX_32b " "Found entity 9: MUX_32b" {  } { { "Modulos/MUX.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/MUX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "10 MUX_5b " "Found entity 10: MUX_5b" {  } { { "Modulos/MUX.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/MUX.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "11 PC " "Found entity 11: PC" {  } { { "Modulos/PC.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "12 Registradores " "Found entity 12: Registradores" {  } { { "Modulos/Registradores.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "13 Somador " "Found entity 13: Somador" {  } { { "Modulos/Somador.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "14 Somador4 " "Found entity 14: Somador4" {  } { { "Modulos/Somador4.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Somador4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "15 Conversor_7Seg_Melhorado " "Found entity 15: Conversor_7Seg_Melhorado" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "16 Conversor_7Seg " "Found entity 16: Conversor_7Seg" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "17 Mem_Exibi " "Found entity 17: Mem_Exibi" {  } { { "Modulos/Memoria_de_exibicao.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_de_exibicao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "18 DivisorClk " "Found entity 18: DivisorClk" {  } { { "Modulos/DivisorClk.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/DivisorClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""} { "Info" "ISGN_ENTITY_NAME" "19 MIPS_FPGA " "Found entity 19: MIPS_FPGA" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363793532 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1560363793532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_FPGA " "Elaborating entity \"MIPS_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560363793548 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..7\] mips_fpga.v(64) " "Output port \"LEDG\[8..7\]\" at mips_fpga.v(64) has no driver" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560363793558 "|MIPS_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5\] mips_fpga.v(64) " "Output port \"LEDG\[5\]\" at mips_fpga.v(64) has no driver" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560363793558 "|MIPS_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3..1\] mips_fpga.v(64) " "Output port \"LEDG\[3..1\]\" at mips_fpga.v(64) has no driver" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560363793558 "|MIPS_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR mips_fpga.v(65) " "Output port \"LEDR\" at mips_fpga.v(65) has no driver" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560363793559 "|MIPS_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClk DivisorClk:clk_menor " "Elaborating entity \"DivisorClk\" for hierarchy \"DivisorClk:clk_menor\"" {  } { { "mips_fpga.v" "clk_menor" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363793596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "mips_fpga.v" "pc" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363793627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador4 Somador4:Soma4 " "Elaborating entity \"Somador4\" for hierarchy \"Somador4:Soma4\"" {  } { { "mips_fpga.v" "Soma4" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363793649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria_instrucoes Memoria_instrucoes:Inst_Mem " "Elaborating entity \"Memoria_instrucoes\" for hierarchy \"Memoria_instrucoes:Inst_Mem\"" {  } { { "mips_fpga.v" "Inst_Mem" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363793667 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "I_Mem\[16..31\] 0 Memoria_instrucoes.v(5) " "Net \"I_Mem\[16..31\]\" at Memoria_instrucoes.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560363793674 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793679 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793679 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793679 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793679 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793679 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793679 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793680 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793680 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793680 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793680 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793680 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793680 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793680 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793680 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793681 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793681 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793681 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793681 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793681 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793681 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793682 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793682 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793682 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793682 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793682 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793682 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793682 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793683 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793683 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793683 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793683 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793683 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793683 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793683 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793683 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793683 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793683 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793683 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793683 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793683 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793684 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793684 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793684 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793684 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793684 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793684 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793684 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793684 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793684 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793684 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793684 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793684 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793685 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793685 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793685 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793685 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793685 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793685 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793685 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793686 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793686 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793686 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793686 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793686 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793686 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793686 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793687 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793687 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793687 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793687 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793687 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793688 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793688 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793688 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793688 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793688 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793688 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793688 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793688 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793689 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793689 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793689 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793689 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793689 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793689 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793690 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793690 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793690 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793690 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793690 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793690 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793690 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793691 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793691 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793691 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793691 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793691 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793692 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793692 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793692 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793692 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793692 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793692 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793692 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793693 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793693 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793693 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793693 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793693 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793693 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793693 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793694 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793694 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793694 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793694 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793694 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793694 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793695 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793695 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793695 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793695 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793695 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793695 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793695 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793696 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793696 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793696 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793696 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793697 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793697 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793697 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793697 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793697 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793697 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793697 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793697 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793697 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793698 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793698 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793698 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793698 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793698 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793698 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793698 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793698 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793699 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793699 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793699 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793699 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793699 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793699 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793699 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793700 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793700 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793700 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793700 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793700 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793700 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793700 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793700 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793701 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793701 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793701 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793701 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793701 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793701 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793701 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793701 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793701 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793702 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793702 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793702 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793702 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793702 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793702 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793702 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793702 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793702 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793703 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793703 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793703 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793703 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793703 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793703 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793703 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793703 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793704 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793704 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793704 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793704 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793704 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793704 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793704 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793704 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793704 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793705 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793705 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793705 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793705 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793705 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793705 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793705 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793706 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793706 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793706 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793706 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793706 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793706 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793706 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793706 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793706 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793707 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793707 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793707 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793707 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793707 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793707 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793707 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793707 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793707 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793707 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793707 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793708 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793708 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793708 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793708 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793708 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793708 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793708 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793708 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793708 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793708 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793708 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793708 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793708 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793708 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793709 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793709 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793709 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793709 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793709 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793709 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793709 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793710 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793710 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793710 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793710 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793710 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793710 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793710 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793710 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793710 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793710 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793711 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793711 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793711 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793711 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793711 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793711 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793711 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793711 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793711 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793711 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793711 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793711 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793711 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793712 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793712 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793712 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793712 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793712 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793712 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793712 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793712 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793713 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793713 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793713 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793713 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793713 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793713 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793713 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793714 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793714 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793714 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793714 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793714 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793715 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793715 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793715 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793715 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793716 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793716 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793716 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793716 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793716 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793716 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793716 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793717 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793717 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793717 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793717 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793718 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793718 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793718 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793718 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793718 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793719 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793719 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793720 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793720 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793720 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793720 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793720 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793721 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793721 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793721 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793721 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793721 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793721 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793721 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793722 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793722 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793722 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793722 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793722 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793722 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793722 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793722 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793723 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793723 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793723 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793723 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793723 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793723 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793723 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793724 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793724 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793724 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793724 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793724 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793724 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793724 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793724 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793725 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793725 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793725 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793725 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793725 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793725 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793725 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793726 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793726 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793726 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793726 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793726 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793726 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793726 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793727 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793727 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793727 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793727 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793727 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793727 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793728 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793728 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793729 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793729 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793729 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793729 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793729 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793730 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793730 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793730 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793730 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793730 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793730 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793730 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793730 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793730 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793731 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793731 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793731 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793732 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793732 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793733 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793733 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793733 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793733 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793733 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793733 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793734 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793734 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793734 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793734 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793734 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793734 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793735 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793735 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793735 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793735 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793735 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793735 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793735 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793736 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793736 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793736 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793736 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793736 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793736 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793736 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793737 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793737 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793737 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793737 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793737 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793737 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793737 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793738 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793738 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793738 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793738 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793738 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793738 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793738 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793738 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793740 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793740 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793740 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793740 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793740 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793740 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793740 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793740 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793741 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793741 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793741 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793741 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793741 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793741 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793741 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793742 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793742 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793742 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793742 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793742 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793742 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793742 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793743 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793743 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793743 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793743 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793743 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793743 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793743 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793743 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793744 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793744 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793744 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793744 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793744 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793744 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793744 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793744 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793744 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793744 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793744 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793745 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793745 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793745 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793745 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793745 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793745 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793745 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793745 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793746 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793746 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793746 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793746 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793746 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793747 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793747 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793747 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793747 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793747 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793747 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793748 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793748 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793748 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793748 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793749 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793750 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793750 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793750 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793750 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793750 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793750 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793751 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793751 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793751 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793751 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793751 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793751 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793751 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793751 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793751 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793751 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793751 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793752 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793752 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793752 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793752 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793752 "|MIPS_FPGA|Memoria_instrucoes:Inst_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:controll " "Elaborating entity \"Controller\" for hierarchy \"Controller:controll\"" {  } { { "mips_fpga.v" "controll" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363793838 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller.v(7) " "Verilog HDL Case Statement warning at Controller.v(7): incomplete case statement has no default case item" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560363793838 "|MIPS_FPGA|Controller:controll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst Controller.v(6) " "Verilog HDL Always Construct warning at Controller.v(6): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560363793840 "|MIPS_FPGA|Controller:controll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch Controller.v(6) " "Verilog HDL Always Construct warning at Controller.v(6): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560363793840 "|MIPS_FPGA|Controller:controll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead Controller.v(6) " "Verilog HDL Always Construct warning at Controller.v(6): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560363793840 "|MIPS_FPGA|Controller:controll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg Controller.v(6) " "Verilog HDL Always Construct warning at Controller.v(6): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560363793840 "|MIPS_FPGA|Controller:controll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp Controller.v(6) " "Verilog HDL Always Construct warning at Controller.v(6): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560363793840 "|MIPS_FPGA|Controller:controll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite Controller.v(6) " "Verilog HDL Always Construct warning at Controller.v(6): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560363793840 "|MIPS_FPGA|Controller:controll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc Controller.v(6) " "Verilog HDL Always Construct warning at Controller.v(6): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560363793842 "|MIPS_FPGA|Controller:controll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite Controller.v(6) " "Verilog HDL Always Construct warning at Controller.v(6): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560363793842 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Controller.v(6) " "Inferred latch for \"RegWrite\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793843 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc Controller.v(6) " "Inferred latch for \"ALUSrc\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793843 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Controller.v(6) " "Inferred latch for \"MemWrite\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793844 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] Controller.v(6) " "Inferred latch for \"ALUOp\[0\]\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793844 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] Controller.v(6) " "Inferred latch for \"ALUOp\[1\]\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793844 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg Controller.v(6) " "Inferred latch for \"MemtoReg\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793844 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead Controller.v(6) " "Inferred latch for \"MemRead\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793844 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch\[0\] Controller.v(6) " "Inferred latch for \"Branch\[0\]\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793844 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch\[1\] Controller.v(6) " "Inferred latch for \"Branch\[1\]\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793844 "|MIPS_FPGA|Controller:controll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst Controller.v(6) " "Inferred latch for \"RegDst\" at Controller.v(6)" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363793845 "|MIPS_FPGA|Controller:controll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_5b MUX_5b:mux5b_1 " "Elaborating entity \"MUX_5b\" for hierarchy \"MUX_5b:mux5b_1\"" {  } { { "mips_fpga.v" "mux5b_1" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363793867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registradores Registradores:Regs " "Elaborating entity \"Registradores\" for hierarchy \"Registradores:Regs\"" {  } { { "mips_fpga.v" "Regs" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363793891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ext_Sinal Ext_Sinal:Signal_Extenteder " "Elaborating entity \"Ext_Sinal\" for hierarchy \"Ext_Sinal:Signal_Extenteder\"" {  } { { "mips_fpga.v" "Signal_Extenteder" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363794130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_32b MUX_32b:mux32b_2 " "Elaborating entity \"MUX_32b\" for hierarchy \"MUX_32b:mux32b_2\"" {  } { { "mips_fpga.v" "mux32b_2" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363794150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleALU ControleALU:Control_ALU " "Elaborating entity \"ControleALU\" for hierarchy \"ControleALU:Control_ALU\"" {  } { { "mips_fpga.v" "Control_ALU" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363794171 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControleALU.v(23) " "Verilog HDL Case Statement warning at ControleALU.v(23): incomplete case statement has no default case item" {  } { { "Modulos/ControleALU.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560363794173 "|MIPS_FPGA|ControleALU:Control_ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControleALU.v(15) " "Verilog HDL Case Statement warning at ControleALU.v(15): incomplete case statement has no default case item" {  } { { "Modulos/ControleALU.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560363794173 "|MIPS_FPGA|ControleALU:Control_ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Controle_ALU ControleALU.v(14) " "Verilog HDL Always Construct warning at ControleALU.v(14): inferring latch(es) for variable \"Controle_ALU\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/ControleALU.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560363794174 "|MIPS_FPGA|ControleALU:Control_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle_ALU\[0\] ControleALU.v(14) " "Inferred latch for \"Controle_ALU\[0\]\" at ControleALU.v(14)" {  } { { "Modulos/ControleALU.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363794174 "|MIPS_FPGA|ControleALU:Control_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle_ALU\[1\] ControleALU.v(14) " "Inferred latch for \"Controle_ALU\[1\]\" at ControleALU.v(14)" {  } { { "Modulos/ControleALU.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363794175 "|MIPS_FPGA|ControleALU:Control_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle_ALU\[2\] ControleALU.v(14) " "Inferred latch for \"Controle_ALU\[2\]\" at ControleALU.v(14)" {  } { { "Modulos/ControleALU.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363794175 "|MIPS_FPGA|ControleALU:Control_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle_ALU\[3\] ControleALU.v(14) " "Inferred latch for \"Controle_ALU\[3\]\" at ControleALU.v(14)" {  } { { "Modulos/ControleALU.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363794175 "|MIPS_FPGA|ControleALU:Control_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_1\"" {  } { { "mips_fpga.v" "ALU_1" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363794201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:Data_Mem " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:Data_Mem\"" {  } { { "mips_fpga.v" "Data_Mem" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363794231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift2 LeftShift2:Left_shift " "Elaborating entity \"LeftShift2\" for hierarchy \"LeftShift2:Left_shift\"" {  } { { "mips_fpga.v" "Left_shift" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363794453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador Somador:ADD_1 " "Elaborating entity \"Somador\" for hierarchy \"Somador:ADD_1\"" {  } { { "mips_fpga.v" "ADD_1" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363794476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Door_BNE_BEQ Door_BNE_BEQ:Door1 " "Elaborating entity \"Door_BNE_BEQ\" for hierarchy \"Door_BNE_BEQ:Door1\"" {  } { { "mips_fpga.v" "Door1" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363794497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AND.v(8) " "Verilog HDL assignment warning at AND.v(8): truncated value with size 32 to match size of target (1)" {  } { { "Modulos/AND.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/AND.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560363794498 "|MIPS_FPGA|Door_BNE_BEQ:Door1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AND.v(9) " "Verilog HDL assignment warning at AND.v(9): truncated value with size 32 to match size of target (1)" {  } { { "Modulos/AND.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/AND.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560363794498 "|MIPS_FPGA|Door_BNE_BEQ:Door1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Exibi Mem_Exibi:exibe " "Elaborating entity \"Mem_Exibi\" for hierarchy \"Mem_Exibi:exibe\"" {  } { { "mips_fpga.v" "exibe" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363794623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversor_7Seg_Melhorado Conversor_7Seg_Melhorado:ConvMe " "Elaborating entity \"Conversor_7Seg_Melhorado\" for hierarchy \"Conversor_7Seg_Melhorado:ConvMe\"" {  } { { "mips_fpga.v" "ConvMe" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363794812 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mod0\"" {  } { { "Modulos/Conversor_7Seg.v" "Mod0" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Div0\"" {  } { { "Modulos/Conversor_7Seg.v" "Div0" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Div1\"" {  } { { "Modulos/Conversor_7Seg.v" "Div1" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Div2\"" {  } { { "Modulos/Conversor_7Seg.v" "Div2" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Div3\"" {  } { { "Modulos/Conversor_7Seg.v" "Div3" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Div4\"" {  } { { "Modulos/Conversor_7Seg.v" "Div4" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Div5\"" {  } { { "Modulos/Conversor_7Seg.v" "Div5" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Div6\"" {  } { { "Modulos/Conversor_7Seg.v" "Div6" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mod1\"" {  } { { "Modulos/Conversor_7Seg.v" "Mod1" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mod2\"" {  } { { "Modulos/Conversor_7Seg.v" "Mod2" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mult0\"" {  } { { "Modulos/Conversor_7Seg.v" "Mult0" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mod3\"" {  } { { "Modulos/Conversor_7Seg.v" "Mod3" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mult1\"" {  } { { "Modulos/Conversor_7Seg.v" "Mult1" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mod4\"" {  } { { "Modulos/Conversor_7Seg.v" "Mod4" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mult2\"" {  } { { "Modulos/Conversor_7Seg.v" "Mult2" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mod5\"" {  } { { "Modulos/Conversor_7Seg.v" "Mod5" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mult3\"" {  } { { "Modulos/Conversor_7Seg.v" "Mult3" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mod6\"" {  } { { "Modulos/Conversor_7Seg.v" "Mod6" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mult4\"" {  } { { "Modulos/Conversor_7Seg.v" "Mult4" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mod7\"" {  } { { "Modulos/Conversor_7Seg.v" "Mod7" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363844442 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560363844442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod0\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363844518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod0 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363844518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363844518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363844518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363844518 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363844518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363844606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363844606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363844629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363844629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363844699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363844699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363844807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363844807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363844898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363844898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div0\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363844915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div0 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363844915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363844915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363844915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363844915 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363844915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363845003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363845003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div1\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363845022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div1 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363845022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363845022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363845022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363845022 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363845022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363845110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363845110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363845132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363845132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363845219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363845219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div2\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363845253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div2 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363845253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363845253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363845253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363845253 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363845253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/lpm_divide_dkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363845346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363845346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363845364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363845364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/alt_u_div_u9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363845461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363845461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div3\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363846872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div3 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363846872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363846872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363846872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363846872 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363846872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363846965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363846965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363846988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363846988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363847090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363847090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div4\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363847135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div4 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363847135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363847135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363847135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363847135 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363847135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kkm " "Found entity 1: lpm_divide_kkm" {  } { { "db/lpm_divide_kkm.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/lpm_divide_kkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363847227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363847227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/sign_div_unsign_cnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363847249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363847249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_caf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_caf " "Found entity 1: alt_u_div_caf" {  } { { "db/alt_u_div_caf.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/alt_u_div_caf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363847365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363847365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div5\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363847411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div5 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363847413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363847413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363847413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363847413 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363847413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/lpm_divide_ekm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363847494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363847494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363847517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363847517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/alt_u_div_0af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363847641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363847641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div6\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363847682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div6 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363847682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363847682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363847682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363847682 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363847682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363847774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363847774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363847793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363847793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363847927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363847927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod1\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363847981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod1 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363847981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363847981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363847981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363847981 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363847981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/lpm_divide_6bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363848071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363848071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod2\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363848089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod2 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848089 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363848089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gcm " "Found entity 1: lpm_divide_gcm" {  } { { "db/lpm_divide_gcm.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/lpm_divide_gcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363848181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363848181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult0\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363848237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult0 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848237 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363848237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fft " "Found entity 1: mult_fft" {  } { { "db/mult_fft.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/mult_fft.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363848330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363848330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod3\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363848349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod3 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848349 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363848349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363848443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363848443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult1\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363848464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult1 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848464 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363848464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jgt " "Found entity 1: mult_jgt" {  } { { "db/mult_jgt.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/mult_jgt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363848564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363848564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod4\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363848579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod4 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848579 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363848579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ncm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ncm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ncm " "Found entity 1: lpm_divide_ncm" {  } { { "db/lpm_divide_ncm.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/lpm_divide_ncm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363848663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363848663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult2\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363848682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult2 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 46 " "Parameter \"LPM_WIDTHP\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 46 " "Parameter \"LPM_WIDTHR\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848682 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363848682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rgt " "Found entity 1: mult_rgt" {  } { { "db/mult_rgt.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/mult_rgt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363848772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363848772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod5\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363848789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod5 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848789 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363848789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hcm " "Found entity 1: lpm_divide_hcm" {  } { { "db/lpm_divide_hcm.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/lpm_divide_hcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363848877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363848877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult3\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363848899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult3 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 49 " "Parameter \"LPM_WIDTHP\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 49 " "Parameter \"LPM_WIDTHR\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363848899 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363848899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1ht.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1ht.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1ht " "Found entity 1: mult_1ht" {  } { { "db/mult_1ht.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/mult_1ht.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363848989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363848989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod6\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363849004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod6 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363849004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363849004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363849004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363849004 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363849004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/lpm_divide_lcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363849090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363849090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult4\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363849112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult4 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363849112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363849112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 52 " "Parameter \"LPM_WIDTHP\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363849112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 52 " "Parameter \"LPM_WIDTHR\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363849112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363849112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363849112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363849112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363849112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363849112 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363849112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lgt " "Found entity 1: mult_lgt" {  } { { "db/mult_lgt.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/mult_lgt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363849206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363849206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod7\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363849226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod7 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363849226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 27 " "Parameter \"LPM_WIDTHD\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363849226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363849226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363849226 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560363849226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/lpm_divide_ocm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363849315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363849315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363849334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363849334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560363849479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363849479 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult4\|mult_lgt:auto_generated\|mac_mult7 " "Synthesized away node \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult4\|mult_lgt:auto_generated\|mac_mult7\"" {  } { { "db/mult_lgt.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/mult_lgt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363851167 "|MIPS_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult4|mult_lgt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult4\|mult_lgt:auto_generated\|mac_out8 " "Synthesized away node \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult4\|mult_lgt:auto_generated\|mac_out8\"" {  } { { "db/mult_lgt.tdf" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/db/mult_lgt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Modulos/Conversor_7Seg.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 163 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363851167 "|MIPS_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult4|mult_lgt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1560363851167 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1560363851167 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "241 " "Ignored 241 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "241 " "Ignored 241 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1560363854251 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1560363854251 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller:controll\|MemtoReg Controller:controll\|ALUSrc " "Duplicate LATCH primitive \"Controller:controll\|MemtoReg\" merged with LATCH primitive \"Controller:controll\|ALUSrc\"" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363854336 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller:controll\|RegDst Controller:controll\|ALUOp\[1\] " "Duplicate LATCH primitive \"Controller:controll\|RegDst\" merged with LATCH primitive \"Controller:controll\|ALUOp\[1\]\"" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560363854336 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1560363854336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControleALU:Control_ALU\|Controle_ALU\[3\] " "Latch ControleALU:Control_ALU\|Controle_ALU\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:controll\|ALUOp\[1\] " "Ports D and ENA on the latch are fed by the same signal Controller:controll\|ALUOp\[1\]" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560363854349 ""}  } { { "Modulos/ControleALU.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560363854349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControleALU:Control_ALU\|Controle_ALU\[0\] " "Latch ControleALU:Control_ALU\|Controle_ALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:controll\|ALUOp\[1\] " "Ports D and ENA on the latch are fed by the same signal Controller:controll\|ALUOp\[1\]" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560363854349 ""}  } { { "Modulos/ControleALU.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560363854349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControleALU:Control_ALU\|Controle_ALU\[1\] " "Latch ControleALU:Control_ALU\|Controle_ALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:controll\|ALUOp\[1\] " "Ports D and ENA on the latch are fed by the same signal Controller:controll\|ALUOp\[1\]" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560363854349 ""}  } { { "Modulos/ControleALU.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560363854349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controll\|ALUSrc " "Latch Controller:controll\|ALUSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|saida\[3\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|saida\[3\]" {  } { { "Modulos/PC.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/PC.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560363854349 ""}  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560363854349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControleALU:Control_ALU\|Controle_ALU\[2\] " "Latch ControleALU:Control_ALU\|Controle_ALU\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:controll\|ALUOp\[1\] " "Ports D and ENA on the latch are fed by the same signal Controller:controll\|ALUOp\[1\]" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560363854349 ""}  } { { "Modulos/ControleALU.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560363854349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controll\|ALUOp\[1\] " "Latch Controller:controll\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|saida\[3\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|saida\[3\]" {  } { { "Modulos/PC.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/PC.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560363854349 ""}  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560363854349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controll\|RegWrite " "Latch Controller:controll\|RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|saida\[3\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|saida\[3\]" {  } { { "Modulos/PC.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/PC.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560363854349 ""}  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560363854349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controll\|MemWrite " "Latch Controller:controll\|MemWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|saida\[3\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|saida\[3\]" {  } { { "Modulos/PC.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/PC.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560363854349 ""}  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560363854349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controll\|MemRead " "Latch Controller:controll\|MemRead has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|saida\[3\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|saida\[3\]" {  } { { "Modulos/PC.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/PC.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560363854349 ""}  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560363854349 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560363864897 "|MIPS_FPGA|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560363864897 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560363865229 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560363870607 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.map.smsg " "Generated suppressed messages file D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363871077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560363872173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560363872173 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560363873414 "|MIPS_FPGA|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560363873414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16582 " "Implemented 16582 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560363873418 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560363873418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16452 " "Implemented 16452 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560363873418 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "22 " "Implemented 22 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1560363873418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560363873418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4964 " "Peak virtual memory: 4964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560363873571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 15:24:33 2019 " "Processing ended: Wed Jun 12 15:24:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560363873571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560363873571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560363873571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560363873571 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1560363875170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560363875178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 15:24:34 2019 " "Processing started: Wed Jun 12 15:24:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560363875178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560363875178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS_FPGA -c MIPS_FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS_FPGA -c MIPS_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560363875178 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560363875310 ""}
{ "Info" "0" "" "Project  = MIPS_FPGA" {  } {  } 0 0 "Project  = MIPS_FPGA" 0 0 "Fitter" 0 0 1560363875311 ""}
{ "Info" "0" "" "Revision = MIPS_FPGA" {  } {  } 0 0 "Revision = MIPS_FPGA" 0 0 "Fitter" 0 0 1560363875311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1560363875682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1560363875684 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS_FPGA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"MIPS_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560363875861 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1560363875967 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1560363875968 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560363876530 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560363876540 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560363876802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560363876802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560363876802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560363876802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560363876802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560363876802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560363876802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560363876802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560363876802 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560363876802 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 29063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560363876842 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 29065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560363876842 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 29067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560363876842 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 29069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560363876842 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 29071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560363876842 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560363876842 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560363876852 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1560363881923 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS_FPGA.SDC " "Reading SDC File: 'MIPS_FPGA.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1560363881934 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1560363881980 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mem_Exibi:exibe\|saida\[29\] KEY\[2\] " "Register Mem_Exibi:exibe\|saida\[29\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560363882016 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560363882016 "|MIPS_FPGA|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DivisorClk:clk_menor\|clk_out " "Node: DivisorClk:clk_menor\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mem_Exibi:exibe\|Mem\[15\]\[29\] DivisorClk:clk_menor\|clk_out " "Register Mem_Exibi:exibe\|Mem\[15\]\[29\] is being clocked by DivisorClk:clk_menor\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560363882016 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560363882016 "|MIPS_FPGA|DivisorClk:clk_menor|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PC:pc\|saida\[3\] " "Node: PC:pc\|saida\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Controller:controll\|ALUOp\[1\] PC:pc\|saida\[3\] " "Latch Controller:controll\|ALUOp\[1\] is being clocked by PC:pc\|saida\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560363882016 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560363882016 "|MIPS_FPGA|PC:pc|saida[3]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1560363882074 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1560363882082 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1560363882082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1560363882082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1560363882082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1560363882082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1560363882082 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1560363882082 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560363882995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivisorClk:clk_menor\|clk_out " "Destination node DivisorClk:clk_menor\|clk_out" {  } { { "Modulos/DivisorClk.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/DivisorClk.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 3721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560363882995 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560363882995 ""}  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 29058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560363882995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DivisorClk:clk_menor\|clk_out  " "Automatically promoted node DivisorClk:clk_menor\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560363882995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivisorClk:clk_menor\|clk_out~1 " "Destination node DivisorClk:clk_menor\|clk_out~1" {  } { { "Modulos/DivisorClk.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/DivisorClk.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 23338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560363882995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:pc\|saida\[3\] " "Destination node PC:pc\|saida\[3\]" {  } { { "Modulos/PC.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/PC.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 3683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560363882995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:pc\|saida\[4\] " "Destination node PC:pc\|saida\[4\]" {  } { { "Modulos/PC.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/PC.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 3684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560363882995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:pc\|saida\[5\] " "Destination node PC:pc\|saida\[5\]" {  } { { "Modulos/PC.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/PC.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 3685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560363882995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:pc\|saida\[6\] " "Destination node PC:pc\|saida\[6\]" {  } { { "Modulos/PC.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/PC.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 3686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560363882995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[0\]~output " "Destination node LEDG\[0\]~output" {  } { { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 28953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560363882995 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560363882995 ""}  } { { "Modulos/DivisorClk.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/DivisorClk.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 3721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560363882995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControleALU:Control_ALU\|Mux1~1  " "Automatically promoted node ControleALU:Control_ALU\|Mux1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560363882997 ""}  } { { "Modulos/ControleALU.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/ControleALU.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 25733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560363882997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:controll\|WideOr0~0  " "Automatically promoted node Controller:controll\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560363882997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:controll\|ALUOp\[1\] " "Destination node Controller:controll\|ALUOp\[1\]" {  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 3652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560363882997 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560363882997 ""}  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/Modulos/Controller.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 25779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560363882997 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560363884533 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560363884546 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560363884546 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560363884560 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560363884585 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560363884606 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560363884610 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1560363884624 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560363884624 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560363886985 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1560363887020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560363890975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560363893978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560363894098 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560363899435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560363899435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560363901629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X81_Y24 X91_Y36 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36" {  } { { "loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36"} { { 12 { 0 ""} 81 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1560363909793 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560363909793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1560363911412 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1560363911412 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560363911412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560363911417 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.72 " "Total time spent on timing analysis during the Fitter is 2.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1560363911884 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560363912023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560363913481 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560363913490 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560363914896 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560363916961 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 Cyclone IV E " "25 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "mips_fpga.v" "" { Text "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/mips_fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560363919923 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1560363919923 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.fit.smsg " "Generated suppressed messages file D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560363920857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5909 " "Peak virtual memory: 5909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560363923929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 15:25:23 2019 " "Processing ended: Wed Jun 12 15:25:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560363923929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560363923929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560363923929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560363923929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560363925312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560363925319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 15:25:25 2019 " "Processing started: Wed Jun 12 15:25:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560363925319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560363925319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS_FPGA -c MIPS_FPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS_FPGA -c MIPS_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560363925319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1560363926080 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560363929466 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560363929637 ""}
{ "Error" "EPGMIO_FILE_IO_ERROR" "D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.sof " "Can't save or open file D:/GitHub Clones/OC1/MIPS_FPGA/MIPS_FPGA/MIPS_FPGA.sof" {  } {  } 0 210006 "Can't save or open file %1!s!" 0 0 "Assembler" 0 -1 1560363929786 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Assembler 1  1  Quartus Prime " "Quartus Prime Assembler was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560363930005 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 12 15:25:30 2019 " "Processing ended: Wed Jun 12 15:25:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560363930005 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560363930005 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560363930005 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560363930005 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 100 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 100 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560363930831 ""}
