

================================================================
== Vitis HLS Report for 'bf16_to_float'
================================================================
* Date:           Mon Oct 20 22:46:38 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49154|    49154|  0.492 ms|  0.492 ms|  49154|  49154|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- bf16_to_float_loop  |    49152|    49152|         2|          1|          1|  49152|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln49 = store i16 0, i16 %i" [./bf16_accl.h:49]   --->   Operation 6 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc" [./bf16_accl.h:49]   --->   Operation 7 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i" [./bf16_accl.h:51]   --->   Operation 8 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.10ns)   --->   "%icmp_ln49 = icmp_eq  i16 %i_1, i16 49152" [./bf16_accl.h:49]   --->   Operation 10 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 49152, i64 49152, i64 49152"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "%add_ln49 = add i16 %i_1, i16 1" [./bf16_accl.h:49]   --->   Operation 12 'add' 'add_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.inc.split, void %for.end" [./bf16_accl.h:49]   --->   Operation 13 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_cast = zext i16 %i_1" [./bf16_accl.h:51]   --->   Operation 14 'zext' 'i_cast' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf0_addr = getelementptr i16 %buf0, i64 0, i64 %i_cast" [./bf16_accl.h:50]   --->   Operation 15 'getelementptr' 'buf0_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.23ns)   --->   "%buf0_load = load i16 %buf0_addr" [./bf16_accl.h:50]   --->   Operation 16 'load' 'buf0_load' <Predicate = (!icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 49152> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %i_1, i32 4, i32 15" [./bf16_accl.h:51]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i16 %i_1" [./bf16_accl.h:51]   --->   Operation 18 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.44ns)   --->   "%switch_ln51 = switch i4 %trunc_ln51, void %arrayidx21.case.15, i4 0, void %arrayidx21.case.0, i4 1, void %arrayidx21.case.1, i4 2, void %arrayidx21.case.2, i4 3, void %arrayidx21.case.3, i4 4, void %arrayidx21.case.4, i4 5, void %arrayidx21.case.5, i4 6, void %arrayidx21.case.6, i4 7, void %arrayidx21.case.7, i4 8, void %arrayidx21.case.8, i4 9, void %arrayidx21.case.9, i4 10, void %arrayidx21.case.10, i4 11, void %arrayidx21.case.11, i4 12, void %arrayidx21.case.12, i4 13, void %arrayidx21.case.13, i4 14, void %arrayidx21.case.14" [./bf16_accl.h:51]   --->   Operation 19 'switch' 'switch_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.44>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln49 = store i16 %add_ln49, i16 %i" [./bf16_accl.h:49]   --->   Operation 20 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc" [./bf16_accl.h:49]   --->   Operation 21 'br' 'br_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln53 = ret" [./bf16_accl.h:53]   --->   Operation 75 'ret' 'ret_ln53' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [./bf16_accl.h:49]   --->   Operation 22 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (1.23ns)   --->   "%buf0_load = load i16 %buf0_addr" [./bf16_accl.h:50]   --->   Operation 23 'load' 'buf0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 49152> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_f32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %buf0_load, i16 0" [./bf16_accl.h:50]   --->   Operation 24 'bitconcatenate' 'x_f32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %x_f32" [./bf16_accl.h:51]   --->   Operation 25 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i12 %lshr_ln" [./bf16_accl.h:51]   --->   Operation 26 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 27 'getelementptr' 'out_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 28 'getelementptr' 'out_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 29 'getelementptr' 'out_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 30 'getelementptr' 'out_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%out_4_addr = getelementptr i32 %out_4, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 31 'getelementptr' 'out_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%out_5_addr = getelementptr i32 %out_5, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 32 'getelementptr' 'out_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%out_6_addr = getelementptr i32 %out_6, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 33 'getelementptr' 'out_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%out_7_addr = getelementptr i32 %out_7, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 34 'getelementptr' 'out_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%out_8_addr = getelementptr i32 %out_8, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 35 'getelementptr' 'out_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%out_9_addr = getelementptr i32 %out_9, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 36 'getelementptr' 'out_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%out_10_addr = getelementptr i32 %out_10, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 37 'getelementptr' 'out_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%out_11_addr = getelementptr i32 %out_11, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 38 'getelementptr' 'out_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%out_12_addr = getelementptr i32 %out_12, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 39 'getelementptr' 'out_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%out_13_addr = getelementptr i32 %out_13, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 40 'getelementptr' 'out_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%out_14_addr = getelementptr i32 %out_14, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 41 'getelementptr' 'out_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%out_15_addr = getelementptr i32 %out_15, i64 0, i64 %zext_ln51" [./bf16_accl.h:51]   --->   Operation 42 'getelementptr' 'out_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i12 %out_14_addr" [./bf16_accl.h:51]   --->   Operation 43 'store' 'store_ln51' <Predicate = (trunc_ln51 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 44 'br' 'br_ln51' <Predicate = (trunc_ln51 == 14)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i12 %out_13_addr" [./bf16_accl.h:51]   --->   Operation 45 'store' 'store_ln51' <Predicate = (trunc_ln51 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 46 'br' 'br_ln51' <Predicate = (trunc_ln51 == 13)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i12 %out_12_addr" [./bf16_accl.h:51]   --->   Operation 47 'store' 'store_ln51' <Predicate = (trunc_ln51 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 48 'br' 'br_ln51' <Predicate = (trunc_ln51 == 12)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i12 %out_11_addr" [./bf16_accl.h:51]   --->   Operation 49 'store' 'store_ln51' <Predicate = (trunc_ln51 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 50 'br' 'br_ln51' <Predicate = (trunc_ln51 == 11)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i12 %out_10_addr" [./bf16_accl.h:51]   --->   Operation 51 'store' 'store_ln51' <Predicate = (trunc_ln51 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 52 'br' 'br_ln51' <Predicate = (trunc_ln51 == 10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i12 %out_9_addr" [./bf16_accl.h:51]   --->   Operation 53 'store' 'store_ln51' <Predicate = (trunc_ln51 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 54 'br' 'br_ln51' <Predicate = (trunc_ln51 == 9)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i12 %out_8_addr" [./bf16_accl.h:51]   --->   Operation 55 'store' 'store_ln51' <Predicate = (trunc_ln51 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 56 'br' 'br_ln51' <Predicate = (trunc_ln51 == 8)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i12 %out_7_addr" [./bf16_accl.h:51]   --->   Operation 57 'store' 'store_ln51' <Predicate = (trunc_ln51 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 58 'br' 'br_ln51' <Predicate = (trunc_ln51 == 7)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i12 %out_6_addr" [./bf16_accl.h:51]   --->   Operation 59 'store' 'store_ln51' <Predicate = (trunc_ln51 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 60 'br' 'br_ln51' <Predicate = (trunc_ln51 == 6)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i12 %out_5_addr" [./bf16_accl.h:51]   --->   Operation 61 'store' 'store_ln51' <Predicate = (trunc_ln51 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 62 'br' 'br_ln51' <Predicate = (trunc_ln51 == 5)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i12 %out_4_addr" [./bf16_accl.h:51]   --->   Operation 63 'store' 'store_ln51' <Predicate = (trunc_ln51 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 64 'br' 'br_ln51' <Predicate = (trunc_ln51 == 4)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i12 %out_3_addr" [./bf16_accl.h:51]   --->   Operation 65 'store' 'store_ln51' <Predicate = (trunc_ln51 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 66 'br' 'br_ln51' <Predicate = (trunc_ln51 == 3)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i12 %out_2_addr" [./bf16_accl.h:51]   --->   Operation 67 'store' 'store_ln51' <Predicate = (trunc_ln51 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 68 'br' 'br_ln51' <Predicate = (trunc_ln51 == 2)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i12 %out_1_addr" [./bf16_accl.h:51]   --->   Operation 69 'store' 'store_ln51' <Predicate = (trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 70 'br' 'br_ln51' <Predicate = (trunc_ln51 == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i12 %out_0_addr" [./bf16_accl.h:51]   --->   Operation 71 'store' 'store_ln51' <Predicate = (trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 72 'br' 'br_ln51' <Predicate = (trunc_ln51 == 0)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i12 %out_15_addr" [./bf16_accl.h:51]   --->   Operation 73 'store' 'store_ln51' <Predicate = (trunc_ln51 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx21.exit" [./bf16_accl.h:51]   --->   Operation 74 'br' 'br_ln51' <Predicate = (trunc_ln51 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('i') [18]  (0 ns)
	'load' operation ('i', ./bf16_accl.h:51) on local variable 'i' [22]  (0 ns)
	'add' operation ('add_ln49', ./bf16_accl.h:49) [26]  (0.853 ns)
	'store' operation ('store_ln49', ./bf16_accl.h:49) of variable 'add_ln49', ./bf16_accl.h:49 on local variable 'i' [104]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 2.47ns
The critical path consists of the following:
	'load' operation ('buf0_load', ./bf16_accl.h:50) on array 'buf0' [32]  (1.24 ns)
	'store' operation ('store_ln51', ./bf16_accl.h:51) of variable 'bitcast_ln51', ./bf16_accl.h:51 on array 'out_13' [59]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
