#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed May  8 23:31:03 2024
# Process ID: 7644
# Current directory: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator
# Command line: vivado
# Log file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/vivado.log
# Journal file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/vivado.jou
# Running On: vanloi-laptop, OS: Linux, CPU Frequency: 2129.896 MHz, CPU Physical cores: 12, Host memory: 16444 MB
#-----------------------------------------------------------
start_gui
open_project /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:58 ; elapsed = 00:00:21 . Memory (MB): peak = 7843.422 ; gain = 356.758 ; free physical = 4644 ; free virtual = 13060
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_accelerator_real_data'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accelerator_real_data' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_accelerator_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_fc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_fc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_lstm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_lstm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accelerator_real_data
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3305401855
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr
Compiling module xil_defaultlib.sigmoid_appro
Compiling module xil_defaultlib.quantization_lstm
Compiling module xil_defaultlib.quantization_fc
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_accelerator_real_data
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 304. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 305. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 308. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 309. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 313. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 314. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 315. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 318. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 319. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 320. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 334. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 336. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 337. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 344. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 346. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 347. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 354. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 356. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 357. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 364. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 366. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 367. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 383. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 384. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 385. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 386. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 396. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 397. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 400. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accelerator_real_data_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_accelerator_real_data_behav -key {Behavioral:sim_1:Functional:tb_accelerator_real_data} -tclbatch {tb_accelerator_real_data.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_accelerator_real_data.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_accelerator_real_data/str was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_accelerator_real_data/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_accelerator_real_data/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_accelerator_real_data/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_accelerator_real_data/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 500000ns
File was opened successfully
wxi = 0058f1f3
wxi = 00e7f6e4
wxi = 0013d5e2
wxi = 00104b29
wxi = 00050704
wxi = 001f4111
wxi = 001d01fb
wxi = 000b1822
whi = 00d0d327
whi = 0000000d
whi = 003ffa3d
whi = 000000f3
whi = 00b8fc21
whi = 00000005
whi = 003714f8
whi = 000000f6
///////////////////////////////////////////////////////////
//////////////////// Test No[3] Start /////////////////////
///////////////////////////////////////////////////////////

xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 8022.984 ; gain = 91.328 ; free physical = 4230 ; free virtual = 12744
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_accelerator_real_data_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 8022.984 ; gain = 91.328 ; free physical = 4230 ; free virtual = 12742
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_accelerator_real_data'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accelerator_real_data' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_accelerator_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_fc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_fc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_lstm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_lstm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accelerator_real_data
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3305401855
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr
Compiling module xil_defaultlib.sigmoid_appro
Compiling module xil_defaultlib.quantization_lstm
Compiling module xil_defaultlib.quantization_fc
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_accelerator_real_data
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 304. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 305. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 308. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 309. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 313. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 314. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 315. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 318. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 319. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 320. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 334. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 336. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 337. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 344. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 346. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 347. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 354. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 356. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 357. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 364. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 366. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 367. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 383. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 384. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 385. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 386. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 396. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 397. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 400. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accelerator_real_data_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_accelerator_real_data_behav -key {Behavioral:sim_1:Functional:tb_accelerator_real_data} -tclbatch {tb_accelerator_real_data.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_accelerator_real_data.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_accelerator_real_data/str was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_accelerator_real_data/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_accelerator_real_data/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_accelerator_real_data/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_accelerator_real_data/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 500000ns
File was opened successfully
wxi = 0058f1f3
wxi = 00e7f6e4
wxi = 0013d5e2
wxi = 00104b29
wxi = 00050704
wxi = 001f4111
wxi = 001d01fb
wxi = 000b1822
whi = 00d0d327
whi = 0000000d
whi = 003ffa3d
whi = 000000f3
whi = 00b8fc21
whi = 00000005
whi = 003714f8
whi = 000000f6
///////////////////////////////////////////////////////////
//////////////////// Test No[3] Start /////////////////////
///////////////////////////////////////////////////////////

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_accelerator_real_data_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 8172.859 ; gain = 3.992 ; free physical = 3202 ; free virtual = 12132
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_accelerator_real_data'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accelerator_real_data' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_accelerator_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_fc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_fc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_lstm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_lstm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accelerator_real_data
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3305401855
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr
Compiling module xil_defaultlib.sigmoid_appro
Compiling module xil_defaultlib.quantization_lstm
Compiling module xil_defaultlib.quantization_fc
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_accelerator_real_data
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 304. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 305. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 308. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 309. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 313. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 314. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 315. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 318. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 319. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 320. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 334. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 336. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 337. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 344. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 346. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 347. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 354. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 356. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 357. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 364. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 366. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 367. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 383. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 384. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 385. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 386. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 396. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 397. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 400. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accelerator_real_data_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_accelerator_real_data_behav -key {Behavioral:sim_1:Functional:tb_accelerator_real_data} -tclbatch {tb_accelerator_real_data.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_accelerator_real_data.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_accelerator_real_data/str was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_accelerator_real_data/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_accelerator_real_data/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_accelerator_real_data/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_accelerator_real_data/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 500000ns
File was opened successfully
wxi = 0058f1f3
wxi = 00e7f6e4
wxi = 0013d5e2
wxi = 00104b29
wxi = 00050704
wxi = 001f4111
wxi = 001d01fb
wxi = 000b1822
whi = 00d0d327
whi = 0000000d
whi = 003ffa3d
whi = 000000f3
whi = 00b8fc21
whi = 00000005
whi = 003714f8
whi = 000000f6
///////////////////////////////////////////////////////////
//////////////////// Test No[3] Start /////////////////////
///////////////////////////////////////////////////////////

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_accelerator_real_data_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500000ns
save_wave_config {/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg
set_property xsim.view /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_accelerator_real_data'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accelerator_real_data' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_accelerator_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_fc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_fc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_lstm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_lstm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accelerator_real_data
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3305401855
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr
Compiling module xil_defaultlib.sigmoid_appro
Compiling module xil_defaultlib.quantization_lstm
Compiling module xil_defaultlib.quantization_fc
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_accelerator_real_data
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 304. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 305. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 308. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 309. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 313. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 314. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 315. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 318. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 319. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 320. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 334. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 336. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 337. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 344. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 346. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 347. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 354. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 356. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 357. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 364. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 366. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 367. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 383. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 384. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 385. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 386. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 396. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 397. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 400. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accelerator_real_data_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_accelerator_real_data_behav -key {Behavioral:sim_1:Functional:tb_accelerator_real_data} -tclbatch {tb_accelerator_real_data.tcl} -view {/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg
source tb_accelerator_real_data.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500000ns
File was opened successfully
wxi = 0058f1f3
wxi = 00e7f6e4
wxi = 0013d5e2
wxi = 00104b29
wxi = 00050704
wxi = 001f4111
wxi = 001d01fb
wxi = 000b1822
whi = 00d0d327
whi = 0000000d
whi = 003ffa3d
whi = 000000f3
whi = 00b8fc21
whi = 00000005
whi = 003714f8
whi = 000000f6
///////////////////////////////////////////////////////////
//////////////////// Test No[3] Start /////////////////////
///////////////////////////////////////////////////////////

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_accelerator_real_data_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_accelerator_real_data'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accelerator_real_data' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_accelerator_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_fc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_fc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_lstm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_lstm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accelerator_real_data
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3305401855
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr
Compiling module xil_defaultlib.sigmoid_appro
Compiling module xil_defaultlib.quantization_lstm
Compiling module xil_defaultlib.quantization_fc
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_accelerator_real_data
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 304. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 305. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 308. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 309. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 313. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 314. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 315. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 318. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 319. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 320. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 334. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 336. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 337. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 344. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 346. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 347. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 354. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 356. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 357. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 364. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 366. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 367. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 383. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 384. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 385. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 386. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 396. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 397. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 400. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 405. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accelerator_real_data_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_accelerator_real_data_behav -key {Behavioral:sim_1:Functional:tb_accelerator_real_data} -tclbatch {tb_accelerator_real_data.tcl} -view {/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg
source tb_accelerator_real_data.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500000ns
File was opened successfully
wxi = 0058f1f3
wxi = 00e7f6e4
wxi = 0013d5e2
wxi = 00104b29
wxi = 00050704
wxi = 001f4111
wxi = 001d01fb
wxi = 000b1822
whi = 00d0d327
whi = 0000000d
whi = 003ffa3d
whi = 000000f3
whi = 00b8fc21
whi = 00000005
whi = 003714f8
whi = 000000f6
///////////////////////////////////////////////////////////
//////////////////// Test No[3] Start /////////////////////
///////////////////////////////////////////////////////////

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_accelerator_real_data_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500000ns
set_property -name {xsim.simulate.runtime} -value {500000000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_accelerator_real_data'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accelerator_real_data' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_accelerator_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_fc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_fc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_lstm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_lstm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accelerator_real_data
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3305401855
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr
Compiling module xil_defaultlib.sigmoid_appro
Compiling module xil_defaultlib.quantization_lstm
Compiling module xil_defaultlib.quantization_fc
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_accelerator_real_data
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 285. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 306. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 311. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 316. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 321. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 337. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 347. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 357. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 367. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 386. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 387. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 388. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 389. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 399. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 408. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accelerator_real_data_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_accelerator_real_data_behav -key {Behavioral:sim_1:Functional:tb_accelerator_real_data} -tclbatch {tb_accelerator_real_data.tcl} -view {/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg
source tb_accelerator_real_data.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500000000ns
File was opened successfully
wxi = 0058f1f3
wxi = 00e7f6e4
wxi = 0013d5e2
wxi = 00104b29
wxi = 00050704
wxi = 001f4111
wxi = 001d01fb
wxi = 000b1822
wxi = 00122108
wxi = 0000001d
wxi = 004926f7
wxi = 00641126
wxi = 001a2d1d
wxi = 000ffb1b
wxi = 00fff9f4
wxi = 002207f9
wxi = 00f4f903
wxi = 00e3f100
wxi = 00f503ef
wxi = 00000031
wxi = 000f0927
wxi = 002963f4
wxi = 000c1f3d
wxi = 00dbfb03
wxi = 00f41b09
wxi = 00260ceb
wxi = 00233422
wxi = 0056280d
wxi = 0005155b
wxi = 000000fc
wxi = 004a0eef
wxi = 0015243b
wxi = 00051a23
wxi = 0010f0ea
wxi = 00d7e128
wxi = 001f1cfa
wxi = 00faf6f5
wxi = 00eaf4ee
wxi = 00e7ffd0
wxi = 000000bc
wxi = 002509ed
wxi = 000f2be9
wxi = 00fc14f7
wxi = 0010eef7
wxi = 0022e507
wxi = 00f50b23
wxi = 00ede6ed
wxi = 00381f04
wxi = 0000e91f
wxi = 000000cf
wxi = 00261d0c
wxi = 0000170b
wxi = 00f21b1b
wxi = 00020ae9
wxi = 000c01f7
wxi = 00e11d10
wxi = 00ecd7d3
wxi = 00f4e4f5
wxi = 00dec9d8
wxi = 00000046
wxi = 00fef2e7
wxi = 00132422
wxi = 00ef1532
wxi = 00120c00
wxi = 00ee00ec
wxi = 000716fb
wxi = 00ebf5e6
wxi = 00fcdfd2
wxi = 00470a09
wxi = 000000e4
wxi = 0011f70f
wxi = 002c0847
wxi = 00141316
wxi = 00050706
wxi = 00221611
wxi = 0027e5ef
wxi = 00173c3c
wxi = 001c402f
wxi = 00e5c4f8
wxi = 00000006
wxi = 002bdcf5
wxi = 00dbcec3
wxi = 007104fe
wxi = 00eb274b
wxi = 00ee01dd
wxi = 00230ee8
wxi = 000bed1f
wxi = 000d080b
wxi = 00f228eb
wxi = 00000017
wxi = 001c20f6
wxi = 00281d21
wxi = 00021337
wxi = 0006f417
wxi = 00ffe4e0
wxi = 00091102
wxi = 00141e18
wxi = 00311240
wxi = 00ede90a
wxi = 000000fc
wxi = 0021c313
wxi = 00394639
wxi = 00ea090b
wxi = 00f4e6e8
wxi = 000c1bf4
wxi = 00ecf0e6
wxi = 00d7dfee
wxi = 0000d0e4
wxi = 00f5bcc5
wxi = 00000024
wxi = 00b9fef4
wxi = 00fd06ed
wxi = 00092f4a
wxi = 001d10df
wxi = 000b2e0b
wxi = 00f92afc
wxi = 0008e2fe
wxi = 005d23fa
wxi = 000a0739
wxi = 000000f3
wxi = 002a2005
wxi = 000ef3e6
wxi = 000f0a1c
wxi = 00060cff
wxi = 0032fee8
wxi = 00070e0d
wxi = 00bad701
wxi = 000413e1
wxi = 003a2cf6
wxi = 00000028
wxi = 0007f0d7
wxi = 00bfbeef
wxi = 00acaccb
wxi = 00fac6bc
wxi = 00fff80f
wxi = 00e60900
wxi = 00241705
wxi = 0017460c
wxi = 00f8220b
wxi = 000000d8
wxi = 004f0cd6
wxi = 00261a13
wxi = 001923fc
wxi = 00642623
wxi = 001c4b6f
wxi = 00e1ec05
wxi = 00e9dce3
wxi = 00eb02fb
wxi = 001bf8fc
wxi = 000000e8
wxi = 00463c0f
wxi = 0008f003
wxi = 00f5121b
wxi = 00d5e6cc
wxi = 001211f8
wxi = 0011210b
wxi = 004b311c
wxi = 0064402d
wxi = 00112f59
wxi = 00000021
wxi = 000c4b08
wxi = 000e07df
wxi = 0002e20b
wxi = 0017eed2
wxi = 0018102a
wxi = 00f2f7e5
wxi = 00fee9fa
wxi = 002aeef1
wxi = 00434118
wxi = 00000034
wxi = 00e6e2e2
wxi = 00d1c7be
wxi = 00c7fac8
wxi = 00c6c2c4
wxi = 00e6f3df
wxi = 00fb0cfd
wxi = 0002fffc
wxi = 0007edf9
wxi = 00c713d9
wxi = 0000001b
wxi = 00505f1a
wxi = 001f1027
wxi = 00d9d5f6
wxi = 0027e6f3
wxi = 000f3f4d
wxi = 0001f801
wxi = 00e8ef08
wxi = 00fd1d06
wxi = 000f241b
wxi = 000000e2
wxi = 0023210a
wxi = 00153723
wxi = 00dfdddf
wxi = 00050bf2
wxi = 0003f1f4
wxi = 001d431f
wxi = 00fc0cf6
wxi = 00dbde09
wxi = 00eacbef
wxi = 00000001
wxi = 00e80d0e
wxi = 00fb1f0e
wxi = 00d20c1a
wxi = 00f1d9df
wxi = 00f2f9f5
wxi = 00da04f0
wxi = 00f1ddf8
wxi = 0012161a
wxi = 002e6132
wxi = 000000c9
wxi = 0003df1b
wxi = 0007fc08
wxi = 00dbe9e4
wxi = 00f1deef
wxi = 00fffef5
wxi = 00fdf8f3
wxi = 00e8fb04
wxi = 00fbcfd5
wxi = 00d51df1
wxi = 000000d9
wxi = 00ececcf
wxi = 000dee1d
wxi = 000aeb1b
wxi = 00060fe3
wxi = 00f3011a
wxi = 00423220
wxi = 0002284c
wxi = 00e2dcf6
wxi = 00e5ec05
wxi = 000000cb
wxi = 00f031f3
wxi = 00162d15
wxi = 00c60521
wxi = 000fd4b2
wxi = 00024750
wxi = 00eef4f0
wxi = 00d2e1f2
wxi = 00fc0d08
wxi = 0007fddb
wxi = 00000027
wxi = 000625fc
wxi = 0001cbd5
wxi = 001806f6
wxi = 00062230
wxi = 0019260c
wxi = 00e8e510
wxi = 00d1cbe3
wxi = 00e8e3ee
wxi = 00ecbec5
wxi = 000000f5
wxi = 003be209
wxi = 00e1b8cd
wxi = 00e6faed
wxi = 0005dde0
wxi = 0010f2e7
wxi = 0000feff
wxi = 00611406
wxi = 00654f42
wxi = 00180c70
wxi = 00000027
wxi = 00ea351b
wxi = 00ebfff6
wxi = 0006391b
wxi = 00061a19
wxi = 00443415
wxi = 00020d2a
wxi = 00f1d1de
wxi = 00d9edf0
wxi = 0026e3f9
wxi = 000000d5
wxi = 00e10823
wxi = 000a05e4
wxi = 00f7fd04
wxi = 001a071b
wxi = 0003161e
wxi = 00d3f7f5
wxi = 00dae9db
wxi = 0000dbde
wxi = 0011cfc9
wxi = 00000033
wxi = 0029220b
wxi = 00f511bd
wxi = 00dbee03
wxi = 00f302df
wxi = 00fdd9ff
wxi = 002e2cf8
wxi = 00effdf7
wxi = 00dd09ec
wxi = 00110bee
wxi = 00000013
wxi = 00fcfd05
wxi = 00031fc4
wxi = 004c2f18
wxi = 00e0110e
wxi = 00181705
wxi = 00f1ee19
wxi = 007f24e4
wxi = 00432149
wxi = 0040f62b
wxi = 000000db
wxi = 0030fc05
wxi = 00011a21
wxi = 00f7e3e8
wxi = 0018331e
wxi = 00123114
wxi = 002df302
wxi = 00f6113d
wxi = 001d0bfa
wxi = 00272f33
wxi = 0000001e
wxi = 00eaf412
wxi = 001d2a2d
wxi = 000d1d13
wxi = 001a3b2f
wxi = 00e3e4fd
wxi = 002f27e0
wxi = 00f3f9fb
wxi = 00ddcdc3
wxi = 00d7edee
wxi = 000000f9
whi = 00d0d327
whi = 00fa3d0d
whi = 0021f33f
whi = 0005b8fc
whi = 003714f8
whi = 00f849f6
whi = 0006be0a
whi = 00bbec30
whi = 000f0a3a
whi = 00ef3aeb
whi = 0000252a
whi = 0002e316
whi = 0019fde4
whi = 0042453b
whi = 00c4f41b
whi = 00e9d3af
whi = 0013c9e3
whi = 0013032e
whi = 00f1fadf
whi = 00cfdbfe
whi = 003cfde9
whi = 0000d5df
whi = 00cc1229
whi = 00e60d10
whi = 000c09df
whi = 002a28dc
whi = 00e90ee0
whi = 00df3601
whi = 0027022f
whi = 00a1fb24
whi = 0009f1e2
whi = 00fb0e57
whi = 000030fc
whi = 00dfde19
whi = 00e14ef1
whi = 004ee106
whi = 00dbc2e4
whi = 0008fc03
whi = 00d72bed
whi = 0012d600
whi = 00a2effb
whi = 00dcec32
whi = 0008e1ed
whi = 00003f01
whi = 001a3b1d
whi = 00010e01
whi = 00f7dc43
whi = 0014f002
whi = 0067eae6
whi = 00f429fc
whi = 00ff0ad3
whi = 00ea3902
whi = 0039f711
whi = 00e4dd0a
whi = 00000de2
whi = 0022d214
whi = 00de1816
whi = 00f54527
whi = 00c71e40
whi = 001ae1bf
whi = 000d0033
whi = 00e9e219
whi = 00160af8
whi = 00f8361e
whi = 00eff3e2
whi = 000003e3
whi = 0012befb
whi = 001de9d8
whi = 002537bd
whi = 0030c8ff
whi = 0006cee8
whi = 00f40108
whi = 0030010d
whi = 00e0f719
whi = 00f4dfff
whi = 00ff1cde
whi = 0000ae15
whi = 004272b6
whi = 0014ffc4
whi = 00073fd1
whi = 00e1f6b2
whi = 00f39dcb
whi = 004cf401
whi = 00110cee
whi = 002021c7
whi = 000a0eed
whi = 00cd3c2d
whi = 0000f017
whi = 00fb1221
whi = 0004c965
whi = 00dbd02a
whi = 0013fcff
whi = 0006fbdf
whi = 00f1232b
whi = 00e988de
whi = 00461238
whi = 004a0d07
whi = 00fbdde2
whi = 00003af8
whi = 000851d4
whi = 001325ca
whi = 00e9f7f0
whi = 0016f1c4
whi = 000e1ee9
whi = 00e9e2d2
whi = 00f613ee
whi = 00d9ebe4
whi = 00010b0d
whi = 0015252e
whi = 0000e216
whi = 00c6e9eb
whi = 009d3cf3
whi = 0032f5f8
whi = 0001d319
whi = 00e51b09
whi = 001720fb
whi = 000feacc
whi = 00eae31e
whi = 001f3821
whi = 00d61b1a
whi = 00001903
whi = 000417bb
whi = 0025071e
whi = 0009dc24
whi = 00e6f405
whi = 003afcef
whi = 00e00ffc
whi = 00f736bc
whi = 006c56f4
whi = 00092bd6
whi = 00f1dec9
whi = 0000234c
whi = 00120aaf
whi = 0039eaf8
whi = 00111701
whi = 00be45f3
whi = 006de2f9
whi = 0053d13a
whi = 003710f4
whi = 000930c9
whi = 000df4bf
whi = 00eb3ddd
whi = 0000daff
whi = 001803e4
whi = 001bfad1
whi = 003aced4
whi = 00ab0dff
whi = 001a39f7
whi = 00120afc
whi = 00f1de05
whi = 00f91a06
whi = 00ff21c0
whi = 00c614c3
whi = 00001cf7
whi = 003619e5
whi = 0018f011
whi = 00f10dbd
whi = 000af922
whi = 00d63905
whi = 00be00d8
whi = 00260827
whi = 002d24e8
whi = 00a05420
whi = 002608eb
whi = 00000f25
whi = 00ffd440
whi = 00021821
whi = 00f03310
whi = 002ff507
whi = 00b2bede
whi = 000222d9
whi = 001dbf33
whi = 0089e641
whi = 00f2814b
whi = 00320f3b
whi = 000001c9
whi = 000405cf
whi = 001ce34b
whi = 00c6f6fb
whi = 000636df
whi = 00cfe3f2
whi = 001706f6
whi = 00badf2b
whi = 004d1cd4
whi = 0060fdeb
whi = 00f8ca04
whi = 0000c6e1
whi = 0005e6f9
whi = 0006ea0f
whi = 00272bda
whi = 00952cf5
whi = 00e7e989
whi = 00a00de5
whi = 0023b028
whi = 00dbe7c4
whi = 0014ef06
whi = 00e0f134
whi = 0000dbce
whi = 00960c2d
whi = 00fdf31d
whi = 00e92a09
whi = 00f1eaef
whi = 00c7c1fc
whi = 004d0608
whi = 00151612
whi = 0044ef0e
whi = 00f1051b
whi = 0008e80a
whi = 0000e2d9
whi = 000616df
whi = 004512b3
whi = 00f7b8db
whi = 00f4dae4
whi = 00183f0d
whi = 0021fad1
whi = 00fb1108
whi = 00f4fd2b
whi = 00c5e9f6
whi = 000cd7af
whi = 00001ef4
whi = 0011cd30
whi = 0032e728
whi = 000f0f3d
whi = 00f0e80b
whi = 00cffef5
whi = 000eff0e
whi = 0006d034
whi = 00f4f814
whi = 00d3f90c
whi = 0002c4e6
whi = 0000fecd
whi = 00fb34f3
whi = 00edfc1a
whi = 000df020
whi = 0012230f
whi = 001b4fe0
whi = 00f9e82c
whi = 001618f9
whi = 00bb1fc9
whi = 0016f204
whi = 00e73624
whi = 0000db28
whi = 000df3fa
whi = 00e81400
whi = 0033bcd4
whi = 00fa43f8
whi = 00d01118
whi = 00de2edb
whi = 00fcc2e8
whi = 001a8f1a
whi = 003651e9
whi = 00ecfbca
whi = 00007400
whi = 0004ffe3
whi = 00ffd5ee
whi = 0004412c
whi = 00cffd34
whi = 0022defb
whi = 0030de36
whi = 0011edff
whi = 00c608b5
whi = 00f81102
whi = 001f222c
whi = 00002527
whi = 00a7efde
whi = 0010220b
whi = 002a2e00
whi = 00270cfb
whi = 00a509ed
whi = 00e40722
whi = 00e2200c
whi = 006a0b1c
whi = 00173c42
whi = 003ad711
whi = 000001e3
whi = 00f1f8c9
whi = 00fc52de
whi = 00070efe
whi = 0017dee7
whi = 00dc15ee
whi = 00e1fded
whi = 003aef0e
whi = 00d8e434
whi = 0003e4fa
whi = 0003043f
whi = 0000dcf1
whi = 0014111d
whi = 00fb1d12
whi = 00f9c2ff
whi = 0046f003
whi = 00f53d13
whi = 00e810ee
whi = 001cce15
whi = 00dbfb1c
whi = 00ce0ff3
whi = 0005fcfa
whi = 0000e840
whi = 00242494
whi = 00d73a10
whi = 00ca16c6
whi = 00d31a1d
whi = 002ce1ef
whi = 001edf22
whi = 00edb9ca
whi = 00ff21b6
whi = 00deece5
whi = 00e1df3c
whi = 0000f612
whi = 006d46ca
whi = 000cf608
whi = 0019e017
whi = 008159da
whi = 0033d8a9
whi = 000d223a
whi = 00eae509
whi = 001423ea
whi = 005a14c2
whi = 00c2ca1b
whi = 00000dd0
whi = 00f2c40e
whi = 00083200
whi = 001709e7
whi = 001df428
whi = 00f00624
whi = 0047e8ff
whi = 001cf7f2
whi = 0045ea3f
whi = 00c723ef
whi = 00150afd
whi = 00003014
whi = 00f823f0
whi = 00f803ff
whi = 0031daed
whi = 00e2ece4
whi = 001c00e2
whi = 00e44316
whi = 00d3eaf1
whi = 0022f6fc
whi = 00261ce1
whi = 000d9c24
whi = 000007bc
whi = 0023e7ea
whi = 00c142e8
whi = 0034f2f3
whi = 00fed5e0
whi = 00df13dd
whi = 001e1316
whi = 0007f6de
whi = 0037c4e1
whi = 00e72a25
whi = 00e5db09
whi = 000034fc
///////////////////////////////////////////////////////////
//////////////////// Test No[299] Start /////////////////////
///////////////////////////////////////////////////////////

INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 8405.316 ; gain = 34.418 ; free physical = 966 ; free virtual = 11024
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 8405.316 ; gain = 34.418 ; free physical = 966 ; free virtual = 11024
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 8405.316 ; gain = 34.418 ; free physical = 966 ; free virtual = 11024
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property -name {xsim.simulate.runtime} -value {50000000ns} -objects [get_filesets sim_1]
close_sim
INFO: xsimkernel Simulation Memory Usage: 119904 KB (Peak: 164100 KB), Simulation CPU Usage: 32320 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_accelerator_real_data'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accelerator_real_data' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_accelerator_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_fc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_fc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_lstm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_lstm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accelerator_real_data
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3305401855
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr
Compiling module xil_defaultlib.sigmoid_appro
Compiling module xil_defaultlib.quantization_lstm
Compiling module xil_defaultlib.quantization_fc
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_accelerator_real_data
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 285. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 306. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 311. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 316. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 321. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 337. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 347. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 357. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 367. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 386. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 387. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 388. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 389. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 399. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 408. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accelerator_real_data_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_accelerator_real_data_behav -key {Behavioral:sim_1:Functional:tb_accelerator_real_data} -tclbatch {tb_accelerator_real_data.tcl} -view {/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg
source tb_accelerator_real_data.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000000ns
File was opened successfully
wxi = 0058f1f3
wxi = 00e7f6e4
wxi = 0013d5e2
wxi = 00104b29
wxi = 00050704
wxi = 001f4111
wxi = 001d01fb
wxi = 000b1822
wxi = 00122108
wxi = 0000001d
wxi = 004926f7
wxi = 00641126
wxi = 001a2d1d
wxi = 000ffb1b
wxi = 00fff9f4
wxi = 002207f9
wxi = 00f4f903
wxi = 00e3f100
wxi = 00f503ef
wxi = 00000031
wxi = 000f0927
wxi = 002963f4
wxi = 000c1f3d
wxi = 00dbfb03
wxi = 00f41b09
wxi = 00260ceb
wxi = 00233422
wxi = 0056280d
wxi = 0005155b
wxi = 000000fc
wxi = 004a0eef
wxi = 0015243b
wxi = 00051a23
wxi = 0010f0ea
wxi = 00d7e128
wxi = 001f1cfa
wxi = 00faf6f5
wxi = 00eaf4ee
wxi = 00e7ffd0
wxi = 000000bc
wxi = 002509ed
wxi = 000f2be9
wxi = 00fc14f7
wxi = 0010eef7
wxi = 0022e507
wxi = 00f50b23
wxi = 00ede6ed
wxi = 00381f04
wxi = 0000e91f
wxi = 000000cf
wxi = 00261d0c
wxi = 0000170b
wxi = 00f21b1b
wxi = 00020ae9
wxi = 000c01f7
wxi = 00e11d10
wxi = 00ecd7d3
wxi = 00f4e4f5
wxi = 00dec9d8
wxi = 00000046
wxi = 00fef2e7
wxi = 00132422
wxi = 00ef1532
wxi = 00120c00
wxi = 00ee00ec
wxi = 000716fb
wxi = 00ebf5e6
wxi = 00fcdfd2
wxi = 00470a09
wxi = 000000e4
wxi = 0011f70f
wxi = 002c0847
wxi = 00141316
wxi = 00050706
wxi = 00221611
wxi = 0027e5ef
wxi = 00173c3c
wxi = 001c402f
wxi = 00e5c4f8
wxi = 00000006
wxi = 002bdcf5
wxi = 00dbcec3
wxi = 007104fe
wxi = 00eb274b
wxi = 00ee01dd
wxi = 00230ee8
wxi = 000bed1f
wxi = 000d080b
wxi = 00f228eb
wxi = 00000017
wxi = 001c20f6
wxi = 00281d21
wxi = 00021337
wxi = 0006f417
wxi = 00ffe4e0
wxi = 00091102
wxi = 00141e18
wxi = 00311240
wxi = 00ede90a
wxi = 000000fc
wxi = 0021c313
wxi = 00394639
wxi = 00ea090b
wxi = 00f4e6e8
wxi = 000c1bf4
wxi = 00ecf0e6
wxi = 00d7dfee
wxi = 0000d0e4
wxi = 00f5bcc5
wxi = 00000024
wxi = 00b9fef4
wxi = 00fd06ed
wxi = 00092f4a
wxi = 001d10df
wxi = 000b2e0b
wxi = 00f92afc
wxi = 0008e2fe
wxi = 005d23fa
wxi = 000a0739
wxi = 000000f3
wxi = 002a2005
wxi = 000ef3e6
wxi = 000f0a1c
wxi = 00060cff
wxi = 0032fee8
wxi = 00070e0d
wxi = 00bad701
wxi = 000413e1
wxi = 003a2cf6
wxi = 00000028
wxi = 0007f0d7
wxi = 00bfbeef
wxi = 00acaccb
wxi = 00fac6bc
wxi = 00fff80f
wxi = 00e60900
wxi = 00241705
wxi = 0017460c
wxi = 00f8220b
wxi = 000000d8
wxi = 004f0cd6
wxi = 00261a13
wxi = 001923fc
wxi = 00642623
wxi = 001c4b6f
wxi = 00e1ec05
wxi = 00e9dce3
wxi = 00eb02fb
wxi = 001bf8fc
wxi = 000000e8
wxi = 00463c0f
wxi = 0008f003
wxi = 00f5121b
wxi = 00d5e6cc
wxi = 001211f8
wxi = 0011210b
wxi = 004b311c
wxi = 0064402d
wxi = 00112f59
wxi = 00000021
wxi = 000c4b08
wxi = 000e07df
wxi = 0002e20b
wxi = 0017eed2
wxi = 0018102a
wxi = 00f2f7e5
wxi = 00fee9fa
wxi = 002aeef1
wxi = 00434118
wxi = 00000034
wxi = 00e6e2e2
wxi = 00d1c7be
wxi = 00c7fac8
wxi = 00c6c2c4
wxi = 00e6f3df
wxi = 00fb0cfd
wxi = 0002fffc
wxi = 0007edf9
wxi = 00c713d9
wxi = 0000001b
wxi = 00505f1a
wxi = 001f1027
wxi = 00d9d5f6
wxi = 0027e6f3
wxi = 000f3f4d
wxi = 0001f801
wxi = 00e8ef08
wxi = 00fd1d06
wxi = 000f241b
wxi = 000000e2
wxi = 0023210a
wxi = 00153723
wxi = 00dfdddf
wxi = 00050bf2
wxi = 0003f1f4
wxi = 001d431f
wxi = 00fc0cf6
wxi = 00dbde09
wxi = 00eacbef
wxi = 00000001
wxi = 00e80d0e
wxi = 00fb1f0e
wxi = 00d20c1a
wxi = 00f1d9df
wxi = 00f2f9f5
wxi = 00da04f0
wxi = 00f1ddf8
wxi = 0012161a
wxi = 002e6132
wxi = 000000c9
wxi = 0003df1b
wxi = 0007fc08
wxi = 00dbe9e4
wxi = 00f1deef
wxi = 00fffef5
wxi = 00fdf8f3
wxi = 00e8fb04
wxi = 00fbcfd5
wxi = 00d51df1
wxi = 000000d9
wxi = 00ececcf
wxi = 000dee1d
wxi = 000aeb1b
wxi = 00060fe3
wxi = 00f3011a
wxi = 00423220
wxi = 0002284c
wxi = 00e2dcf6
wxi = 00e5ec05
wxi = 000000cb
wxi = 00f031f3
wxi = 00162d15
wxi = 00c60521
wxi = 000fd4b2
wxi = 00024750
wxi = 00eef4f0
wxi = 00d2e1f2
wxi = 00fc0d08
wxi = 0007fddb
wxi = 00000027
wxi = 000625fc
wxi = 0001cbd5
wxi = 001806f6
wxi = 00062230
wxi = 0019260c
wxi = 00e8e510
wxi = 00d1cbe3
wxi = 00e8e3ee
wxi = 00ecbec5
wxi = 000000f5
wxi = 003be209
wxi = 00e1b8cd
wxi = 00e6faed
wxi = 0005dde0
wxi = 0010f2e7
wxi = 0000feff
wxi = 00611406
wxi = 00654f42
wxi = 00180c70
wxi = 00000027
wxi = 00ea351b
wxi = 00ebfff6
wxi = 0006391b
wxi = 00061a19
wxi = 00443415
wxi = 00020d2a
wxi = 00f1d1de
wxi = 00d9edf0
wxi = 0026e3f9
wxi = 000000d5
wxi = 00e10823
wxi = 000a05e4
wxi = 00f7fd04
wxi = 001a071b
wxi = 0003161e
wxi = 00d3f7f5
wxi = 00dae9db
wxi = 0000dbde
wxi = 0011cfc9
wxi = 00000033
wxi = 0029220b
wxi = 00f511bd
wxi = 00dbee03
wxi = 00f302df
wxi = 00fdd9ff
wxi = 002e2cf8
wxi = 00effdf7
wxi = 00dd09ec
wxi = 00110bee
wxi = 00000013
wxi = 00fcfd05
wxi = 00031fc4
wxi = 004c2f18
wxi = 00e0110e
wxi = 00181705
wxi = 00f1ee19
wxi = 007f24e4
wxi = 00432149
wxi = 0040f62b
wxi = 000000db
wxi = 0030fc05
wxi = 00011a21
wxi = 00f7e3e8
wxi = 0018331e
wxi = 00123114
wxi = 002df302
wxi = 00f6113d
wxi = 001d0bfa
wxi = 00272f33
wxi = 0000001e
wxi = 00eaf412
wxi = 001d2a2d
wxi = 000d1d13
wxi = 001a3b2f
wxi = 00e3e4fd
wxi = 002f27e0
wxi = 00f3f9fb
wxi = 00ddcdc3
wxi = 00d7edee
wxi = 000000f9
whi = 00d0d327
whi = 00fa3d0d
whi = 0021f33f
whi = 0005b8fc
whi = 003714f8
whi = 00f849f6
whi = 0006be0a
whi = 00bbec30
whi = 000f0a3a
whi = 00ef3aeb
whi = 0000252a
whi = 0002e316
whi = 0019fde4
whi = 0042453b
whi = 00c4f41b
whi = 00e9d3af
whi = 0013c9e3
whi = 0013032e
whi = 00f1fadf
whi = 00cfdbfe
whi = 003cfde9
whi = 0000d5df
whi = 00cc1229
whi = 00e60d10
whi = 000c09df
whi = 002a28dc
whi = 00e90ee0
whi = 00df3601
whi = 0027022f
whi = 00a1fb24
whi = 0009f1e2
whi = 00fb0e57
whi = 000030fc
whi = 00dfde19
whi = 00e14ef1
whi = 004ee106
whi = 00dbc2e4
whi = 0008fc03
whi = 00d72bed
whi = 0012d600
whi = 00a2effb
whi = 00dcec32
whi = 0008e1ed
whi = 00003f01
whi = 001a3b1d
whi = 00010e01
whi = 00f7dc43
whi = 0014f002
whi = 0067eae6
whi = 00f429fc
whi = 00ff0ad3
whi = 00ea3902
whi = 0039f711
whi = 00e4dd0a
whi = 00000de2
whi = 0022d214
whi = 00de1816
whi = 00f54527
whi = 00c71e40
whi = 001ae1bf
whi = 000d0033
whi = 00e9e219
whi = 00160af8
whi = 00f8361e
whi = 00eff3e2
whi = 000003e3
whi = 0012befb
whi = 001de9d8
whi = 002537bd
whi = 0030c8ff
whi = 0006cee8
whi = 00f40108
whi = 0030010d
whi = 00e0f719
whi = 00f4dfff
whi = 00ff1cde
whi = 0000ae15
whi = 004272b6
whi = 0014ffc4
whi = 00073fd1
whi = 00e1f6b2
whi = 00f39dcb
whi = 004cf401
whi = 00110cee
whi = 002021c7
whi = 000a0eed
whi = 00cd3c2d
whi = 0000f017
whi = 00fb1221
whi = 0004c965
whi = 00dbd02a
whi = 0013fcff
whi = 0006fbdf
whi = 00f1232b
whi = 00e988de
whi = 00461238
whi = 004a0d07
whi = 00fbdde2
whi = 00003af8
whi = 000851d4
whi = 001325ca
whi = 00e9f7f0
whi = 0016f1c4
whi = 000e1ee9
whi = 00e9e2d2
whi = 00f613ee
whi = 00d9ebe4
whi = 00010b0d
whi = 0015252e
whi = 0000e216
whi = 00c6e9eb
whi = 009d3cf3
whi = 0032f5f8
whi = 0001d319
whi = 00e51b09
whi = 001720fb
whi = 000feacc
whi = 00eae31e
whi = 001f3821
whi = 00d61b1a
whi = 00001903
whi = 000417bb
whi = 0025071e
whi = 0009dc24
whi = 00e6f405
whi = 003afcef
whi = 00e00ffc
whi = 00f736bc
whi = 006c56f4
whi = 00092bd6
whi = 00f1dec9
whi = 0000234c
whi = 00120aaf
whi = 0039eaf8
whi = 00111701
whi = 00be45f3
whi = 006de2f9
whi = 0053d13a
whi = 003710f4
whi = 000930c9
whi = 000df4bf
whi = 00eb3ddd
whi = 0000daff
whi = 001803e4
whi = 001bfad1
whi = 003aced4
whi = 00ab0dff
whi = 001a39f7
whi = 00120afc
whi = 00f1de05
whi = 00f91a06
whi = 00ff21c0
whi = 00c614c3
whi = 00001cf7
whi = 003619e5
whi = 0018f011
whi = 00f10dbd
whi = 000af922
whi = 00d63905
whi = 00be00d8
whi = 00260827
whi = 002d24e8
whi = 00a05420
whi = 002608eb
whi = 00000f25
whi = 00ffd440
whi = 00021821
whi = 00f03310
whi = 002ff507
whi = 00b2bede
whi = 000222d9
whi = 001dbf33
whi = 0089e641
whi = 00f2814b
whi = 00320f3b
whi = 000001c9
whi = 000405cf
whi = 001ce34b
whi = 00c6f6fb
whi = 000636df
whi = 00cfe3f2
whi = 001706f6
whi = 00badf2b
whi = 004d1cd4
whi = 0060fdeb
whi = 00f8ca04
whi = 0000c6e1
whi = 0005e6f9
whi = 0006ea0f
whi = 00272bda
whi = 00952cf5
whi = 00e7e989
whi = 00a00de5
whi = 0023b028
whi = 00dbe7c4
whi = 0014ef06
whi = 00e0f134
whi = 0000dbce
whi = 00960c2d
whi = 00fdf31d
whi = 00e92a09
whi = 00f1eaef
whi = 00c7c1fc
whi = 004d0608
whi = 00151612
whi = 0044ef0e
whi = 00f1051b
whi = 0008e80a
whi = 0000e2d9
whi = 000616df
whi = 004512b3
whi = 00f7b8db
whi = 00f4dae4
whi = 00183f0d
whi = 0021fad1
whi = 00fb1108
whi = 00f4fd2b
whi = 00c5e9f6
whi = 000cd7af
whi = 00001ef4
whi = 0011cd30
whi = 0032e728
whi = 000f0f3d
whi = 00f0e80b
whi = 00cffef5
whi = 000eff0e
whi = 0006d034
whi = 00f4f814
whi = 00d3f90c
whi = 0002c4e6
whi = 0000fecd
whi = 00fb34f3
whi = 00edfc1a
whi = 000df020
whi = 0012230f
whi = 001b4fe0
whi = 00f9e82c
whi = 001618f9
whi = 00bb1fc9
whi = 0016f204
whi = 00e73624
whi = 0000db28
whi = 000df3fa
whi = 00e81400
whi = 0033bcd4
whi = 00fa43f8
whi = 00d01118
whi = 00de2edb
whi = 00fcc2e8
whi = 001a8f1a
whi = 003651e9
whi = 00ecfbca
whi = 00007400
whi = 0004ffe3
whi = 00ffd5ee
whi = 0004412c
whi = 00cffd34
whi = 0022defb
whi = 0030de36
whi = 0011edff
whi = 00c608b5
whi = 00f81102
whi = 001f222c
whi = 00002527
whi = 00a7efde
whi = 0010220b
whi = 002a2e00
whi = 00270cfb
whi = 00a509ed
whi = 00e40722
whi = 00e2200c
whi = 006a0b1c
whi = 00173c42
whi = 003ad711
whi = 000001e3
whi = 00f1f8c9
whi = 00fc52de
whi = 00070efe
whi = 0017dee7
whi = 00dc15ee
whi = 00e1fded
whi = 003aef0e
whi = 00d8e434
whi = 0003e4fa
whi = 0003043f
whi = 0000dcf1
whi = 0014111d
whi = 00fb1d12
whi = 00f9c2ff
whi = 0046f003
whi = 00f53d13
whi = 00e810ee
whi = 001cce15
whi = 00dbfb1c
whi = 00ce0ff3
whi = 0005fcfa
whi = 0000e840
whi = 00242494
whi = 00d73a10
whi = 00ca16c6
whi = 00d31a1d
whi = 002ce1ef
whi = 001edf22
whi = 00edb9ca
whi = 00ff21b6
whi = 00deece5
whi = 00e1df3c
whi = 0000f612
whi = 006d46ca
whi = 000cf608
whi = 0019e017
whi = 008159da
whi = 0033d8a9
whi = 000d223a
whi = 00eae509
whi = 001423ea
whi = 005a14c2
whi = 00c2ca1b
whi = 00000dd0
whi = 00f2c40e
whi = 00083200
whi = 001709e7
whi = 001df428
whi = 00f00624
whi = 0047e8ff
whi = 001cf7f2
whi = 0045ea3f
whi = 00c723ef
whi = 00150afd
whi = 00003014
whi = 00f823f0
whi = 00f803ff
whi = 0031daed
whi = 00e2ece4
whi = 001c00e2
whi = 00e44316
whi = 00d3eaf1
whi = 0022f6fc
whi = 00261ce1
whi = 000d9c24
whi = 000007bc
whi = 0023e7ea
whi = 00c142e8
whi = 0034f2f3
whi = 00fed5e0
whi = 00df13dd
whi = 001e1316
whi = 0007f6de
whi = 0037c4e1
whi = 00e72a25
whi = 00e5db09
whi = 000034fc
///////////////////////////////////////////////////////////
//////////////////// Test No[299] Start /////////////////////
///////////////////////////////////////////////////////////

run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 8415.562 ; gain = 0.000 ; free physical = 1102 ; free virtual = 11039
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 8415.562 ; gain = 0.000 ; free physical = 1102 ; free virtual = 11039
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_accelerator_real_data_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 8415.562 ; gain = 0.000 ; free physical = 1102 ; free virtual = 11039
set_property -name {xsim.simulate.runtime} -value {500000ns} -objects [get_filesets sim_1]
close_sim
INFO: xsimkernel Simulation Memory Usage: 119904 KB (Peak: 164100 KB), Simulation CPU Usage: 12450 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_accelerator_real_data'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accelerator_real_data' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_accelerator_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_fc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_fc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_lstm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_lstm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accelerator_real_data
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3305401855
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr
Compiling module xil_defaultlib.sigmoid_appro
Compiling module xil_defaultlib.quantization_lstm
Compiling module xil_defaultlib.quantization_fc
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_accelerator_real_data
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 285. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 306. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 311. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 316. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 321. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 337. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 347. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 357. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 367. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 386. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 387. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 388. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 389. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 399. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 408. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accelerator_real_data_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_accelerator_real_data_behav -key {Behavioral:sim_1:Functional:tb_accelerator_real_data} -tclbatch {tb_accelerator_real_data.tcl} -view {/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg
source tb_accelerator_real_data.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500000ns
File was opened successfully
wxi = 0058f1f3
wxi = 00e7f6e4
wxi = 0013d5e2
wxi = 00104b29
wxi = 00050704
wxi = 001f4111
wxi = 001d01fb
wxi = 000b1822
whi = 00d0d327
whi = 00fa3d0d
whi = 0021f33f
whi = 0005b8fc
whi = 003714f8
whi = 00f849f6
whi = 0006be0a
whi = 00bbec30
///////////////////////////////////////////////////////////
//////////////////// Test No[3] Start /////////////////////
///////////////////////////////////////////////////////////

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_accelerator_real_data_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500000ns
save_wave_config {/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_accelerator_real_data'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accelerator_real_data' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_accelerator_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_fc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_fc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_lstm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_lstm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accelerator_real_data
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3305401855
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr
Compiling module xil_defaultlib.sigmoid_appro
Compiling module xil_defaultlib.quantization_lstm
Compiling module xil_defaultlib.quantization_fc
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_accelerator_real_data
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 285. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 306. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 311. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 316. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 321. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 337. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 347. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 357. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 367. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 386. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 387. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 388. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 389. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 399. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 408. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accelerator_real_data_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_accelerator_real_data_behav -key {Behavioral:sim_1:Functional:tb_accelerator_real_data} -tclbatch {tb_accelerator_real_data.tcl} -view {/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg
source tb_accelerator_real_data.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500000ns
File was opened successfully
wxi = 0058f1f3
wxi = 00e7f6e4
wxi = 0013d5e2
wxi = 00104b29
wxi = 00050704
wxi = 001f4111
wxi = 001d01fb
wxi = 000b1822
whi = 00d0d327
whi = 00fa3d0d
whi = 0021f33f
whi = 0005b8fc
whi = 003714f8
whi = 00f849f6
whi = 0006be0a
whi = 00bbec30
///////////////////////////////////////////////////////////
//////////////////// Test No[3] Start /////////////////////
///////////////////////////////////////////////////////////


#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
shift value = 11111111111111111111111100000000,        -256, ffffff00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_accelerator_real_data_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_accelerator_real_data'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accelerator_real_data' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_accelerator_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
ERROR: [VRFC 10-4982] syntax error near 'genvar' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:253]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'genvar' used in incorrect context [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:253]
ERROR: [VRFC 10-3365] generate loop index 'i' is not defined as a genvar [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:256]
ERROR: [VRFC 10-8530] module 'controller' is ignored due to previous errors [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_accelerator_real_data'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accelerator_real_data' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_accelerator_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_fc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_fc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_lstm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_lstm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accelerator_real_data
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3305401855
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr
Compiling module xil_defaultlib.sigmoid_appro
Compiling module xil_defaultlib.quantization_lstm
Compiling module xil_defaultlib.quantization_fc
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_accelerator_real_data
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 287. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 308. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 313. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 318. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 323. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 339. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 349. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 359. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 369. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 388. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 389. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 390. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 391. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 401. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 410. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accelerator_real_data_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_accelerator_real_data_behav -key {Behavioral:sim_1:Functional:tb_accelerator_real_data} -tclbatch {tb_accelerator_real_data.tcl} -view {/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg
source tb_accelerator_real_data.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500000ns
File was opened successfully
wxi = 0058f1f3
wxi = 00e7f6e4
wxi = 0013d5e2
wxi = 00104b29
wxi = 00050704
wxi = 001f4111
wxi = 001d01fb
wxi = 000b1822
whi = 00d0d327
whi = 00fa3d0d
whi = 0021f33f
whi = 0005b8fc
whi = 003714f8
whi = 00f849f6
whi = 0006be0a
whi = 00bbec30
///////////////////////////////////////////////////////////
//////////////////// Test No[3] Start /////////////////////
///////////////////////////////////////////////////////////


#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
shift value = 11111111111111111111111100000000,        -256, ffffff00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_accelerator_real_data_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_accelerator_real_data'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accelerator_real_data' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_accelerator_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_fc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_fc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_lstm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_lstm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accelerator_real_data
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3305401855
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr
Compiling module xil_defaultlib.sigmoid_appro
Compiling module xil_defaultlib.quantization_lstm
Compiling module xil_defaultlib.quantization_fc
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_accelerator_real_data
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 287. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 308. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 313. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 318. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 323. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 339. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 349. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 359. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 369. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 388. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 389. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 390. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 391. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 401. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 410. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accelerator_real_data_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_accelerator_real_data_behav -key {Behavioral:sim_1:Functional:tb_accelerator_real_data} -tclbatch {tb_accelerator_real_data.tcl} -view {/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg
source tb_accelerator_real_data.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500000ns
File was opened successfully
wxi = 0058f1f3
wxi = 00e7f6e4
wxi = 0013d5e2
wxi = 00104b29
wxi = 00050704
wxi = 001f4111
wxi = 001d01fb
wxi = 000b1822
whi = 00d0d327
whi = 00fa3d0d
whi = 0021f33f
whi = 0005b8fc
whi = 003714f8
whi = 00f849f6
whi = 0006be0a
whi = 00bbec30
///////////////////////////////////////////////////////////
//////////////////// Test No[3] Start /////////////////////
///////////////////////////////////////////////////////////


#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
shift value = 11111111111111111111111100000000,        -256, ffffff00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_accelerator_real_data_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500000ns
current_wave_config {tb_accelerator_real_data_behav.wcfg}
tb_accelerator_real_data_behav.wcfg
add_wave {{/tb_accelerator_real_data/uut/\genblk1[0].u_lstm_unit /waiting_time_before_to_idle}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_accelerator_real_data'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accelerator_real_data' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_accelerator_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_fc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_fc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_lstm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_lstm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accelerator_real_data
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3305401855
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr
Compiling module xil_defaultlib.sigmoid_appro
Compiling module xil_defaultlib.quantization_lstm
Compiling module xil_defaultlib.quantization_fc
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_accelerator_real_data
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 287. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 308. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 313. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 318. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 323. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 339. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 349. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 359. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 369. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 388. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 389. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 390. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 391. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 401. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 410. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accelerator_real_data_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_accelerator_real_data_behav -key {Behavioral:sim_1:Functional:tb_accelerator_real_data} -tclbatch {tb_accelerator_real_data.tcl} -view {/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg
source tb_accelerator_real_data.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500000ns
File was opened successfully
wxi = 0058f1f3
wxi = 00e7f6e4
wxi = 0013d5e2
wxi = 00104b29
wxi = 00050704
wxi = 001f4111
wxi = 001d01fb
wxi = 000b1822
whi = 00d0d327
whi = 00fa3d0d
whi = 0021f33f
whi = 0005b8fc
whi = 003714f8
whi = 00f849f6
whi = 0006be0a
whi = 00bbec30
///////////////////////////////////////////////////////////
//////////////////// Test No[3] Start /////////////////////
///////////////////////////////////////////////////////////


#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
shift value = 11111111111111111111111100000000,        -256, ffffff00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_accelerator_real_data_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_accelerator_real_data'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accelerator_real_data' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_accelerator_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_fc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_fc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_lstm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_lstm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accelerator_real_data
WARNING: [VRFC 10-3248] data object 'o_waiting_time_before_to_idle' is already declared [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv:118]
WARNING: [VRFC 10-9364] second declaration of 'o_waiting_time_before_to_idle' is ignored [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv:118]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3305401855
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr
Compiling module xil_defaultlib.sigmoid_appro
Compiling module xil_defaultlib.quantization_lstm
Compiling module xil_defaultlib.quantization_fc
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_accelerator_real_data
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 288. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 309. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 314. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 319. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 324. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 340. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 350. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 360. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 370. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 389. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 390. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 391. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 392. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 402. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 411. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accelerator_real_data_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_accelerator_real_data_behav -key {Behavioral:sim_1:Functional:tb_accelerator_real_data} -tclbatch {tb_accelerator_real_data.tcl} -view {/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg
source tb_accelerator_real_data.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500000ns
File was opened successfully
wxi = 0058f1f3
wxi = 00e7f6e4
wxi = 0013d5e2
wxi = 00104b29
wxi = 00050704
wxi = 001f4111
wxi = 001d01fb
wxi = 000b1822
whi = 00d0d327
whi = 00fa3d0d
whi = 0021f33f
whi = 0005b8fc
whi = 003714f8
whi = 00f849f6
whi = 0006be0a
whi = 00bbec30
///////////////////////////////////////////////////////////
//////////////////// Test No[3] Start /////////////////////
///////////////////////////////////////////////////////////


#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
shift value = 11111111111111111111111100000000,        -256, ffffff00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_accelerator_real_data_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500000ns
set_property -name {xsim.simulate.runtime} -value {50000000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_accelerator_real_data'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accelerator_real_data' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_accelerator_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_fc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_fc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_lstm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_lstm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accelerator_real_data
WARNING: [VRFC 10-3248] data object 'o_waiting_time_before_to_idle' is already declared [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv:118]
WARNING: [VRFC 10-9364] second declaration of 'o_waiting_time_before_to_idle' is ignored [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv:118]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3305401855
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr
Compiling module xil_defaultlib.sigmoid_appro
Compiling module xil_defaultlib.quantization_lstm
Compiling module xil_defaultlib.quantization_fc
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_accelerator_real_data
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 288. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 309. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 314. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 319. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 324. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 340. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 350. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 360. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 370. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 389. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 390. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 391. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 392. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 402. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 411. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accelerator_real_data_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_accelerator_real_data_behav -key {Behavioral:sim_1:Functional:tb_accelerator_real_data} -tclbatch {tb_accelerator_real_data.tcl} -view {/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg
source tb_accelerator_real_data.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000000ns
File was opened successfully
wxi = 0058f1f3
wxi = 00e7f6e4
wxi = 0013d5e2
wxi = 00104b29
wxi = 00050704
wxi = 001f4111
wxi = 001d01fb
wxi = 000b1822
wxi = 00122108
wxi = 0000001d
wxi = 004926f7
wxi = 00641126
wxi = 001a2d1d
wxi = 000ffb1b
wxi = 00fff9f4
wxi = 002207f9
wxi = 00f4f903
wxi = 00e3f100
wxi = 00f503ef
wxi = 00000031
wxi = 000f0927
wxi = 002963f4
wxi = 000c1f3d
wxi = 00dbfb03
wxi = 00f41b09
wxi = 00260ceb
wxi = 00233422
wxi = 0056280d
wxi = 0005155b
wxi = 000000fc
wxi = 004a0eef
wxi = 0015243b
wxi = 00051a23
wxi = 0010f0ea
wxi = 00d7e128
wxi = 001f1cfa
wxi = 00faf6f5
wxi = 00eaf4ee
wxi = 00e7ffd0
wxi = 000000bc
wxi = 002509ed
wxi = 000f2be9
wxi = 00fc14f7
wxi = 0010eef7
wxi = 0022e507
wxi = 00f50b23
wxi = 00ede6ed
wxi = 00381f04
wxi = 0000e91f
wxi = 000000cf
wxi = 00261d0c
wxi = 0000170b
wxi = 00f21b1b
wxi = 00020ae9
wxi = 000c01f7
wxi = 00e11d10
wxi = 00ecd7d3
wxi = 00f4e4f5
wxi = 00dec9d8
wxi = 00000046
wxi = 00fef2e7
wxi = 00132422
wxi = 00ef1532
wxi = 00120c00
wxi = 00ee00ec
wxi = 000716fb
wxi = 00ebf5e6
wxi = 00fcdfd2
wxi = 00470a09
wxi = 000000e4
wxi = 0011f70f
wxi = 002c0847
wxi = 00141316
wxi = 00050706
wxi = 00221611
wxi = 0027e5ef
wxi = 00173c3c
wxi = 001c402f
wxi = 00e5c4f8
wxi = 00000006
wxi = 002bdcf5
wxi = 00dbcec3
wxi = 007104fe
wxi = 00eb274b
wxi = 00ee01dd
wxi = 00230ee8
wxi = 000bed1f
wxi = 000d080b
wxi = 00f228eb
wxi = 00000017
wxi = 001c20f6
wxi = 00281d21
wxi = 00021337
wxi = 0006f417
wxi = 00ffe4e0
wxi = 00091102
wxi = 00141e18
wxi = 00311240
wxi = 00ede90a
wxi = 000000fc
wxi = 0021c313
wxi = 00394639
wxi = 00ea090b
wxi = 00f4e6e8
wxi = 000c1bf4
wxi = 00ecf0e6
wxi = 00d7dfee
wxi = 0000d0e4
wxi = 00f5bcc5
wxi = 00000024
wxi = 00b9fef4
wxi = 00fd06ed
wxi = 00092f4a
wxi = 001d10df
wxi = 000b2e0b
wxi = 00f92afc
wxi = 0008e2fe
wxi = 005d23fa
wxi = 000a0739
wxi = 000000f3
wxi = 002a2005
wxi = 000ef3e6
wxi = 000f0a1c
wxi = 00060cff
wxi = 0032fee8
wxi = 00070e0d
wxi = 00bad701
wxi = 000413e1
wxi = 003a2cf6
wxi = 00000028
wxi = 0007f0d7
wxi = 00bfbeef
wxi = 00acaccb
wxi = 00fac6bc
wxi = 00fff80f
wxi = 00e60900
wxi = 00241705
wxi = 0017460c
wxi = 00f8220b
wxi = 000000d8
wxi = 004f0cd6
wxi = 00261a13
wxi = 001923fc
wxi = 00642623
wxi = 001c4b6f
wxi = 00e1ec05
wxi = 00e9dce3
wxi = 00eb02fb
wxi = 001bf8fc
wxi = 000000e8
wxi = 00463c0f
wxi = 0008f003
wxi = 00f5121b
wxi = 00d5e6cc
wxi = 001211f8
wxi = 0011210b
wxi = 004b311c
wxi = 0064402d
wxi = 00112f59
wxi = 00000021
wxi = 000c4b08
wxi = 000e07df
wxi = 0002e20b
wxi = 0017eed2
wxi = 0018102a
wxi = 00f2f7e5
wxi = 00fee9fa
wxi = 002aeef1
wxi = 00434118
wxi = 00000034
wxi = 00e6e2e2
wxi = 00d1c7be
wxi = 00c7fac8
wxi = 00c6c2c4
wxi = 00e6f3df
wxi = 00fb0cfd
wxi = 0002fffc
wxi = 0007edf9
wxi = 00c713d9
wxi = 0000001b
wxi = 00505f1a
wxi = 001f1027
wxi = 00d9d5f6
wxi = 0027e6f3
wxi = 000f3f4d
wxi = 0001f801
wxi = 00e8ef08
wxi = 00fd1d06
wxi = 000f241b
wxi = 000000e2
wxi = 0023210a
wxi = 00153723
wxi = 00dfdddf
wxi = 00050bf2
wxi = 0003f1f4
wxi = 001d431f
wxi = 00fc0cf6
wxi = 00dbde09
wxi = 00eacbef
wxi = 00000001
wxi = 00e80d0e
wxi = 00fb1f0e
wxi = 00d20c1a
wxi = 00f1d9df
wxi = 00f2f9f5
wxi = 00da04f0
wxi = 00f1ddf8
wxi = 0012161a
wxi = 002e6132
wxi = 000000c9
wxi = 0003df1b
wxi = 0007fc08
wxi = 00dbe9e4
wxi = 00f1deef
wxi = 00fffef5
wxi = 00fdf8f3
wxi = 00e8fb04
wxi = 00fbcfd5
wxi = 00d51df1
wxi = 000000d9
wxi = 00ececcf
wxi = 000dee1d
wxi = 000aeb1b
wxi = 00060fe3
wxi = 00f3011a
wxi = 00423220
wxi = 0002284c
wxi = 00e2dcf6
wxi = 00e5ec05
wxi = 000000cb
wxi = 00f031f3
wxi = 00162d15
wxi = 00c60521
wxi = 000fd4b2
wxi = 00024750
wxi = 00eef4f0
wxi = 00d2e1f2
wxi = 00fc0d08
wxi = 0007fddb
wxi = 00000027
wxi = 000625fc
wxi = 0001cbd5
wxi = 001806f6
wxi = 00062230
wxi = 0019260c
wxi = 00e8e510
wxi = 00d1cbe3
wxi = 00e8e3ee
wxi = 00ecbec5
wxi = 000000f5
wxi = 003be209
wxi = 00e1b8cd
wxi = 00e6faed
wxi = 0005dde0
wxi = 0010f2e7
wxi = 0000feff
wxi = 00611406
wxi = 00654f42
wxi = 00180c70
wxi = 00000027
wxi = 00ea351b
wxi = 00ebfff6
wxi = 0006391b
wxi = 00061a19
wxi = 00443415
wxi = 00020d2a
wxi = 00f1d1de
wxi = 00d9edf0
wxi = 0026e3f9
wxi = 000000d5
wxi = 00e10823
wxi = 000a05e4
wxi = 00f7fd04
wxi = 001a071b
wxi = 0003161e
wxi = 00d3f7f5
wxi = 00dae9db
wxi = 0000dbde
wxi = 0011cfc9
wxi = 00000033
wxi = 0029220b
wxi = 00f511bd
wxi = 00dbee03
wxi = 00f302df
wxi = 00fdd9ff
wxi = 002e2cf8
wxi = 00effdf7
wxi = 00dd09ec
wxi = 00110bee
wxi = 00000013
wxi = 00fcfd05
wxi = 00031fc4
wxi = 004c2f18
wxi = 00e0110e
wxi = 00181705
wxi = 00f1ee19
wxi = 007f24e4
wxi = 00432149
wxi = 0040f62b
wxi = 000000db
wxi = 0030fc05
wxi = 00011a21
wxi = 00f7e3e8
wxi = 0018331e
wxi = 00123114
wxi = 002df302
wxi = 00f6113d
wxi = 001d0bfa
wxi = 00272f33
wxi = 0000001e
wxi = 00eaf412
wxi = 001d2a2d
wxi = 000d1d13
wxi = 001a3b2f
wxi = 00e3e4fd
wxi = 002f27e0
wxi = 00f3f9fb
wxi = 00ddcdc3
wxi = 00d7edee
wxi = 000000f9
whi = 00d0d327
whi = 00fa3d0d
whi = 0021f33f
whi = 0005b8fc
whi = 003714f8
whi = 00f849f6
whi = 0006be0a
whi = 00bbec30
whi = 000f0a3a
whi = 00ef3aeb
whi = 0000252a
whi = 0002e316
whi = 0019fde4
whi = 0042453b
whi = 00c4f41b
whi = 00e9d3af
whi = 0013c9e3
whi = 0013032e
whi = 00f1fadf
whi = 00cfdbfe
whi = 003cfde9
whi = 0000d5df
whi = 00cc1229
whi = 00e60d10
whi = 000c09df
whi = 002a28dc
whi = 00e90ee0
whi = 00df3601
whi = 0027022f
whi = 00a1fb24
whi = 0009f1e2
whi = 00fb0e57
whi = 000030fc
whi = 00dfde19
whi = 00e14ef1
whi = 004ee106
whi = 00dbc2e4
whi = 0008fc03
whi = 00d72bed
whi = 0012d600
whi = 00a2effb
whi = 00dcec32
whi = 0008e1ed
whi = 00003f01
whi = 001a3b1d
whi = 00010e01
whi = 00f7dc43
whi = 0014f002
whi = 0067eae6
whi = 00f429fc
whi = 00ff0ad3
whi = 00ea3902
whi = 0039f711
whi = 00e4dd0a
whi = 00000de2
whi = 0022d214
whi = 00de1816
whi = 00f54527
whi = 00c71e40
whi = 001ae1bf
whi = 000d0033
whi = 00e9e219
whi = 00160af8
whi = 00f8361e
whi = 00eff3e2
whi = 000003e3
whi = 0012befb
whi = 001de9d8
whi = 002537bd
whi = 0030c8ff
whi = 0006cee8
whi = 00f40108
whi = 0030010d
whi = 00e0f719
whi = 00f4dfff
whi = 00ff1cde
whi = 0000ae15
whi = 004272b6
whi = 0014ffc4
whi = 00073fd1
whi = 00e1f6b2
whi = 00f39dcb
whi = 004cf401
whi = 00110cee
whi = 002021c7
whi = 000a0eed
whi = 00cd3c2d
whi = 0000f017
whi = 00fb1221
whi = 0004c965
whi = 00dbd02a
whi = 0013fcff
whi = 0006fbdf
whi = 00f1232b
whi = 00e988de
whi = 00461238
whi = 004a0d07
whi = 00fbdde2
whi = 00003af8
whi = 000851d4
whi = 001325ca
whi = 00e9f7f0
whi = 0016f1c4
whi = 000e1ee9
whi = 00e9e2d2
whi = 00f613ee
whi = 00d9ebe4
whi = 00010b0d
whi = 0015252e
whi = 0000e216
whi = 00c6e9eb
whi = 009d3cf3
whi = 0032f5f8
whi = 0001d319
whi = 00e51b09
whi = 001720fb
whi = 000feacc
whi = 00eae31e
whi = 001f3821
whi = 00d61b1a
whi = 00001903
whi = 000417bb
whi = 0025071e
whi = 0009dc24
whi = 00e6f405
whi = 003afcef
whi = 00e00ffc
whi = 00f736bc
whi = 006c56f4
whi = 00092bd6
whi = 00f1dec9
whi = 0000234c
whi = 00120aaf
whi = 0039eaf8
whi = 00111701
whi = 00be45f3
whi = 006de2f9
whi = 0053d13a
whi = 003710f4
whi = 000930c9
whi = 000df4bf
whi = 00eb3ddd
whi = 0000daff
whi = 001803e4
whi = 001bfad1
whi = 003aced4
whi = 00ab0dff
whi = 001a39f7
whi = 00120afc
whi = 00f1de05
whi = 00f91a06
whi = 00ff21c0
whi = 00c614c3
whi = 00001cf7
whi = 003619e5
whi = 0018f011
whi = 00f10dbd
whi = 000af922
whi = 00d63905
whi = 00be00d8
whi = 00260827
whi = 002d24e8
whi = 00a05420
whi = 002608eb
whi = 00000f25
whi = 00ffd440
whi = 00021821
whi = 00f03310
whi = 002ff507
whi = 00b2bede
whi = 000222d9
whi = 001dbf33
whi = 0089e641
whi = 00f2814b
whi = 00320f3b
whi = 000001c9
whi = 000405cf
whi = 001ce34b
whi = 00c6f6fb
whi = 000636df
whi = 00cfe3f2
whi = 001706f6
whi = 00badf2b
whi = 004d1cd4
whi = 0060fdeb
whi = 00f8ca04
whi = 0000c6e1
whi = 0005e6f9
whi = 0006ea0f
whi = 00272bda
whi = 00952cf5
whi = 00e7e989
whi = 00a00de5
whi = 0023b028
whi = 00dbe7c4
whi = 0014ef06
whi = 00e0f134
whi = 0000dbce
whi = 00960c2d
whi = 00fdf31d
whi = 00e92a09
whi = 00f1eaef
whi = 00c7c1fc
whi = 004d0608
whi = 00151612
whi = 0044ef0e
whi = 00f1051b
whi = 0008e80a
whi = 0000e2d9
whi = 000616df
whi = 004512b3
whi = 00f7b8db
whi = 00f4dae4
whi = 00183f0d
whi = 0021fad1
whi = 00fb1108
whi = 00f4fd2b
whi = 00c5e9f6
whi = 000cd7af
whi = 00001ef4
whi = 0011cd30
whi = 0032e728
whi = 000f0f3d
whi = 00f0e80b
whi = 00cffef5
whi = 000eff0e
whi = 0006d034
whi = 00f4f814
whi = 00d3f90c
whi = 0002c4e6
whi = 0000fecd
whi = 00fb34f3
whi = 00edfc1a
whi = 000df020
whi = 0012230f
whi = 001b4fe0
whi = 00f9e82c
whi = 001618f9
whi = 00bb1fc9
whi = 0016f204
whi = 00e73624
whi = 0000db28
whi = 000df3fa
whi = 00e81400
whi = 0033bcd4
whi = 00fa43f8
whi = 00d01118
whi = 00de2edb
whi = 00fcc2e8
whi = 001a8f1a
whi = 003651e9
whi = 00ecfbca
whi = 00007400
whi = 0004ffe3
whi = 00ffd5ee
whi = 0004412c
whi = 00cffd34
whi = 0022defb
whi = 0030de36
whi = 0011edff
whi = 00c608b5
whi = 00f81102
whi = 001f222c
whi = 00002527
whi = 00a7efde
whi = 0010220b
whi = 002a2e00
whi = 00270cfb
whi = 00a509ed
whi = 00e40722
whi = 00e2200c
whi = 006a0b1c
whi = 00173c42
whi = 003ad711
whi = 000001e3
whi = 00f1f8c9
whi = 00fc52de
whi = 00070efe
whi = 0017dee7
whi = 00dc15ee
whi = 00e1fded
whi = 003aef0e
whi = 00d8e434
whi = 0003e4fa
whi = 0003043f
whi = 0000dcf1
whi = 0014111d
whi = 00fb1d12
whi = 00f9c2ff
whi = 0046f003
whi = 00f53d13
whi = 00e810ee
whi = 001cce15
whi = 00dbfb1c
whi = 00ce0ff3
whi = 0005fcfa
whi = 0000e840
whi = 00242494
whi = 00d73a10
whi = 00ca16c6
whi = 00d31a1d
whi = 002ce1ef
whi = 001edf22
whi = 00edb9ca
whi = 00ff21b6
whi = 00deece5
whi = 00e1df3c
whi = 0000f612
whi = 006d46ca
whi = 000cf608
whi = 0019e017
whi = 008159da
whi = 0033d8a9
whi = 000d223a
whi = 00eae509
whi = 001423ea
whi = 005a14c2
whi = 00c2ca1b
whi = 00000dd0
whi = 00f2c40e
whi = 00083200
whi = 001709e7
whi = 001df428
whi = 00f00624
whi = 0047e8ff
whi = 001cf7f2
whi = 0045ea3f
whi = 00c723ef
whi = 00150afd
whi = 00003014
whi = 00f823f0
whi = 00f803ff
whi = 0031daed
whi = 00e2ece4
whi = 001c00e2
whi = 00e44316
whi = 00d3eaf1
whi = 0022f6fc
whi = 00261ce1
whi = 000d9c24
whi = 000007bc
whi = 0023e7ea
whi = 00c142e8
whi = 0034f2f3
whi = 00fed5e0
whi = 00df13dd
whi = 001e1316
whi = 0007f6de
whi = 0037c4e1
whi = 00e72a25
whi = 00e5db09
whi = 000034fc
///////////////////////////////////////////////////////////
//////////////////// Test No[299] Start /////////////////////
///////////////////////////////////////////////////////////


#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
shift value = 11111111111111111111111100000000,        -256, ffffff00
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 8693.750 ; gain = 0.000 ; free physical = 1484 ; free virtual = 10983
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 8693.750 ; gain = 0.000 ; free physical = 1484 ; free virtual = 10983
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_accelerator_real_data_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 8693.750 ; gain = 0.000 ; free physical = 1484 ; free virtual = 10983
set_property -name {xsim.simulate.runtime} -value {20000000ns} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {10000000ns} -objects [get_filesets sim_1]
close_sim
INFO: xsimkernel Simulation Memory Usage: 119908 KB (Peak: 164104 KB), Simulation CPU Usage: 12050 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_accelerator_real_data'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_accelerator_real_data' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_accelerator_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_fc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_fc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/quantization_lstm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantization_lstm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accelerator_real_data
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_accelerator_real_data_behav xil_defaultlib.tb_accelerator_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3305401855
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr
Compiling module xil_defaultlib.sigmoid_appro
Compiling module xil_defaultlib.quantization_lstm
Compiling module xil_defaultlib.quantization_fc
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_accelerator_real_data
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 288. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 309. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 314. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 319. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 324. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 340. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 350. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 360. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 370. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 389. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 390. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 391. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 392. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 402. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_accelerator_real_data.sv" Line 411. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accelerator_real_data_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_accelerator_real_data_behav -key {Behavioral:sim_1:Functional:tb_accelerator_real_data} -tclbatch {tb_accelerator_real_data.tcl} -view {/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/tb_accelerator_real_data_behav.wcfg
WARNING: Simulation object /tb_accelerator_real_data/o_is_last_sample was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_unit_result was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_index was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_current_unit was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_current_layer was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_current_timestep was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_current_no_units was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_remaining_no_units was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_current_sample was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_r_state was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_finish_step was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_is_continued was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_is_waiting was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_is_last_timestep was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_type_gate was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_state was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_state was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_mac_state was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_sigmoid_en was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_sigmoid_done was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_gate was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_count_gate was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_value_gate was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_sigmoid_count was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_accu_input_bf was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_accu_forget_bf was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_accu_cell_bf was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_accu_output_bf was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/weights was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/inputs was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/bias was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_accu_bf was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_accu_input_bf was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_accu_forget_bf was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_accu_cell_bf was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_accu_output_bf was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_mac_index was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_mac_prev_sum_bf was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_mac_accu_bf was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_mac_result was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_cell_state_bf was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_read_bias was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_is_load_bias was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_is_load_cell was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_is_last_input was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_hidden_state_bf was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_cell_state was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_hidden_state was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_q_di_lstm_state was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_q_do_lstm_state was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_type_state was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_q_di_fc was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_q_do_fc was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_di_current_unit_tanh_bf was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_do_current_unit_tanh_bf was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_di_current_unit_sigmoid_bf was not found in the design.
WARNING: Simulation object /tb_accelerator_real_data/o_lstm_do_current_unit_sigmoid_bf was not found in the design.
source tb_accelerator_real_data.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
File was opened successfully
wxi = 0058f1f3
wxi = 00e7f6e4
wxi = 0013d5e2
wxi = 00104b29
wxi = 00050704
wxi = 001f4111
wxi = 001d01fb
wxi = 000b1822
wxi = 00122108
wxi = 0000001d
wxi = 004926f7
wxi = 00641126
wxi = 001a2d1d
wxi = 000ffb1b
wxi = 00fff9f4
wxi = 002207f9
wxi = 00f4f903
wxi = 00e3f100
wxi = 00f503ef
wxi = 00000031
wxi = 000f0927
wxi = 002963f4
wxi = 000c1f3d
wxi = 00dbfb03
wxi = 00f41b09
wxi = 00260ceb
wxi = 00233422
wxi = 0056280d
wxi = 0005155b
wxi = 000000fc
wxi = 004a0eef
wxi = 0015243b
wxi = 00051a23
wxi = 0010f0ea
wxi = 00d7e128
wxi = 001f1cfa
wxi = 00faf6f5
wxi = 00eaf4ee
wxi = 00e7ffd0
wxi = 000000bc
wxi = 002509ed
wxi = 000f2be9
wxi = 00fc14f7
wxi = 0010eef7
wxi = 0022e507
wxi = 00f50b23
wxi = 00ede6ed
wxi = 00381f04
wxi = 0000e91f
wxi = 000000cf
wxi = 00261d0c
wxi = 0000170b
wxi = 00f21b1b
wxi = 00020ae9
wxi = 000c01f7
wxi = 00e11d10
wxi = 00ecd7d3
wxi = 00f4e4f5
wxi = 00dec9d8
wxi = 00000046
wxi = 00fef2e7
wxi = 00132422
wxi = 00ef1532
wxi = 00120c00
wxi = 00ee00ec
wxi = 000716fb
wxi = 00ebf5e6
wxi = 00fcdfd2
wxi = 00470a09
wxi = 000000e4
wxi = 0011f70f
wxi = 002c0847
wxi = 00141316
wxi = 00050706
wxi = 00221611
wxi = 0027e5ef
wxi = 00173c3c
wxi = 001c402f
wxi = 00e5c4f8
wxi = 00000006
wxi = 002bdcf5
wxi = 00dbcec3
wxi = 007104fe
wxi = 00eb274b
wxi = 00ee01dd
wxi = 00230ee8
wxi = 000bed1f
wxi = 000d080b
wxi = 00f228eb
wxi = 00000017
wxi = 001c20f6
wxi = 00281d21
wxi = 00021337
wxi = 0006f417
wxi = 00ffe4e0
wxi = 00091102
wxi = 00141e18
wxi = 00311240
wxi = 00ede90a
wxi = 000000fc
wxi = 0021c313
wxi = 00394639
wxi = 00ea090b
wxi = 00f4e6e8
wxi = 000c1bf4
wxi = 00ecf0e6
wxi = 00d7dfee
wxi = 0000d0e4
wxi = 00f5bcc5
wxi = 00000024
wxi = 00b9fef4
wxi = 00fd06ed
wxi = 00092f4a
wxi = 001d10df
wxi = 000b2e0b
wxi = 00f92afc
wxi = 0008e2fe
wxi = 005d23fa
wxi = 000a0739
wxi = 000000f3
wxi = 002a2005
wxi = 000ef3e6
wxi = 000f0a1c
wxi = 00060cff
wxi = 0032fee8
wxi = 00070e0d
wxi = 00bad701
wxi = 000413e1
wxi = 003a2cf6
wxi = 00000028
wxi = 0007f0d7
wxi = 00bfbeef
wxi = 00acaccb
wxi = 00fac6bc
wxi = 00fff80f
wxi = 00e60900
wxi = 00241705
wxi = 0017460c
wxi = 00f8220b
wxi = 000000d8
wxi = 004f0cd6
wxi = 00261a13
wxi = 001923fc
wxi = 00642623
wxi = 001c4b6f
wxi = 00e1ec05
wxi = 00e9dce3
wxi = 00eb02fb
wxi = 001bf8fc
wxi = 000000e8
wxi = 00463c0f
wxi = 0008f003
wxi = 00f5121b
wxi = 00d5e6cc
wxi = 001211f8
wxi = 0011210b
wxi = 004b311c
wxi = 0064402d
wxi = 00112f59
wxi = 00000021
wxi = 000c4b08
wxi = 000e07df
wxi = 0002e20b
wxi = 0017eed2
wxi = 0018102a
wxi = 00f2f7e5
wxi = 00fee9fa
wxi = 002aeef1
wxi = 00434118
wxi = 00000034
wxi = 00e6e2e2
wxi = 00d1c7be
wxi = 00c7fac8
wxi = 00c6c2c4
wxi = 00e6f3df
wxi = 00fb0cfd
wxi = 0002fffc
wxi = 0007edf9
wxi = 00c713d9
wxi = 0000001b
wxi = 00505f1a
wxi = 001f1027
wxi = 00d9d5f6
wxi = 0027e6f3
wxi = 000f3f4d
wxi = 0001f801
wxi = 00e8ef08
wxi = 00fd1d06
wxi = 000f241b
wxi = 000000e2
wxi = 0023210a
wxi = 00153723
wxi = 00dfdddf
wxi = 00050bf2
wxi = 0003f1f4
wxi = 001d431f
wxi = 00fc0cf6
wxi = 00dbde09
wxi = 00eacbef
wxi = 00000001
wxi = 00e80d0e
wxi = 00fb1f0e
wxi = 00d20c1a
wxi = 00f1d9df
wxi = 00f2f9f5
wxi = 00da04f0
wxi = 00f1ddf8
wxi = 0012161a
wxi = 002e6132
wxi = 000000c9
wxi = 0003df1b
wxi = 0007fc08
wxi = 00dbe9e4
wxi = 00f1deef
wxi = 00fffef5
wxi = 00fdf8f3
wxi = 00e8fb04
wxi = 00fbcfd5
wxi = 00d51df1
wxi = 000000d9
wxi = 00ececcf
wxi = 000dee1d
wxi = 000aeb1b
wxi = 00060fe3
wxi = 00f3011a
wxi = 00423220
wxi = 0002284c
wxi = 00e2dcf6
wxi = 00e5ec05
wxi = 000000cb
wxi = 00f031f3
wxi = 00162d15
wxi = 00c60521
wxi = 000fd4b2
wxi = 00024750
wxi = 00eef4f0
wxi = 00d2e1f2
wxi = 00fc0d08
wxi = 0007fddb
wxi = 00000027
wxi = 000625fc
wxi = 0001cbd5
wxi = 001806f6
wxi = 00062230
wxi = 0019260c
wxi = 00e8e510
wxi = 00d1cbe3
wxi = 00e8e3ee
wxi = 00ecbec5
wxi = 000000f5
wxi = 003be209
wxi = 00e1b8cd
wxi = 00e6faed
wxi = 0005dde0
wxi = 0010f2e7
wxi = 0000feff
wxi = 00611406
wxi = 00654f42
wxi = 00180c70
wxi = 00000027
wxi = 00ea351b
wxi = 00ebfff6
wxi = 0006391b
wxi = 00061a19
wxi = 00443415
wxi = 00020d2a
wxi = 00f1d1de
wxi = 00d9edf0
wxi = 0026e3f9
wxi = 000000d5
wxi = 00e10823
wxi = 000a05e4
wxi = 00f7fd04
wxi = 001a071b
wxi = 0003161e
wxi = 00d3f7f5
wxi = 00dae9db
wxi = 0000dbde
wxi = 0011cfc9
wxi = 00000033
wxi = 0029220b
wxi = 00f511bd
wxi = 00dbee03
wxi = 00f302df
wxi = 00fdd9ff
wxi = 002e2cf8
wxi = 00effdf7
wxi = 00dd09ec
wxi = 00110bee
wxi = 00000013
wxi = 00fcfd05
wxi = 00031fc4
wxi = 004c2f18
wxi = 00e0110e
wxi = 00181705
wxi = 00f1ee19
wxi = 007f24e4
wxi = 00432149
wxi = 0040f62b
wxi = 000000db
wxi = 0030fc05
wxi = 00011a21
wxi = 00f7e3e8
wxi = 0018331e
wxi = 00123114
wxi = 002df302
wxi = 00f6113d
wxi = 001d0bfa
wxi = 00272f33
wxi = 0000001e
wxi = 00eaf412
wxi = 001d2a2d
wxi = 000d1d13
wxi = 001a3b2f
wxi = 00e3e4fd
wxi = 002f27e0
wxi = 00f3f9fb
wxi = 00ddcdc3
wxi = 00d7edee
wxi = 000000f9
whi = 00d0d327
whi = 00fa3d0d
whi = 0021f33f
whi = 0005b8fc
whi = 003714f8
whi = 00f849f6
whi = 0006be0a
whi = 00bbec30
whi = 000f0a3a
whi = 00ef3aeb
whi = 0000252a
whi = 0002e316
whi = 0019fde4
whi = 0042453b
whi = 00c4f41b
whi = 00e9d3af
whi = 0013c9e3
whi = 0013032e
whi = 00f1fadf
whi = 00cfdbfe
whi = 003cfde9
whi = 0000d5df
whi = 00cc1229
whi = 00e60d10
whi = 000c09df
whi = 002a28dc
whi = 00e90ee0
whi = 00df3601
whi = 0027022f
whi = 00a1fb24
whi = 0009f1e2
whi = 00fb0e57
whi = 000030fc
whi = 00dfde19
whi = 00e14ef1
whi = 004ee106
whi = 00dbc2e4
whi = 0008fc03
whi = 00d72bed
whi = 0012d600
whi = 00a2effb
whi = 00dcec32
whi = 0008e1ed
whi = 00003f01
whi = 001a3b1d
whi = 00010e01
whi = 00f7dc43
whi = 0014f002
whi = 0067eae6
whi = 00f429fc
whi = 00ff0ad3
whi = 00ea3902
whi = 0039f711
whi = 00e4dd0a
whi = 00000de2
whi = 0022d214
whi = 00de1816
whi = 00f54527
whi = 00c71e40
whi = 001ae1bf
whi = 000d0033
whi = 00e9e219
whi = 00160af8
whi = 00f8361e
whi = 00eff3e2
whi = 000003e3
whi = 0012befb
whi = 001de9d8
whi = 002537bd
whi = 0030c8ff
whi = 0006cee8
whi = 00f40108
whi = 0030010d
whi = 00e0f719
whi = 00f4dfff
whi = 00ff1cde
whi = 0000ae15
whi = 004272b6
whi = 0014ffc4
whi = 00073fd1
whi = 00e1f6b2
whi = 00f39dcb
whi = 004cf401
whi = 00110cee
whi = 002021c7
whi = 000a0eed
whi = 00cd3c2d
whi = 0000f017
whi = 00fb1221
whi = 0004c965
whi = 00dbd02a
whi = 0013fcff
whi = 0006fbdf
whi = 00f1232b
whi = 00e988de
whi = 00461238
whi = 004a0d07
whi = 00fbdde2
whi = 00003af8
whi = 000851d4
whi = 001325ca
whi = 00e9f7f0
whi = 0016f1c4
whi = 000e1ee9
whi = 00e9e2d2
whi = 00f613ee
whi = 00d9ebe4
whi = 00010b0d
whi = 0015252e
whi = 0000e216
whi = 00c6e9eb
whi = 009d3cf3
whi = 0032f5f8
whi = 0001d319
whi = 00e51b09
whi = 001720fb
whi = 000feacc
whi = 00eae31e
whi = 001f3821
whi = 00d61b1a
whi = 00001903
whi = 000417bb
whi = 0025071e
whi = 0009dc24
whi = 00e6f405
whi = 003afcef
whi = 00e00ffc
whi = 00f736bc
whi = 006c56f4
whi = 00092bd6
whi = 00f1dec9
whi = 0000234c
whi = 00120aaf
whi = 0039eaf8
whi = 00111701
whi = 00be45f3
whi = 006de2f9
whi = 0053d13a
whi = 003710f4
whi = 000930c9
whi = 000df4bf
whi = 00eb3ddd
whi = 0000daff
whi = 001803e4
whi = 001bfad1
whi = 003aced4
whi = 00ab0dff
whi = 001a39f7
whi = 00120afc
whi = 00f1de05
whi = 00f91a06
whi = 00ff21c0
whi = 00c614c3
whi = 00001cf7
whi = 003619e5
whi = 0018f011
whi = 00f10dbd
whi = 000af922
whi = 00d63905
whi = 00be00d8
whi = 00260827
whi = 002d24e8
whi = 00a05420
whi = 002608eb
whi = 00000f25
whi = 00ffd440
whi = 00021821
whi = 00f03310
whi = 002ff507
whi = 00b2bede
whi = 000222d9
whi = 001dbf33
whi = 0089e641
whi = 00f2814b
whi = 00320f3b
whi = 000001c9
whi = 000405cf
whi = 001ce34b
whi = 00c6f6fb
whi = 000636df
whi = 00cfe3f2
whi = 001706f6
whi = 00badf2b
whi = 004d1cd4
whi = 0060fdeb
whi = 00f8ca04
whi = 0000c6e1
whi = 0005e6f9
whi = 0006ea0f
whi = 00272bda
whi = 00952cf5
whi = 00e7e989
whi = 00a00de5
whi = 0023b028
whi = 00dbe7c4
whi = 0014ef06
whi = 00e0f134
whi = 0000dbce
whi = 00960c2d
whi = 00fdf31d
whi = 00e92a09
whi = 00f1eaef
whi = 00c7c1fc
whi = 004d0608
whi = 00151612
whi = 0044ef0e
whi = 00f1051b
whi = 0008e80a
whi = 0000e2d9
whi = 000616df
whi = 004512b3
whi = 00f7b8db
whi = 00f4dae4
whi = 00183f0d
whi = 0021fad1
whi = 00fb1108
whi = 00f4fd2b
whi = 00c5e9f6
whi = 000cd7af
whi = 00001ef4
whi = 0011cd30
whi = 0032e728
whi = 000f0f3d
whi = 00f0e80b
whi = 00cffef5
whi = 000eff0e
whi = 0006d034
whi = 00f4f814
whi = 00d3f90c
whi = 0002c4e6
whi = 0000fecd
whi = 00fb34f3
whi = 00edfc1a
whi = 000df020
whi = 0012230f
whi = 001b4fe0
whi = 00f9e82c
whi = 001618f9
whi = 00bb1fc9
whi = 0016f204
whi = 00e73624
whi = 0000db28
whi = 000df3fa
whi = 00e81400
whi = 0033bcd4
whi = 00fa43f8
whi = 00d01118
whi = 00de2edb
whi = 00fcc2e8
whi = 001a8f1a
whi = 003651e9
whi = 00ecfbca
whi = 00007400
whi = 0004ffe3
whi = 00ffd5ee
whi = 0004412c
whi = 00cffd34
whi = 0022defb
whi = 0030de36
whi = 0011edff
whi = 00c608b5
whi = 00f81102
whi = 001f222c
whi = 00002527
whi = 00a7efde
whi = 0010220b
whi = 002a2e00
whi = 00270cfb
whi = 00a509ed
whi = 00e40722
whi = 00e2200c
whi = 006a0b1c
whi = 00173c42
whi = 003ad711
whi = 000001e3
whi = 00f1f8c9
whi = 00fc52de
whi = 00070efe
whi = 0017dee7
whi = 00dc15ee
whi = 00e1fded
whi = 003aef0e
whi = 00d8e434
whi = 0003e4fa
whi = 0003043f
whi = 0000dcf1
whi = 0014111d
whi = 00fb1d12
whi = 00f9c2ff
whi = 0046f003
whi = 00f53d13
whi = 00e810ee
whi = 001cce15
whi = 00dbfb1c
whi = 00ce0ff3
whi = 0005fcfa
whi = 0000e840
whi = 00242494
whi = 00d73a10
whi = 00ca16c6
whi = 00d31a1d
whi = 002ce1ef
whi = 001edf22
whi = 00edb9ca
whi = 00ff21b6
whi = 00deece5
whi = 00e1df3c
whi = 0000f612
whi = 006d46ca
whi = 000cf608
whi = 0019e017
whi = 008159da
whi = 0033d8a9
whi = 000d223a
whi = 00eae509
whi = 001423ea
whi = 005a14c2
whi = 00c2ca1b
whi = 00000dd0
whi = 00f2c40e
whi = 00083200
whi = 001709e7
whi = 001df428
whi = 00f00624
whi = 0047e8ff
whi = 001cf7f2
whi = 0045ea3f
whi = 00c723ef
whi = 00150afd
whi = 00003014
whi = 00f823f0
whi = 00f803ff
whi = 0031daed
whi = 00e2ece4
whi = 001c00e2
whi = 00e44316
whi = 00d3eaf1
whi = 0022f6fc
whi = 00261ce1
whi = 000d9c24
whi = 000007bc
whi = 0023e7ea
whi = 00c142e8
whi = 0034f2f3
whi = 00fed5e0
whi = 00df13dd
whi = 001e1316
whi = 0007f6de
whi = 0037c4e1
whi = 00e72a25
whi = 00e5db09
whi = 000034fc
///////////////////////////////////////////////////////////
//////////////////// Test No[299] Start /////////////////////
///////////////////////////////////////////////////////////


#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
shift value = 11111111111111111111111100000000,        -256, ffffff00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_accelerator_real_data_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8743.938 ; gain = 0.000 ; free physical = 1422 ; free virtual = 10885
