Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Documentos/USAC/2022/Segundo Semestre 2022/Electronica 6/Laboratorio Electronica 6/Proyecto/MCE_UART/recepcion.vhd" in Library work.
Entity <recepcion> compiled.
Entity <recepcion> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/Documentos/USAC/2022/Segundo Semestre 2022/Electronica 6/Laboratorio Electronica 6/Proyecto/MCE_UART/UART.vhd" in Library work.
Architecture behavioral of Entity uart is up to date.
Compiling vhdl file "D:/Documentos/USAC/2022/Segundo Semestre 2022/Electronica 6/Laboratorio Electronica 6/Proyecto/MCE_UART/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <recepcion> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <UART> in library <work> (architecture <Behavioral>) with generics.
	contador_bits = 1250
	contador_half_bits = 625
	n_bits = 8


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <recepcion> in library <work> (Architecture <Behavioral>).
Entity <recepcion> analyzed. Unit <recepcion> generated.

Analyzing generic Entity <UART> in library <work> (Architecture <Behavioral>).
	contador_bits = 1250
	contador_half_bits = 625
	n_bits = 8
Entity <UART> analyzed. Unit <UART> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <recepcion>.
    Related source file is "D:/Documentos/USAC/2022/Segundo Semestre 2022/Electronica 6/Laboratorio Electronica 6/Proyecto/MCE_UART/recepcion.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk                       (falling_edge)       |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | d7                                             |
    | Power Up State     | d7                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <recepcion> synthesized.


Synthesizing Unit <UART>.
    Related source file is "D:/Documentos/USAC/2022/Segundo Semestre 2022/Electronica 6/Laboratorio Electronica 6/Proyecto/MCE_UART/UART.vhd".
    Found finite state machine <FSM_1> for signal <estados>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (falling_edge)       |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <rx_data>.
    Found 1-bit register for signal <read_data>.
    Found 11-bit register for signal <contador>.
    Found 11-bit adder for signal <contador$share0000> created at line 48.
    Found 3-bit register for signal <indice>.
    Found 3-bit adder for signal <indice$addsub0000> created at line 79.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <UART> synthesized.


Synthesizing Unit <top>.
    Related source file is "D:/Documentos/USAC/2022/Segundo Semestre 2022/Electronica 6/Laboratorio Electronica 6/Proyecto/MCE_UART/top.vhd".
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 11
 1-bit register                                        : 9
 11-bit register                                       : 1
 3-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <UART_RX/estados/FSM> on signal <estados[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 11
 stop  | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <RX/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 d7    | 000
 d6    | 001
 d5    | 011
 d4    | 010
 d3    | 110
 d2    | 111
 d1    | 101
 d0    | 100
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <UART> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 85
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 10
#      LUT2                        : 3
#      LUT3                        : 2
#      LUT3_D                      : 3
#      LUT3_L                      : 2
#      LUT4                        : 34
#      LUT4_D                      : 3
#      LUT4_L                      : 3
#      MUXCY                       : 10
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 28
#      FD_1                        : 15
#      FDC_1                       : 2
#      FDCE_1                      : 1
#      FDE_1                       : 8
#      FDS_1                       : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                       34  out of    704     4%  
 Number of Slice Flip Flops:             28  out of   1408     1%  
 Number of 4 input LUTs:                 61  out of   1408     4%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    108    12%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_12                             | BUFGP                  | 28    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.362ns (Maximum Frequency: 186.513MHz)
   Minimum input arrival time before clock: 4.758ns
   Maximum output required time after clock: 6.375ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_12'
  Clock period: 5.362ns (frequency: 186.513MHz)
  Total number of paths / destination ports: 775 / 30
-------------------------------------------------------------------------
Delay:               5.362ns (Levels of Logic = 4)
  Source:            UART_RX/contador_5 (FF)
  Destination:       UART_RX/contador_10 (FF)
  Source Clock:      clk_12 falling
  Destination Clock: clk_12 falling

  Data Path: UART_RX/contador_5 to UART_RX/contador_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.495   0.646  UART_RX/contador_5 (UART_RX/contador_5)
     LUT4:I0->O            1   0.561   0.423  UART_RX/estados_cmp_eq00001_SW2 (N29)
     LUT4:I1->O            7   0.562   0.604  UART_RX/estados_cmp_eq0001 (UART_RX/estados_cmp_eq0001)
     LUT4_D:I3->O         10   0.561   0.752  UART_RX/contador_mux0000<0>11 (UART_RX/N01)
     LUT4:I3->O            1   0.561   0.000  UART_RX/contador_mux0000<8>1 (UART_RX/contador_mux0000<8>)
     FD_1:D                    0.197          UART_RX/contador_2
    ----------------------------------------
    Total                      5.362ns (2.937ns logic, 2.425ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_12'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.758ns (Levels of Logic = 4)
  Source:            RXIN (PAD)
  Destination:       UART_RX/contador_10 (FF)
  Destination Clock: clk_12 falling

  Data Path: RXIN to UART_RX/contador_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.824   0.901  RXIN_IBUF (RXIN_IBUF)
     LUT4:I0->O            1   0.561   0.380  UART_RX/estados_cmp_eq0000_SW2 (N22)
     LUT4_D:I2->O         10   0.561   0.773  UART_RX/contador_mux0000<0>21 (UART_RX/N3)
     LUT4:I2->O            1   0.561   0.000  UART_RX/contador_mux0000<9>1 (UART_RX/contador_mux0000<9>)
     FD_1:D                    0.197          UART_RX/contador_1
    ----------------------------------------
    Total                      4.758ns (2.704ns logic, 2.054ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_12'
  Total number of paths / destination ports: 11 / 10
-------------------------------------------------------------------------
Offset:              6.375ns (Levels of Logic = 2)
  Source:            RX/state_FSM_FFd2 (FF)
  Destination:       Salida (PAD)
  Source Clock:      clk_12 falling

  Data Path: RX/state_FSM_FFd2 to Salida
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            4   0.495   0.565  RX/state_FSM_FFd2 (RX/state_FSM_FFd2)
     LUT2:I1->O            1   0.562   0.357  RX/state_FSM_Out01 (Salida_OBUF)
     OBUF:I->O                 4.396          Salida_OBUF (Salida)
    ----------------------------------------
    Total                      6.375ns (5.453ns logic, 0.922ns route)
                                       (85.5% logic, 14.5% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.16 secs
 
--> 

Total memory usage is 4513536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

