0.6
2017.2
Jun 15 2017
18:52:51
C:/FPGA_EGR680/time_multiplexed/time_multiplexed.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/FPGA_EGR680/time_multiplexed/time_multiplexed.srcs/sim_1/new/clk_div_tp.v,1537145117,verilog,,,,clk_div_tp,,,,,,,,
C:/FPGA_EGR680/time_multiplexed/time_multiplexed.srcs/sources_1/new/clk_divider.v,1537144810,verilog,,,,clk_divider,,,,,,,,
C:/FPGA_EGR680/time_multiplexed/time_multiplexed.srcs/sources_1/new/decoder.v,1536882233,verilog,,,,decoder,,,,,,,,
C:/FPGA_EGR680/time_multiplexed/time_multiplexed.srcs/sources_1/new/time_multiplexed_top.v,1537145064,verilog,,,,time_multiplexed_top,,,,,,,,
