C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1   -part LFE3_70E  -package FN672C  -grade -8    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\synlog\report\SDI2_impl1_premap.xml -merge_inferred_clocks 0  -top_level_module  TOP_LEVEL  -implementation  impl1  -oedif  C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\SDI2_impl1.edi  -conchk_prepass  C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\SDI2_impl1_cck.rpt   -freq 200.000   C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\synwork\SDI2_impl1_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\synwork\SDI2_impl1_prem.srd  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp3.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\syntmp\SDI2_impl1.plg  -osyn  C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\synwork\SDI2_impl1_prem.srd  -prjdir  C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\  -prjname  proj_1  -log  C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\synlog\SDI2_impl1_premap.srr  -sn  2020.03  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl1 -part LFE3_70E -package FN672C -grade -8 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\SDI2_impl1_premap.xml -merge_inferred_clocks 0 -top_level_module TOP_LEVEL -implementation impl1 -oedif ..\SDI2_impl1.edi -conchk_prepass ..\SDI2_impl1_cck.rpt -freq 200.000 ..\synwork\SDI2_impl1_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\SDI2_impl1_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\ecp3.v -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam SDI2_impl1.plg -osyn ..\synwork\SDI2_impl1_prem.srd -prjdir ..\ -prjname proj_1 -log ..\synlog\SDI2_impl1_premap.srr -sn 2020.03 -jobname "premap"
rc:1 success:1 runtime:1
file:..\SDI2_impl1.edi|io:o|time:1611643385|size:1052359|exec:0|csum:
file:..\SDI2_impl1_cck.rpt|io:o|time:1611644095|size:5640|exec:0|csum:
file:..\synwork\SDI2_impl1_mult.srs|io:i|time:1611644094|size:6483|exec:0|csum:983DE8464BFE1AC546FC1F39FE3262B5
file:..\synwork\SDI2_impl1_prem.srd|io:o|time:1611644095|size:227091|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\ecp3.v|io:i|time:1603963254|size:120358|exec:0|csum:665379F62F02140575933AC4E19E0F5B
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603963254|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:SDI2_impl1.plg|io:o|time:1611644094|size:0|exec:0|csum:
file:..\synwork\SDI2_impl1_prem.srd|io:o|time:1611644095|size:227091|exec:0|csum:
file:..\synlog\SDI2_impl1_premap.srr|io:o|time:1611644095|size:28870|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1604328808|size:39068160|exec:1|csum:CAC6F9ADE3977131E72FBFF09304A825
