|slc3_testtop
SW[0] => slc3:slc.SW[0]
SW[1] => slc3:slc.SW[1]
SW[2] => slc3:slc.SW[2]
SW[3] => slc3:slc.SW[3]
SW[4] => slc3:slc.SW[4]
SW[5] => slc3:slc.SW[5]
SW[6] => slc3:slc.SW[6]
SW[7] => slc3:slc.SW[7]
SW[8] => slc3:slc.SW[8]
SW[9] => slc3:slc.SW[9]
Clk => Clk.IN1
Run => sync:button_sync[1].d
Continue => sync:button_sync[0].d
LED[0] << slc3:slc.LED[0]
LED[1] << slc3:slc.LED[1]
LED[2] << slc3:slc.LED[2]
LED[3] << slc3:slc.LED[3]
LED[4] << slc3:slc.LED[4]
LED[5] << slc3:slc.LED[5]
LED[6] << slc3:slc.LED[6]
LED[7] << slc3:slc.LED[7]
LED[8] << slc3:slc.LED[8]
LED[9] << slc3:slc.LED[9]
HEX0[0] << slc3:slc.HEX0[0]
HEX0[1] << slc3:slc.HEX0[1]
HEX0[2] << slc3:slc.HEX0[2]
HEX0[3] << slc3:slc.HEX0[3]
HEX0[4] << slc3:slc.HEX0[4]
HEX0[5] << slc3:slc.HEX0[5]
HEX0[6] << slc3:slc.HEX0[6]
HEX1[0] << slc3:slc.HEX1[0]
HEX1[1] << slc3:slc.HEX1[1]
HEX1[2] << slc3:slc.HEX1[2]
HEX1[3] << slc3:slc.HEX1[3]
HEX1[4] << slc3:slc.HEX1[4]
HEX1[5] << slc3:slc.HEX1[5]
HEX1[6] << slc3:slc.HEX1[6]
HEX2[0] << slc3:slc.HEX2[0]
HEX2[1] << slc3:slc.HEX2[1]
HEX2[2] << slc3:slc.HEX2[2]
HEX2[3] << slc3:slc.HEX2[3]
HEX2[4] << slc3:slc.HEX2[4]
HEX2[5] << slc3:slc.HEX2[5]
HEX2[6] << slc3:slc.HEX2[6]
HEX3[0] << slc3:slc.HEX3[0]
HEX3[1] << slc3:slc.HEX3[1]
HEX3[2] << slc3:slc.HEX3[2]
HEX3[3] << slc3:slc.HEX3[3]
HEX3[4] << slc3:slc.HEX3[4]
HEX3[5] << slc3:slc.HEX3[5]
HEX3[6] << slc3:slc.HEX3[6]
PC[0] << slc3:slc.PC[0]
PC[1] << slc3:slc.PC[1]
PC[2] << slc3:slc.PC[2]
PC[3] << slc3:slc.PC[3]
PC[4] << slc3:slc.PC[4]
PC[5] << slc3:slc.PC[5]
PC[6] << slc3:slc.PC[6]
PC[7] << slc3:slc.PC[7]
PC[8] << slc3:slc.PC[8]
PC[9] << slc3:slc.PC[9]
PC[10] << slc3:slc.PC[10]
PC[11] << slc3:slc.PC[11]
PC[12] << slc3:slc.PC[12]
PC[13] << slc3:slc.PC[13]
PC[14] << slc3:slc.PC[14]
PC[15] << slc3:slc.PC[15]
MAR[0] << slc3:slc.MAR[0]
MAR[1] << slc3:slc.MAR[1]
MAR[2] << slc3:slc.MAR[2]
MAR[3] << slc3:slc.MAR[3]
MAR[4] << slc3:slc.MAR[4]
MAR[5] << slc3:slc.MAR[5]
MAR[6] << slc3:slc.MAR[6]
MAR[7] << slc3:slc.MAR[7]
MAR[8] << slc3:slc.MAR[8]
MAR[9] << slc3:slc.MAR[9]
MAR[10] << slc3:slc.MAR[10]
MAR[11] << slc3:slc.MAR[11]
MAR[12] << slc3:slc.MAR[12]
MAR[13] << slc3:slc.MAR[13]
MAR[14] << slc3:slc.MAR[14]
MAR[15] << slc3:slc.MAR[15]
MDR[0] << slc3:slc.MDR[0]
MDR[1] << slc3:slc.MDR[1]
MDR[2] << slc3:slc.MDR[2]
MDR[3] << slc3:slc.MDR[3]
MDR[4] << slc3:slc.MDR[4]
MDR[5] << slc3:slc.MDR[5]
MDR[6] << slc3:slc.MDR[6]
MDR[7] << slc3:slc.MDR[7]
MDR[8] << slc3:slc.MDR[8]
MDR[9] << slc3:slc.MDR[9]
MDR[10] << slc3:slc.MDR[10]
MDR[11] << slc3:slc.MDR[11]
MDR[12] << slc3:slc.MDR[12]
MDR[13] << slc3:slc.MDR[13]
MDR[14] << slc3:slc.MDR[14]
MDR[15] << slc3:slc.MDR[15]
IR[0] << slc3:slc.IR[0]
IR[1] << slc3:slc.IR[1]
IR[2] << slc3:slc.IR[2]
IR[3] << slc3:slc.IR[3]
IR[4] << slc3:slc.IR[4]
IR[5] << slc3:slc.IR[5]
IR[6] << slc3:slc.IR[6]
IR[7] << slc3:slc.IR[7]
IR[8] << slc3:slc.IR[8]
IR[9] << slc3:slc.IR[9]
IR[10] << slc3:slc.IR[10]
IR[11] << slc3:slc.IR[11]
IR[12] << slc3:slc.IR[12]
IR[13] << slc3:slc.IR[13]
IR[14] << slc3:slc.IR[14]
IR[15] << slc3:slc.IR[15]
Reset_Val << slc3:slc.Reset_Val
MARMUXval[0] << slc3:slc.MARMUXval[0]
MARMUXval[1] << slc3:slc.MARMUXval[1]
MARMUXval[2] << slc3:slc.MARMUXval[2]
MARMUXval[3] << slc3:slc.MARMUXval[3]
MARMUXval[4] << slc3:slc.MARMUXval[4]
MARMUXval[5] << slc3:slc.MARMUXval[5]
MARMUXval[6] << slc3:slc.MARMUXval[6]
MARMUXval[7] << slc3:slc.MARMUXval[7]
MARMUXval[8] << slc3:slc.MARMUXval[8]
MARMUXval[9] << slc3:slc.MARMUXval[9]
MARMUXval[10] << slc3:slc.MARMUXval[10]
MARMUXval[11] << slc3:slc.MARMUXval[11]
MARMUXval[12] << slc3:slc.MARMUXval[12]
MARMUXval[13] << slc3:slc.MARMUXval[13]
MARMUXval[14] << slc3:slc.MARMUXval[14]
MARMUXval[15] << slc3:slc.MARMUXval[15]
SR1MUX_Outval[0] << slc3:slc.SR1MUX_Outval[0]
SR1MUX_Outval[1] << slc3:slc.SR1MUX_Outval[1]
SR1MUX_Outval[2] << slc3:slc.SR1MUX_Outval[2]
SR1MUX_Outval[3] << slc3:slc.SR1MUX_Outval[3]
SR1MUX_Outval[4] << slc3:slc.SR1MUX_Outval[4]
SR1MUX_Outval[5] << slc3:slc.SR1MUX_Outval[5]
SR1MUX_Outval[6] << slc3:slc.SR1MUX_Outval[6]
SR1MUX_Outval[7] << slc3:slc.SR1MUX_Outval[7]
SR1MUX_Outval[8] << slc3:slc.SR1MUX_Outval[8]
SR1MUX_Outval[9] << slc3:slc.SR1MUX_Outval[9]
SR1MUX_Outval[10] << slc3:slc.SR1MUX_Outval[10]
SR1MUX_Outval[11] << slc3:slc.SR1MUX_Outval[11]
SR1MUX_Outval[12] << slc3:slc.SR1MUX_Outval[12]
SR1MUX_Outval[13] << slc3:slc.SR1MUX_Outval[13]
SR1MUX_Outval[14] << slc3:slc.SR1MUX_Outval[14]
SR1MUX_Outval[15] << slc3:slc.SR1MUX_Outval[15]


|slc3_testtop|sync:button_sync[0]
Clk => q~reg0.CLK
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|sync:button_sync[1]
Clk => q~reg0.CLK
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc
SW[0] => Mem2IO:memory_subsystem.Switches[0]
SW[1] => Mem2IO:memory_subsystem.Switches[1]
SW[2] => Mem2IO:memory_subsystem.Switches[2]
SW[3] => Mem2IO:memory_subsystem.Switches[3]
SW[4] => Mem2IO:memory_subsystem.Switches[4]
SW[5] => Mem2IO:memory_subsystem.Switches[5]
SW[6] => Mem2IO:memory_subsystem.Switches[6]
SW[7] => Mem2IO:memory_subsystem.Switches[7]
SW[8] => Mem2IO:memory_subsystem.Switches[8]
SW[9] => Mem2IO:memory_subsystem.Switches[9]
Clk => datapath:d0.Clk
Clk => Mem2IO:memory_subsystem.Clk
Clk => ISDU:state_controller.Clk
Reset => datapath:d0.Reset
Reset => Mem2IO:memory_subsystem.Reset
Reset => ISDU:state_controller.Reset
Reset => Reset_Val.DATAIN
Run => ISDU:state_controller.Run
Continue => ISDU:state_controller.Continue
LED[0] <= datapath:d0.LED[0]
LED[1] <= datapath:d0.LED[1]
LED[2] <= datapath:d0.LED[2]
LED[3] <= datapath:d0.LED[3]
LED[4] <= datapath:d0.LED[4]
LED[5] <= datapath:d0.LED[5]
LED[6] <= datapath:d0.LED[6]
LED[7] <= datapath:d0.LED[7]
LED[8] <= datapath:d0.LED[8]
LED[9] <= datapath:d0.LED[9]
Data_from_SRAM[0] => Mem2IO:memory_subsystem.Data_from_SRAM[0]
Data_from_SRAM[1] => Mem2IO:memory_subsystem.Data_from_SRAM[1]
Data_from_SRAM[2] => Mem2IO:memory_subsystem.Data_from_SRAM[2]
Data_from_SRAM[3] => Mem2IO:memory_subsystem.Data_from_SRAM[3]
Data_from_SRAM[4] => Mem2IO:memory_subsystem.Data_from_SRAM[4]
Data_from_SRAM[5] => Mem2IO:memory_subsystem.Data_from_SRAM[5]
Data_from_SRAM[6] => Mem2IO:memory_subsystem.Data_from_SRAM[6]
Data_from_SRAM[7] => Mem2IO:memory_subsystem.Data_from_SRAM[7]
Data_from_SRAM[8] => Mem2IO:memory_subsystem.Data_from_SRAM[8]
Data_from_SRAM[9] => Mem2IO:memory_subsystem.Data_from_SRAM[9]
Data_from_SRAM[10] => Mem2IO:memory_subsystem.Data_from_SRAM[10]
Data_from_SRAM[11] => Mem2IO:memory_subsystem.Data_from_SRAM[11]
Data_from_SRAM[12] => Mem2IO:memory_subsystem.Data_from_SRAM[12]
Data_from_SRAM[13] => Mem2IO:memory_subsystem.Data_from_SRAM[13]
Data_from_SRAM[14] => Mem2IO:memory_subsystem.Data_from_SRAM[14]
Data_from_SRAM[15] => Mem2IO:memory_subsystem.Data_from_SRAM[15]
OE <= ISDU:state_controller.Mem_OE
WE <= ISDU:state_controller.Mem_WE
PC[0] <= datapath:d0.PC[0]
PC[1] <= datapath:d0.PC[1]
PC[2] <= datapath:d0.PC[2]
PC[3] <= datapath:d0.PC[3]
PC[4] <= datapath:d0.PC[4]
PC[5] <= datapath:d0.PC[5]
PC[6] <= datapath:d0.PC[6]
PC[7] <= datapath:d0.PC[7]
PC[8] <= datapath:d0.PC[8]
PC[9] <= datapath:d0.PC[9]
PC[10] <= datapath:d0.PC[10]
PC[11] <= datapath:d0.PC[11]
PC[12] <= datapath:d0.PC[12]
PC[13] <= datapath:d0.PC[13]
PC[14] <= datapath:d0.PC[14]
PC[15] <= datapath:d0.PC[15]
MAR[0] <= datapath:d0.MAR[0]
MAR[1] <= datapath:d0.MAR[1]
MAR[2] <= datapath:d0.MAR[2]
MAR[3] <= datapath:d0.MAR[3]
MAR[4] <= datapath:d0.MAR[4]
MAR[5] <= datapath:d0.MAR[5]
MAR[6] <= datapath:d0.MAR[6]
MAR[7] <= datapath:d0.MAR[7]
MAR[8] <= datapath:d0.MAR[8]
MAR[9] <= datapath:d0.MAR[9]
MAR[10] <= datapath:d0.MAR[10]
MAR[11] <= datapath:d0.MAR[11]
MAR[12] <= datapath:d0.MAR[12]
MAR[13] <= datapath:d0.MAR[13]
MAR[14] <= datapath:d0.MAR[14]
MAR[15] <= datapath:d0.MAR[15]
MDR[0] <= datapath:d0.MDR[0]
MDR[1] <= datapath:d0.MDR[1]
MDR[2] <= datapath:d0.MDR[2]
MDR[3] <= datapath:d0.MDR[3]
MDR[4] <= datapath:d0.MDR[4]
MDR[5] <= datapath:d0.MDR[5]
MDR[6] <= datapath:d0.MDR[6]
MDR[7] <= datapath:d0.MDR[7]
MDR[8] <= datapath:d0.MDR[8]
MDR[9] <= datapath:d0.MDR[9]
MDR[10] <= datapath:d0.MDR[10]
MDR[11] <= datapath:d0.MDR[11]
MDR[12] <= datapath:d0.MDR[12]
MDR[13] <= datapath:d0.MDR[13]
MDR[14] <= datapath:d0.MDR[14]
MDR[15] <= datapath:d0.MDR[15]
IR[0] <= datapath:d0.IR[0]
IR[1] <= datapath:d0.IR[1]
IR[2] <= datapath:d0.IR[2]
IR[3] <= datapath:d0.IR[3]
IR[4] <= datapath:d0.IR[4]
IR[5] <= datapath:d0.IR[5]
IR[6] <= datapath:d0.IR[6]
IR[7] <= datapath:d0.IR[7]
IR[8] <= datapath:d0.IR[8]
IR[9] <= datapath:d0.IR[9]
IR[10] <= datapath:d0.IR[10]
IR[11] <= datapath:d0.IR[11]
IR[12] <= datapath:d0.IR[12]
IR[13] <= datapath:d0.IR[13]
IR[14] <= datapath:d0.IR[14]
IR[15] <= datapath:d0.IR[15]
HEX0[0] <= HexDriver:hex_drivers[0].Out0[0]
HEX0[1] <= HexDriver:hex_drivers[0].Out0[1]
HEX0[2] <= HexDriver:hex_drivers[0].Out0[2]
HEX0[3] <= HexDriver:hex_drivers[0].Out0[3]
HEX0[4] <= HexDriver:hex_drivers[0].Out0[4]
HEX0[5] <= HexDriver:hex_drivers[0].Out0[5]
HEX0[6] <= HexDriver:hex_drivers[0].Out0[6]
HEX1[0] <= HexDriver:hex_drivers[1].Out0[0]
HEX1[1] <= HexDriver:hex_drivers[1].Out0[1]
HEX1[2] <= HexDriver:hex_drivers[1].Out0[2]
HEX1[3] <= HexDriver:hex_drivers[1].Out0[3]
HEX1[4] <= HexDriver:hex_drivers[1].Out0[4]
HEX1[5] <= HexDriver:hex_drivers[1].Out0[5]
HEX1[6] <= HexDriver:hex_drivers[1].Out0[6]
HEX2[0] <= HexDriver:hex_drivers[2].Out0[0]
HEX2[1] <= HexDriver:hex_drivers[2].Out0[1]
HEX2[2] <= HexDriver:hex_drivers[2].Out0[2]
HEX2[3] <= HexDriver:hex_drivers[2].Out0[3]
HEX2[4] <= HexDriver:hex_drivers[2].Out0[4]
HEX2[5] <= HexDriver:hex_drivers[2].Out0[5]
HEX2[6] <= HexDriver:hex_drivers[2].Out0[6]
HEX3[0] <= HexDriver:hex_drivers[3].Out0[0]
HEX3[1] <= HexDriver:hex_drivers[3].Out0[1]
HEX3[2] <= HexDriver:hex_drivers[3].Out0[2]
HEX3[3] <= HexDriver:hex_drivers[3].Out0[3]
HEX3[4] <= HexDriver:hex_drivers[3].Out0[4]
HEX3[5] <= HexDriver:hex_drivers[3].Out0[5]
HEX3[6] <= HexDriver:hex_drivers[3].Out0[6]
ADDR[0] <= datapath:d0.MAR[0]
ADDR[1] <= datapath:d0.MAR[1]
ADDR[2] <= datapath:d0.MAR[2]
ADDR[3] <= datapath:d0.MAR[3]
ADDR[4] <= datapath:d0.MAR[4]
ADDR[5] <= datapath:d0.MAR[5]
ADDR[6] <= datapath:d0.MAR[6]
ADDR[7] <= datapath:d0.MAR[7]
ADDR[8] <= datapath:d0.MAR[8]
ADDR[9] <= datapath:d0.MAR[9]
ADDR[10] <= datapath:d0.MAR[10]
ADDR[11] <= datapath:d0.MAR[11]
ADDR[12] <= datapath:d0.MAR[12]
ADDR[13] <= datapath:d0.MAR[13]
ADDR[14] <= datapath:d0.MAR[14]
ADDR[15] <= datapath:d0.MAR[15]
Data_to_SRAM[0] <= Mem2IO:memory_subsystem.Data_to_SRAM[0]
Data_to_SRAM[1] <= Mem2IO:memory_subsystem.Data_to_SRAM[1]
Data_to_SRAM[2] <= Mem2IO:memory_subsystem.Data_to_SRAM[2]
Data_to_SRAM[3] <= Mem2IO:memory_subsystem.Data_to_SRAM[3]
Data_to_SRAM[4] <= Mem2IO:memory_subsystem.Data_to_SRAM[4]
Data_to_SRAM[5] <= Mem2IO:memory_subsystem.Data_to_SRAM[5]
Data_to_SRAM[6] <= Mem2IO:memory_subsystem.Data_to_SRAM[6]
Data_to_SRAM[7] <= Mem2IO:memory_subsystem.Data_to_SRAM[7]
Data_to_SRAM[8] <= Mem2IO:memory_subsystem.Data_to_SRAM[8]
Data_to_SRAM[9] <= Mem2IO:memory_subsystem.Data_to_SRAM[9]
Data_to_SRAM[10] <= Mem2IO:memory_subsystem.Data_to_SRAM[10]
Data_to_SRAM[11] <= Mem2IO:memory_subsystem.Data_to_SRAM[11]
Data_to_SRAM[12] <= Mem2IO:memory_subsystem.Data_to_SRAM[12]
Data_to_SRAM[13] <= Mem2IO:memory_subsystem.Data_to_SRAM[13]
Data_to_SRAM[14] <= Mem2IO:memory_subsystem.Data_to_SRAM[14]
Data_to_SRAM[15] <= Mem2IO:memory_subsystem.Data_to_SRAM[15]
Reset_Val <= Reset.DB_MAX_OUTPUT_PORT_TYPE
MARMUXval[0] <= datapath:d0.MARMUXval[0]
MARMUXval[1] <= datapath:d0.MARMUXval[1]
MARMUXval[2] <= datapath:d0.MARMUXval[2]
MARMUXval[3] <= datapath:d0.MARMUXval[3]
MARMUXval[4] <= datapath:d0.MARMUXval[4]
MARMUXval[5] <= datapath:d0.MARMUXval[5]
MARMUXval[6] <= datapath:d0.MARMUXval[6]
MARMUXval[7] <= datapath:d0.MARMUXval[7]
MARMUXval[8] <= datapath:d0.MARMUXval[8]
MARMUXval[9] <= datapath:d0.MARMUXval[9]
MARMUXval[10] <= datapath:d0.MARMUXval[10]
MARMUXval[11] <= datapath:d0.MARMUXval[11]
MARMUXval[12] <= datapath:d0.MARMUXval[12]
MARMUXval[13] <= datapath:d0.MARMUXval[13]
MARMUXval[14] <= datapath:d0.MARMUXval[14]
MARMUXval[15] <= datapath:d0.MARMUXval[15]
SR1MUX_Outval[0] <= datapath:d0.SR1MUX_Outval[0]
SR1MUX_Outval[1] <= datapath:d0.SR1MUX_Outval[1]
SR1MUX_Outval[2] <= datapath:d0.SR1MUX_Outval[2]
SR1MUX_Outval[3] <= datapath:d0.SR1MUX_Outval[3]
SR1MUX_Outval[4] <= datapath:d0.SR1MUX_Outval[4]
SR1MUX_Outval[5] <= datapath:d0.SR1MUX_Outval[5]
SR1MUX_Outval[6] <= datapath:d0.SR1MUX_Outval[6]
SR1MUX_Outval[7] <= datapath:d0.SR1MUX_Outval[7]
SR1MUX_Outval[8] <= datapath:d0.SR1MUX_Outval[8]
SR1MUX_Outval[9] <= datapath:d0.SR1MUX_Outval[9]
SR1MUX_Outval[10] <= datapath:d0.SR1MUX_Outval[10]
SR1MUX_Outval[11] <= datapath:d0.SR1MUX_Outval[11]
SR1MUX_Outval[12] <= datapath:d0.SR1MUX_Outval[12]
SR1MUX_Outval[13] <= datapath:d0.SR1MUX_Outval[13]
SR1MUX_Outval[14] <= datapath:d0.SR1MUX_Outval[14]
SR1MUX_Outval[15] <= datapath:d0.SR1MUX_Outval[15]


|slc3_testtop|slc3:slc|HexDriver:hex_drivers[0]
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|HexDriver:hex_drivers[1]
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|HexDriver:hex_drivers[2]
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|HexDriver:hex_drivers[3]
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0
Clk => REGFILE_:regfile.Clk
Clk => PC_:pc.Clk
Clk => MDR_:mdr.Clk
Clk => MAR_:mar.Clk
Clk => IR_:ir.Clk
Clk => BEN_:ben.Clk
Clk => LED[0]~reg0.CLK
Clk => LED[1]~reg0.CLK
Clk => LED[2]~reg0.CLK
Clk => LED[3]~reg0.CLK
Clk => LED[4]~reg0.CLK
Clk => LED[5]~reg0.CLK
Clk => LED[6]~reg0.CLK
Clk => LED[7]~reg0.CLK
Clk => LED[8]~reg0.CLK
Clk => LED[9]~reg0.CLK
Reset => PC_:pc.Reset
Reset => BEN_:ben.Reset
LD_REG => REGFILE_:regfile.LD_REG
LD_PC => PC_:pc.LD_PC
LD_MDR => MDR_:mdr.LD_MDR
LD_MAR => MAR_:mar.LD_MAR
LD_IR => IR_:ir.LD_IR
LD_BEN => BEN_:ben.LD_BEN
LD_CC => BEN_:ben.LD_CC
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
LD_LED => LED.OUTPUTSELECT
GatePC => BUS_:bus.GatePC
GateMDR => BUS_:bus.GateMDR
GateALU => BUS_:bus.GateALU
GateMARMUX => BUS_:bus.GateMARMUX
ALUK[0] => ALU_:alu.ALUK[0]
ALUK[1] => ALU_:alu.ALUK[1]
PCMUX[0] => PCMUX_:pcmux.PCMUX[0]
PCMUX[1] => PCMUX_:pcmux.PCMUX[1]
ADDR2MUX[0] => ADDR_ADDER_:addr_adder.ADDR2MUX[0]
ADDR2MUX[1] => ADDR_ADDER_:addr_adder.ADDR2MUX[1]
DRMUX => DRMUX_:drmux.DRMUX
SR1MUX => SR1MUX_:sr1mux.SR1MUX
SR2MUX => ADDR_ADDER_:addr_adder.SR2MUX
ADDR1MUX => ADDR_ADDER_:addr_adder.ADDR1MUX
MIO_EN => MIO_EN.IN1
MDR_In[0] => MDR_In[0].IN1
MDR_In[1] => MDR_In[1].IN1
MDR_In[2] => MDR_In[2].IN1
MDR_In[3] => MDR_In[3].IN1
MDR_In[4] => MDR_In[4].IN1
MDR_In[5] => MDR_In[5].IN1
MDR_In[6] => MDR_In[6].IN1
MDR_In[7] => MDR_In[7].IN1
MDR_In[8] => MDR_In[8].IN1
MDR_In[9] => MDR_In[9].IN1
MDR_In[10] => MDR_In[10].IN1
MDR_In[11] => MDR_In[11].IN1
MDR_In[12] => MDR_In[12].IN1
MDR_In[13] => MDR_In[13].IN1
MDR_In[14] => MDR_In[14].IN1
MDR_In[15] => MDR_In[15].IN1
IR[0] <= IR_:ir.IR[0]
IR[1] <= IR_:ir.IR[1]
IR[2] <= IR_:ir.IR[2]
IR[3] <= IR_:ir.IR[3]
IR[4] <= IR_:ir.IR[4]
IR[5] <= IR_:ir.IR[5]
IR[6] <= IR_:ir.IR[6]
IR[7] <= IR_:ir.IR[7]
IR[8] <= IR_:ir.IR[8]
IR[9] <= IR_:ir.IR[9]
IR[10] <= IR_:ir.IR[10]
IR[11] <= IR_:ir.IR[11]
IR[12] <= IR_:ir.IR[12]
IR[13] <= IR_:ir.IR[13]
IR[14] <= IR_:ir.IR[14]
IR[15] <= IR_:ir.IR[15]
PC[0] <= PC_:pc.PC[0]
PC[1] <= PC_:pc.PC[1]
PC[2] <= PC_:pc.PC[2]
PC[3] <= PC_:pc.PC[3]
PC[4] <= PC_:pc.PC[4]
PC[5] <= PC_:pc.PC[5]
PC[6] <= PC_:pc.PC[6]
PC[7] <= PC_:pc.PC[7]
PC[8] <= PC_:pc.PC[8]
PC[9] <= PC_:pc.PC[9]
PC[10] <= PC_:pc.PC[10]
PC[11] <= PC_:pc.PC[11]
PC[12] <= PC_:pc.PC[12]
PC[13] <= PC_:pc.PC[13]
PC[14] <= PC_:pc.PC[14]
PC[15] <= PC_:pc.PC[15]
MAR[0] <= MAR_:mar.MAR[0]
MAR[1] <= MAR_:mar.MAR[1]
MAR[2] <= MAR_:mar.MAR[2]
MAR[3] <= MAR_:mar.MAR[3]
MAR[4] <= MAR_:mar.MAR[4]
MAR[5] <= MAR_:mar.MAR[5]
MAR[6] <= MAR_:mar.MAR[6]
MAR[7] <= MAR_:mar.MAR[7]
MAR[8] <= MAR_:mar.MAR[8]
MAR[9] <= MAR_:mar.MAR[9]
MAR[10] <= MAR_:mar.MAR[10]
MAR[11] <= MAR_:mar.MAR[11]
MAR[12] <= MAR_:mar.MAR[12]
MAR[13] <= MAR_:mar.MAR[13]
MAR[14] <= MAR_:mar.MAR[14]
MAR[15] <= MAR_:mar.MAR[15]
MDR[0] <= MDR_:mdr.MDR[0]
MDR[1] <= MDR_:mdr.MDR[1]
MDR[2] <= MDR_:mdr.MDR[2]
MDR[3] <= MDR_:mdr.MDR[3]
MDR[4] <= MDR_:mdr.MDR[4]
MDR[5] <= MDR_:mdr.MDR[5]
MDR[6] <= MDR_:mdr.MDR[6]
MDR[7] <= MDR_:mdr.MDR[7]
MDR[8] <= MDR_:mdr.MDR[8]
MDR[9] <= MDR_:mdr.MDR[9]
MDR[10] <= MDR_:mdr.MDR[10]
MDR[11] <= MDR_:mdr.MDR[11]
MDR[12] <= MDR_:mdr.MDR[12]
MDR[13] <= MDR_:mdr.MDR[13]
MDR[14] <= MDR_:mdr.MDR[14]
MDR[15] <= MDR_:mdr.MDR[15]
BEN <= BEN_:ben.BEN
LED[0] <= LED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= LED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= LED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= LED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= LED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= LED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= LED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= LED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[8] <= LED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[9] <= LED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MARMUXval[0] <= ADDR_ADDER_:addr_adder.MARMUX[0]
MARMUXval[1] <= ADDR_ADDER_:addr_adder.MARMUX[1]
MARMUXval[2] <= ADDR_ADDER_:addr_adder.MARMUX[2]
MARMUXval[3] <= ADDR_ADDER_:addr_adder.MARMUX[3]
MARMUXval[4] <= ADDR_ADDER_:addr_adder.MARMUX[4]
MARMUXval[5] <= ADDR_ADDER_:addr_adder.MARMUX[5]
MARMUXval[6] <= ADDR_ADDER_:addr_adder.MARMUX[6]
MARMUXval[7] <= ADDR_ADDER_:addr_adder.MARMUX[7]
MARMUXval[8] <= ADDR_ADDER_:addr_adder.MARMUX[8]
MARMUXval[9] <= ADDR_ADDER_:addr_adder.MARMUX[9]
MARMUXval[10] <= ADDR_ADDER_:addr_adder.MARMUX[10]
MARMUXval[11] <= ADDR_ADDER_:addr_adder.MARMUX[11]
MARMUXval[12] <= ADDR_ADDER_:addr_adder.MARMUX[12]
MARMUXval[13] <= ADDR_ADDER_:addr_adder.MARMUX[13]
MARMUXval[14] <= ADDR_ADDER_:addr_adder.MARMUX[14]
MARMUXval[15] <= ADDR_ADDER_:addr_adder.MARMUX[15]
SR1MUX_Outval[0] <= SR1MUX_:sr1mux.SR1MUX_Out[0]
SR1MUX_Outval[1] <= SR1MUX_:sr1mux.SR1MUX_Out[1]
SR1MUX_Outval[2] <= SR1MUX_:sr1mux.SR1MUX_Out[2]
SR1MUX_Outval[3] <= <GND>
SR1MUX_Outval[4] <= <GND>
SR1MUX_Outval[5] <= <GND>
SR1MUX_Outval[6] <= <GND>
SR1MUX_Outval[7] <= <GND>
SR1MUX_Outval[8] <= <GND>
SR1MUX_Outval[9] <= <GND>
SR1MUX_Outval[10] <= <GND>
SR1MUX_Outval[11] <= <GND>
SR1MUX_Outval[12] <= <GND>
SR1MUX_Outval[13] <= <GND>
SR1MUX_Outval[14] <= <GND>
SR1MUX_Outval[15] <= <GND>


|slc3_testtop|slc3:slc|datapath:d0|DRMUX_:drmux
DRMUX => Decoder0.IN0
IR[0] => ~NO_FANOUT~
IR[1] => ~NO_FANOUT~
IR[2] => ~NO_FANOUT~
IR[3] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[5] => ~NO_FANOUT~
IR[6] => ~NO_FANOUT~
IR[7] => ~NO_FANOUT~
IR[8] => ~NO_FANOUT~
IR[9] => DRMUX_Out.DATAA
IR[10] => DRMUX_Out.DATAA
IR[11] => DRMUX_Out.DATAA
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
DRMUX_Out[0] <= DRMUX_Out.DB_MAX_OUTPUT_PORT_TYPE
DRMUX_Out[1] <= DRMUX_Out.DB_MAX_OUTPUT_PORT_TYPE
DRMUX_Out[2] <= DRMUX_Out.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|SR1MUX_:sr1mux
SR1MUX => Decoder0.IN0
IR[0] => ~NO_FANOUT~
IR[1] => ~NO_FANOUT~
IR[2] => ~NO_FANOUT~
IR[3] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[5] => ~NO_FANOUT~
IR[6] => SR1MUX_Out.DATAB
IR[7] => SR1MUX_Out.DATAB
IR[8] => SR1MUX_Out.DATAB
IR[9] => SR1MUX_Out.DATAA
IR[10] => SR1MUX_Out.DATAA
IR[11] => SR1MUX_Out.DATAA
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
SR1MUX_Out[0] <= SR1MUX_Out.DB_MAX_OUTPUT_PORT_TYPE
SR1MUX_Out[1] <= SR1MUX_Out.DB_MAX_OUTPUT_PORT_TYPE
SR1MUX_Out[2] <= SR1MUX_Out.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|REGFILE_:regfile
Clk => reg_16:reg_0.Clk
Clk => reg_16:reg_1.Clk
Clk => reg_16:reg_2.Clk
Clk => reg_16:reg_3.Clk
Clk => reg_16:reg_4.Clk
Clk => reg_16:reg_5.Clk
Clk => reg_16:reg_6.Clk
Clk => reg_16:reg_7.Clk
Reset => reg_16:reg_0.Reset
Reset => reg_16:reg_1.Reset
Reset => reg_16:reg_2.Reset
Reset => reg_16:reg_3.Reset
Reset => reg_16:reg_4.Reset
Reset => reg_16:reg_5.Reset
Reset => reg_16:reg_6.Reset
Reset => reg_16:reg_7.Reset
DRMUX_Out[0] => DECODER_:decoder.DECODER_In[0]
DRMUX_Out[1] => DECODER_:decoder.DECODER_In[1]
DRMUX_Out[2] => DECODER_:decoder.DECODER_In[2]
SR1MUX_Out[0] => SR1MUX_Out[0].IN1
SR1MUX_Out[1] => SR1MUX_Out[1].IN1
SR1MUX_Out[2] => SR1MUX_Out[2].IN1
LD_REG => DECODER_:decoder.LD_REG
IR[0] => IR[0].IN1
IR[1] => IR[1].IN1
IR[2] => IR[2].IN1
IR[3] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[5] => ~NO_FANOUT~
IR[6] => ~NO_FANOUT~
IR[7] => ~NO_FANOUT~
IR[8] => ~NO_FANOUT~
IR[9] => ~NO_FANOUT~
IR[10] => ~NO_FANOUT~
IR[11] => ~NO_FANOUT~
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
BUS[0] => reg_16:reg_0.Data_In[0]
BUS[0] => reg_16:reg_1.Data_In[0]
BUS[0] => reg_16:reg_2.Data_In[0]
BUS[0] => reg_16:reg_3.Data_In[0]
BUS[0] => reg_16:reg_4.Data_In[0]
BUS[0] => reg_16:reg_5.Data_In[0]
BUS[0] => reg_16:reg_6.Data_In[0]
BUS[0] => reg_16:reg_7.Data_In[0]
BUS[1] => reg_16:reg_0.Data_In[1]
BUS[1] => reg_16:reg_1.Data_In[1]
BUS[1] => reg_16:reg_2.Data_In[1]
BUS[1] => reg_16:reg_3.Data_In[1]
BUS[1] => reg_16:reg_4.Data_In[1]
BUS[1] => reg_16:reg_5.Data_In[1]
BUS[1] => reg_16:reg_6.Data_In[1]
BUS[1] => reg_16:reg_7.Data_In[1]
BUS[2] => reg_16:reg_0.Data_In[2]
BUS[2] => reg_16:reg_1.Data_In[2]
BUS[2] => reg_16:reg_2.Data_In[2]
BUS[2] => reg_16:reg_3.Data_In[2]
BUS[2] => reg_16:reg_4.Data_In[2]
BUS[2] => reg_16:reg_5.Data_In[2]
BUS[2] => reg_16:reg_6.Data_In[2]
BUS[2] => reg_16:reg_7.Data_In[2]
BUS[3] => reg_16:reg_0.Data_In[3]
BUS[3] => reg_16:reg_1.Data_In[3]
BUS[3] => reg_16:reg_2.Data_In[3]
BUS[3] => reg_16:reg_3.Data_In[3]
BUS[3] => reg_16:reg_4.Data_In[3]
BUS[3] => reg_16:reg_5.Data_In[3]
BUS[3] => reg_16:reg_6.Data_In[3]
BUS[3] => reg_16:reg_7.Data_In[3]
BUS[4] => reg_16:reg_0.Data_In[4]
BUS[4] => reg_16:reg_1.Data_In[4]
BUS[4] => reg_16:reg_2.Data_In[4]
BUS[4] => reg_16:reg_3.Data_In[4]
BUS[4] => reg_16:reg_4.Data_In[4]
BUS[4] => reg_16:reg_5.Data_In[4]
BUS[4] => reg_16:reg_6.Data_In[4]
BUS[4] => reg_16:reg_7.Data_In[4]
BUS[5] => reg_16:reg_0.Data_In[5]
BUS[5] => reg_16:reg_1.Data_In[5]
BUS[5] => reg_16:reg_2.Data_In[5]
BUS[5] => reg_16:reg_3.Data_In[5]
BUS[5] => reg_16:reg_4.Data_In[5]
BUS[5] => reg_16:reg_5.Data_In[5]
BUS[5] => reg_16:reg_6.Data_In[5]
BUS[5] => reg_16:reg_7.Data_In[5]
BUS[6] => reg_16:reg_0.Data_In[6]
BUS[6] => reg_16:reg_1.Data_In[6]
BUS[6] => reg_16:reg_2.Data_In[6]
BUS[6] => reg_16:reg_3.Data_In[6]
BUS[6] => reg_16:reg_4.Data_In[6]
BUS[6] => reg_16:reg_5.Data_In[6]
BUS[6] => reg_16:reg_6.Data_In[6]
BUS[6] => reg_16:reg_7.Data_In[6]
BUS[7] => reg_16:reg_0.Data_In[7]
BUS[7] => reg_16:reg_1.Data_In[7]
BUS[7] => reg_16:reg_2.Data_In[7]
BUS[7] => reg_16:reg_3.Data_In[7]
BUS[7] => reg_16:reg_4.Data_In[7]
BUS[7] => reg_16:reg_5.Data_In[7]
BUS[7] => reg_16:reg_6.Data_In[7]
BUS[7] => reg_16:reg_7.Data_In[7]
BUS[8] => reg_16:reg_0.Data_In[8]
BUS[8] => reg_16:reg_1.Data_In[8]
BUS[8] => reg_16:reg_2.Data_In[8]
BUS[8] => reg_16:reg_3.Data_In[8]
BUS[8] => reg_16:reg_4.Data_In[8]
BUS[8] => reg_16:reg_5.Data_In[8]
BUS[8] => reg_16:reg_6.Data_In[8]
BUS[8] => reg_16:reg_7.Data_In[8]
BUS[9] => reg_16:reg_0.Data_In[9]
BUS[9] => reg_16:reg_1.Data_In[9]
BUS[9] => reg_16:reg_2.Data_In[9]
BUS[9] => reg_16:reg_3.Data_In[9]
BUS[9] => reg_16:reg_4.Data_In[9]
BUS[9] => reg_16:reg_5.Data_In[9]
BUS[9] => reg_16:reg_6.Data_In[9]
BUS[9] => reg_16:reg_7.Data_In[9]
BUS[10] => reg_16:reg_0.Data_In[10]
BUS[10] => reg_16:reg_1.Data_In[10]
BUS[10] => reg_16:reg_2.Data_In[10]
BUS[10] => reg_16:reg_3.Data_In[10]
BUS[10] => reg_16:reg_4.Data_In[10]
BUS[10] => reg_16:reg_5.Data_In[10]
BUS[10] => reg_16:reg_6.Data_In[10]
BUS[10] => reg_16:reg_7.Data_In[10]
BUS[11] => reg_16:reg_0.Data_In[11]
BUS[11] => reg_16:reg_1.Data_In[11]
BUS[11] => reg_16:reg_2.Data_In[11]
BUS[11] => reg_16:reg_3.Data_In[11]
BUS[11] => reg_16:reg_4.Data_In[11]
BUS[11] => reg_16:reg_5.Data_In[11]
BUS[11] => reg_16:reg_6.Data_In[11]
BUS[11] => reg_16:reg_7.Data_In[11]
BUS[12] => reg_16:reg_0.Data_In[12]
BUS[12] => reg_16:reg_1.Data_In[12]
BUS[12] => reg_16:reg_2.Data_In[12]
BUS[12] => reg_16:reg_3.Data_In[12]
BUS[12] => reg_16:reg_4.Data_In[12]
BUS[12] => reg_16:reg_5.Data_In[12]
BUS[12] => reg_16:reg_6.Data_In[12]
BUS[12] => reg_16:reg_7.Data_In[12]
BUS[13] => reg_16:reg_0.Data_In[13]
BUS[13] => reg_16:reg_1.Data_In[13]
BUS[13] => reg_16:reg_2.Data_In[13]
BUS[13] => reg_16:reg_3.Data_In[13]
BUS[13] => reg_16:reg_4.Data_In[13]
BUS[13] => reg_16:reg_5.Data_In[13]
BUS[13] => reg_16:reg_6.Data_In[13]
BUS[13] => reg_16:reg_7.Data_In[13]
BUS[14] => reg_16:reg_0.Data_In[14]
BUS[14] => reg_16:reg_1.Data_In[14]
BUS[14] => reg_16:reg_2.Data_In[14]
BUS[14] => reg_16:reg_3.Data_In[14]
BUS[14] => reg_16:reg_4.Data_In[14]
BUS[14] => reg_16:reg_5.Data_In[14]
BUS[14] => reg_16:reg_6.Data_In[14]
BUS[14] => reg_16:reg_7.Data_In[14]
BUS[15] => reg_16:reg_0.Data_In[15]
BUS[15] => reg_16:reg_1.Data_In[15]
BUS[15] => reg_16:reg_2.Data_In[15]
BUS[15] => reg_16:reg_3.Data_In[15]
BUS[15] => reg_16:reg_4.Data_In[15]
BUS[15] => reg_16:reg_5.Data_In[15]
BUS[15] => reg_16:reg_6.Data_In[15]
BUS[15] => reg_16:reg_7.Data_In[15]
ALU_A[0] <= MUX_81:to_ALU_A.MUX_81_OUT
ALU_A[1] <= MUX_81:to_ALU_A.MUX_81_OUT
ALU_A[2] <= MUX_81:to_ALU_A.MUX_81_OUT
ALU_A[3] <= MUX_81:to_ALU_A.MUX_81_OUT
ALU_A[4] <= MUX_81:to_ALU_A.MUX_81_OUT
ALU_A[5] <= MUX_81:to_ALU_A.MUX_81_OUT
ALU_A[6] <= MUX_81:to_ALU_A.MUX_81_OUT
ALU_A[7] <= MUX_81:to_ALU_A.MUX_81_OUT
ALU_A[8] <= MUX_81:to_ALU_A.MUX_81_OUT
ALU_A[9] <= MUX_81:to_ALU_A.MUX_81_OUT
ALU_A[10] <= MUX_81:to_ALU_A.MUX_81_OUT
ALU_A[11] <= MUX_81:to_ALU_A.MUX_81_OUT
ALU_A[12] <= MUX_81:to_ALU_A.MUX_81_OUT
ALU_A[13] <= MUX_81:to_ALU_A.MUX_81_OUT
ALU_A[14] <= MUX_81:to_ALU_A.MUX_81_OUT
ALU_A[15] <= MUX_81:to_ALU_A.MUX_81_OUT
SR2MUX_0[0] <= MUX_81:to_SR2MUX_0.MUX_81_OUT
SR2MUX_0[1] <= MUX_81:to_SR2MUX_0.MUX_81_OUT
SR2MUX_0[2] <= MUX_81:to_SR2MUX_0.MUX_81_OUT
SR2MUX_0[3] <= MUX_81:to_SR2MUX_0.MUX_81_OUT
SR2MUX_0[4] <= MUX_81:to_SR2MUX_0.MUX_81_OUT
SR2MUX_0[5] <= MUX_81:to_SR2MUX_0.MUX_81_OUT
SR2MUX_0[6] <= MUX_81:to_SR2MUX_0.MUX_81_OUT
SR2MUX_0[7] <= MUX_81:to_SR2MUX_0.MUX_81_OUT
SR2MUX_0[8] <= MUX_81:to_SR2MUX_0.MUX_81_OUT
SR2MUX_0[9] <= MUX_81:to_SR2MUX_0.MUX_81_OUT
SR2MUX_0[10] <= MUX_81:to_SR2MUX_0.MUX_81_OUT
SR2MUX_0[11] <= MUX_81:to_SR2MUX_0.MUX_81_OUT
SR2MUX_0[12] <= MUX_81:to_SR2MUX_0.MUX_81_OUT
SR2MUX_0[13] <= MUX_81:to_SR2MUX_0.MUX_81_OUT
SR2MUX_0[14] <= MUX_81:to_SR2MUX_0.MUX_81_OUT
SR2MUX_0[15] <= MUX_81:to_SR2MUX_0.MUX_81_OUT


|slc3_testtop|slc3:slc|datapath:d0|REGFILE_:regfile|DECODER_:decoder
DECODER_In[0] => Decoder0.IN2
DECODER_In[1] => Decoder0.IN1
DECODER_In[2] => Decoder0.IN0
LD_REG => DECODER_Out.OUTPUTSELECT
LD_REG => DECODER_Out.OUTPUTSELECT
LD_REG => DECODER_Out.OUTPUTSELECT
LD_REG => DECODER_Out.OUTPUTSELECT
LD_REG => DECODER_Out.OUTPUTSELECT
LD_REG => DECODER_Out.OUTPUTSELECT
LD_REG => DECODER_Out.OUTPUTSELECT
LD_REG => DECODER_Out.OUTPUTSELECT
DECODER_Out[7] <= DECODER_Out.DB_MAX_OUTPUT_PORT_TYPE
DECODER_Out[6] <= DECODER_Out.DB_MAX_OUTPUT_PORT_TYPE
DECODER_Out[5] <= DECODER_Out.DB_MAX_OUTPUT_PORT_TYPE
DECODER_Out[4] <= DECODER_Out.DB_MAX_OUTPUT_PORT_TYPE
DECODER_Out[3] <= DECODER_Out.DB_MAX_OUTPUT_PORT_TYPE
DECODER_Out[2] <= DECODER_Out.DB_MAX_OUTPUT_PORT_TYPE
DECODER_Out[1] <= DECODER_Out.DB_MAX_OUTPUT_PORT_TYPE
DECODER_Out[0] <= DECODER_Out.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|REGFILE_:regfile|reg_16:reg_0
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Data_In[0] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[8] => Data_Out.DATAB
Data_In[9] => Data_Out.DATAB
Data_In[10] => Data_Out.DATAB
Data_In[11] => Data_Out.DATAB
Data_In[12] => Data_Out.DATAB
Data_In[13] => Data_Out.DATAB
Data_In[14] => Data_Out.DATAB
Data_In[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|REGFILE_:regfile|reg_16:reg_1
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Data_In[0] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[8] => Data_Out.DATAB
Data_In[9] => Data_Out.DATAB
Data_In[10] => Data_Out.DATAB
Data_In[11] => Data_Out.DATAB
Data_In[12] => Data_Out.DATAB
Data_In[13] => Data_Out.DATAB
Data_In[14] => Data_Out.DATAB
Data_In[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|REGFILE_:regfile|reg_16:reg_2
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Data_In[0] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[8] => Data_Out.DATAB
Data_In[9] => Data_Out.DATAB
Data_In[10] => Data_Out.DATAB
Data_In[11] => Data_Out.DATAB
Data_In[12] => Data_Out.DATAB
Data_In[13] => Data_Out.DATAB
Data_In[14] => Data_Out.DATAB
Data_In[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|REGFILE_:regfile|reg_16:reg_3
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Data_In[0] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[8] => Data_Out.DATAB
Data_In[9] => Data_Out.DATAB
Data_In[10] => Data_Out.DATAB
Data_In[11] => Data_Out.DATAB
Data_In[12] => Data_Out.DATAB
Data_In[13] => Data_Out.DATAB
Data_In[14] => Data_Out.DATAB
Data_In[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|REGFILE_:regfile|reg_16:reg_4
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Data_In[0] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[8] => Data_Out.DATAB
Data_In[9] => Data_Out.DATAB
Data_In[10] => Data_Out.DATAB
Data_In[11] => Data_Out.DATAB
Data_In[12] => Data_Out.DATAB
Data_In[13] => Data_Out.DATAB
Data_In[14] => Data_Out.DATAB
Data_In[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|REGFILE_:regfile|reg_16:reg_5
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Data_In[0] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[8] => Data_Out.DATAB
Data_In[9] => Data_Out.DATAB
Data_In[10] => Data_Out.DATAB
Data_In[11] => Data_Out.DATAB
Data_In[12] => Data_Out.DATAB
Data_In[13] => Data_Out.DATAB
Data_In[14] => Data_Out.DATAB
Data_In[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|REGFILE_:regfile|reg_16:reg_6
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Data_In[0] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[8] => Data_Out.DATAB
Data_In[9] => Data_Out.DATAB
Data_In[10] => Data_Out.DATAB
Data_In[11] => Data_Out.DATAB
Data_In[12] => Data_Out.DATAB
Data_In[13] => Data_Out.DATAB
Data_In[14] => Data_Out.DATAB
Data_In[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|REGFILE_:regfile|reg_16:reg_7
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Data_In[0] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[8] => Data_Out.DATAB
Data_In[9] => Data_Out.DATAB
Data_In[10] => Data_Out.DATAB
Data_In[11] => Data_Out.DATAB
Data_In[12] => Data_Out.DATAB
Data_In[13] => Data_Out.DATAB
Data_In[14] => Data_Out.DATAB
Data_In[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|REGFILE_:regfile|MUX_81:to_ALU_A
F_81[0] => Mux0.IN2
F_81[0] => Mux1.IN2
F_81[0] => Mux2.IN2
F_81[0] => Mux3.IN2
F_81[0] => Mux4.IN2
F_81[0] => Mux5.IN2
F_81[0] => Mux6.IN2
F_81[0] => Mux7.IN2
F_81[0] => Mux8.IN2
F_81[0] => Mux9.IN2
F_81[0] => Mux10.IN2
F_81[0] => Mux11.IN2
F_81[0] => Mux12.IN2
F_81[0] => Mux13.IN2
F_81[0] => Mux14.IN2
F_81[0] => Mux15.IN2
F_81[1] => Mux0.IN1
F_81[1] => Mux1.IN1
F_81[1] => Mux2.IN1
F_81[1] => Mux3.IN1
F_81[1] => Mux4.IN1
F_81[1] => Mux5.IN1
F_81[1] => Mux6.IN1
F_81[1] => Mux7.IN1
F_81[1] => Mux8.IN1
F_81[1] => Mux9.IN1
F_81[1] => Mux10.IN1
F_81[1] => Mux11.IN1
F_81[1] => Mux12.IN1
F_81[1] => Mux13.IN1
F_81[1] => Mux14.IN1
F_81[1] => Mux15.IN1
F_81[2] => Mux0.IN0
F_81[2] => Mux1.IN0
F_81[2] => Mux2.IN0
F_81[2] => Mux3.IN0
F_81[2] => Mux4.IN0
F_81[2] => Mux5.IN0
F_81[2] => Mux6.IN0
F_81[2] => Mux7.IN0
F_81[2] => Mux8.IN0
F_81[2] => Mux9.IN0
F_81[2] => Mux10.IN0
F_81[2] => Mux11.IN0
F_81[2] => Mux12.IN0
F_81[2] => Mux13.IN0
F_81[2] => Mux14.IN0
F_81[2] => Mux15.IN0
A_In[0] => Mux15.IN3
A_In[1] => Mux14.IN3
A_In[2] => Mux13.IN3
A_In[3] => Mux12.IN3
A_In[4] => Mux11.IN3
A_In[5] => Mux10.IN3
A_In[6] => Mux9.IN3
A_In[7] => Mux8.IN3
A_In[8] => Mux7.IN3
A_In[9] => Mux6.IN3
A_In[10] => Mux5.IN3
A_In[11] => Mux4.IN3
A_In[12] => Mux3.IN3
A_In[13] => Mux2.IN3
A_In[14] => Mux1.IN3
A_In[15] => Mux0.IN3
B_In[0] => Mux15.IN4
B_In[1] => Mux14.IN4
B_In[2] => Mux13.IN4
B_In[3] => Mux12.IN4
B_In[4] => Mux11.IN4
B_In[5] => Mux10.IN4
B_In[6] => Mux9.IN4
B_In[7] => Mux8.IN4
B_In[8] => Mux7.IN4
B_In[9] => Mux6.IN4
B_In[10] => Mux5.IN4
B_In[11] => Mux4.IN4
B_In[12] => Mux3.IN4
B_In[13] => Mux2.IN4
B_In[14] => Mux1.IN4
B_In[15] => Mux0.IN4
C_In[0] => Mux15.IN5
C_In[1] => Mux14.IN5
C_In[2] => Mux13.IN5
C_In[3] => Mux12.IN5
C_In[4] => Mux11.IN5
C_In[5] => Mux10.IN5
C_In[6] => Mux9.IN5
C_In[7] => Mux8.IN5
C_In[8] => Mux7.IN5
C_In[9] => Mux6.IN5
C_In[10] => Mux5.IN5
C_In[11] => Mux4.IN5
C_In[12] => Mux3.IN5
C_In[13] => Mux2.IN5
C_In[14] => Mux1.IN5
C_In[15] => Mux0.IN5
D_In[0] => Mux15.IN6
D_In[1] => Mux14.IN6
D_In[2] => Mux13.IN6
D_In[3] => Mux12.IN6
D_In[4] => Mux11.IN6
D_In[5] => Mux10.IN6
D_In[6] => Mux9.IN6
D_In[7] => Mux8.IN6
D_In[8] => Mux7.IN6
D_In[9] => Mux6.IN6
D_In[10] => Mux5.IN6
D_In[11] => Mux4.IN6
D_In[12] => Mux3.IN6
D_In[13] => Mux2.IN6
D_In[14] => Mux1.IN6
D_In[15] => Mux0.IN6
E_In[0] => Mux15.IN7
E_In[1] => Mux14.IN7
E_In[2] => Mux13.IN7
E_In[3] => Mux12.IN7
E_In[4] => Mux11.IN7
E_In[5] => Mux10.IN7
E_In[6] => Mux9.IN7
E_In[7] => Mux8.IN7
E_In[8] => Mux7.IN7
E_In[9] => Mux6.IN7
E_In[10] => Mux5.IN7
E_In[11] => Mux4.IN7
E_In[12] => Mux3.IN7
E_In[13] => Mux2.IN7
E_In[14] => Mux1.IN7
E_In[15] => Mux0.IN7
F_In[0] => Mux15.IN8
F_In[1] => Mux14.IN8
F_In[2] => Mux13.IN8
F_In[3] => Mux12.IN8
F_In[4] => Mux11.IN8
F_In[5] => Mux10.IN8
F_In[6] => Mux9.IN8
F_In[7] => Mux8.IN8
F_In[8] => Mux7.IN8
F_In[9] => Mux6.IN8
F_In[10] => Mux5.IN8
F_In[11] => Mux4.IN8
F_In[12] => Mux3.IN8
F_In[13] => Mux2.IN8
F_In[14] => Mux1.IN8
F_In[15] => Mux0.IN8
G_In[0] => Mux15.IN9
G_In[1] => Mux14.IN9
G_In[2] => Mux13.IN9
G_In[3] => Mux12.IN9
G_In[4] => Mux11.IN9
G_In[5] => Mux10.IN9
G_In[6] => Mux9.IN9
G_In[7] => Mux8.IN9
G_In[8] => Mux7.IN9
G_In[9] => Mux6.IN9
G_In[10] => Mux5.IN9
G_In[11] => Mux4.IN9
G_In[12] => Mux3.IN9
G_In[13] => Mux2.IN9
G_In[14] => Mux1.IN9
G_In[15] => Mux0.IN9
H_In[0] => Mux15.IN10
H_In[1] => Mux14.IN10
H_In[2] => Mux13.IN10
H_In[3] => Mux12.IN10
H_In[4] => Mux11.IN10
H_In[5] => Mux10.IN10
H_In[6] => Mux9.IN10
H_In[7] => Mux8.IN10
H_In[8] => Mux7.IN10
H_In[9] => Mux6.IN10
H_In[10] => Mux5.IN10
H_In[11] => Mux4.IN10
H_In[12] => Mux3.IN10
H_In[13] => Mux2.IN10
H_In[14] => Mux1.IN10
H_In[15] => Mux0.IN10
MUX_81_OUT[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|REGFILE_:regfile|MUX_81:to_SR2MUX_0
F_81[0] => Mux0.IN2
F_81[0] => Mux1.IN2
F_81[0] => Mux2.IN2
F_81[0] => Mux3.IN2
F_81[0] => Mux4.IN2
F_81[0] => Mux5.IN2
F_81[0] => Mux6.IN2
F_81[0] => Mux7.IN2
F_81[0] => Mux8.IN2
F_81[0] => Mux9.IN2
F_81[0] => Mux10.IN2
F_81[0] => Mux11.IN2
F_81[0] => Mux12.IN2
F_81[0] => Mux13.IN2
F_81[0] => Mux14.IN2
F_81[0] => Mux15.IN2
F_81[1] => Mux0.IN1
F_81[1] => Mux1.IN1
F_81[1] => Mux2.IN1
F_81[1] => Mux3.IN1
F_81[1] => Mux4.IN1
F_81[1] => Mux5.IN1
F_81[1] => Mux6.IN1
F_81[1] => Mux7.IN1
F_81[1] => Mux8.IN1
F_81[1] => Mux9.IN1
F_81[1] => Mux10.IN1
F_81[1] => Mux11.IN1
F_81[1] => Mux12.IN1
F_81[1] => Mux13.IN1
F_81[1] => Mux14.IN1
F_81[1] => Mux15.IN1
F_81[2] => Mux0.IN0
F_81[2] => Mux1.IN0
F_81[2] => Mux2.IN0
F_81[2] => Mux3.IN0
F_81[2] => Mux4.IN0
F_81[2] => Mux5.IN0
F_81[2] => Mux6.IN0
F_81[2] => Mux7.IN0
F_81[2] => Mux8.IN0
F_81[2] => Mux9.IN0
F_81[2] => Mux10.IN0
F_81[2] => Mux11.IN0
F_81[2] => Mux12.IN0
F_81[2] => Mux13.IN0
F_81[2] => Mux14.IN0
F_81[2] => Mux15.IN0
A_In[0] => Mux15.IN3
A_In[1] => Mux14.IN3
A_In[2] => Mux13.IN3
A_In[3] => Mux12.IN3
A_In[4] => Mux11.IN3
A_In[5] => Mux10.IN3
A_In[6] => Mux9.IN3
A_In[7] => Mux8.IN3
A_In[8] => Mux7.IN3
A_In[9] => Mux6.IN3
A_In[10] => Mux5.IN3
A_In[11] => Mux4.IN3
A_In[12] => Mux3.IN3
A_In[13] => Mux2.IN3
A_In[14] => Mux1.IN3
A_In[15] => Mux0.IN3
B_In[0] => Mux15.IN4
B_In[1] => Mux14.IN4
B_In[2] => Mux13.IN4
B_In[3] => Mux12.IN4
B_In[4] => Mux11.IN4
B_In[5] => Mux10.IN4
B_In[6] => Mux9.IN4
B_In[7] => Mux8.IN4
B_In[8] => Mux7.IN4
B_In[9] => Mux6.IN4
B_In[10] => Mux5.IN4
B_In[11] => Mux4.IN4
B_In[12] => Mux3.IN4
B_In[13] => Mux2.IN4
B_In[14] => Mux1.IN4
B_In[15] => Mux0.IN4
C_In[0] => Mux15.IN5
C_In[1] => Mux14.IN5
C_In[2] => Mux13.IN5
C_In[3] => Mux12.IN5
C_In[4] => Mux11.IN5
C_In[5] => Mux10.IN5
C_In[6] => Mux9.IN5
C_In[7] => Mux8.IN5
C_In[8] => Mux7.IN5
C_In[9] => Mux6.IN5
C_In[10] => Mux5.IN5
C_In[11] => Mux4.IN5
C_In[12] => Mux3.IN5
C_In[13] => Mux2.IN5
C_In[14] => Mux1.IN5
C_In[15] => Mux0.IN5
D_In[0] => Mux15.IN6
D_In[1] => Mux14.IN6
D_In[2] => Mux13.IN6
D_In[3] => Mux12.IN6
D_In[4] => Mux11.IN6
D_In[5] => Mux10.IN6
D_In[6] => Mux9.IN6
D_In[7] => Mux8.IN6
D_In[8] => Mux7.IN6
D_In[9] => Mux6.IN6
D_In[10] => Mux5.IN6
D_In[11] => Mux4.IN6
D_In[12] => Mux3.IN6
D_In[13] => Mux2.IN6
D_In[14] => Mux1.IN6
D_In[15] => Mux0.IN6
E_In[0] => Mux15.IN7
E_In[1] => Mux14.IN7
E_In[2] => Mux13.IN7
E_In[3] => Mux12.IN7
E_In[4] => Mux11.IN7
E_In[5] => Mux10.IN7
E_In[6] => Mux9.IN7
E_In[7] => Mux8.IN7
E_In[8] => Mux7.IN7
E_In[9] => Mux6.IN7
E_In[10] => Mux5.IN7
E_In[11] => Mux4.IN7
E_In[12] => Mux3.IN7
E_In[13] => Mux2.IN7
E_In[14] => Mux1.IN7
E_In[15] => Mux0.IN7
F_In[0] => Mux15.IN8
F_In[1] => Mux14.IN8
F_In[2] => Mux13.IN8
F_In[3] => Mux12.IN8
F_In[4] => Mux11.IN8
F_In[5] => Mux10.IN8
F_In[6] => Mux9.IN8
F_In[7] => Mux8.IN8
F_In[8] => Mux7.IN8
F_In[9] => Mux6.IN8
F_In[10] => Mux5.IN8
F_In[11] => Mux4.IN8
F_In[12] => Mux3.IN8
F_In[13] => Mux2.IN8
F_In[14] => Mux1.IN8
F_In[15] => Mux0.IN8
G_In[0] => Mux15.IN9
G_In[1] => Mux14.IN9
G_In[2] => Mux13.IN9
G_In[3] => Mux12.IN9
G_In[4] => Mux11.IN9
G_In[5] => Mux10.IN9
G_In[6] => Mux9.IN9
G_In[7] => Mux8.IN9
G_In[8] => Mux7.IN9
G_In[9] => Mux6.IN9
G_In[10] => Mux5.IN9
G_In[11] => Mux4.IN9
G_In[12] => Mux3.IN9
G_In[13] => Mux2.IN9
G_In[14] => Mux1.IN9
G_In[15] => Mux0.IN9
H_In[0] => Mux15.IN10
H_In[1] => Mux14.IN10
H_In[2] => Mux13.IN10
H_In[3] => Mux12.IN10
H_In[4] => Mux11.IN10
H_In[5] => Mux10.IN10
H_In[6] => Mux9.IN10
H_In[7] => Mux8.IN10
H_In[8] => Mux7.IN10
H_In[9] => Mux6.IN10
H_In[10] => Mux5.IN10
H_In[11] => Mux4.IN10
H_In[12] => Mux3.IN10
H_In[13] => Mux2.IN10
H_In[14] => Mux1.IN10
H_In[15] => Mux0.IN10
MUX_81_OUT[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MUX_81_OUT[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|ALU_:alu
ALUK[0] => Mux0.IN4
ALUK[0] => Mux1.IN4
ALUK[0] => Mux2.IN4
ALUK[0] => Mux3.IN4
ALUK[0] => Mux4.IN4
ALUK[0] => Mux5.IN4
ALUK[0] => Mux6.IN4
ALUK[0] => Mux7.IN4
ALUK[0] => Mux8.IN4
ALUK[0] => Mux9.IN4
ALUK[0] => Mux10.IN4
ALUK[0] => Mux11.IN4
ALUK[0] => Mux12.IN4
ALUK[0] => Mux13.IN4
ALUK[0] => Mux14.IN4
ALUK[0] => Mux15.IN4
ALUK[1] => Mux0.IN3
ALUK[1] => Mux1.IN3
ALUK[1] => Mux2.IN3
ALUK[1] => Mux3.IN3
ALUK[1] => Mux4.IN3
ALUK[1] => Mux5.IN3
ALUK[1] => Mux6.IN3
ALUK[1] => Mux7.IN3
ALUK[1] => Mux8.IN3
ALUK[1] => Mux9.IN3
ALUK[1] => Mux10.IN3
ALUK[1] => Mux11.IN3
ALUK[1] => Mux12.IN3
ALUK[1] => Mux13.IN3
ALUK[1] => Mux14.IN3
ALUK[1] => Mux15.IN3
ALU_A[0] => Add0.IN16
ALU_A[0] => ALU.IN0
ALU_A[0] => Mux15.IN5
ALU_A[0] => Mux15.IN2
ALU_A[1] => Add0.IN15
ALU_A[1] => ALU.IN0
ALU_A[1] => Mux14.IN5
ALU_A[1] => Mux14.IN2
ALU_A[2] => Add0.IN14
ALU_A[2] => ALU.IN0
ALU_A[2] => Mux13.IN5
ALU_A[2] => Mux13.IN2
ALU_A[3] => Add0.IN13
ALU_A[3] => ALU.IN0
ALU_A[3] => Mux12.IN5
ALU_A[3] => Mux12.IN2
ALU_A[4] => Add0.IN12
ALU_A[4] => ALU.IN0
ALU_A[4] => Mux11.IN5
ALU_A[4] => Mux11.IN2
ALU_A[5] => Add0.IN11
ALU_A[5] => ALU.IN0
ALU_A[5] => Mux10.IN5
ALU_A[5] => Mux10.IN2
ALU_A[6] => Add0.IN10
ALU_A[6] => ALU.IN0
ALU_A[6] => Mux9.IN5
ALU_A[6] => Mux9.IN2
ALU_A[7] => Add0.IN9
ALU_A[7] => ALU.IN0
ALU_A[7] => Mux8.IN5
ALU_A[7] => Mux8.IN2
ALU_A[8] => Add0.IN8
ALU_A[8] => ALU.IN0
ALU_A[8] => Mux7.IN5
ALU_A[8] => Mux7.IN2
ALU_A[9] => Add0.IN7
ALU_A[9] => ALU.IN0
ALU_A[9] => Mux6.IN5
ALU_A[9] => Mux6.IN2
ALU_A[10] => Add0.IN6
ALU_A[10] => ALU.IN0
ALU_A[10] => Mux5.IN5
ALU_A[10] => Mux5.IN2
ALU_A[11] => Add0.IN5
ALU_A[11] => ALU.IN0
ALU_A[11] => Mux4.IN5
ALU_A[11] => Mux4.IN2
ALU_A[12] => Add0.IN4
ALU_A[12] => ALU.IN0
ALU_A[12] => Mux3.IN5
ALU_A[12] => Mux3.IN2
ALU_A[13] => Add0.IN3
ALU_A[13] => ALU.IN0
ALU_A[13] => Mux2.IN5
ALU_A[13] => Mux2.IN2
ALU_A[14] => Add0.IN2
ALU_A[14] => ALU.IN0
ALU_A[14] => Mux1.IN5
ALU_A[14] => Mux1.IN2
ALU_A[15] => Add0.IN1
ALU_A[15] => ALU.IN0
ALU_A[15] => Mux0.IN5
ALU_A[15] => Mux0.IN2
ALU_B[0] => Add0.IN32
ALU_B[0] => ALU.IN1
ALU_B[1] => Add0.IN31
ALU_B[1] => ALU.IN1
ALU_B[2] => Add0.IN30
ALU_B[2] => ALU.IN1
ALU_B[3] => Add0.IN29
ALU_B[3] => ALU.IN1
ALU_B[4] => Add0.IN28
ALU_B[4] => ALU.IN1
ALU_B[5] => Add0.IN27
ALU_B[5] => ALU.IN1
ALU_B[6] => Add0.IN26
ALU_B[6] => ALU.IN1
ALU_B[7] => Add0.IN25
ALU_B[7] => ALU.IN1
ALU_B[8] => Add0.IN24
ALU_B[8] => ALU.IN1
ALU_B[9] => Add0.IN23
ALU_B[9] => ALU.IN1
ALU_B[10] => Add0.IN22
ALU_B[10] => ALU.IN1
ALU_B[11] => Add0.IN21
ALU_B[11] => ALU.IN1
ALU_B[12] => Add0.IN20
ALU_B[12] => ALU.IN1
ALU_B[13] => Add0.IN19
ALU_B[13] => ALU.IN1
ALU_B[14] => Add0.IN18
ALU_B[14] => ALU.IN1
ALU_B[15] => Add0.IN17
ALU_B[15] => ALU.IN1
ALU[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALU[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALU[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALU[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALU[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALU[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALU[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALU[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALU[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALU[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALU[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALU[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALU[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALU[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALU[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALU[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|PCMUX_:pcmux
PC_1[0] => PC_1[0].IN1
PC_1[1] => PC_1[1].IN1
PC_1[2] => PC_1[2].IN1
PC_1[3] => PC_1[3].IN1
PC_1[4] => PC_1[4].IN1
PC_1[5] => PC_1[5].IN1
PC_1[6] => PC_1[6].IN1
PC_1[7] => PC_1[7].IN1
PC_1[8] => PC_1[8].IN1
PC_1[9] => PC_1[9].IN1
PC_1[10] => PC_1[10].IN1
PC_1[11] => PC_1[11].IN1
PC_1[12] => PC_1[12].IN1
PC_1[13] => PC_1[13].IN1
PC_1[14] => PC_1[14].IN1
PC_1[15] => PC_1[15].IN1
BUS[0] => BUS[0].IN1
BUS[1] => BUS[1].IN1
BUS[2] => BUS[2].IN1
BUS[3] => BUS[3].IN1
BUS[4] => BUS[4].IN1
BUS[5] => BUS[5].IN1
BUS[6] => BUS[6].IN1
BUS[7] => BUS[7].IN1
BUS[8] => BUS[8].IN1
BUS[9] => BUS[9].IN1
BUS[10] => BUS[10].IN1
BUS[11] => BUS[11].IN1
BUS[12] => BUS[12].IN1
BUS[13] => BUS[13].IN1
BUS[14] => BUS[14].IN1
BUS[15] => BUS[15].IN1
MARMUX[0] => MARMUX[0].IN1
MARMUX[1] => MARMUX[1].IN1
MARMUX[2] => MARMUX[2].IN1
MARMUX[3] => MARMUX[3].IN1
MARMUX[4] => MARMUX[4].IN1
MARMUX[5] => MARMUX[5].IN1
MARMUX[6] => MARMUX[6].IN1
MARMUX[7] => MARMUX[7].IN1
MARMUX[8] => MARMUX[8].IN1
MARMUX[9] => MARMUX[9].IN1
MARMUX[10] => MARMUX[10].IN1
MARMUX[11] => MARMUX[11].IN1
MARMUX[12] => MARMUX[12].IN1
MARMUX[13] => MARMUX[13].IN1
MARMUX[14] => MARMUX[14].IN1
MARMUX[15] => MARMUX[15].IN1
PCMUX[0] => PCMUX[0].IN1
PCMUX[1] => PCMUX[1].IN1
PC_In[0] <= MUX_41:pcmux.MUX_41_OUT
PC_In[1] <= MUX_41:pcmux.MUX_41_OUT
PC_In[2] <= MUX_41:pcmux.MUX_41_OUT
PC_In[3] <= MUX_41:pcmux.MUX_41_OUT
PC_In[4] <= MUX_41:pcmux.MUX_41_OUT
PC_In[5] <= MUX_41:pcmux.MUX_41_OUT
PC_In[6] <= MUX_41:pcmux.MUX_41_OUT
PC_In[7] <= MUX_41:pcmux.MUX_41_OUT
PC_In[8] <= MUX_41:pcmux.MUX_41_OUT
PC_In[9] <= MUX_41:pcmux.MUX_41_OUT
PC_In[10] <= MUX_41:pcmux.MUX_41_OUT
PC_In[11] <= MUX_41:pcmux.MUX_41_OUT
PC_In[12] <= MUX_41:pcmux.MUX_41_OUT
PC_In[13] <= MUX_41:pcmux.MUX_41_OUT
PC_In[14] <= MUX_41:pcmux.MUX_41_OUT
PC_In[15] <= MUX_41:pcmux.MUX_41_OUT


|slc3_testtop|slc3:slc|datapath:d0|PCMUX_:pcmux|MUX_41:pcmux
F_41[0] => Mux0.IN1
F_41[0] => Mux1.IN1
F_41[0] => Mux2.IN1
F_41[0] => Mux3.IN1
F_41[0] => Mux4.IN1
F_41[0] => Mux5.IN1
F_41[0] => Mux6.IN1
F_41[0] => Mux7.IN1
F_41[0] => Mux8.IN1
F_41[0] => Mux9.IN1
F_41[0] => Mux10.IN1
F_41[0] => Mux11.IN1
F_41[0] => Mux12.IN1
F_41[0] => Mux13.IN1
F_41[0] => Mux14.IN1
F_41[0] => Mux15.IN1
F_41[1] => Mux0.IN0
F_41[1] => Mux1.IN0
F_41[1] => Mux2.IN0
F_41[1] => Mux3.IN0
F_41[1] => Mux4.IN0
F_41[1] => Mux5.IN0
F_41[1] => Mux6.IN0
F_41[1] => Mux7.IN0
F_41[1] => Mux8.IN0
F_41[1] => Mux9.IN0
F_41[1] => Mux10.IN0
F_41[1] => Mux11.IN0
F_41[1] => Mux12.IN0
F_41[1] => Mux13.IN0
F_41[1] => Mux14.IN0
F_41[1] => Mux15.IN0
A_In[0] => Mux15.IN2
A_In[1] => Mux14.IN2
A_In[2] => Mux13.IN2
A_In[3] => Mux12.IN2
A_In[4] => Mux11.IN2
A_In[5] => Mux10.IN2
A_In[6] => Mux9.IN2
A_In[7] => Mux8.IN2
A_In[8] => Mux7.IN2
A_In[9] => Mux6.IN2
A_In[10] => Mux5.IN2
A_In[11] => Mux4.IN2
A_In[12] => Mux3.IN2
A_In[13] => Mux2.IN2
A_In[14] => Mux1.IN2
A_In[15] => Mux0.IN2
B_In[0] => Mux15.IN3
B_In[1] => Mux14.IN3
B_In[2] => Mux13.IN3
B_In[3] => Mux12.IN3
B_In[4] => Mux11.IN3
B_In[5] => Mux10.IN3
B_In[6] => Mux9.IN3
B_In[7] => Mux8.IN3
B_In[8] => Mux7.IN3
B_In[9] => Mux6.IN3
B_In[10] => Mux5.IN3
B_In[11] => Mux4.IN3
B_In[12] => Mux3.IN3
B_In[13] => Mux2.IN3
B_In[14] => Mux1.IN3
B_In[15] => Mux0.IN3
C_In[0] => Mux15.IN4
C_In[1] => Mux14.IN4
C_In[2] => Mux13.IN4
C_In[3] => Mux12.IN4
C_In[4] => Mux11.IN4
C_In[5] => Mux10.IN4
C_In[6] => Mux9.IN4
C_In[7] => Mux8.IN4
C_In[8] => Mux7.IN4
C_In[9] => Mux6.IN4
C_In[10] => Mux5.IN4
C_In[11] => Mux4.IN4
C_In[12] => Mux3.IN4
C_In[13] => Mux2.IN4
C_In[14] => Mux1.IN4
C_In[15] => Mux0.IN4
D_In[0] => Mux15.IN5
D_In[1] => Mux14.IN5
D_In[2] => Mux13.IN5
D_In[3] => Mux12.IN5
D_In[4] => Mux11.IN5
D_In[5] => Mux10.IN5
D_In[6] => Mux9.IN5
D_In[7] => Mux8.IN5
D_In[8] => Mux7.IN5
D_In[9] => Mux6.IN5
D_In[10] => Mux5.IN5
D_In[11] => Mux4.IN5
D_In[12] => Mux3.IN5
D_In[13] => Mux2.IN5
D_In[14] => Mux1.IN5
D_In[15] => Mux0.IN5
MUX_41_OUT[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
MUX_41_OUT[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
MUX_41_OUT[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
MUX_41_OUT[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
MUX_41_OUT[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
MUX_41_OUT[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
MUX_41_OUT[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
MUX_41_OUT[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
MUX_41_OUT[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
MUX_41_OUT[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
MUX_41_OUT[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
MUX_41_OUT[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
MUX_41_OUT[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
MUX_41_OUT[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MUX_41_OUT[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MUX_41_OUT[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|PC_:pc
Clk => reg_16:pc_reg.Clk
LD_PC => reg_16:pc_reg.Load
Reset => reg_16:pc_reg.Reset
PC_In[0] => reg_16:pc_reg.Data_In[0]
PC_In[1] => reg_16:pc_reg.Data_In[1]
PC_In[2] => reg_16:pc_reg.Data_In[2]
PC_In[3] => reg_16:pc_reg.Data_In[3]
PC_In[4] => reg_16:pc_reg.Data_In[4]
PC_In[5] => reg_16:pc_reg.Data_In[5]
PC_In[6] => reg_16:pc_reg.Data_In[6]
PC_In[7] => reg_16:pc_reg.Data_In[7]
PC_In[8] => reg_16:pc_reg.Data_In[8]
PC_In[9] => reg_16:pc_reg.Data_In[9]
PC_In[10] => reg_16:pc_reg.Data_In[10]
PC_In[11] => reg_16:pc_reg.Data_In[11]
PC_In[12] => reg_16:pc_reg.Data_In[12]
PC_In[13] => reg_16:pc_reg.Data_In[13]
PC_In[14] => reg_16:pc_reg.Data_In[14]
PC_In[15] => reg_16:pc_reg.Data_In[15]
PC[0] <= reg_16:pc_reg.Data_Out[0]
PC[1] <= reg_16:pc_reg.Data_Out[1]
PC[2] <= reg_16:pc_reg.Data_Out[2]
PC[3] <= reg_16:pc_reg.Data_Out[3]
PC[4] <= reg_16:pc_reg.Data_Out[4]
PC[5] <= reg_16:pc_reg.Data_Out[5]
PC[6] <= reg_16:pc_reg.Data_Out[6]
PC[7] <= reg_16:pc_reg.Data_Out[7]
PC[8] <= reg_16:pc_reg.Data_Out[8]
PC[9] <= reg_16:pc_reg.Data_Out[9]
PC[10] <= reg_16:pc_reg.Data_Out[10]
PC[11] <= reg_16:pc_reg.Data_Out[11]
PC[12] <= reg_16:pc_reg.Data_Out[12]
PC[13] <= reg_16:pc_reg.Data_Out[13]
PC[14] <= reg_16:pc_reg.Data_Out[14]
PC[15] <= reg_16:pc_reg.Data_Out[15]
PC_1[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_1[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_1[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_1[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_1[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_1[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_1[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_1[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_1[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_1[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_1[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_1[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_1[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_1[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_1[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_1[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|PC_:pc|reg_16:pc_reg
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Data_In[0] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[8] => Data_Out.DATAB
Data_In[9] => Data_Out.DATAB
Data_In[10] => Data_Out.DATAB
Data_In[11] => Data_Out.DATAB
Data_In[12] => Data_Out.DATAB
Data_In[13] => Data_Out.DATAB
Data_In[14] => Data_Out.DATAB
Data_In[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|MUX_21:miomux
F_21 => Decoder0.IN0
A_In[0] => MUX_21_OUT.DATAA
A_In[1] => MUX_21_OUT.DATAA
A_In[2] => MUX_21_OUT.DATAA
A_In[3] => MUX_21_OUT.DATAA
A_In[4] => MUX_21_OUT.DATAA
A_In[5] => MUX_21_OUT.DATAA
A_In[6] => MUX_21_OUT.DATAA
A_In[7] => MUX_21_OUT.DATAA
A_In[8] => MUX_21_OUT.DATAA
A_In[9] => MUX_21_OUT.DATAA
A_In[10] => MUX_21_OUT.DATAA
A_In[11] => MUX_21_OUT.DATAA
A_In[12] => MUX_21_OUT.DATAA
A_In[13] => MUX_21_OUT.DATAA
A_In[14] => MUX_21_OUT.DATAA
A_In[15] => MUX_21_OUT.DATAA
B_In[0] => MUX_21_OUT.DATAB
B_In[1] => MUX_21_OUT.DATAB
B_In[2] => MUX_21_OUT.DATAB
B_In[3] => MUX_21_OUT.DATAB
B_In[4] => MUX_21_OUT.DATAB
B_In[5] => MUX_21_OUT.DATAB
B_In[6] => MUX_21_OUT.DATAB
B_In[7] => MUX_21_OUT.DATAB
B_In[8] => MUX_21_OUT.DATAB
B_In[9] => MUX_21_OUT.DATAB
B_In[10] => MUX_21_OUT.DATAB
B_In[11] => MUX_21_OUT.DATAB
B_In[12] => MUX_21_OUT.DATAB
B_In[13] => MUX_21_OUT.DATAB
B_In[14] => MUX_21_OUT.DATAB
B_In[15] => MUX_21_OUT.DATAB
MUX_21_OUT[0] <= MUX_21_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_21_OUT[1] <= MUX_21_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_21_OUT[2] <= MUX_21_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_21_OUT[3] <= MUX_21_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_21_OUT[4] <= MUX_21_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_21_OUT[5] <= MUX_21_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_21_OUT[6] <= MUX_21_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_21_OUT[7] <= MUX_21_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_21_OUT[8] <= MUX_21_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_21_OUT[9] <= MUX_21_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_21_OUT[10] <= MUX_21_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_21_OUT[11] <= MUX_21_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_21_OUT[12] <= MUX_21_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_21_OUT[13] <= MUX_21_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_21_OUT[14] <= MUX_21_OUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_21_OUT[15] <= MUX_21_OUT.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|MDR_:mdr
Clk => Clk.IN1
LD_MDR => LD_MDR.IN1
MDR_In[0] => MDR_In[0].IN1
MDR_In[1] => MDR_In[1].IN1
MDR_In[2] => MDR_In[2].IN1
MDR_In[3] => MDR_In[3].IN1
MDR_In[4] => MDR_In[4].IN1
MDR_In[5] => MDR_In[5].IN1
MDR_In[6] => MDR_In[6].IN1
MDR_In[7] => MDR_In[7].IN1
MDR_In[8] => MDR_In[8].IN1
MDR_In[9] => MDR_In[9].IN1
MDR_In[10] => MDR_In[10].IN1
MDR_In[11] => MDR_In[11].IN1
MDR_In[12] => MDR_In[12].IN1
MDR_In[13] => MDR_In[13].IN1
MDR_In[14] => MDR_In[14].IN1
MDR_In[15] => MDR_In[15].IN1
MDR[0] <= reg_16:mdr_reg.Data_Out
MDR[1] <= reg_16:mdr_reg.Data_Out
MDR[2] <= reg_16:mdr_reg.Data_Out
MDR[3] <= reg_16:mdr_reg.Data_Out
MDR[4] <= reg_16:mdr_reg.Data_Out
MDR[5] <= reg_16:mdr_reg.Data_Out
MDR[6] <= reg_16:mdr_reg.Data_Out
MDR[7] <= reg_16:mdr_reg.Data_Out
MDR[8] <= reg_16:mdr_reg.Data_Out
MDR[9] <= reg_16:mdr_reg.Data_Out
MDR[10] <= reg_16:mdr_reg.Data_Out
MDR[11] <= reg_16:mdr_reg.Data_Out
MDR[12] <= reg_16:mdr_reg.Data_Out
MDR[13] <= reg_16:mdr_reg.Data_Out
MDR[14] <= reg_16:mdr_reg.Data_Out
MDR[15] <= reg_16:mdr_reg.Data_Out


|slc3_testtop|slc3:slc|datapath:d0|MDR_:mdr|reg_16:mdr_reg
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Data_In[0] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[8] => Data_Out.DATAB
Data_In[9] => Data_Out.DATAB
Data_In[10] => Data_Out.DATAB
Data_In[11] => Data_Out.DATAB
Data_In[12] => Data_Out.DATAB
Data_In[13] => Data_Out.DATAB
Data_In[14] => Data_Out.DATAB
Data_In[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|MAR_:mar
Clk => Clk.IN1
LD_MAR => LD_MAR.IN1
BUS[0] => BUS[0].IN1
BUS[1] => BUS[1].IN1
BUS[2] => BUS[2].IN1
BUS[3] => BUS[3].IN1
BUS[4] => BUS[4].IN1
BUS[5] => BUS[5].IN1
BUS[6] => BUS[6].IN1
BUS[7] => BUS[7].IN1
BUS[8] => BUS[8].IN1
BUS[9] => BUS[9].IN1
BUS[10] => BUS[10].IN1
BUS[11] => BUS[11].IN1
BUS[12] => BUS[12].IN1
BUS[13] => BUS[13].IN1
BUS[14] => BUS[14].IN1
BUS[15] => BUS[15].IN1
MAR[0] <= reg_16:mar_reg.Data_Out
MAR[1] <= reg_16:mar_reg.Data_Out
MAR[2] <= reg_16:mar_reg.Data_Out
MAR[3] <= reg_16:mar_reg.Data_Out
MAR[4] <= reg_16:mar_reg.Data_Out
MAR[5] <= reg_16:mar_reg.Data_Out
MAR[6] <= reg_16:mar_reg.Data_Out
MAR[7] <= reg_16:mar_reg.Data_Out
MAR[8] <= reg_16:mar_reg.Data_Out
MAR[9] <= reg_16:mar_reg.Data_Out
MAR[10] <= reg_16:mar_reg.Data_Out
MAR[11] <= reg_16:mar_reg.Data_Out
MAR[12] <= reg_16:mar_reg.Data_Out
MAR[13] <= reg_16:mar_reg.Data_Out
MAR[14] <= reg_16:mar_reg.Data_Out
MAR[15] <= reg_16:mar_reg.Data_Out


|slc3_testtop|slc3:slc|datapath:d0|MAR_:mar|reg_16:mar_reg
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Data_In[0] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[8] => Data_Out.DATAB
Data_In[9] => Data_Out.DATAB
Data_In[10] => Data_Out.DATAB
Data_In[11] => Data_Out.DATAB
Data_In[12] => Data_Out.DATAB
Data_In[13] => Data_Out.DATAB
Data_In[14] => Data_Out.DATAB
Data_In[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|IR_:ir
Clk => Clk.IN1
LD_IR => LD_IR.IN1
BUS[0] => BUS[0].IN1
BUS[1] => BUS[1].IN1
BUS[2] => BUS[2].IN1
BUS[3] => BUS[3].IN1
BUS[4] => BUS[4].IN1
BUS[5] => BUS[5].IN1
BUS[6] => BUS[6].IN1
BUS[7] => BUS[7].IN1
BUS[8] => BUS[8].IN1
BUS[9] => BUS[9].IN1
BUS[10] => BUS[10].IN1
BUS[11] => BUS[11].IN1
BUS[12] => BUS[12].IN1
BUS[13] => BUS[13].IN1
BUS[14] => BUS[14].IN1
BUS[15] => BUS[15].IN1
IR[0] <= reg_16:ir_reg.Data_Out
IR[1] <= reg_16:ir_reg.Data_Out
IR[2] <= reg_16:ir_reg.Data_Out
IR[3] <= reg_16:ir_reg.Data_Out
IR[4] <= reg_16:ir_reg.Data_Out
IR[5] <= reg_16:ir_reg.Data_Out
IR[6] <= reg_16:ir_reg.Data_Out
IR[7] <= reg_16:ir_reg.Data_Out
IR[8] <= reg_16:ir_reg.Data_Out
IR[9] <= reg_16:ir_reg.Data_Out
IR[10] <= reg_16:ir_reg.Data_Out
IR[11] <= reg_16:ir_reg.Data_Out
IR[12] <= reg_16:ir_reg.Data_Out
IR[13] <= reg_16:ir_reg.Data_Out
IR[14] <= reg_16:ir_reg.Data_Out
IR[15] <= reg_16:ir_reg.Data_Out


|slc3_testtop|slc3:slc|datapath:d0|IR_:ir|reg_16:ir_reg
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Data_In[0] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[8] => Data_Out.DATAB
Data_In[9] => Data_Out.DATAB
Data_In[10] => Data_Out.DATAB
Data_In[11] => Data_Out.DATAB
Data_In[12] => Data_Out.DATAB
Data_In[13] => Data_Out.DATAB
Data_In[14] => Data_Out.DATAB
Data_In[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|BUS_:bus
PC[0] => BUS.DATAB
PC[1] => BUS.DATAB
PC[2] => BUS.DATAB
PC[3] => BUS.DATAB
PC[4] => BUS.DATAB
PC[5] => BUS.DATAB
PC[6] => BUS.DATAB
PC[7] => BUS.DATAB
PC[8] => BUS.DATAB
PC[9] => BUS.DATAB
PC[10] => BUS.DATAB
PC[11] => BUS.DATAB
PC[12] => BUS.DATAB
PC[13] => BUS.DATAB
PC[14] => BUS.DATAB
PC[15] => BUS.DATAB
MDR[0] => BUS.DATAB
MDR[1] => BUS.DATAB
MDR[2] => BUS.DATAB
MDR[3] => BUS.DATAB
MDR[4] => BUS.DATAB
MDR[5] => BUS.DATAB
MDR[6] => BUS.DATAB
MDR[7] => BUS.DATAB
MDR[8] => BUS.DATAB
MDR[9] => BUS.DATAB
MDR[10] => BUS.DATAB
MDR[11] => BUS.DATAB
MDR[12] => BUS.DATAB
MDR[13] => BUS.DATAB
MDR[14] => BUS.DATAB
MDR[15] => BUS.DATAB
ALU[0] => BUS.DATAB
ALU[1] => BUS.DATAB
ALU[2] => BUS.DATAB
ALU[3] => BUS.DATAB
ALU[4] => BUS.DATAB
ALU[5] => BUS.DATAB
ALU[6] => BUS.DATAB
ALU[7] => BUS.DATAB
ALU[8] => BUS.DATAB
ALU[9] => BUS.DATAB
ALU[10] => BUS.DATAB
ALU[11] => BUS.DATAB
ALU[12] => BUS.DATAB
ALU[13] => BUS.DATAB
ALU[14] => BUS.DATAB
ALU[15] => BUS.DATAB
MARMUX[0] => BUS.DATAA
MARMUX[1] => BUS.DATAA
MARMUX[2] => BUS.DATAA
MARMUX[3] => BUS.DATAA
MARMUX[4] => BUS.DATAA
MARMUX[5] => BUS.DATAA
MARMUX[6] => BUS.DATAA
MARMUX[7] => BUS.DATAA
MARMUX[8] => BUS.DATAA
MARMUX[9] => BUS.DATAA
MARMUX[10] => BUS.DATAA
MARMUX[11] => BUS.DATAA
MARMUX[12] => BUS.DATAA
MARMUX[13] => BUS.DATAA
MARMUX[14] => BUS.DATAA
MARMUX[15] => BUS.DATAA
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GatePC => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateALU => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMDR => BUS.OUTPUTSELECT
GateMARMUX => ~NO_FANOUT~
BUS[0] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[1] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[2] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[3] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[4] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[5] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[6] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[7] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[8] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[9] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[10] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[11] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[12] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[13] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[14] <= BUS.DB_MAX_OUTPUT_PORT_TYPE
BUS[15] <= BUS.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|ADDR_ADDER_:addr_adder
ADDR2MUX[0] => Mux0.IN2
ADDR2MUX[0] => Mux1.IN2
ADDR2MUX[0] => Mux2.IN2
ADDR2MUX[0] => Mux3.IN2
ADDR2MUX[0] => Mux4.IN2
ADDR2MUX[0] => Mux5.IN2
ADDR2MUX[0] => Mux6.IN2
ADDR2MUX[0] => Mux7.IN2
ADDR2MUX[0] => Mux8.IN2
ADDR2MUX[0] => Mux9.IN2
ADDR2MUX[0] => Decoder2.IN1
ADDR2MUX[1] => Mux0.IN1
ADDR2MUX[1] => Mux1.IN1
ADDR2MUX[1] => Mux2.IN1
ADDR2MUX[1] => Mux3.IN1
ADDR2MUX[1] => Mux4.IN1
ADDR2MUX[1] => Mux5.IN1
ADDR2MUX[1] => Mux6.IN1
ADDR2MUX[1] => Mux7.IN1
ADDR2MUX[1] => Mux8.IN1
ADDR2MUX[1] => Mux9.IN1
ADDR2MUX[1] => Decoder2.IN0
ADDR1MUX => Decoder1.IN0
SR2MUX => Decoder0.IN0
PC[0] => ADDR1MUX_OUT[0].DATAA
PC[1] => ADDR1MUX_OUT[1].DATAA
PC[2] => ADDR1MUX_OUT[2].DATAA
PC[3] => ADDR1MUX_OUT[3].DATAA
PC[4] => ADDR1MUX_OUT[4].DATAA
PC[5] => ADDR1MUX_OUT[5].DATAA
PC[6] => ADDR1MUX_OUT[6].DATAA
PC[7] => ADDR1MUX_OUT[7].DATAA
PC[8] => ADDR1MUX_OUT[8].DATAA
PC[9] => ADDR1MUX_OUT[9].DATAA
PC[10] => ADDR1MUX_OUT[10].DATAA
PC[11] => ADDR1MUX_OUT[11].DATAA
PC[12] => ADDR1MUX_OUT[12].DATAA
PC[13] => ADDR1MUX_OUT[13].DATAA
PC[14] => ADDR1MUX_OUT[14].DATAA
PC[15] => ADDR1MUX_OUT[15].DATAA
IR[0] => ALU_B.DATAB
IR[0] => ADDR2MUX_OUT[0].DATAA
IR[1] => ALU_B.DATAB
IR[1] => ADDR2MUX_OUT[1].DATAA
IR[2] => ALU_B.DATAB
IR[2] => ADDR2MUX_OUT[2].DATAA
IR[3] => ALU_B.DATAB
IR[3] => ADDR2MUX_OUT[3].DATAA
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ALU_B.DATAB
IR[4] => ADDR2MUX_OUT[4].DATAA
IR[5] => Mux0.IN5
IR[5] => Mux1.IN5
IR[5] => Mux2.IN5
IR[5] => Mux3.IN5
IR[5] => Mux4.IN5
IR[5] => Mux5.IN5
IR[5] => Mux6.IN5
IR[5] => Mux7.IN5
IR[5] => Mux8.IN5
IR[5] => Mux9.IN5
IR[5] => ADDR2MUX_OUT[5].DATAA
IR[6] => Mux9.IN3
IR[6] => Mux9.IN4
IR[7] => Mux8.IN3
IR[7] => Mux8.IN4
IR[8] => Mux0.IN4
IR[8] => Mux1.IN4
IR[8] => Mux2.IN4
IR[8] => Mux3.IN4
IR[8] => Mux4.IN4
IR[8] => Mux5.IN4
IR[8] => Mux6.IN4
IR[8] => Mux7.IN3
IR[8] => Mux7.IN4
IR[9] => Mux6.IN3
IR[10] => Mux0.IN3
IR[10] => Mux1.IN3
IR[10] => Mux2.IN3
IR[10] => Mux3.IN3
IR[10] => Mux4.IN3
IR[10] => Mux5.IN3
IR[11] => ~NO_FANOUT~
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
SR2MUX_0[0] => ALU_B.DATAA
SR2MUX_0[1] => ALU_B.DATAA
SR2MUX_0[2] => ALU_B.DATAA
SR2MUX_0[3] => ALU_B.DATAA
SR2MUX_0[4] => ALU_B.DATAA
SR2MUX_0[5] => ALU_B.DATAA
SR2MUX_0[6] => ALU_B.DATAA
SR2MUX_0[7] => ALU_B.DATAA
SR2MUX_0[8] => ALU_B.DATAA
SR2MUX_0[9] => ALU_B.DATAA
SR2MUX_0[10] => ALU_B.DATAA
SR2MUX_0[11] => ALU_B.DATAA
SR2MUX_0[12] => ALU_B.DATAA
SR2MUX_0[13] => ALU_B.DATAA
SR2MUX_0[14] => ALU_B.DATAA
SR2MUX_0[15] => ALU_B.DATAA
ALU_A[0] => ADDR1MUX_OUT[0].DATAB
ALU_A[1] => ADDR1MUX_OUT[1].DATAB
ALU_A[2] => ADDR1MUX_OUT[2].DATAB
ALU_A[3] => ADDR1MUX_OUT[3].DATAB
ALU_A[4] => ADDR1MUX_OUT[4].DATAB
ALU_A[5] => ADDR1MUX_OUT[5].DATAB
ALU_A[6] => ADDR1MUX_OUT[6].DATAB
ALU_A[7] => ADDR1MUX_OUT[7].DATAB
ALU_A[8] => ADDR1MUX_OUT[8].DATAB
ALU_A[9] => ADDR1MUX_OUT[9].DATAB
ALU_A[10] => ADDR1MUX_OUT[10].DATAB
ALU_A[11] => ADDR1MUX_OUT[11].DATAB
ALU_A[12] => ADDR1MUX_OUT[12].DATAB
ALU_A[13] => ADDR1MUX_OUT[13].DATAB
ALU_A[14] => ADDR1MUX_OUT[14].DATAB
ALU_A[15] => ADDR1MUX_OUT[15].DATAB
ALU_B[0] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[1] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[2] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[3] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[4] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[5] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[6] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[7] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[8] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[9] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[10] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[11] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[12] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[13] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[14] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[15] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MARMUX[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|BEN_:ben
Clk => p_.CLK
Clk => z_.CLK
Clk => n_.CLK
Clk => BEN~reg0.CLK
LD_BEN => BEN.OUTPUTSELECT
LD_CC => p_.ENA
LD_CC => z_.ENA
LD_CC => n_.ENA
Reset => BEN.OUTPUTSELECT
IR[0] => ~NO_FANOUT~
IR[1] => ~NO_FANOUT~
IR[2] => ~NO_FANOUT~
IR[3] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[5] => ~NO_FANOUT~
IR[6] => ~NO_FANOUT~
IR[7] => ~NO_FANOUT~
IR[8] => ~NO_FANOUT~
IR[9] => BEN.IN1
IR[10] => BEN.IN1
IR[11] => BEN.IN1
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
BUS[0] => Equal1.IN15
BUS[1] => Equal1.IN14
BUS[2] => Equal1.IN13
BUS[3] => Equal1.IN12
BUS[4] => Equal1.IN11
BUS[5] => Equal1.IN10
BUS[6] => Equal1.IN9
BUS[7] => Equal1.IN8
BUS[8] => Equal1.IN7
BUS[9] => Equal1.IN6
BUS[10] => Equal1.IN5
BUS[11] => Equal1.IN4
BUS[12] => Equal1.IN3
BUS[13] => Equal1.IN2
BUS[14] => Equal1.IN1
BUS[15] => P.IN1
BUS[15] => N.DATAA
BUS[15] => Equal1.IN0
BUS[15] => P.DATAA
BUS[15] => always1.IN1
BEN <= BEN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|Mem2IO:memory_subsystem
Clk => hex_data[0].CLK
Clk => hex_data[1].CLK
Clk => hex_data[2].CLK
Clk => hex_data[3].CLK
Clk => hex_data[4].CLK
Clk => hex_data[5].CLK
Clk => hex_data[6].CLK
Clk => hex_data[7].CLK
Clk => hex_data[8].CLK
Clk => hex_data[9].CLK
Clk => hex_data[10].CLK
Clk => hex_data[11].CLK
Clk => hex_data[12].CLK
Clk => hex_data[13].CLK
Clk => hex_data[14].CLK
Clk => hex_data[15].CLK
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
ADDR[0] => Equal0.IN15
ADDR[1] => Equal0.IN14
ADDR[2] => Equal0.IN13
ADDR[3] => Equal0.IN12
ADDR[4] => Equal0.IN11
ADDR[5] => Equal0.IN10
ADDR[6] => Equal0.IN9
ADDR[7] => Equal0.IN8
ADDR[8] => Equal0.IN7
ADDR[9] => Equal0.IN6
ADDR[10] => Equal0.IN5
ADDR[11] => Equal0.IN4
ADDR[12] => Equal0.IN3
ADDR[13] => Equal0.IN2
ADDR[14] => Equal0.IN1
ADDR[15] => Equal0.IN0
OE => always0.IN0
WE => always1.IN1
WE => always0.IN1
Switches[0] => Data_to_CPU.DATAB
Switches[1] => Data_to_CPU.DATAB
Switches[2] => Data_to_CPU.DATAB
Switches[3] => Data_to_CPU.DATAB
Switches[4] => Data_to_CPU.DATAB
Switches[5] => Data_to_CPU.DATAB
Switches[6] => Data_to_CPU.DATAB
Switches[7] => Data_to_CPU.DATAB
Switches[8] => Data_to_CPU.DATAB
Switches[9] => Data_to_CPU.DATAB
Data_from_CPU[0] => hex_data.DATAB
Data_from_CPU[0] => Data_to_SRAM[0].DATAIN
Data_from_CPU[1] => hex_data.DATAB
Data_from_CPU[1] => Data_to_SRAM[1].DATAIN
Data_from_CPU[2] => hex_data.DATAB
Data_from_CPU[2] => Data_to_SRAM[2].DATAIN
Data_from_CPU[3] => hex_data.DATAB
Data_from_CPU[3] => Data_to_SRAM[3].DATAIN
Data_from_CPU[4] => hex_data.DATAB
Data_from_CPU[4] => Data_to_SRAM[4].DATAIN
Data_from_CPU[5] => hex_data.DATAB
Data_from_CPU[5] => Data_to_SRAM[5].DATAIN
Data_from_CPU[6] => hex_data.DATAB
Data_from_CPU[6] => Data_to_SRAM[6].DATAIN
Data_from_CPU[7] => hex_data.DATAB
Data_from_CPU[7] => Data_to_SRAM[7].DATAIN
Data_from_CPU[8] => hex_data.DATAB
Data_from_CPU[8] => Data_to_SRAM[8].DATAIN
Data_from_CPU[9] => hex_data.DATAB
Data_from_CPU[9] => Data_to_SRAM[9].DATAIN
Data_from_CPU[10] => hex_data.DATAB
Data_from_CPU[10] => Data_to_SRAM[10].DATAIN
Data_from_CPU[11] => hex_data.DATAB
Data_from_CPU[11] => Data_to_SRAM[11].DATAIN
Data_from_CPU[12] => hex_data.DATAB
Data_from_CPU[12] => Data_to_SRAM[12].DATAIN
Data_from_CPU[13] => hex_data.DATAB
Data_from_CPU[13] => Data_to_SRAM[13].DATAIN
Data_from_CPU[14] => hex_data.DATAB
Data_from_CPU[14] => Data_to_SRAM[14].DATAIN
Data_from_CPU[15] => hex_data.DATAB
Data_from_CPU[15] => Data_to_SRAM[15].DATAIN
Data_from_SRAM[0] => Data_to_CPU.DATAA
Data_from_SRAM[1] => Data_to_CPU.DATAA
Data_from_SRAM[2] => Data_to_CPU.DATAA
Data_from_SRAM[3] => Data_to_CPU.DATAA
Data_from_SRAM[4] => Data_to_CPU.DATAA
Data_from_SRAM[5] => Data_to_CPU.DATAA
Data_from_SRAM[6] => Data_to_CPU.DATAA
Data_from_SRAM[7] => Data_to_CPU.DATAA
Data_from_SRAM[8] => Data_to_CPU.DATAA
Data_from_SRAM[9] => Data_to_CPU.DATAA
Data_from_SRAM[10] => Data_to_CPU.DATAA
Data_from_SRAM[11] => Data_to_CPU.DATAA
Data_from_SRAM[12] => Data_to_CPU.DATAA
Data_from_SRAM[13] => Data_to_CPU.DATAA
Data_from_SRAM[14] => Data_to_CPU.DATAA
Data_from_SRAM[15] => Data_to_CPU.DATAA
Data_to_CPU[0] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[1] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[2] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[3] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[4] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[5] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[6] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[7] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[8] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[9] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[10] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[11] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[12] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[13] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[14] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[15] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[0] <= Data_from_CPU[0].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[1] <= Data_from_CPU[1].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[2] <= Data_from_CPU[2].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[3] <= Data_from_CPU[3].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[4] <= Data_from_CPU[4].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[5] <= Data_from_CPU[5].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[6] <= Data_from_CPU[6].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[7] <= Data_from_CPU[7].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[8] <= Data_from_CPU[8].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[9] <= Data_from_CPU[9].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[10] <= Data_from_CPU[10].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[11] <= Data_from_CPU[11].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[12] <= Data_from_CPU[12].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[13] <= Data_from_CPU[13].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[14] <= Data_from_CPU[14].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[15] <= Data_from_CPU[15].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= hex_data[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= hex_data[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= hex_data[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= hex_data[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= hex_data[4].DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= hex_data[5].DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= hex_data[6].DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= hex_data[7].DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= hex_data[8].DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= hex_data[9].DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= hex_data[10].DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= hex_data[11].DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= hex_data[12].DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= hex_data[13].DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= hex_data[14].DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= hex_data[15].DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|ISDU:state_controller
Clk => State~1.DATAIN
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Continue => Selector1.IN3
Continue => Selector1.IN4
Continue => Selector0.IN3
Continue => Selector3.IN3
Opcode[0] => Decoder0.IN3
Opcode[1] => Decoder0.IN2
Opcode[2] => Decoder0.IN1
Opcode[3] => Decoder0.IN0
IR_5 => SR2MUX.DATAB
IR_11 => ~NO_FANOUT~
BEN => Selector13.IN3
BEN => Selector3.IN5
LD_MAR <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
LD_MDR <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
LD_IR <= LD_IR.DB_MAX_OUTPUT_PORT_TYPE
LD_BEN <= LD_BEN.DB_MAX_OUTPUT_PORT_TYPE
LD_CC <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
LD_REG <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
LD_PC <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
LD_LED <= LD_LED.DB_MAX_OUTPUT_PORT_TYPE
GatePC <= GatePC.DB_MAX_OUTPUT_PORT_TYPE
GateMDR <= GateMDR.DB_MAX_OUTPUT_PORT_TYPE
GateALU <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
GateMARMUX <= GateMARMUX.DB_MAX_OUTPUT_PORT_TYPE
PCMUX[0] <= <GND>
PCMUX[1] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
DRMUX <= DRMUX.DB_MAX_OUTPUT_PORT_TYPE
SR1MUX <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
SR2MUX <= SR2MUX.DB_MAX_OUTPUT_PORT_TYPE
ADDR1MUX <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
ADDR2MUX[0] <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
ADDR2MUX[1] <= ADDR2MUX.DB_MAX_OUTPUT_PORT_TYPE
ALUK[0] <= ALUK.DB_MAX_OUTPUT_PORT_TYPE
ALUK[1] <= ALUK.DB_MAX_OUTPUT_PORT_TYPE
Mem_OE <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
Mem_WE <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|test_memory:mem
Reset => ~NO_FANOUT~
Clk => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => ~NO_FANOUT~
address[3] => ~NO_FANOUT~
address[4] => ~NO_FANOUT~
address[5] => ~NO_FANOUT~
address[6] => ~NO_FANOUT~
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
rden => ~NO_FANOUT~
wren => ~NO_FANOUT~
readout[0] <= <GND>
readout[1] <= <GND>
readout[2] <= <GND>
readout[3] <= <GND>
readout[4] <= <GND>
readout[5] <= <GND>
readout[6] <= <GND>
readout[7] <= <GND>
readout[8] <= <GND>
readout[9] <= <GND>
readout[10] <= <GND>
readout[11] <= <GND>
readout[12] <= <GND>
readout[13] <= <GND>
readout[14] <= <GND>
readout[15] <= <GND>


|slc3_testtop|test_memory:mem|memory_parser:parser


