INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EMREYILDIZ/Desktop/Verilog Homeworks/hw6/final_project4/final_project4.srcs/sources_1/new/GCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EMREYILDIZ/Desktop/Verilog Homeworks/hw6/final_project4/final_project4.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EMREYILDIZ/Desktop/Verilog Homeworks/hw6/final_project4/final_project4.srcs/sources_1/new/sorting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EMREYILDIZ/Desktop/Verilog Homeworks/hw6/final_project4/final_project4.srcs/sources_1/new/sorting_imp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_imp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EMREYILDIZ/Desktop/Verilog Homeworks/hw6/final_project4/final_project4.srcs/sim_1/new/project_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EMREYILDIZ/Desktop/Verilog Homeworks/hw6/final_project4/final_project4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
