v 20080127 1
C 40000 40000 0 0 0 title-B.sym
C 44600 46700 1 0 0 EMBEDDED74164-2.sym
[
P 44600 49700 44900 49700 1 0 0
{
T 44800 49750 5 8 1 1 0 6 1
pinnumber=1
T 44800 49650 5 8 0 1 0 8 1
pinseq=1
T 44950 49700 9 8 1 1 0 0 1
pinlabel=A
T 44950 49700 5 8 0 1 0 2 1
pintype=in
}
P 46600 49700 46300 49700 1 0 0
{
T 46400 49750 5 8 1 1 0 0 1
pinnumber=3
T 46400 49650 5 8 0 1 0 2 1
pinseq=2
T 46250 49700 9 8 1 1 0 6 1
pinlabel=Q0
T 46250 49700 5 8 0 1 0 8 1
pintype=out
}
P 44600 49300 44900 49300 1 0 0
{
T 44800 49350 5 8 1 1 0 6 1
pinnumber=2
T 44800 49250 5 8 0 1 0 8 1
pinseq=3
T 44950 49300 9 8 1 1 0 0 1
pinlabel=B
T 44950 49300 5 8 0 1 0 2 1
pintype=in
}
P 46600 49300 46300 49300 1 0 0
{
T 46400 49350 5 8 1 1 0 0 1
pinnumber=4
T 46400 49250 5 8 0 1 0 2 1
pinseq=4
T 46250 49300 9 8 1 1 0 6 1
pinlabel=Q1
T 46250 49300 5 8 0 1 0 8 1
pintype=out
}
P 46600 48900 46300 48900 1 0 0
{
T 46400 48950 5 8 1 1 0 0 1
pinnumber=5
T 46400 48850 5 8 0 1 0 2 1
pinseq=5
T 46250 48900 9 8 1 1 0 6 1
pinlabel=Q2
T 46250 48900 5 8 0 1 0 8 1
pintype=out
}
P 44600 48500 44800 48500 1 0 0
{
T 44800 48550 5 8 1 1 0 6 1
pinnumber=9
T 44800 48450 5 8 0 1 0 8 1
pinseq=6
T 44950 48500 9 8 1 1 0 0 1
pinlabel=MR
T 44950 48500 5 8 0 1 0 2 1
pintype=in
}
V 44850 48500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46600 48500 46300 48500 1 0 0
{
T 46400 48550 5 8 1 1 0 0 1
pinnumber=6
T 46400 48450 5 8 0 1 0 2 1
pinseq=7
T 46250 48500 9 8 1 1 0 6 1
pinlabel=Q3
T 46250 48500 5 8 0 1 0 8 1
pintype=out
}
P 44600 48100 44900 48100 1 0 0
{
T 44800 48150 5 8 1 1 0 6 1
pinnumber=8
T 44800 48050 5 8 0 1 0 8 1
pinseq=8
T 44975 48100 9 8 1 1 0 0 1
pinlabel=CP
T 44975 48100 5 8 0 1 0 2 1
pintype=clk
}
P 46600 48100 46300 48100 1 0 0
{
T 46400 48150 5 8 1 1 0 0 1
pinnumber=10
T 46400 48050 5 8 0 1 0 2 1
pinseq=9
T 46250 48100 9 8 1 1 0 6 1
pinlabel=Q4
T 46250 48100 5 8 0 1 0 8 1
pintype=out
}
P 46600 47700 46300 47700 1 0 0
{
T 46400 47750 5 8 1 1 0 0 1
pinnumber=11
T 46400 47650 5 8 0 1 0 2 1
pinseq=10
T 46250 47700 9 8 1 1 0 6 1
pinlabel=Q5
T 46250 47700 5 8 0 1 0 8 1
pintype=out
}
P 46600 47300 46300 47300 1 0 0
{
T 46400 47350 5 8 1 1 0 0 1
pinnumber=12
T 46400 47250 5 8 0 1 0 2 1
pinseq=11
T 46250 47300 9 8 1 1 0 6 1
pinlabel=Q6
T 46250 47300 5 8 0 1 0 8 1
pintype=out
}
P 46600 46900 46300 46900 1 0 0
{
T 46400 46950 5 8 1 1 0 0 1
pinnumber=13
T 46400 46850 5 8 0 1 0 2 1
pinseq=12
T 46250 46900 9 8 1 1 0 6 1
pinlabel=Q7
T 46250 46900 5 8 0 1 0 8 1
pintype=out
}
B 44900 46700 1400 3300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 44900 50440 5 10 0 0 0 0 1
device=74164
T 44900 50240 5 10 0 0 0 0 1
footprint=DIP14
T 46300 50100 8 10 0 1 0 6 1
refdes=U?
T 44900 50650 5 10 0 0 0 0 1
description=8-bit serial-in/parallel-out shift register
T 44900 51250 5 10 0 0 0 0 1
numslots=0
T 44900 50850 5 10 0 0 0 0 1
net=Vcc:14
T 44900 51050 5 10 0 0 0 0 1
net=GND:7
T 44900 50040 9 10 1 0 0 0 1
74164
L 44950 48625 45150 48625 3 0 0 0 -1 -1
L 44975 48100 44900 48150 3 0 0 0 -1 -1
L 44975 48100 44900 48050 3 0 0 0 -1 -1
T 44900 51450 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc164.pdf
]
{
T 44900 50440 5 10 0 0 0 0 1
device=74164
T 44900 50240 5 10 0 0 0 0 1
footprint=SO14
T 46300 50100 5 10 1 1 0 6 1
refdes=U6
T 44900 51700 5 10 0 0 0 0 1
net=+3.3V:14
}
C 44600 42700 1 0 0 EMBEDDED74164-2.sym
[
P 44600 45700 44900 45700 1 0 0
{
T 44800 45750 5 8 1 1 0 6 1
pinnumber=1
T 44800 45650 5 8 0 1 0 8 1
pinseq=1
T 44950 45700 9 8 1 1 0 0 1
pinlabel=A
T 44950 45700 5 8 0 1 0 2 1
pintype=in
}
P 46600 45700 46300 45700 1 0 0
{
T 46400 45750 5 8 1 1 0 0 1
pinnumber=3
T 46400 45650 5 8 0 1 0 2 1
pinseq=2
T 46250 45700 9 8 1 1 0 6 1
pinlabel=Q0
T 46250 45700 5 8 0 1 0 8 1
pintype=out
}
P 44600 45300 44900 45300 1 0 0
{
T 44800 45350 5 8 1 1 0 6 1
pinnumber=2
T 44800 45250 5 8 0 1 0 8 1
pinseq=3
T 44950 45300 9 8 1 1 0 0 1
pinlabel=B
T 44950 45300 5 8 0 1 0 2 1
pintype=in
}
P 46600 45300 46300 45300 1 0 0
{
T 46400 45350 5 8 1 1 0 0 1
pinnumber=4
T 46400 45250 5 8 0 1 0 2 1
pinseq=4
T 46250 45300 9 8 1 1 0 6 1
pinlabel=Q1
T 46250 45300 5 8 0 1 0 8 1
pintype=out
}
P 46600 44900 46300 44900 1 0 0
{
T 46400 44950 5 8 1 1 0 0 1
pinnumber=5
T 46400 44850 5 8 0 1 0 2 1
pinseq=5
T 46250 44900 9 8 1 1 0 6 1
pinlabel=Q2
T 46250 44900 5 8 0 1 0 8 1
pintype=out
}
P 44600 44500 44800 44500 1 0 0
{
T 44800 44550 5 8 1 1 0 6 1
pinnumber=9
T 44800 44450 5 8 0 1 0 8 1
pinseq=6
T 44950 44500 9 8 1 1 0 0 1
pinlabel=MR
T 44950 44500 5 8 0 1 0 2 1
pintype=in
}
V 44850 44500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46600 44500 46300 44500 1 0 0
{
T 46400 44550 5 8 1 1 0 0 1
pinnumber=6
T 46400 44450 5 8 0 1 0 2 1
pinseq=7
T 46250 44500 9 8 1 1 0 6 1
pinlabel=Q3
T 46250 44500 5 8 0 1 0 8 1
pintype=out
}
P 44600 44100 44900 44100 1 0 0
{
T 44800 44150 5 8 1 1 0 6 1
pinnumber=8
T 44800 44050 5 8 0 1 0 8 1
pinseq=8
T 44975 44100 9 8 1 1 0 0 1
pinlabel=CP
T 44975 44100 5 8 0 1 0 2 1
pintype=clk
}
P 46600 44100 46300 44100 1 0 0
{
T 46400 44150 5 8 1 1 0 0 1
pinnumber=10
T 46400 44050 5 8 0 1 0 2 1
pinseq=9
T 46250 44100 9 8 1 1 0 6 1
pinlabel=Q4
T 46250 44100 5 8 0 1 0 8 1
pintype=out
}
P 46600 43700 46300 43700 1 0 0
{
T 46400 43750 5 8 1 1 0 0 1
pinnumber=11
T 46400 43650 5 8 0 1 0 2 1
pinseq=10
T 46250 43700 9 8 1 1 0 6 1
pinlabel=Q5
T 46250 43700 5 8 0 1 0 8 1
pintype=out
}
P 46600 43300 46300 43300 1 0 0
{
T 46400 43350 5 8 1 1 0 0 1
pinnumber=12
T 46400 43250 5 8 0 1 0 2 1
pinseq=11
T 46250 43300 9 8 1 1 0 6 1
pinlabel=Q6
T 46250 43300 5 8 0 1 0 8 1
pintype=out
}
P 46600 42900 46300 42900 1 0 0
{
T 46400 42950 5 8 1 1 0 0 1
pinnumber=13
T 46400 42850 5 8 0 1 0 2 1
pinseq=12
T 46250 42900 9 8 1 1 0 6 1
pinlabel=Q7
T 46250 42900 5 8 0 1 0 8 1
pintype=out
}
B 44900 42700 1400 3300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 44900 46440 5 10 0 0 0 0 1
device=74164
T 44900 46240 5 10 0 0 0 0 1
footprint=DIP14
T 46300 46100 8 10 0 1 0 6 1
refdes=U?
T 44900 46650 5 10 0 0 0 0 1
description=8-bit serial-in/parallel-out shift register
T 44900 47250 5 10 0 0 0 0 1
numslots=0
T 44900 46850 5 10 0 0 0 0 1
net=Vcc:14
T 44900 47050 5 10 0 0 0 0 1
net=GND:7
T 44900 46040 9 10 1 0 0 0 1
74164
L 44950 44625 45150 44625 3 0 0 0 -1 -1
L 44975 44100 44900 44150 3 0 0 0 -1 -1
L 44975 44100 44900 44050 3 0 0 0 -1 -1
T 44900 47450 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc164.pdf
]
{
T 44900 46440 5 10 0 0 0 0 1
device=74164
T 44900 46240 5 10 0 0 0 0 1
footprint=SO14
T 46300 46100 5 10 1 1 0 6 1
refdes=U7
T 44600 42700 5 10 0 0 0 0 1
net=+3.3V:14
}
N 44600 45700 44400 45700 4
N 42700 45300 44600 45300 4
C 43500 44400 1 0 0 resistor-1.sym
{
T 43800 44800 5 10 0 0 0 0 1
device=RESISTOR
T 43600 44600 5 10 1 1 0 6 1
refdes=R7
T 44200 44600 5 10 1 1 0 0 1
value=4.7k
T 43500 44400 5 10 0 0 0 0 1
footprint=0805
}
C 43500 48400 1 0 0 resistor-1.sym
{
T 43800 48800 5 10 0 0 0 0 1
device=RESISTOR
T 43600 48600 5 10 1 1 0 6 1
refdes=R6
T 44200 48600 5 10 1 1 0 0 1
value=4.7k
T 43500 48400 5 10 0 0 0 0 1
footprint=0805
}
N 44400 44500 44600 44500 4
N 44400 48500 44600 48500 4
N 46600 48500 51200 48500 4
N 46600 48100 51200 48100 4
N 46600 47700 51200 47700 4
N 46600 47300 51200 47300 4
N 46600 46900 51200 46900 4
N 46700 46900 46700 46400 4
N 44400 46400 46700 46400 4
N 44400 45700 44400 46400 4
N 41900 49700 44600 49700 4
{
T 41800 49700 5 10 1 1 0 7 1
netname=memdata
}
N 44600 48100 41900 48100 4
{
T 41800 48100 5 10 1 1 0 7 1
netname=memclk
}
N 43500 48500 43200 48500 4
N 43500 44500 43200 44500 4
N 44600 44100 42200 44100 4
N 42200 44100 42200 48100 4
N 46600 45700 47000 45700 4
N 47400 45300 46600 45300 4
N 41900 49300 44600 49300 4
{
T 41800 49300 5 10 1 1 0 7 1
netname=memshiftenn
}
C 52300 50600 1 0 0 3.3V-plus-1.sym
C 52400 41600 1 0 0 gnd-1.sym
N 52500 50600 52500 50400 4
N 46600 49700 51200 49700 4
N 46600 49300 51200 49300 4
N 46600 48900 51200 48900 4
N 47000 45700 47000 46500 4
N 47000 46500 51200 46500 4
N 47400 45300 47400 46100 4
N 47400 46100 51200 46100 4
N 46600 44900 47800 44900 4
N 47800 44900 47800 45700 4
N 47800 45700 51200 45700 4
N 46600 44500 48200 44500 4
N 48200 44500 48200 45300 4
N 48200 45300 51200 45300 4
N 46600 44100 48600 44100 4
N 48600 44100 48600 44900 4
N 48600 44900 51200 44900 4
N 46600 43700 49000 43700 4
N 49000 43700 49000 44500 4
N 49000 44500 51200 44500 4
N 46600 43300 49400 43300 4
N 49400 43300 49400 44100 4
N 49400 44100 51200 44100 4
N 53500 49700 54500 49700 4
{
T 54600 49700 5 10 1 1 0 1 1
netname=D0
}
N 53500 49300 54500 49300 4
{
T 54600 49300 5 10 1 1 0 1 1
netname=D1
}
N 53500 48900 54500 48900 4
{
T 54600 48900 5 10 1 1 0 1 1
netname=D2
}
N 53500 48500 54500 48500 4
{
T 54600 48500 5 10 1 1 0 1 1
netname=D3
}
N 53500 48100 54500 48100 4
{
T 54600 48100 5 10 1 1 0 1 1
netname=D4
}
N 53500 47700 54500 47700 4
{
T 54600 47700 5 10 1 1 0 1 1
netname=D5
}
N 53500 47300 54500 47300 4
{
T 54600 47300 5 10 1 1 0 1 1
netname=D6
}
N 53500 46900 54500 46900 4
{
T 54600 46900 5 10 1 1 0 1 1
netname=D7
}
T 50200 40900 9 16 1 0 0 0 1
OOPS logger
T 51800 40200 9 12 1 0 0 0 1
3
T 50600 40200 9 12 1 0 0 0 1
3
T 54000 40200 9 12 1 0 0 0 1
Jean Richard
N 50200 42500 48700 42500 4
{
T 48600 42500 5 10 1 1 0 7 1
netname=memwriten
}
N 42700 45300 42700 49300 4
N 43200 43200 43200 48500 4
C 43100 42900 1 0 0 gnd-1.sym
N 50200 42500 50200 43300 4
N 50200 43300 51200 43300 4
N 48700 42100 50600 42100 4
{
T 48600 42100 5 10 1 1 0 7 1
netname=memoutn
}
N 50600 42100 50600 42900 4
N 50600 42900 51200 42900 4
N 49800 43700 51200 43700 4
N 49800 43700 49800 42900 4
N 52500 41900 52500 42200 4
N 49800 42900 48700 42900 4
{
T 48600 42900 5 10 1 1 0 7 1
netname=memchipenn
}
C 51200 42200 1 0 0 cy7c1399.sym
{
T 51600 50200 5 10 1 1 0 0 1
refdes=U8
T 44800 47000 5 10 0 0 0 0 1
footprint=SO28
T 44800 47200 5 10 0 0 0 0 1
device=cy7c1399
}
C 54000 50000 1 0 0 gnd-1.sym
C 45000 40300 1 0 0 gnd-1.sym
C 43800 40300 1 0 0 gnd-1.sym
C 44900 41900 1 0 0 3.3V-plus-1.sym
C 43700 41900 1 0 0 3.3V-plus-1.sym
C 52900 50300 1 0 0 capacitor-1.sym
{
T 53100 51000 5 10 0 0 0 0 1
device=CAPACITOR
T 52900 50600 5 10 1 1 0 0 1
refdes=C16
T 53100 51200 5 10 0 0 0 0 1
symversion=0.1
T 53500 50600 5 10 1 1 0 0 1
value=0.1u
T 52900 50300 5 10 0 0 270 0 1
footprint=0603
}
C 44100 40800 1 90 0 capacitor-1.sym
{
T 43400 41000 5 10 0 0 90 0 1
device=CAPACITOR
T 43800 40800 5 10 1 1 90 0 1
refdes=C14
T 43200 41000 5 10 0 0 90 0 1
symversion=0.1
T 43800 41400 5 10 1 1 90 0 1
value=0.1u
T 44100 40800 5 10 0 0 0 0 1
footprint=0603
}
C 45300 40800 1 90 0 capacitor-1.sym
{
T 44600 41000 5 10 0 0 90 0 1
device=CAPACITOR
T 45000 40800 5 10 1 1 90 0 1
refdes=C15
T 44400 41000 5 10 0 0 90 0 1
symversion=0.1
T 45000 41400 5 10 1 1 90 0 1
value=0.1u
T 45300 40800 5 10 0 0 0 0 1
footprint=0603
}
N 52500 50500 52900 50500 4
N 53800 50500 54100 50500 4
N 54100 50500 54100 50300 4
N 43900 41900 43900 41700 4
N 43900 40800 43900 40600 4
N 45100 40600 45100 40800 4
N 45100 41700 45100 41900 4
