##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Seat_ADC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Seat_ADC_IntClock:R)
		5.3::Critical Path Report for (Seat_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (Seat_ADC_IntClock:R vs. Seat_ADC_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock_3                    | N/A                    | Target: 0.00 MHz   | 
Clock: Clock_3(fixed-function)    | N/A                    | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 109.10 MHz  | Target: 48.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                    | Target: 48.00 MHz  | 
Clock: CyILO                      | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                    | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                    | Target: 48.00 MHz  | 
Clock: Seat_ADC_IntClock          | Frequency: 34.45 MHz   | Target: 1.60 MHz   | 
Clock: Seat_ADC_IntClock(routed)  | N/A                    | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          CyBUS_CLK          20833.3          13303       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Seat_ADC_IntClock  20833.3          13295       N/A              N/A         N/A              N/A         N/A              N/A         
Seat_ADC_IntClock  CyBUS_CLK          20833.3          11667       N/A              N/A         N/A              N/A         N/A              N/A         
Seat_ADC_IntClock  Seat_ADC_IntClock  625000           595974      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SCL_1(0)_PAD:out  24276         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  23885         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 109.10 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_256/q
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 11667p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_256/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_256/q                                   macrocell5    1250   1250  11667  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell6    4406   5656  11667  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Seat_ADC_IntClock
***********************************************
Clock: Seat_ADC_IntClock
Frequency: 34.45 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 595974p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25516
-------------------------------------   ----- 
End-of-path arrival time (ps)           25516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_0        macrocell22   8502  25516  595974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell22         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 13303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell6    1250   1250  13303  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell6    2771   4021  13303  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Seat_ADC_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_256/main_0
Capture Clock  : Net_256/clock_0
Path slack     : 13295p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#30 vs. Seat_ADC_IntClock:R#2)   20833
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell6    1250   1250  13295  RISE       1
Net_256/main_0                         macrocell5    2778   4028  13295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_256/clock_0                                            macrocell5          0      0  RISE       1


5.3::Critical Path Report for (Seat_ADC_IntClock:R vs. CyBUS_CLK:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_256/q
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 11667p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_256/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_256/q                                   macrocell5    1250   1250  11667  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell6    4406   5656  11667  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1


5.4::Critical Path Report for (Seat_ADC_IntClock:R vs. Seat_ADC_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 595974p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25516
-------------------------------------   ----- 
End-of-path arrival time (ps)           25516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_0        macrocell22   8502  25516  595974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell22         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_256/q
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 11667p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_256/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_256/q                                   macrocell5    1250   1250  11667  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell6    4406   5656  11667  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_256/main_0
Capture Clock  : Net_256/clock_0
Path slack     : 13295p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#30 vs. Seat_ADC_IntClock:R#2)   20833
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell6    1250   1250  13295  RISE       1
Net_256/main_0                         macrocell5    2778   4028  13295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_256/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \Seat_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \Seat_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 13295p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#30 vs. Seat_ADC_IntClock:R#2)   20833
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell6    1250   1250  13295  RISE       1
\Seat_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell7    2778   4028  13295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell7          0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 13303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell6    1250   1250  13303  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell6    2771   4021  13303  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:Sync:genblk1[0]:INST\/out
Path End       : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 13969p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3354
-------------------------------------   ---- 
End-of-path arrival time (ps)           3354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:Sync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Seat_ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020  13969  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell6    2334   3354  13969  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 595974p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25516
-------------------------------------   ----- 
End-of-path arrival time (ps)           25516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_0        macrocell22   8502  25516  595974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 595974p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25516
-------------------------------------   ----- 
End-of-path arrival time (ps)           25516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_0       macrocell44   8502  25516  595974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell44         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 596532p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24958
-------------------------------------   ----- 
End-of-path arrival time (ps)           24958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_0       macrocell34   7944  24958  596532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell34         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 596532p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24958
-------------------------------------   ----- 
End-of-path arrival time (ps)           24958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_0       macrocell46   7944  24958  596532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell46         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 596929p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24561
-------------------------------------   ----- 
End-of-path arrival time (ps)           24561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_0        macrocell23   7547  24561  596929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell23         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 596929p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24561
-------------------------------------   ----- 
End-of-path arrival time (ps)           24561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_0       macrocell29   7547  24561  596929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell29         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 596929p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24561
-------------------------------------   ----- 
End-of-path arrival time (ps)           24561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_0       macrocell45   7547  24561  596929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell45         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 596948p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24542
-------------------------------------   ----- 
End-of-path arrival time (ps)           24542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_0       macrocell33   7528  24542  596948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell33         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 596948p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24542
-------------------------------------   ----- 
End-of-path arrival time (ps)           24542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_0       macrocell40   7528  24542  596948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell40         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 596948p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24542
-------------------------------------   ----- 
End-of-path arrival time (ps)           24542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_0       macrocell43   7528  24542  596948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell43         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 598732p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22758
-------------------------------------   ----- 
End-of-path arrival time (ps)           22758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_0        macrocell19   5745  22758  598732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell19         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 598732p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22758
-------------------------------------   ----- 
End-of-path arrival time (ps)           22758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_0        macrocell21   5745  22758  598732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell21         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 598732p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22758
-------------------------------------   ----- 
End-of-path arrival time (ps)           22758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_0       macrocell26   5745  22758  598732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell26         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 598732p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22758
-------------------------------------   ----- 
End-of-path arrival time (ps)           22758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_0       macrocell38   5745  22758  598732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell38         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 598745p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22745
-------------------------------------   ----- 
End-of-path arrival time (ps)           22745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_0        macrocell18   5731  22745  598745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell18         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 598745p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22745
-------------------------------------   ----- 
End-of-path arrival time (ps)           22745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_0       macrocell28   5731  22745  598745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell28         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 598745p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22745
-------------------------------------   ----- 
End-of-path arrival time (ps)           22745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_0       macrocell37   5731  22745  598745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell37         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 598745p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22745
-------------------------------------   ----- 
End-of-path arrival time (ps)           22745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_0       macrocell42   5731  22745  598745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell42         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 599833p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21657
-------------------------------------   ----- 
End-of-path arrival time (ps)           21657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_0        macrocell15   4644  21657  599833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell15         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 599833p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21657
-------------------------------------   ----- 
End-of-path arrival time (ps)           21657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_0       macrocell27   4644  21657  599833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell27         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 599844p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21646
-------------------------------------   ----- 
End-of-path arrival time (ps)           21646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_0       macrocell39   4632  21646  599844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell39         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 599847p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21643
-------------------------------------   ----- 
End-of-path arrival time (ps)           21643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_0        macrocell16   4629  21643  599847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell16         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 599847p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21643
-------------------------------------   ----- 
End-of-path arrival time (ps)           21643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_0        macrocell17   4629  21643  599847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell17         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 599847p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21643
-------------------------------------   ----- 
End-of-path arrival time (ps)           21643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_0       macrocell25   4629  21643  599847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell25         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 601102p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20388
-------------------------------------   ----- 
End-of-path arrival time (ps)           20388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_0       macrocell30   3374  20388  601102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell30         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 601102p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20388
-------------------------------------   ----- 
End-of-path arrival time (ps)           20388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_0       macrocell31   3374  20388  601102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell31         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 601104p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20386
-------------------------------------   ----- 
End-of-path arrival time (ps)           20386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_0       macrocell35   3372  20386  601104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell35         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 601104p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20386
-------------------------------------   ----- 
End-of-path arrival time (ps)           20386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_0       macrocell41   3372  20386  601104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell41         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 601108p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20382
-------------------------------------   ----- 
End-of-path arrival time (ps)           20382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_0        macrocell20   3369  20382  601108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell20         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 601108p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20382
-------------------------------------   ----- 
End-of-path arrival time (ps)           20382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_0        macrocell24   3369  20382  601108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell24         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 601392p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20098
-------------------------------------   ----- 
End-of-path arrival time (ps)           20098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_0       macrocell32   3085  20098  601392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell32         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 601392p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20098
-------------------------------------   ----- 
End-of-path arrival time (ps)           20098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q              macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/main_5  macrocell1    6177   7427  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active_split\/q       macrocell1    3350  10777  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/main_4        macrocell3    2887  13663  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_is_active\/q             macrocell3    3350  17013  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_0       macrocell36   3085  20098  601392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell36         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 607871p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13619
-------------------------------------   ----- 
End-of-path arrival time (ps)           13619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_1  macrocell34  12369  13619  607871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell34         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 607871p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13619
-------------------------------------   ----- 
End-of-path arrival time (ps)           13619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_1  macrocell46  12369  13619  607871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell46         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 608427p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13063
-------------------------------------   ----- 
End-of-path arrival time (ps)           13063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_1  macrocell22  11813  13063  608427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell22         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 608427p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13063
-------------------------------------   ----- 
End-of-path arrival time (ps)           13063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_1  macrocell44  11813  13063  608427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell44         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 609265p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12225
-------------------------------------   ----- 
End-of-path arrival time (ps)           12225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_1  macrocell23  10975  12225  609265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell23         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 609265p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12225
-------------------------------------   ----- 
End-of-path arrival time (ps)           12225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_1  macrocell29  10975  12225  609265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell29         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 609265p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12225
-------------------------------------   ----- 
End-of-path arrival time (ps)           12225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_1  macrocell45  10975  12225  609265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell45         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 609820p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11670
-------------------------------------   ----- 
End-of-path arrival time (ps)           11670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_1  macrocell33  10420  11670  609820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell33         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 609820p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11670
-------------------------------------   ----- 
End-of-path arrival time (ps)           11670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_1  macrocell40  10420  11670  609820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell40         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 609820p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11670
-------------------------------------   ----- 
End-of-path arrival time (ps)           11670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_1  macrocell43  10420  11670  609820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell43         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Seat_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \Seat_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 610515p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -4060
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10425
-------------------------------------   ----- 
End-of-path arrival time (ps)           10425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  610515  RISE       1
\Seat_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell2     2935   4145  610515  RISE       1
\Seat_ADC:bSAR_SEQ:cnt_enable\/q           macrocell2     3350   7495  610515  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     2931  10425  610515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 611552p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9938
-------------------------------------   ---- 
End-of-path arrival time (ps)           9938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_4  macrocell33   8688   9938  611552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell33         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 611552p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9938
-------------------------------------   ---- 
End-of-path arrival time (ps)           9938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_4  macrocell40   8688   9938  611552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell40         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 611552p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9938
-------------------------------------   ---- 
End-of-path arrival time (ps)           9938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_4  macrocell43   8688   9938  611552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell43         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 611566p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9924
-------------------------------------   ---- 
End-of-path arrival time (ps)           9924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_4  macrocell23   8674   9924  611566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell23         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 611566p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9924
-------------------------------------   ---- 
End-of-path arrival time (ps)           9924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_4  macrocell29   8674   9924  611566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell29         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 611566p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9924
-------------------------------------   ---- 
End-of-path arrival time (ps)           9924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_4  macrocell45   8674   9924  611566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell45         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 611880p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_3  macrocell35   8360   9610  611880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell35         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 611880p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_3  macrocell41   8360   9610  611880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell41         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 612243p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_4  macrocell22   7997   9247  612243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell22         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 612243p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_4  macrocell44   7997   9247  612243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell44         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 612379p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9111
-------------------------------------   ---- 
End-of-path arrival time (ps)           9111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_4  macrocell35   7861   9111  612379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell35         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 612379p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9111
-------------------------------------   ---- 
End-of-path arrival time (ps)           9111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_4  macrocell41   7861   9111  612379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell41         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 612388p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9102
-------------------------------------   ---- 
End-of-path arrival time (ps)           9102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_4  macrocell20   7852   9102  612388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell20         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 612388p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9102
-------------------------------------   ---- 
End-of-path arrival time (ps)           9102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_4  macrocell24   7852   9102  612388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell24         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 612419p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9071
-------------------------------------   ---- 
End-of-path arrival time (ps)           9071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_2  macrocell23   7821   9071  612419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 612419p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9071
-------------------------------------   ---- 
End-of-path arrival time (ps)           9071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_2  macrocell29   7821   9071  612419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell29         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 612419p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9071
-------------------------------------   ---- 
End-of-path arrival time (ps)           9071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_2  macrocell45   7821   9071  612419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell45         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 612430p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9060
-------------------------------------   ---- 
End-of-path arrival time (ps)           9060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_2  macrocell34   7810   9060  612430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell34         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 612430p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9060
-------------------------------------   ---- 
End-of-path arrival time (ps)           9060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_2  macrocell46   7810   9060  612430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell46         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 612448p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9042
-------------------------------------   ---- 
End-of-path arrival time (ps)           9042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_3  macrocell20   7792   9042  612448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell20         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 612448p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9042
-------------------------------------   ---- 
End-of-path arrival time (ps)           9042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_3  macrocell24   7792   9042  612448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell24         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 612577p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8913
-------------------------------------   ---- 
End-of-path arrival time (ps)           8913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_1  macrocell19   7663   8913  612577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell19         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 612577p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8913
-------------------------------------   ---- 
End-of-path arrival time (ps)           8913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_1  macrocell21   7663   8913  612577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell21         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 612577p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8913
-------------------------------------   ---- 
End-of-path arrival time (ps)           8913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_1  macrocell26   7663   8913  612577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell26         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 612577p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8913
-------------------------------------   ---- 
End-of-path arrival time (ps)           8913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_1  macrocell38   7663   8913  612577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell38         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 612843p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8647
-------------------------------------   ---- 
End-of-path arrival time (ps)           8647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_4  macrocell34   7397   8647  612843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell34         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 612843p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8647
-------------------------------------   ---- 
End-of-path arrival time (ps)           8647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_4  macrocell46   7397   8647  612843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell46         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 612846p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8644
-------------------------------------   ---- 
End-of-path arrival time (ps)           8644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_3  macrocell30   7394   8644  612846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell30         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 612846p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8644
-------------------------------------   ---- 
End-of-path arrival time (ps)           8644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_3  macrocell31   7394   8644  612846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell31         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 612871p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8619
-------------------------------------   ---- 
End-of-path arrival time (ps)           8619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_3  macrocell32   7369   8619  612871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell32         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 612871p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8619
-------------------------------------   ---- 
End-of-path arrival time (ps)           8619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_3  macrocell36   7369   8619  612871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell36         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 613071p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8419
-------------------------------------   ---- 
End-of-path arrival time (ps)           8419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_4  macrocell32   7169   8419  613071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell32         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 613071p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8419
-------------------------------------   ---- 
End-of-path arrival time (ps)           8419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_4  macrocell36   7169   8419  613071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell36         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 613110p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8380
-------------------------------------   ---- 
End-of-path arrival time (ps)           8380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_2  macrocell33   7130   8380  613110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell33         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 613110p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8380
-------------------------------------   ---- 
End-of-path arrival time (ps)           8380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_2  macrocell40   7130   8380  613110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell40         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 613110p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8380
-------------------------------------   ---- 
End-of-path arrival time (ps)           8380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_2  macrocell43   7130   8380  613110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell43         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 613206p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8284
-------------------------------------   ---- 
End-of-path arrival time (ps)           8284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_5  macrocell23   7034   8284  613206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell23         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 613206p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8284
-------------------------------------   ---- 
End-of-path arrival time (ps)           8284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_5  macrocell29   7034   8284  613206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell29         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 613206p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8284
-------------------------------------   ---- 
End-of-path arrival time (ps)           8284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_5  macrocell45   7034   8284  613206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell45         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 613497p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_1  macrocell15   6743   7993  613497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell15         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 613497p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_1  macrocell27   6743   7993  613497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell27         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 613536p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7954
-------------------------------------   ---- 
End-of-path arrival time (ps)           7954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_1  macrocell39   6704   7954  613536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell39         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 613556p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7934
-------------------------------------   ---- 
End-of-path arrival time (ps)           7934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_1  macrocell18   6684   7934  613556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell18         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 613556p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7934
-------------------------------------   ---- 
End-of-path arrival time (ps)           7934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_1  macrocell28   6684   7934  613556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell28         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 613556p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7934
-------------------------------------   ---- 
End-of-path arrival time (ps)           7934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_1  macrocell37   6684   7934  613556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell37         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 613556p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7934
-------------------------------------   ---- 
End-of-path arrival time (ps)           7934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_1  macrocell42   6684   7934  613556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell42         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 613621p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_4  macrocell18   6619   7869  613621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell18         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 613621p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_4  macrocell28   6619   7869  613621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell28         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 613621p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_4  macrocell37   6619   7869  613621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell37         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 613621p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_4  macrocell42   6619   7869  613621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell42         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 613637p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_4  macrocell30   6603   7853  613637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell30         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 613637p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_4  macrocell31   6603   7853  613637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell31         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 613660p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7830
-------------------------------------   ---- 
End-of-path arrival time (ps)           7830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_2  macrocell22   6580   7830  613660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell22         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 613660p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7830
-------------------------------------   ---- 
End-of-path arrival time (ps)           7830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_2  macrocell44   6580   7830  613660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell44         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 613759p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7731
-------------------------------------   ---- 
End-of-path arrival time (ps)           7731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_5  macrocell34   6481   7731  613759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell34         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 613759p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7731
-------------------------------------   ---- 
End-of-path arrival time (ps)           7731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_5  macrocell46   6481   7731  613759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell46         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 614086p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7404
-------------------------------------   ---- 
End-of-path arrival time (ps)           7404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_1  macrocell16   6154   7404  614086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell16         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 614086p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7404
-------------------------------------   ---- 
End-of-path arrival time (ps)           7404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_1  macrocell17   6154   7404  614086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell17         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 614086p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7404
-------------------------------------   ---- 
End-of-path arrival time (ps)           7404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_1  macrocell25   6154   7404  614086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell25         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 614159p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_5  macrocell22   6081   7331  614159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell22         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 614159p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_5  macrocell44   6081   7331  614159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell44         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 614171p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_5  macrocell33   6069   7319  614171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell33         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 614171p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_5  macrocell40   6069   7319  614171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell40         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 614171p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_5  macrocell43   6069   7319  614171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell43         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 614187p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7303
-------------------------------------   ---- 
End-of-path arrival time (ps)           7303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_4  macrocell19   6053   7303  614187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell19         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 614187p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7303
-------------------------------------   ---- 
End-of-path arrival time (ps)           7303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_4  macrocell21   6053   7303  614187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell21         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 614187p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7303
-------------------------------------   ---- 
End-of-path arrival time (ps)           7303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_4  macrocell26   6053   7303  614187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell26         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 614187p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7303
-------------------------------------   ---- 
End-of-path arrival time (ps)           7303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_4  macrocell38   6053   7303  614187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell38         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 614195p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_5  macrocell20   6045   7295  614195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell20         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 614195p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_5  macrocell24   6045   7295  614195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell24         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 614512p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6978
-------------------------------------   ---- 
End-of-path arrival time (ps)           6978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_2  macrocell19   5728   6978  614512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell19         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 614512p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6978
-------------------------------------   ---- 
End-of-path arrival time (ps)           6978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_2  macrocell21   5728   6978  614512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell21         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 614512p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6978
-------------------------------------   ---- 
End-of-path arrival time (ps)           6978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_2  macrocell26   5728   6978  614512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell26         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 614512p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6978
-------------------------------------   ---- 
End-of-path arrival time (ps)           6978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_2  macrocell38   5728   6978  614512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell38         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 614568p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6922
-------------------------------------   ---- 
End-of-path arrival time (ps)           6922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_3  macrocell16   5672   6922  614568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell16         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 614568p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6922
-------------------------------------   ---- 
End-of-path arrival time (ps)           6922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_3  macrocell17   5672   6922  614568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell17         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 614568p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6922
-------------------------------------   ---- 
End-of-path arrival time (ps)           6922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_3  macrocell25   5672   6922  614568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell25         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 614573p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6917
-------------------------------------   ---- 
End-of-path arrival time (ps)           6917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_3  macrocell39   5667   6917  614573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell39         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 614598p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6892
-------------------------------------   ---- 
End-of-path arrival time (ps)           6892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_3  macrocell15   5642   6892  614598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell15         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 614598p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6892
-------------------------------------   ---- 
End-of-path arrival time (ps)           6892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_3  macrocell27   5642   6892  614598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell27         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 614736p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_5  macrocell32   5504   6754  614736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell32         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 614736p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_5  macrocell36   5504   6754  614736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell36         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Seat_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \Seat_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 614868p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -5360
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  610515  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     3562   4772  614868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0
Path slack     : 614897p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  599132  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/main_0  macrocell10   4653   6593  614897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0
Path slack     : 614910p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6580
-------------------------------------   ---- 
End-of-path arrival time (ps)           6580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  599142  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/main_0  macrocell11   4640   6580  614910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 615050p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_4  macrocell15   5190   6440  615050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell15         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 615050p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_4  macrocell27   5190   6440  615050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell27         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 615126p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6364
-------------------------------------   ---- 
End-of-path arrival time (ps)           6364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_5  macrocell35   5114   6364  615126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell35         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 615126p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6364
-------------------------------------   ---- 
End-of-path arrival time (ps)           6364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_5  macrocell41   5114   6364  615126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell41         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 615438p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_2  macrocell15   4802   6052  615438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell15         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 615438p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_2  macrocell27   4802   6052  615438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell27         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 615448p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_2  macrocell39   4792   6042  615448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell39         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 615452p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_2  macrocell16   4788   6038  615452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell16         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 615452p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_2  macrocell17   4788   6038  615452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell17         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 615452p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_2  macrocell25   4788   6038  615452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell25         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 615453p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_2  macrocell18   4787   6037  615453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell18         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 615453p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_2  macrocell28   4787   6037  615453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell28         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 615453p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_2  macrocell37   4787   6037  615453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell37         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 615453p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_2  macrocell42   4787   6037  615453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell42         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0
Path slack     : 615564p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  599146  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/main_0  macrocell12   3986   5926  615564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 615571p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_5  macrocell19   4669   5919  615571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell19         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 615571p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_5  macrocell21   4669   5919  615571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell21         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 615571p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_5  macrocell26   4669   5919  615571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell26         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 615571p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_5  macrocell38   4669   5919  615571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell38         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 615583p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_5  macrocell18   4657   5907  615583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell18         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 615583p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_5  macrocell28   4657   5907  615583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell28         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 615583p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_5  macrocell37   4657   5907  615583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell37         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 615583p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_5  macrocell42   4657   5907  615583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell42         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 615631p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5859
-------------------------------------   ---- 
End-of-path arrival time (ps)           5859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_4  macrocell16   4609   5859  615631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell16         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 615631p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5859
-------------------------------------   ---- 
End-of-path arrival time (ps)           5859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q        macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_4  macrocell17   4609   5859  615631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell17         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 615631p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5859
-------------------------------------   ---- 
End-of-path arrival time (ps)           5859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_4  macrocell25   4609   5859  615631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell25         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0
Path slack     : 615972p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/main_3  macrocell18   4268   5518  615972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_3\/clock_0              macrocell18         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0
Path slack     : 615972p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/main_3  macrocell28   4268   5518  615972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_13\/clock_0             macrocell28         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0
Path slack     : 615972p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/main_3  macrocell37   4268   5518  615972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_22\/clock_0             macrocell37         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0
Path slack     : 615972p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/main_3  macrocell42   4268   5518  615972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_27\/clock_0             macrocell42         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0
Path slack     : 615995p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/main_3  macrocell19   4245   5495  615995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_4\/clock_0              macrocell19         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0
Path slack     : 615995p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/main_3  macrocell21   4245   5495  615995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_6\/clock_0              macrocell21         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0
Path slack     : 615995p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/main_3  macrocell26   4245   5495  615995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_11\/clock_0             macrocell26         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0
Path slack     : 615995p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/main_3  macrocell38   4245   5495  615995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_23\/clock_0             macrocell38         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 616035p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_5  macrocell30   4205   5455  616035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell30         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 616035p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_5  macrocell31   4205   5455  616035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell31         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_4
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 616082p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/q         macrocell13   1250   1250  597707  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_4  macrocell39   4158   5408  616082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell39         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 616356p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_1  macrocell35   3884   5134  616356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell35         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 616356p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_1  macrocell41   3884   5134  616356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell41         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 616358p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_1  macrocell20   3882   5132  616358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell20         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 616358p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q        macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_1  macrocell24   3882   5132  616358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell24         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 616468p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_1  macrocell30   3772   5022  616468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell30         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 616468p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_1  macrocell31   3772   5022  616468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell31         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 616479p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_1  macrocell32   3761   5011  616479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell32         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_1
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 616479p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_4\/q         macrocell10   1250   1250  595974  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_1  macrocell36   3761   5011  616479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell36         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/tc
Path End       : \Seat_ADC:soc_out\/main_5
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 616523p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/tc  count7cell    2050   2050  616523  RISE       1
\Seat_ADC:soc_out\/main_5              macrocell8    2917   4967  616523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell8          0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0
Path slack     : 616672p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/main_5  macrocell15   3568   4818  616672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_0\/clock_0              macrocell15         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0
Path slack     : 616672p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/main_5  macrocell27   3568   4818  616672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_12\/clock_0             macrocell27         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0
Path slack     : 616673p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/main_5  macrocell39   3567   4817  616673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_24\/clock_0             macrocell39         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0
Path slack     : 616698p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/main_2  macrocell35   3542   4792  616698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_20\/clock_0             macrocell35         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0
Path slack     : 616698p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/main_2  macrocell41   3542   4792  616698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_26\/clock_0             macrocell41         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_256/q
Path End       : \Seat_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \Seat_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 616700p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_256/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_256/q                            macrocell5    1250   1250  616700  RISE       1
\Seat_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1   6550   7800  616700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:EOCSts\/clock                           statuscell1         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0
Path slack     : 616701p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/main_5  macrocell16   3539   4789  616701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_1\/clock_0              macrocell16         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0
Path slack     : 616701p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q        macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/main_5  macrocell17   3539   4789  616701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_2\/clock_0              macrocell17         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_5
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0
Path slack     : 616701p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/q         macrocell14   1250   1250  598609  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/main_5  macrocell25   3539   4789  616701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_10\/clock_0             macrocell25         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0
Path slack     : 616701p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/main_2  macrocell30   3539   4789  616701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_15\/clock_0             macrocell30         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0
Path slack     : 616701p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/main_2  macrocell31   3539   4789  616701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_16\/clock_0             macrocell31         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0
Path slack     : 616706p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/main_2  macrocell32   3534   4784  616706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_17\/clock_0             macrocell32         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0
Path slack     : 616706p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q         macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/main_2  macrocell36   3534   4784  616706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_21\/clock_0             macrocell36         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0
Path slack     : 616707p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/main_2  macrocell20   3533   4783  616707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_5\/clock_0              macrocell20         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_2
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0
Path slack     : 616707p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_3\/q        macrocell11   1250   1250  598279  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/main_2  macrocell24   3533   4783  616707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_9\/clock_0              macrocell24         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:soc_out\/q
Path End       : \Seat_ADC:soc_out\/main_0
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 616726p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell8          0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:soc_out\/q       macrocell8    1250   1250  616726  RISE       1
\Seat_ADC:soc_out\/main_0  macrocell8    3514   4764  616726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell8          0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:soc_out\/q
Path End       : \Seat_ADC:bSAR_SEQ:state_1\/main_0
Capture Clock  : \Seat_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 616726p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:soc_out\/q                macrocell8    1250   1250  616726  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/main_0  macrocell9    3514   4764  616726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0
Path slack     : 616761p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  598670  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/main_0  macrocell13   2789   4729  616761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_1\/clock_0               macrocell13         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/main_0
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0
Path slack     : 616929p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  598846  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/main_0  macrocell14   2621   4561  616929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_0\/clock_0               macrocell14         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0
Path slack     : 617049p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/main_3  macrocell33   3191   4441  617049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_18\/clock_0             macrocell33         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0
Path slack     : 617049p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/main_3  macrocell40   3191   4441  617049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_25\/clock_0             macrocell40         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0
Path slack     : 617049p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/main_3  macrocell43   3191   4441  617049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_28\/clock_0             macrocell43         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0
Path slack     : 617054p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/main_3  macrocell34   3186   4436  617054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_19\/clock_0             macrocell34         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0
Path slack     : 617054p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/main_3  macrocell46   3186   4436  617054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_31\/clock_0             macrocell46         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0
Path slack     : 617055p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/main_3  macrocell23   3185   4435  617055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_8\/clock_0              macrocell23         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0
Path slack     : 617055p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/main_3  macrocell29   3185   4435  617055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_14\/clock_0             macrocell29         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0
Path slack     : 617055p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/main_3  macrocell45   3185   4435  617055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_30\/clock_0             macrocell45         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0
Path slack     : 617057p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q        macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/main_3  macrocell22   3183   4433  617057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_7\/clock_0              macrocell22         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q
Path End       : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_3
Capture Clock  : \Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0
Path slack     : 617057p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:AMuxHw_1_Decoder_old_id_2\/q         macrocell12   1250   1250  596511  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/main_3  macrocell44   3183   4433  617057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:AMuxHw_1_Decoder_one_hot_29\/clock_0             macrocell44         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Seat_ADC:soc_out\/main_2
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 617354p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell1   1210   1210  610515  RISE       1
\Seat_ADC:soc_out\/main_2              macrocell8     2926   4136  617354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell8          0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Seat_ADC:bSAR_SEQ:state_1\/main_2
Capture Clock  : \Seat_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617354p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell1   1210   1210  610515  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/main_2     macrocell9     2926   4136  617354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_256/main_1
Capture Clock  : Net_256/clock_0
Path slack     : 617921p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:nrq_reg\/q  macrocell7    1250   1250  617921  RISE       1
Net_256/main_1                 macrocell5    2319   3569  617921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_256/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:state_1\/q
Path End       : \Seat_ADC:soc_out\/main_4
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 617930p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:state_1\/q  macrocell9    1250   1250  617930  RISE       1
\Seat_ADC:soc_out\/main_4      macrocell8    2310   3560  617930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell8          0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:state_1\/q
Path End       : \Seat_ADC:bSAR_SEQ:state_1\/main_3
Capture Clock  : \Seat_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617930p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:state_1\/q       macrocell9    1250   1250  617930  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/main_3  macrocell9    2310   3560  617930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_2
Path End       : \Seat_ADC:soc_out\/main_3
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 617973p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_2  controlcell1   1210   1210  617973  RISE       1
\Seat_ADC:soc_out\/main_3              macrocell8     2307   3517  617973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell8          0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Seat_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \Seat_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 618466p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  618466  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3224   4434  618466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Seat_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \Seat_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 618493p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618466  RISE       1
\Seat_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3197   4407  618493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:EOCSts\/clock                           statuscell1         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_256/clk_en
Capture Clock  : Net_256/clock_0
Path slack     : 619393p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618466  RISE       1
Net_256/clk_en                         macrocell5     2297   3507  619393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_256/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Seat_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \Seat_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 619393p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618466  RISE       1
\Seat_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell7     2297   3507  619393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell7          0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Seat_ADC:soc_out\/clk_en
Capture Clock  : \Seat_ADC:soc_out\/clock_0
Path slack     : 619393p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618466  RISE       1
\Seat_ADC:soc_out\/clk_en              macrocell8     2297   3507  619393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:soc_out\/clock_0                                 macrocell8          0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Seat_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Seat_ADC:bSAR_SEQ:state_1\/clk_en
Capture Clock  : \Seat_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 619393p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Seat_ADC_IntClock:R#1 vs. Seat_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Seat_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618466  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clk_en     macrocell9     2297   3507  619393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Seat_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell9          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

