// Seed: 3226435585
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output uwire id_2
    , id_16 = 1'b0 - 1 || 1,
    input wor id_3,
    input wire id_4,
    output supply0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output wand id_8,
    output tri1 id_9,
    output supply0 void id_10,
    input tri0 id_11,
    input wire id_12,
    input wire id_13,
    output supply1 id_14
);
  wire id_17;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    input tri0 id_3,
    output wor id_4
);
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_0, id_4, id_4, id_4, id_4, id_1, id_3, id_0, id_4
  );
  assign id_4 = 1;
  wire id_6;
endmodule
