module partsel_00504(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [0:26] x4;
  wire [4:28] x5;
  wire [2:27] x6;
  wire [7:30] x7;
  wire [2:30] x8;
  wire signed [28:6] x9;
  wire [24:3] x10;
  wire [29:3] x11;
  wire [5:27] x12;
  wire [28:0] x13;
  wire signed [6:24] x14;
  wire [27:0] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [7:26] p0 = 63109629;
  localparam signed [29:5] p1 = 523771524;
  localparam signed [24:2] p2 = 446492790;
  localparam signed [29:4] p3 = 721324401;
  assign x4 = (!ctrl[3] && !ctrl[0] || ctrl[1] ? x3[31 + s3 -: 5] : (x2 + x0[7 + s2 +: 8]));
  assign x5 = x2[21 -: 3];
  assign x6 = x1;
  assign x7 = ({{((((x0[11] + x1[6 + s1 +: 2]) & p2[18]) ^ p2[22]) | p2[21]), (p2[3 + s1 -: 8] | (p2[28 + s1 +: 4] | p3))}, ({{2{(p1 - (p1[11 +: 4] | p1))}}, {x0[12], p1[15 +: 1]}} + x5)} & (((x4[5 + s2 -: 1] | {x6, x1[13 + s0 +: 8]}) | {2{{(x0[9 +: 1] - (x2 & x1[12 + s2])), p1}}}) + ((x0[9 + s0 -: 7] ^ p0[29 + s1 +: 3]) - ((!ctrl[1] && !ctrl[2] && ctrl[1] ? x3 : x0[15 + s2]) ^ (x4[12] ^ p2[3 + s3 +: 8])))));
  assign x8 = x1[19 + s0];
  assign x9 = p0[17 + s0 +: 8];
  assign x10 = (p1[12] | x2);
  assign x11 = (!ctrl[3] && ctrl[2] && ctrl[1] ? p1[2 + s0 +: 2] : (p2 | (x4[21 -: 2] ^ (p1[13 + s0] + x6[9]))));
  assign x12 = x9[8];
  assign x13 = (x7[18 + s0 -: 2] + p2);
  assign x14 = ((x7[22 + s1 -: 7] ^ ({2{(x6[13 + s0 -: 8] - x6[15 +: 1])}} | (p1 + x3[14 +: 1]))) ^ x2[3 + s1 -: 1]);
  assign x15 = (p2[12 -: 4] + p2[1 + s3 +: 8]);
  assign y0 = {x14[20 + s3 +: 5], p3[17 -: 1]};
  assign y1 = x2[9 +: 3];
  assign y2 = ((!ctrl[1] || ctrl[2] || !ctrl[0] ? p0[14 + s3] : p1[24 + s2 +: 5]) + p3[19 + s2]);
  assign y3 = ((ctrl[2] && ctrl[1] && !ctrl[1] ? p0[9 + s1 +: 1] : (((p2[12 +: 2] | p2) - x4[22]) ^ x13[19 + s2 -: 8])) ^ x11[5 + s3]);
endmodule
