Analysis & Synthesis report for ppu_mem_vga_integration_qproject
Sat May 02 12:15:12 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|state
 11. State Machine - |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst|r_SM_Main
 12. State Machine - |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|state
 13. State Machine - |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|state
 14. State Machine - |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state
 15. State Machine - |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_color_load_fsm:color_load_inst|state
 16. State Machine - |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Added for RAM Pass-Through Logic
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for sld_signaltap:auto_signaltap_0
 24. Source assignments for vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_98m1:auto_generated
 25. Source assignments for mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0|altsyncram_7vl1:auto_generated
 26. Source assignments for mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0|altsyncram_0nc1:auto_generated
 27. Source assignments for mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0|altsyncram_n7m1:auto_generated
 28. Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem
 29. Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem
 30. Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem
 31. Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_1
 32. Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_2
 33. Parameter Settings for User Entity Instance: vga_mem:vga_mem_inst|generic_ram:ram
 34. Parameter Settings for User Entity Instance: sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst
 35. Parameter Settings for User Entity Instance: sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|baudgen_rx:baudgen0
 36. Parameter Settings for User Entity Instance: sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst
 37. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 38. Parameter Settings for Inferred Entity Instance: vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0
 39. Parameter Settings for Inferred Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0
 40. Parameter Settings for Inferred Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0
 41. Parameter Settings for Inferred Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0
 42. altsyncram Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst"
 44. Port Connectivity Checks: "sys_ctrl_fsm:sys_ctrl_inst"
 45. Port Connectivity Checks: "vga_mem:vga_mem_inst|generic_ram:ram"
 46. Port Connectivity Checks: "vga_controller:vga_ctrl_inst|VGA_SYNC:vga_sync_inst"
 47. Port Connectivity Checks: "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem"
 48. Port Connectivity Checks: "mem_ctrl:mem_ctrl_inst"
 49. Port Connectivity Checks: "ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst"
 50. Signal Tap Logic Analyzer Settings
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Connections to In-System Debugging Instance "auto_signaltap_0"
 54. Analysis & Synthesis Messages
 55. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 02 12:15:12 2020       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; ppu_mem_vga_integration_qproject            ;
; Top-level Entity Name              ; ppu_mem_vga_top_lvl                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,426                                       ;
;     Total combinational functions  ; 4,171                                       ;
;     Dedicated logic registers      ; 2,305                                       ;
; Total registers                    ; 2305                                        ;
; Total pins                         ; 103                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,869,248                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                       ;
+----------------------------------------------------------------------------+---------------------+----------------------------------+
; Option                                                                     ; Setting             ; Default Value                    ;
+----------------------------------------------------------------------------+---------------------+----------------------------------+
; Device                                                                     ; EP4CE115F29C7       ;                                  ;
; Top-level entity name                                                      ; ppu_mem_vga_top_lvl ; ppu_mem_vga_integration_qproject ;
; Family name                                                                ; Cyclone IV E        ; Cyclone V                        ;
; Use smart compilation                                                      ; Off                 ; Off                              ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                               ;
; Enable compact report table                                                ; Off                 ; Off                              ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                             ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                              ;
; Preserve fewer node names                                                  ; On                  ; On                               ;
; Intel FPGA IP Evaluation Mode                                              ; Enable              ; Enable                           ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001                     ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993                        ;
; State Machine Processing                                                   ; Auto                ; Auto                             ;
; Safe State Machine                                                         ; Off                 ; Off                              ;
; Extract Verilog State Machines                                             ; On                  ; On                               ;
; Extract VHDL State Machines                                                ; On                  ; On                               ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                              ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                             ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                              ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                               ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                               ;
; Parallel Synthesis                                                         ; On                  ; On                               ;
; DSP Block Balancing                                                        ; Auto                ; Auto                             ;
; NOT Gate Push-Back                                                         ; On                  ; On                               ;
; Power-Up Don't Care                                                        ; On                  ; On                               ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                              ;
; Remove Duplicate Registers                                                 ; On                  ; On                               ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                              ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                              ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                              ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                              ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                              ;
; Ignore SOFT Buffers                                                        ; On                  ; On                               ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                              ;
; Optimization Technique                                                     ; Balanced            ; Balanced                         ;
; Carry Chain Length                                                         ; 70                  ; 70                               ;
; Auto Carry Chains                                                          ; On                  ; On                               ;
; Auto Open-Drain Pins                                                       ; On                  ; On                               ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                              ;
; Auto ROM Replacement                                                       ; On                  ; On                               ;
; Auto RAM Replacement                                                       ; On                  ; On                               ;
; Auto DSP Block Replacement                                                 ; On                  ; On                               ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                             ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto                             ;
; Auto Clock Enable Replacement                                              ; On                  ; On                               ;
; Strict RAM Replacement                                                     ; Off                 ; Off                              ;
; Allow Synchronous Control Signals                                          ; On                  ; On                               ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                              ;
; Auto RAM Block Balancing                                                   ; On                  ; On                               ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                              ;
; Auto Resource Sharing                                                      ; Off                 ; Off                              ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                              ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                              ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                              ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                               ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                              ;
; Timing-Driven Synthesis                                                    ; On                  ; On                               ;
; Report Parameter Settings                                                  ; On                  ; On                               ;
; Report Source Assignments                                                  ; On                  ; On                               ;
; Report Connectivity Checks                                                 ; On                  ; On                               ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                              ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                                ;
; Power Optimization During Synthesis                                        ; Normal compilation  ; Normal compilation               ;
; HDL message level                                                          ; Level2              ; Level2                           ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                              ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                             ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000                             ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                              ;
; Clock MUX Protection                                                       ; On                  ; On                               ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                              ;
; Block Design Naming                                                        ; Auto                ; Auto                             ;
; SDC constraint protection                                                  ; Off                 ; Off                              ;
; Synthesis Effort                                                           ; Auto                ; Auto                             ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                               ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                              ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium                           ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                             ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                               ;
+----------------------------------------------------------------------------+---------------------+----------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                           ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                                              ; Library     ;
+----------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../../SYS_CTRL/open_source_uart/baudgen.vh                              ; yes             ; User Unspecified File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/open_source_uart/baudgen.vh                                                                                              ;             ;
; ../../../SYS_CTRL/open_source_uart/uart_rx.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/open_source_uart/uart_rx.v                                                                                               ;             ;
; ../../../SYS_CTRL/open_source_uart/baudgen_rx.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/open_source_uart/baudgen_rx.v                                                                                            ;             ;
; ../../../top_level/leddcd.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/leddcd.vhd                                                                                                              ;             ;
; ../../../SYS_CTRL/uart_tx_rx.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v                                                                                                             ;             ;
; ../../../SYS_CTRL/sys_ctrl_fsm.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v                                                                                                           ;             ;
; ../../../top_level/clkdiv.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/clkdiv.v                                                                                                                ;             ;
; ../../../VGA/vga_sync.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_sync.vhd                                                                                                                  ;             ;
; ../../../VGA/vga_controller.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_controller.v                                                                                                              ;             ;
; ../../../VGA/vga_color_decode.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_color_decode.v                                                                                                            ;             ;
; ../../../PPU/ppu_hw_files/render_8_pixels.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/render_8_pixels.v                                                                                                ;             ;
; ../../../PPU/ppu_hw_files/ppu_vram_load_fsm.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v                                                                                              ;             ;
; ../../../PPU/ppu_hw_files/ppu_status_latch.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_status_latch.v                                                                                               ;             ;
; ../../../PPU/ppu_hw_files/ppu_sprite_load_fsm.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv                                                                                           ;             ;
; ../../../PPU/ppu_hw_files/ppu_fsm.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v                                                                                                        ;             ;
; ../../../PPU/ppu_hw_files/ppu_color_load_fsm.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_color_load_fsm.v                                                                                             ;             ;
; ../../../PPU/ppu_hw_files/pixel_to_nametable_ptr.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_to_nametable_ptr.v                                                                                         ;             ;
; ../../../PPU/ppu_hw_files/pixel_mux.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v                                                                                                      ;             ;
; ../../../PPU/ppu_hw_files/name_to_att.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/name_to_att.v                                                                                                    ;             ;
; ../../../PPU/ppu_hw_files/color_selector.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/color_selector.v                                                                                                 ;             ;
; ../ppu_mem_vga_top_lvl.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/ppu_mem_vga_top_lvl.v                                                              ;             ;
; ../../../MEM/vga_mem.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/vga_mem.v                                                                                                                     ;             ;
; ../../../MEM/ppu_mem_decode.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/ppu_mem_decode.v                                                                                                              ;             ;
; ../../../MEM/mem_decode.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v                                                                                                                  ;             ;
; ../../../MEM/mem_ctrl.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_ctrl.v                                                                                                                    ;             ;
; ../../../MEM/joycon_ctrl.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/joycon_ctrl.v                                                                                                                 ;             ;
; ../../../MEM/generic_ram.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/generic_ram.v                                                                                                                 ;             ;
; ../../../MEM/dma_module.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/dma_module.v                                                                                                                  ;             ;
; ../../../MEM/cpu_mem_decode.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/cpu_mem_decode.v                                                                                                              ;             ;
; sld_signaltap.vhd                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                                                  ;             ;
; sld_signaltap_impl.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                                                             ;             ;
; sld_ela_control.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                                                                ;             ;
; lpm_shiftreg.tdf                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                                                   ;             ;
; lpm_constant.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                                                   ;             ;
; dffeea.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                                                                         ;             ;
; aglobal171.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                                                                                     ;             ;
; sld_ela_trigger.tdf                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                                                                                                                ;             ;
; db/sld_ela_trigger_r9r.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/sld_ela_trigger_r9r.tdf                                                 ;             ;
; db/sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0.v ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0.v ;             ;
; sld_alt_reduction.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                                                                                                                              ;             ;
; sld_mbpmg.vhd                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                                                       ;             ;
; sld_buffer_manager.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                                                             ;             ;
; altsyncram.tdf                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                     ;             ;
; stratix_ram_block.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                              ;             ;
; lpm_mux.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                        ;             ;
; lpm_decode.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                     ;             ;
; a_rdenreg.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                      ;             ;
; altrom.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                         ;             ;
; altram.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                                         ;             ;
; altdpram.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                       ;             ;
; db/altsyncram_af24.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/altsyncram_af24.tdf                                                     ;             ;
; db/decode_msa.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/decode_msa.tdf                                                          ;             ;
; db/mux_qob.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/mux_qob.tdf                                                             ;             ;
; altdpram.tdf                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                                                       ;             ;
; memmodes.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                                                     ;             ;
; a_hdffe.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                                                        ;             ;
; alt_le_rden_reg.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                                                                ;             ;
; altsyncram.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                                                     ;             ;
; lpm_mux.tdf                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                                                        ;             ;
; muxlut.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                                                                         ;             ;
; bypassff.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                                                       ;             ;
; altshift.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                                                                                                                       ;             ;
; db/mux_qsc.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/mux_qsc.tdf                                                             ;             ;
; lpm_decode.tdf                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                                                     ;             ;
; declut.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                                                                                                                                         ;             ;
; lpm_compare.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                                                    ;             ;
; db/decode_dvf.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/decode_dvf.tdf                                                          ;             ;
; lpm_counter.tdf                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                                                    ;             ;
; lpm_add_sub.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                                                    ;             ;
; cmpconst.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                                                       ;             ;
; lpm_counter.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                                                    ;             ;
; alt_counter_stratix.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                                                            ;             ;
; db/cntr_mgi.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/cntr_mgi.tdf                                                            ;             ;
; db/cmpr_sgc.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/cmpr_sgc.tdf                                                            ;             ;
; db/cntr_hbj.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/cntr_hbj.tdf                                                            ;             ;
; db/cntr_dgi.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/cntr_dgi.tdf                                                            ;             ;
; db/cmpr_rgc.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/cmpr_rgc.tdf                                                            ;             ;
; db/cntr_23j.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/cntr_23j.tdf                                                            ;             ;
; db/cmpr_ngc.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/cmpr_ngc.tdf                                                            ;             ;
; sld_rom_sr.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                                  ;             ;
; sld_hub.vhd                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                        ; altera_sld  ;
; db/ip/sldf2ef880f/alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/ip/sldf2ef880f/alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab.v                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab.v                     ; alt_sld_fab ;
; db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab_ident.sv              ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab_ident.sv              ; alt_sld_fab ;
; db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv           ; alt_sld_fab ;
; db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd         ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd         ; alt_sld_fab ;
; db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv           ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                                   ;             ;
; db/altsyncram_98m1.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/altsyncram_98m1.tdf                                                     ;             ;
; db/decode_rsa.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/decode_rsa.tdf                                                          ;             ;
; db/decode_k8a.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/decode_k8a.tdf                                                          ;             ;
; db/mux_bnb.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/mux_bnb.tdf                                                             ;             ;
; db/altsyncram_7vl1.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/altsyncram_7vl1.tdf                                                     ;             ;
; db/altsyncram_0nc1.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/altsyncram_0nc1.tdf                                                     ;             ;
; db/decode_qsa.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/decode_qsa.tdf                                                          ;             ;
; db/decode_j8a.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/decode_j8a.tdf                                                          ;             ;
; db/mux_anb.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/mux_anb.tdf                                                             ;             ;
; db/altsyncram_n7m1.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/altsyncram_n7m1.tdf                                                     ;             ;
; db/decode_jsa.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/decode_jsa.tdf                                                          ;             ;
; db/decode_c8a.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/decode_c8a.tdf                                                          ;             ;
; db/mux_3nb.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/mux_3nb.tdf                                                             ;             ;
+----------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 5,426                    ;
;                                             ;                          ;
; Total combinational functions               ; 4171                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 2236                     ;
;     -- 3 input functions                    ; 1168                     ;
;     -- <=2 input functions                  ; 767                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 3287                     ;
;     -- arithmetic mode                      ; 884                      ;
;                                             ;                          ;
; Total registers                             ; 2305                     ;
;     -- Dedicated logic registers            ; 2305                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 103                      ;
; Total memory bits                           ; 2869248                  ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; clkdiv2:clkdiv2_inst|out ;
; Maximum fan-out                             ; 2216                     ;
; Total fan-out                               ; 32661                    ;
; Average fan-out                             ; 4.62                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+
; |ppu_mem_vga_top_lvl                                                                                                                    ; 4171 (2)            ; 2305 (0)                  ; 2869248     ; 0            ; 0       ; 0         ; 103  ; 0            ; |ppu_mem_vga_top_lvl                                                                                                                                                                                                                                                                                                                                                                                                               ; ppu_mem_vga_top_lvl                                                   ; work         ;
;    |clkdiv2:clkdiv2_inst|                                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|clkdiv2:clkdiv2_inst                                                                                                                                                                                                                                                                                                                                                                                          ; clkdiv2                                                               ; work         ;
;    |leddcd:addr_0_dec|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|leddcd:addr_0_dec                                                                                                                                                                                                                                                                                                                                                                                             ; leddcd                                                                ; work         ;
;    |leddcd:addr_1_dec|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|leddcd:addr_1_dec                                                                                                                                                                                                                                                                                                                                                                                             ; leddcd                                                                ; work         ;
;    |leddcd:addr_2_dec|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|leddcd:addr_2_dec                                                                                                                                                                                                                                                                                                                                                                                             ; leddcd                                                                ; work         ;
;    |leddcd:addr_3_dec|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|leddcd:addr_3_dec                                                                                                                                                                                                                                                                                                                                                                                             ; leddcd                                                                ; work         ;
;    |leddcd:data_0_dec|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|leddcd:data_0_dec                                                                                                                                                                                                                                                                                                                                                                                             ; leddcd                                                                ; work         ;
;    |leddcd:data_1_dec|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|leddcd:data_1_dec                                                                                                                                                                                                                                                                                                                                                                                             ; leddcd                                                                ; work         ;
;    |leddcd:state_dec|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|leddcd:state_dec                                                                                                                                                                                                                                                                                                                                                                                              ; leddcd                                                                ; work         ;
;    |mem_ctrl:mem_ctrl_inst|                                                                                                             ; 459 (20)            ; 205 (0)                   ; 509952      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst                                                                                                                                                                                                                                                                                                                                                                                        ; mem_ctrl                                                              ; work         ;
;       |dma_module:dma_module_inst|                                                                                                      ; 56 (56)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst                                                                                                                                                                                                                                                                                                                                                             ; dma_module                                                            ; work         ;
;       |joycon_ctrl:joycon_ctrl_1|                                                                                                       ; 11 (11)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_1                                                                                                                                                                                                                                                                                                                                                              ; joycon_ctrl                                                           ; work         ;
;       |joycon_ctrl:joycon_ctrl_2|                                                                                                       ; 14 (14)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_2                                                                                                                                                                                                                                                                                                                                                              ; joycon_ctrl                                                           ; work         ;
;       |mem_decode:mem_decode_inst|                                                                                                      ; 358 (220)           ; 140 (64)                  ; 509952      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst                                                                                                                                                                                                                                                                                                                                                             ; mem_decode                                                            ; work         ;
;          |cpu_mem_decode:cpu_decode|                                                                                                    ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|cpu_mem_decode:cpu_decode                                                                                                                                                                                                                                                                                                                                   ; cpu_mem_decode                                                        ; work         ;
;          |generic_ram:cpu_mem|                                                                                                          ; 14 (0)              ; 12 (9)                    ; 409344      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem                                                                                                                                                                                                                                                                                                                                         ; generic_ram                                                           ; work         ;
;             |altsyncram:mem_arr_rtl_0|                                                                                                  ; 14 (0)              ; 3 (0)                     ; 409344      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0                                                                                                                                                                                                                                                                                                                ; altsyncram                                                            ; work         ;
;                |altsyncram_0nc1:auto_generated|                                                                                         ; 14 (0)              ; 3 (3)                     ; 409344      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0|altsyncram_0nc1:auto_generated                                                                                                                                                                                                                                                                                 ; altsyncram_0nc1                                                       ; work         ;
;                   |decode_j8a:rden_decode_b|                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0|altsyncram_0nc1:auto_generated|decode_j8a:rden_decode_b                                                                                                                                                                                                                                                        ; decode_j8a                                                            ; work         ;
;                   |decode_qsa:decode2|                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0|altsyncram_0nc1:auto_generated|decode_qsa:decode2                                                                                                                                                                                                                                                              ; decode_qsa                                                            ; work         ;
;          |generic_ram:spram_mem|                                                                                                        ; 14 (14)             ; 25 (25)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem                                                                                                                                                                                                                                                                                                                                       ; generic_ram                                                           ; work         ;
;             |altsyncram:mem_arr_rtl_0|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0                                                                                                                                                                                                                                                                                                              ; altsyncram                                                            ; work         ;
;                |altsyncram_7vl1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0|altsyncram_7vl1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_7vl1                                                       ; work         ;
;          |generic_ram:vram_mem|                                                                                                         ; 36 (26)             ; 39 (37)                   ; 98560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem                                                                                                                                                                                                                                                                                                                                        ; generic_ram                                                           ; work         ;
;             |altsyncram:mem_arr_rtl_0|                                                                                                  ; 10 (0)              ; 2 (0)                     ; 98560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0                                                                                                                                                                                                                                                                                                               ; altsyncram                                                            ; work         ;
;                |altsyncram_n7m1:auto_generated|                                                                                         ; 10 (0)              ; 2 (2)                     ; 98560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0|altsyncram_n7m1:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_n7m1                                                       ; work         ;
;                   |decode_jsa:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0|altsyncram_n7m1:auto_generated|decode_jsa:decode2                                                                                                                                                                                                                                                             ; decode_jsa                                                            ; work         ;
;                   |mux_3nb:mux4|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0|altsyncram_n7m1:auto_generated|mux_3nb:mux4                                                                                                                                                                                                                                                                   ; mux_3nb                                                               ; work         ;
;          |ppu_mem_decode:read_decode|                                                                                                   ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|ppu_mem_decode:read_decode                                                                                                                                                                                                                                                                                                                                  ; ppu_mem_decode                                                        ; work         ;
;          |ppu_mem_decode:write_decode|                                                                                                  ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|ppu_mem_decode:write_decode                                                                                                                                                                                                                                                                                                                                 ; ppu_mem_decode                                                        ; work         ;
;    |ppu_fsm:ppu_fsm_inst|                                                                                                               ; 2328 (85)           ; 910 (25)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst                                                                                                                                                                                                                                                                                                                                                                                          ; ppu_fsm                                                               ; work         ;
;       |name_to_att:name_to_att_inst|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|name_to_att:name_to_att_inst                                                                                                                                                                                                                                                                                                                                                             ; name_to_att                                                           ; work         ;
;       |pixel_to_nametable_ptr:pixel_to_nametable_inst|                                                                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|pixel_to_nametable_ptr:pixel_to_nametable_inst                                                                                                                                                                                                                                                                                                                                           ; pixel_to_nametable_ptr                                                ; work         ;
;       |ppu_color_load_fsm:color_load_inst|                                                                                              ; 97 (97)             ; 275 (275)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_color_load_fsm:color_load_inst                                                                                                                                                                                                                                                                                                                                                       ; ppu_color_load_fsm                                                    ; work         ;
;       |ppu_sprite_load_fsm:sprite_load_inst|                                                                                            ; 1034 (1034)         ; 324 (324)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst                                                                                                                                                                                                                                                                                                                                                     ; ppu_sprite_load_fsm                                                   ; work         ;
;       |ppu_status_latch:ppu_status_inst|                                                                                                ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_status_latch:ppu_status_inst                                                                                                                                                                                                                                                                                                                                                         ; ppu_status_latch                                                      ; work         ;
;       |ppu_vram_load_fsm:vram_load_inst|                                                                                                ; 1074 (669)          ; 283 (255)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst                                                                                                                                                                                                                                                                                                                                                         ; ppu_vram_load_fsm                                                     ; work         ;
;          |color_selector:color_selector_inst|                                                                                           ; 192 (192)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|color_selector:color_selector_inst                                                                                                                                                                                                                                                                                                                      ; color_selector                                                        ; work         ;
;          |render_8_pixels:render_8_inst|                                                                                                ; 213 (185)           ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst                                                                                                                                                                                                                                                                                                                           ; render_8_pixels                                                       ; work         ;
;             |pixel_mux:pixel_mux_inst|                                                                                                  ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst                                                                                                                                                                                                                                                                                                  ; pixel_mux                                                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                                               ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                           ; alt_sld_fab                                                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                                               ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric                                     ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                              ; sld_jtag_hub                                                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                      ; sld_rom_sr                                                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                    ; sld_shadow_jsm                                                        ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 650 (2)             ; 879 (74)                  ; 1867776     ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                ; sld_signaltap                                                         ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 648 (0)             ; 805 (0)                   ; 1867776     ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap_impl                                                    ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 648 (86)            ; 805 (318)                 ; 1867776     ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                   ; sld_signaltap_implb                                                   ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 33 (0)              ; 94 (94)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                    ; altdpram                                                              ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                ; lpm_decode                                                            ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                                      ; decode_dvf                                                            ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                        ; lpm_mux                                                               ; work         ;
;                   |mux_qsc:auto_generated|                                                                                              ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_qsc:auto_generated                                                                                                                                                                                                 ; mux_qsc                                                               ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 116 (0)             ; 2 (0)                     ; 1867776     ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                   ; altsyncram                                                            ; work         ;
;                |altsyncram_af24:auto_generated|                                                                                         ; 116 (0)             ; 2 (2)                     ; 1867776     ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_af24:auto_generated                                                                                                                                                                                                                    ; altsyncram_af24                                                       ; work         ;
;                   |decode_msa:decode2|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_af24:auto_generated|decode_msa:decode2                                                                                                                                                                                                 ; decode_msa                                                            ; work         ;
;                   |mux_qob:mux3|                                                                                                        ; 112 (112)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_af24:auto_generated|mux_qob:mux3                                                                                                                                                                                                       ; mux_qob                                                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                    ; lpm_shiftreg                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                      ; lpm_shiftreg                                                          ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                           ; serial_crc_16                                                         ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 109 (109)           ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                        ; sld_buffer_manager                                                    ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 78 (1)              ; 108 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                       ; sld_ela_control                                                       ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                               ; lpm_shiftreg                                                          ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 76 (0)              ; 92 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                                            ; sld_ela_trigger                                                       ; work         ;
;                   |sld_ela_trigger_r9r:auto_generated|                                                                                  ; 76 (0)              ; 92 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated                                                                                                                                                         ; sld_ela_trigger_r9r                                                   ; work         ;
;                      |sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|                                  ; 76 (50)             ; 92 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1                                                                         ; sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                          ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                         ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                          ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                          ; lpm_shiftreg                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                          ; lpm_shiftreg                                                          ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_alt_reduction:unary_1                                               ; sld_alt_reduction                                                     ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_alt_reduction:unary_2                                               ; sld_alt_reduction                                                     ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_12                                                       ; sld_mbpmg                                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                             ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_15                                                       ; sld_mbpmg                                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                             ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_18                                                       ; sld_mbpmg                                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                             ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_21                                                       ; sld_mbpmg                                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                             ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_24                                                       ; sld_mbpmg                                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                             ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_27                                                       ; sld_mbpmg                                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                             ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_30                                                       ; sld_mbpmg                                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                             ; work         ;
;                         |sld_mbpmg:mbpm_33|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_33                                                       ; sld_mbpmg                                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                             ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_36                                                       ; sld_mbpmg                                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                             ; work         ;
;                         |sld_mbpmg:mbpm_39|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_39                                                       ; sld_mbpmg                                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                             ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_3                                                        ; sld_mbpmg                                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                             ; work         ;
;                         |sld_mbpmg:mbpm_42|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_42                                                       ; sld_mbpmg                                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                             ; work         ;
;                         |sld_mbpmg:mbpm_45|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_45                                                       ; sld_mbpmg                                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                             ; work         ;
;                         |sld_mbpmg:mbpm_48|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_48                                                       ; sld_mbpmg                                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                             ; work         ;
;                         |sld_mbpmg:mbpm_52|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_52                                                       ; sld_mbpmg                                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                             ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_6                                                        ; sld_mbpmg                                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                             ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_9                                                        ; sld_mbpmg                                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                             ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                         ; sld_ela_trigger_flow_mgr                                              ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                 ; lpm_shiftreg                                                          ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 165 (11)            ; 146 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                  ; sld_offload_buffer_mgr                                                ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                        ; lpm_counter                                                           ; work         ;
;                   |cntr_mgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                                                                                                ; cntr_mgi                                                              ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 15 (0)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                 ; lpm_counter                                                           ; work         ;
;                   |cntr_hbj:auto_generated|                                                                                             ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_hbj:auto_generated                                                                                                                                                         ; cntr_hbj                                                              ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                       ; lpm_counter                                                           ; work         ;
;                   |cntr_dgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dgi:auto_generated                                                                                                                                               ; cntr_dgi                                                              ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                          ; lpm_counter                                                           ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                                  ; cntr_23j                                                              ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 31 (31)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                 ; lpm_shiftreg                                                          ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 59 (59)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                  ; lpm_shiftreg                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 31 (31)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                               ; lpm_shiftreg                                                          ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                             ; sld_rom_sr                                                            ; work         ;
;    |sys_ctrl_fsm:sys_ctrl_inst|                                                                                                         ; 173 (83)            ; 127 (55)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst                                                                                                                                                                                                                                                                                                                                                                                    ; sys_ctrl_fsm                                                          ; work         ;
;       |UART_TX:uart_tx_inst|                                                                                                            ; 46 (46)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst                                                                                                                                                                                                                                                                                                                                                               ; UART_TX                                                               ; work         ;
;       |uart_rx:uart_rx_inst|                                                                                                            ; 44 (11)             ; 38 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst                                                                                                                                                                                                                                                                                                                                                               ; uart_rx                                                               ; work         ;
;          |baudgen_rx:baudgen0|                                                                                                          ; 33 (33)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|baudgen_rx:baudgen0                                                                                                                                                                                                                                                                                                                                           ; baudgen_rx                                                            ; work         ;
;    |vga_controller:vga_ctrl_inst|                                                                                                       ; 220 (23)            ; 45 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|vga_controller:vga_ctrl_inst                                                                                                                                                                                                                                                                                                                                                                                  ; vga_controller                                                        ; work         ;
;       |VGA_SYNC:vga_sync_inst|                                                                                                          ; 58 (58)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|vga_controller:vga_ctrl_inst|VGA_SYNC:vga_sync_inst                                                                                                                                                                                                                                                                                                                                                           ; VGA_SYNC                                                              ; work         ;
;       |vga_color_decode:color_decode_inst|                                                                                              ; 139 (139)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|vga_controller:vga_ctrl_inst|vga_color_decode:color_decode_inst                                                                                                                                                                                                                                                                                                                                               ; vga_color_decode                                                      ; work         ;
;    |vga_mem:vga_mem_inst|                                                                                                               ; 163 (24)            ; 47 (0)                    ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|vga_mem:vga_mem_inst                                                                                                                                                                                                                                                                                                                                                                                          ; vga_mem                                                               ; work         ;
;       |generic_ram:ram|                                                                                                                 ; 139 (67)            ; 47 (41)                   ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|vga_mem:vga_mem_inst|generic_ram:ram                                                                                                                                                                                                                                                                                                                                                                          ; generic_ram                                                           ; work         ;
;          |altsyncram:mem_arr_rtl_0|                                                                                                     ; 72 (0)              ; 6 (0)                     ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                                            ; work         ;
;             |altsyncram_98m1:auto_generated|                                                                                            ; 72 (0)              ; 6 (6)                     ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_98m1:auto_generated                                                                                                                                                                                                                                                                                                                  ; altsyncram_98m1                                                       ; work         ;
;                |decode_k8a:rden_decode_a|                                                                                               ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_98m1:auto_generated|decode_k8a:rden_decode_a                                                                                                                                                                                                                                                                                         ; decode_k8a                                                            ; work         ;
;                |decode_k8a:rden_decode_b|                                                                                               ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_98m1:auto_generated|decode_k8a:rden_decode_b                                                                                                                                                                                                                                                                                         ; decode_k8a                                                            ; work         ;
;                |decode_rsa:decode2|                                                                                                     ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_98m1:auto_generated|decode_rsa:decode2                                                                                                                                                                                                                                                                                               ; decode_rsa                                                            ; work         ;
;                |mux_bnb:mux4|                                                                                                           ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ppu_mem_vga_top_lvl|vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_98m1:auto_generated|mux_bnb:mux4                                                                                                                                                                                                                                                                                                     ; mux_bnb                                                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0|altsyncram_0nc1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 51168        ; 8            ; 51168        ; 8            ; 409344  ; None ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0|altsyncram_7vl1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048    ; None ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0|altsyncram_n7m1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; True Dual Port   ; 12320        ; 8            ; 12320        ; 8            ; 98560   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_af24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 57           ; 32768        ; 57           ; 1867776 ; None ;
; vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_98m1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; True Dual Port   ; 61440        ; 8            ; 61440        ; 8            ; 491520  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ppu_mem_vga_top_lvl|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ppu_mem_vga_top_lvl|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                               ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ppu_mem_vga_top_lvl|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                     ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ppu_mem_vga_top_lvl|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ppu_mem_vga_top_lvl|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                     ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ppu_mem_vga_top_lvl|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_r9r:auto_generated|sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|state                                                                                                                                                                         ;
+-----------------------+----------------------+-----------------------+---------------------+---------------------+---------------------+--------------------+--------------------+--------------------+--------------------+------------------+
; Name                  ; state.state_send_ack ; state.state_reset_cpu ; state.state_write_3 ; state.state_write_2 ; state.state_write_1 ; state.state_read_4 ; state.state_read_3 ; state.state_read_2 ; state.state_read_1 ; state.state_idle ;
+-----------------------+----------------------+-----------------------+---------------------+---------------------+---------------------+--------------------+--------------------+--------------------+--------------------+------------------+
; state.state_idle      ; 0                    ; 0                     ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                ;
; state.state_read_1    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 1                  ; 1                ;
; state.state_read_2    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 1                  ; 0                  ; 1                ;
; state.state_read_3    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                   ; 0                  ; 1                  ; 0                  ; 0                  ; 1                ;
; state.state_read_4    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                   ; 1                  ; 0                  ; 0                  ; 0                  ; 1                ;
; state.state_write_1   ; 0                    ; 0                     ; 0                   ; 0                   ; 1                   ; 0                  ; 0                  ; 0                  ; 0                  ; 1                ;
; state.state_write_2   ; 0                    ; 0                     ; 0                   ; 1                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 1                ;
; state.state_write_3   ; 0                    ; 0                     ; 1                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 1                ;
; state.state_reset_cpu ; 0                    ; 1                     ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 1                ;
; state.state_send_ack  ; 1                    ; 0                     ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 1                ;
+-----------------------+----------------------+-----------------------+---------------------+---------------------+---------------------+--------------------+--------------------+--------------------+--------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst|r_SM_Main                                       ;
+------------------------+-----------------------+------------------------+------------------------+---------------+-------------------+
; Name                   ; r_SM_Main.TX_STOP_BIT ; r_SM_Main.TX_DATA_BITS ; r_SM_Main.TX_START_BIT ; r_SM_Main.000 ; r_SM_Main.CLEANUP ;
+------------------------+-----------------------+------------------------+------------------------+---------------+-------------------+
; r_SM_Main.000          ; 0                     ; 0                      ; 0                      ; 0             ; 0                 ;
; r_SM_Main.TX_START_BIT ; 0                     ; 0                      ; 1                      ; 1             ; 0                 ;
; r_SM_Main.TX_DATA_BITS ; 0                     ; 1                      ; 0                      ; 1             ; 0                 ;
; r_SM_Main.TX_STOP_BIT  ; 1                     ; 0                      ; 0                      ; 1             ; 0                 ;
; r_SM_Main.CLEANUP      ; 0                     ; 0                      ; 0                      ; 1             ; 1                 ;
+------------------------+-----------------------+------------------------+------------------------+---------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|state ;
+------------+-----------+------------+------------+-----------------------------------------+
; Name       ; state.DAV ; state.LOAD ; state.RECV ; state.IDLE                              ;
+------------+-----------+------------+------------+-----------------------------------------+
; state.IDLE ; 0         ; 0          ; 0          ; 0                                       ;
; state.RECV ; 0         ; 0          ; 1          ; 1                                       ;
; state.LOAD ; 0         ; 1          ; 0          ; 1                                       ;
; state.DAV  ; 1         ; 0          ; 0          ; 1                                       ;
+------------+-----------+------------+------------+-----------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|state                                                                                                                        ;
+------------------------------+---------------------------+------------------+----------------------------+----------------------------+---------------------------+------------------------------+------------------+
; Name                         ; state.state_transfer_wait ; state.state_busy ; state.state_fix_spram_addr ; state.state_transfer_write ; state.state_transfer_read ; state.state_reset_spram_addr ; state.state_idle ;
+------------------------------+---------------------------+------------------+----------------------------+----------------------------+---------------------------+------------------------------+------------------+
; state.state_idle             ; 0                         ; 0                ; 0                          ; 0                          ; 0                         ; 0                            ; 0                ;
; state.state_reset_spram_addr ; 0                         ; 0                ; 0                          ; 0                          ; 0                         ; 1                            ; 1                ;
; state.state_transfer_read    ; 0                         ; 0                ; 0                          ; 0                          ; 1                         ; 0                            ; 1                ;
; state.state_transfer_write   ; 0                         ; 0                ; 0                          ; 1                          ; 0                         ; 0                            ; 1                ;
; state.state_fix_spram_addr   ; 0                         ; 0                ; 1                          ; 0                          ; 0                         ; 0                            ; 1                ;
; state.state_busy             ; 0                         ; 1                ; 0                          ; 0                          ; 0                         ; 0                            ; 1                ;
; state.state_transfer_wait    ; 1                         ; 0                ; 0                          ; 0                          ; 0                         ; 0                            ; 1                ;
+------------------------------+---------------------------+------------------+----------------------------+----------------------------+---------------------------+------------------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state                                                                                                                                                                                                                                                                                           ;
+-----------------------------+--------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------+
; Name                        ; state.state_start_render ; state.state_load_sprite_1_3 ; state.state_load_sprite_1_2 ; state.state_load_sprite_1_1 ; state.state_load_sprite_0_3 ; state.state_load_sprite_0_2 ; state.state_load_sprite_0_1 ; state.state_draw_col_6 ; state.state_draw_col_5 ; state.state_draw_col_4 ; state.state_draw_col_3 ; state.state_draw_col_2 ; state.state_idle ;
+-----------------------------+--------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------+
; state.state_idle            ; 0                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ;
; state.state_draw_col_2      ; 0                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 1                ;
; state.state_draw_col_3      ; 0                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 1                ;
; state.state_draw_col_4      ; 0                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 1                ;
; state.state_draw_col_5      ; 0                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 1                ;
; state.state_draw_col_6      ; 0                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ;
; state.state_load_sprite_0_1 ; 0                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ;
; state.state_load_sprite_0_2 ; 0                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ;
; state.state_load_sprite_0_3 ; 0                        ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ;
; state.state_load_sprite_1_1 ; 0                        ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ;
; state.state_load_sprite_1_2 ; 0                        ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ;
; state.state_load_sprite_1_3 ; 0                        ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ;
; state.state_start_render    ; 1                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ;
+-----------------------------+--------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_color_load_fsm:color_load_inst|state ;
+------------------+------------------+------------------+-------------------------------------------+
; Name             ; state.state_idle ; state.state_load ; state.state_wait                          ;
+------------------+------------------+------------------+-------------------------------------------+
; state.state_idle ; 0                ; 0                ; 0                                         ;
; state.state_wait ; 1                ; 0                ; 1                                         ;
; state.state_load ; 1                ; 1                ; 0                                         ;
+------------------+------------------+------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state        ;
+-------------------------+-------------------------+-------------------+------------------+------------------+
; Name                    ; state.state_load_sprite ; state.state_check ; state.state_wait ; state.state_idle ;
+-------------------------+-------------------------+-------------------+------------------+------------------+
; state.state_idle        ; 0                       ; 0                 ; 0                ; 0                ;
; state.state_wait        ; 0                       ; 0                 ; 1                ; 1                ;
; state.state_check       ; 0                       ; 1                 ; 0                ; 1                ;
; state.state_load_sprite ; 1                       ; 0                 ; 0                ; 1                ;
+-------------------------+-------------------------+-------------------+------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                        ;
+-------------------------------------------------------------------------------+-------------------------------------------+
; Register name                                                                 ; Reason for Removal                        ;
+-------------------------------------------------------------------------------+-------------------------------------------+
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|attr_table_result[4..7] ; Lost fanout                               ;
; mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_2|joycon_cpu_reg[1..7]         ; Stuck at GND due to stuck port data_in    ;
; mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_1|joycon_cpu_reg[1..7]         ; Stuck at GND due to stuck port data_in    ;
; ppu_fsm:ppu_fsm_inst|state[5..7]                                              ; Merged with ppu_fsm:ppu_fsm_inst|state[4] ;
; vga_controller:vga_ctrl_inst|VGA_SYNC:vga_sync_inst|pixel_row[9]              ; Stuck at GND due to stuck port data_in    ;
; ppu_fsm:ppu_fsm_inst|state[4]                                                 ; Stuck at GND due to stuck port data_in    ;
; sys_ctrl_fsm:sys_ctrl_inst|state~5                                            ; Lost fanout                               ;
; sys_ctrl_fsm:sys_ctrl_inst|state~6                                            ; Lost fanout                               ;
; sys_ctrl_fsm:sys_ctrl_inst|state~7                                            ; Lost fanout                               ;
; sys_ctrl_fsm:sys_ctrl_inst|state~8                                            ; Lost fanout                               ;
; sys_ctrl_fsm:sys_ctrl_inst|state~9                                            ; Lost fanout                               ;
; sys_ctrl_fsm:sys_ctrl_inst|state~10                                           ; Lost fanout                               ;
; sys_ctrl_fsm:sys_ctrl_inst|state~11                                           ; Lost fanout                               ;
; sys_ctrl_fsm:sys_ctrl_inst|state~12                                           ; Lost fanout                               ;
; sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst|r_SM_Main~2                   ; Lost fanout                               ;
; sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst|r_SM_Main~3                   ; Lost fanout                               ;
; sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|state~4                       ; Lost fanout                               ;
; sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|state~5                       ; Lost fanout                               ;
; mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|state~11                    ; Lost fanout                               ;
; mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|state~12                    ; Lost fanout                               ;
; mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|state~13                    ; Lost fanout                               ;
; mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|state~14                    ; Lost fanout                               ;
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state~17                ; Lost fanout                               ;
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state~18                ; Lost fanout                               ;
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state~19                ; Lost fanout                               ;
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state~20                ; Lost fanout                               ;
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state~21                ; Lost fanout                               ;
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state~22                ; Lost fanout                               ;
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state~23                ; Lost fanout                               ;
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state~24                ; Lost fanout                               ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state~7             ; Lost fanout                               ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state~8             ; Lost fanout                               ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state~9             ; Lost fanout                               ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state~10            ; Lost fanout                               ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state~11            ; Lost fanout                               ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state~12            ; Lost fanout                               ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state~13            ; Lost fanout                               ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state~14            ; Lost fanout                               ;
; Total Number of Removed Registers = 55                                        ;                                           ;
+-------------------------------------------------------------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2305  ;
; Number of registers using Synchronous Clear  ; 104   ;
; Number of registers using Synchronous Load   ; 164   ;
; Number of registers using Asynchronous Clear ; 1444  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1436  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[7]                                                                                                                                                                                                                                                        ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[6]                                                                                                                                                                                                                                                        ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[5]                                                                                                                                                                                                                                                        ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[4]                                                                                                                                                                                                                                                        ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[3]                                                                                                                                                                                                                                                        ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[2]                                                                                                                                                                                                                                                        ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[1]                                                                                                                                                                                                                                                        ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[0]                                                                                                                                                                                                                                                        ; 4       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[15]                                                                                                                                                                                                                                                       ; 4       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[14]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[13]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[12]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[11]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[10]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[9]                                                                                                                                                                                                                                                        ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[8]                                                                                                                                                                                                                                                        ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[23]                                                                                                                                                                                                                                                       ; 4       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[22]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[21]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[20]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[19]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[18]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[17]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[16]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[31]                                                                                                                                                                                                                                                       ; 4       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[30]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[29]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[28]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[27]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[26]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[25]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[24]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[39]                                                                                                                                                                                                                                                       ; 4       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[38]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[37]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[36]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[35]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[34]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[33]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[32]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[47]                                                                                                                                                                                                                                                       ; 4       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[46]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[45]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[44]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[43]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[42]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[41]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[40]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[63]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[62]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[61]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[60]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[59]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[58]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[57]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[56]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[55]                                                                                                                                                                                                                                                       ; 4       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[54]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[53]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[52]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[51]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[50]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[49]                                                                                                                                                                                                                                                       ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[48]                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 82                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Register Name                                                                                    ; RAM Name                                                                              ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[0]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[1]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[2]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[3]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[4]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[5]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[6]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[7]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[8]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[9]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[10]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[11]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[12]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[13]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[14]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[15]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[16]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[17]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[18]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[19]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[20]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[21]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[22]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[23]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[24]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[25]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[26]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[27]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[28]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[29]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[30]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[31]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[32]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[33]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[34]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[35]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[36]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[37]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[38]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[39]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[40]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[0]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[1]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[2]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[3]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[4]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[5]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[6]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[7]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[8]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[9]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[10] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[11] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[12] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[13] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[14] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[15] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[16] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[17] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[18] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[19] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[20] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[21] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[22] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[23] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[24] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[0]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[1]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[2]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[3]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[4]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[5]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[6]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[7]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[8]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[0]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[1]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[2]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[3]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[4]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[5]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[6]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[7]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[8]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[9]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[10]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[11]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[12]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[13]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[14]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[15]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[16]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[17]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[18]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[19]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[20]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[21]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[22]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[23]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[24]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[25]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[26]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[27]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[28]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[29]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[30]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[31]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[32]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[33]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[34]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[35]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[36]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                            ;
+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+
; Register Name                                                                            ; Megafunction                                                                          ; Type ;
+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_1[0..7]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ; RAM  ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[0..7]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ; RAM  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|data_out_1[0..7] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ; RAM  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|data_out_2[0..7] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ; RAM  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|data_out_1[0..7]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ; RAM  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|data_out_1[0..7]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ; RAM  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|data_out_2[0..7]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ; RAM  ;
+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_col[1] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|vga_controller:vga_ctrl_inst|VGA_SYNC:vga_sync_inst|v_count[5]                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_1_colors_out[2]                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_0_colors_out[27]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|spram_mem_cpu_addr[5]                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|vram_cpu_addr[2]                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|background_colors_out[24]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|bitc[1]                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|vram_cpu_addr[8]                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|baudgen_rx:baudgen0|divcounter[10]                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|mem_data_out[0]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_0_pattern_low[5]                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_0_pattern_high[3]                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_1_pattern_low[7]                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_1_pattern_high[7]                      ;
; 9:1                ; 30 bits   ; 180 LEs       ; 180 LEs              ; 0 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_0_row[3]                           ;
; 9:1                ; 30 bits   ; 180 LEs       ; 180 LEs              ; 0 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_1_row[7]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|data[3]                                                                  ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|mem_addr[6]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|mem_start_addr[7]                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|mem_start_addr[12]                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_color_load_fsm:color_load_inst|vram_addr_int[0]                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_hit_cnt[6]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|addr[10]                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|addr[0]                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|tx_data[6]                                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|mem_addr[2]                                       ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_cols[12]                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_attrs[9]                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_tile_nums[11]                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_cols[18]                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_attrs[17]                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_tile_nums[19]                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_cols[25]                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_attrs[24]                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_tile_nums[25]                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_cols[37]                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_attrs[33]                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_tile_nums[33]                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_cols[43]                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_attrs[40]                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_tile_nums[41]                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_cols[50]                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_attrs[53]                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_tile_nums[52]                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_cols[57]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_attrs[56]                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_tile_nums[61]                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst|r_Clock_Count[1]                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_cols[7]                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_attrs[5]                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_tile_nums[1]                       ;
; 34:1               ; 9 bits    ; 198 LEs       ; 9 LEs                ; 189 LEs                ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|screen_pixel_row[8]                                                            ;
; 34:1               ; 3 bits    ; 66 LEs        ; 3 LEs                ; 63 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|screen_pixel_col[0]                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|spram_addr_out[4]                         ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_1_pattern_low_out[4]                   ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_0_pattern_low_out[4]                   ;
; 36:1               ; 6 bits    ; 144 LEs       ; 12 LEs               ; 132 LEs                ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|screen_pixel_col[3]                                                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_1_pattern_high_out[3]                  ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_1_pattern_high_out[6]                  ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_0_pattern_high_out[3]                  ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_0_pattern_high_out[6]                  ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|vram_addr[2]                                  ;
; 12:1               ; 6 bits    ; 48 LEs        ; 30 LEs               ; 18 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|vram_addr[4]                                  ;
; 13:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_1_pattern_low_out[1]                   ;
; 13:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_0_pattern_low_out[1]                   ;
; 40:1               ; 2 bits    ; 52 LEs        ; 10 LEs               ; 42 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|state[0]                                                                       ;
; 41:1               ; 2 bits    ; 54 LEs        ; 8 LEs                ; 46 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|state[3]                                                                       ;
; 105:1              ; 8 bits    ; 560 LEs       ; 64 LEs               ; 496 LEs                ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_data[1]     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[10]                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[22]                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[26]                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[35]                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[43]                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[53]                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[57]                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[6]                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst|r_Bit_Index                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|cpu_mem_decode:cpu_decode|addr_out                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|cpu_mem_decode:cpu_decode|addr_out[9]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|ppu_mem_decode:write_decode|addr_out[8]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|ppu_mem_decode:read_decode|addr_out[11]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|ppu_mem_decode:write_decode|addr_out[12]          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|ppu_mem_decode:read_decode|addr_out[13]           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|Selector0                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |ppu_mem_vga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|Selector534                               ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |ppu_mem_vga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|Selector18                                                               ;
; 14:1               ; 4 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|cpu_data_out[3]                                   ;
; 14:1               ; 3 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |ppu_mem_vga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|cpu_data_out[6]                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_98m1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0|altsyncram_7vl1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0|altsyncram_0nc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0|altsyncram_n7m1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; size           ; 51168 ; Signed Integer                                                                            ;
; addr_width     ; 16    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; size           ; 256   ; Signed Integer                                                                              ;
; addr_width     ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; size           ; 12320 ; Signed Integer                                                                             ;
; addr_width     ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_1 ;
+----------------+------------------+-----------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                      ;
+----------------+------------------+-----------------------------------------------------------+
; reg_addr       ; 0100000000010110 ; Unsigned Binary                                           ;
+----------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_2 ;
+----------------+------------------+-----------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                      ;
+----------------+------------------+-----------------------------------------------------------+
; reg_addr       ; 0100000000010111 ; Unsigned Binary                                           ;
+----------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mem:vga_mem_inst|generic_ram:ram ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; size           ; 61440 ; Signed Integer                                           ;
; addr_width     ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; BAUDRATE       ; 2604  ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|baudgen_rx:baudgen0 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; BAUDRATE       ; 2604  ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; CLKS_PER_BIT   ; 2604  ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                           ;
+-------------------------------------------------+------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                  ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 57                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 17                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                      ; Untyped        ;
; sld_sample_depth                                ; 32768                                                                  ; Untyped        ;
; sld_segment_size                                ; 32768                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                   ; String         ;
; sld_inversion_mask_length                       ; 29                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000                                          ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 114                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                      ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                            ;
; WIDTHAD_A                          ; 16                   ; Untyped                                            ;
; NUMWORDS_A                         ; 61440                ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                            ;
; WIDTHAD_B                          ; 16                   ; Untyped                                            ;
; NUMWORDS_B                         ; 61440                ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_98m1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                               ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                               ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                               ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                               ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_7vl1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                             ;
; WIDTHAD_A                          ; 16                   ; Untyped                                                                             ;
; NUMWORDS_A                         ; 51168                ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                             ;
; WIDTHAD_B                          ; 16                   ; Untyped                                                                             ;
; NUMWORDS_B                         ; 51168                ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_0nc1      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                                              ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                              ;
; NUMWORDS_A                         ; 12320                ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                                                              ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                              ;
; NUMWORDS_B                         ; 12320                ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_n7m1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                ;
; Entity Instance                           ; vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0                                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 61440                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                ;
;     -- NUMWORDS_B                         ; 61440                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 51168                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                ;
;     -- NUMWORDS_B                         ; 51168                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 12320                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                ;
;     -- NUMWORDS_B                         ; 12320                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst"                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_TX_Active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys_ctrl_fsm:sys_ctrl_inst"                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; cpu_rst          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cpu_is_halted    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cpu_sys_mux_ctrl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; state_out[7..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mem:vga_mem_inst|generic_ram:ram"                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ctrl_inst|VGA_SYNC:vga_sync_inst"                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; eof  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem"                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; addr_2     ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_ctrl:mem_ctrl_inst"                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ppu_status_read ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst" ;
+---------------------------------+-------+----------+------------------------------+
; Port                            ; Type  ; Severity ; Details                      ;
+---------------------------------+-------+----------+------------------------------+
; background_pattern_base[15..13] ; Input ; Info     ; Stuck at GND                 ;
; background_pattern_base[11..0]  ; Input ; Info     ; Stuck at GND                 ;
; sprite_pattern_base[15..13]     ; Input ; Info     ; Stuck at GND                 ;
; sprite_pattern_base[11..0]      ; Input ; Info     ; Stuck at GND                 ;
+---------------------------------+-------+----------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 17                  ; 57               ; 32768        ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 161                         ;
; cycloneiii_ff         ; 1335                        ;
;     CLR               ; 173                         ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 35                          ;
;     ENA CLR           ; 824                         ;
;     ENA CLR SCLR      ; 24                          ;
;     ENA CLR SCLR SLD  ; 16                          ;
;     ENA CLR SLD       ; 73                          ;
;     ENA SCLR          ; 16                          ;
;     plain             ; 172                         ;
; cycloneiii_lcell_comb ; 3407                        ;
;     arith             ; 776                         ;
;         2 data inputs ; 283                         ;
;         3 data inputs ; 493                         ;
;     normal            ; 2631                        ;
;         0 data inputs ; 25                          ;
;         1 data inputs ; 46                          ;
;         2 data inputs ; 242                         ;
;         3 data inputs ; 441                         ;
;         4 data inputs ; 1877                        ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 7.01                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                              ;
+----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                               ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                           ; Details ;
+----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; clkdiv2:clkdiv2_inst|out                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clkdiv2:clkdiv2_inst|out                                                                                                    ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_1[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_col[0]                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_1[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_row[2]                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_1[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_row[3]                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_1[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_row[4]                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_1[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_row[5]                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_1[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_row[6]                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_1[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_row[7]                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_1[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_col[1]                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_1[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_col[2]                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_1[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_col[3]                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_1[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_col[4]                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_1[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_col[5]                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_1[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_col[6]                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_1[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_col[7]                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_1[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_row[0]                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_1[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_row[1]                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[0]~0                                                                                          ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[0]~0                                                                                          ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[10]~1                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[10]~1                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[11]~2                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[11]~2                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[12]~3                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[12]~3                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[13]~4                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[13]~4                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[14]~5                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[14]~5                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[15]~6                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[15]~6                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[1]~7                                                                                          ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[1]~7                                                                                          ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[2]~8                                                                                          ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[2]~8                                                                                          ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[3]~9                                                                                          ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[3]~9                                                                                          ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[4]~10                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[4]~10                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[5]~11                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[5]~11                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[6]~12                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[6]~12                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[7]~13                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[7]~13                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[8]~14                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[8]~14                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[9]~15                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|addr_2[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|vga_addr[9]~15                                                                                         ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_in_1[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_data[0]                             ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_in_1[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_data[1]                             ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_in_1[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_data[2]                             ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_in_1[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_data[3]                             ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_in_1[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_data[4]                             ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_in_1[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_data[5]                             ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_in_1[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_data[6]                             ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_in_1[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_data[7]                             ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_1[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_98m1:auto_generated|mux_bnb:mux4|result_node[0]~5  ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_1[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_98m1:auto_generated|mux_bnb:mux4|result_node[1]~11 ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_1[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_98m1:auto_generated|mux_bnb:mux4|result_node[2]~17 ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_1[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_98m1:auto_generated|mux_bnb:mux4|result_node[3]~23 ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_1[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_98m1:auto_generated|mux_bnb:mux4|result_node[4]~29 ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_1[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_98m1:auto_generated|mux_bnb:mux4|result_node[5]~35 ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_1[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_98m1:auto_generated|mux_bnb:mux4|result_node[6]~41 ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_1[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_98m1:auto_generated|mux_bnb:mux4|result_node[7]~47 ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr~38                                                                             ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr~45                                                                             ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr~52                                                                             ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr~31                                                                             ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr~59                                                                             ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr~66                                                                             ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr~17                                                                             ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr~24                                                                             ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|write_en      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_write_en                            ; N/A     ;
; vga_mem:vga_mem_inst|generic_ram:ram|write_en      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_write_en                            ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
+----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat May 02 12:13:20 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ppu_mem_vga_integration_qproject -c ppu_mem_vga_integration_qproject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/sys_ctrl/open_source_uart/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/open_source_uart/uart_rx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/sys_ctrl/open_source_uart/baudgen_rx.v
    Info (12023): Found entity 1: baudgen_rx File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/open_source_uart/baudgen_rx.v Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/top_level/leddcd.vhd
    Info (12022): Found design unit 1: leddcd-data_flow File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/leddcd.vhd Line: 12
    Info (12023): Found entity 1: leddcd File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/leddcd.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/sys_ctrl/uart_tx_rx.v
    Info (12023): Found entity 1: UART_TX File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 164
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/sys_ctrl/sys_ctrl_fsm.v
    Info (12023): Found entity 1: sys_ctrl_fsm File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/top_level/clkdiv.v
    Info (12023): Found entity 1: clkdiv2 File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/clkdiv.v Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/vga/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-behavioral File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_sync.vhd Line: 16
    Info (12023): Found entity 1: VGA_SYNC File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_sync.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/vga/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/vga/vga_color_decode.v
    Info (12023): Found entity 1: vga_color_decode File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_color_decode.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/render_8_pixels.v
    Info (12023): Found entity 1: render_8_pixels File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/render_8_pixels.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/ppu_vram_load_fsm.v
    Info (12023): Found entity 1: ppu_vram_load_fsm File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/ppu_status_latch.v
    Info (12023): Found entity 1: ppu_status_latch File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_status_latch.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/ppu_sprite_load_fsm.sv
    Info (12023): Found entity 1: ppu_sprite_load_fsm File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/ppu_fsm.v
    Info (12023): Found entity 1: ppu_fsm File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/ppu_color_load_fsm.v
    Info (12023): Found entity 1: ppu_color_load_fsm File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_color_load_fsm.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/pixel_to_nametable_ptr.v
    Info (12023): Found entity 1: pixel_to_nametable_ptr File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_to_nametable_ptr.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/pixel_mux.v
    Info (12023): Found entity 1: pixel_mux File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/name_to_att.v
    Info (12023): Found entity 1: name_to_att File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/name_to_att.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/color_selector.v
    Info (12023): Found entity 1: color_selector File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/color_selector.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/component_testing/ppu_mem_vga_integration_test/ppu_mem_vga_top_lvl.v
    Info (12023): Found entity 1: ppu_mem_vga_top_lvl File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/ppu_mem_vga_top_lvl.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/vga_mem.v
    Info (12023): Found entity 1: vga_mem File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/vga_mem.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/ppu_mem_decode.v
    Info (12023): Found entity 1: ppu_mem_decode File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/ppu_mem_decode.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/mem_decode_tb.v
    Info (12023): Found entity 1: mem_decode_tb File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/mem_decode.v
    Info (12023): Found entity 1: mem_decode File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/mem_ctrl_tb.v
    Info (12023): Found entity 1: mem_ctrl_tb File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_ctrl_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/mem_ctrl.v
    Info (12023): Found entity 1: mem_ctrl File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_ctrl.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/joycon_ctrl.v
    Info (12023): Found entity 1: joycon_ctrl File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/joycon_ctrl.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/generic_ram.v
    Info (12023): Found entity 1: generic_ram File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/generic_ram.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/dma_module.v
    Info (12023): Found entity 1: dma_module File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/dma_module.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/cpu_mem_decode.v
    Info (12023): Found entity 1: cpu_mem_decode File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/cpu_mem_decode.v Line: 7
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx_rx.v(178): Parameter Declaration in module "UART_TX" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 178
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx_rx.v(179): Parameter Declaration in module "UART_TX" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 179
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx_rx.v(180): Parameter Declaration in module "UART_TX" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 180
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx_rx.v(181): Parameter Declaration in module "UART_TX" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 181
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx_rx.v(182): Parameter Declaration in module "UART_TX" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 182
Info (12127): Elaborating entity "ppu_mem_vga_top_lvl" for the top level hierarchy
Info (12128): Elaborating entity "clkdiv2" for hierarchy "clkdiv2:clkdiv2_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/ppu_mem_vga_top_lvl.v Line: 40
Info (12128): Elaborating entity "ppu_fsm" for hierarchy "ppu_fsm:ppu_fsm_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/ppu_mem_vga_top_lvl.v Line: 94
Warning (10230): Verilog HDL assignment warning at ppu_fsm.v(131): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 131
Warning (10230): Verilog HDL assignment warning at ppu_fsm.v(132): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 132
Warning (10230): Verilog HDL assignment warning at ppu_fsm.v(402): truncated value with size 32 to match size of target (9) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 402
Warning (10230): Verilog HDL assignment warning at ppu_fsm.v(362): truncated value with size 32 to match size of target (9) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 362
Warning (10230): Verilog HDL assignment warning at ppu_fsm.v(372): truncated value with size 32 to match size of target (9) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 372
Info (12128): Elaborating entity "ppu_sprite_load_fsm" for hierarchy "ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 84
Warning (10230): Verilog HDL assignment warning at ppu_sprite_load_fsm.sv(275): truncated value with size 32 to match size of target (9) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv Line: 275
Warning (10230): Verilog HDL assignment warning at ppu_sprite_load_fsm.sv(305): truncated value with size 32 to match size of target (9) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv Line: 305
Warning (10230): Verilog HDL assignment warning at ppu_sprite_load_fsm.sv(323): truncated value with size 32 to match size of target (9) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv Line: 323
Warning (10230): Verilog HDL assignment warning at ppu_sprite_load_fsm.sv(333): truncated value with size 32 to match size of target (9) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv Line: 333
Warning (10230): Verilog HDL assignment warning at ppu_sprite_load_fsm.sv(349): truncated value with size 32 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv Line: 349
Warning (10230): Verilog HDL assignment warning at ppu_sprite_load_fsm.sv(119): truncated value with size 32 to match size of target (9) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv Line: 119
Warning (10230): Verilog HDL assignment warning at ppu_sprite_load_fsm.sv(76): truncated value with size 32 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv Line: 76
Warning (10230): Verilog HDL assignment warning at ppu_sprite_load_fsm.sv(156): truncated value with size 32 to match size of target (9) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv Line: 156
Warning (10230): Verilog HDL assignment warning at ppu_sprite_load_fsm.sv(102): truncated value with size 32 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv Line: 102
Info (12128): Elaborating entity "ppu_color_load_fsm" for hierarchy "ppu_fsm:ppu_fsm_inst|ppu_color_load_fsm:color_load_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 103
Warning (10230): Verilog HDL assignment warning at ppu_color_load_fsm.v(25): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_color_load_fsm.v Line: 25
Warning (10230): Verilog HDL assignment warning at ppu_color_load_fsm.v(80): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_color_load_fsm.v Line: 80
Warning (10230): Verilog HDL assignment warning at ppu_color_load_fsm.v(102): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_color_load_fsm.v Line: 102
Info (12128): Elaborating entity "pixel_to_nametable_ptr" for hierarchy "ppu_fsm:ppu_fsm_inst|pixel_to_nametable_ptr:pixel_to_nametable_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 118
Warning (10230): Verilog HDL assignment warning at pixel_to_nametable_ptr.v(23): truncated value with size 32 to match size of target (10) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_to_nametable_ptr.v Line: 23
Info (12128): Elaborating entity "name_to_att" for hierarchy "ppu_fsm:ppu_fsm_inst|name_to_att:name_to_att_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 128
Warning (10230): Verilog HDL assignment warning at name_to_att.v(20): truncated value with size 16 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/name_to_att.v Line: 20
Info (12128): Elaborating entity "ppu_vram_load_fsm" for hierarchy "ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 189
Warning (10230): Verilog HDL assignment warning at ppu_vram_load_fsm.v(117): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 117
Warning (10230): Verilog HDL assignment warning at ppu_vram_load_fsm.v(123): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 123
Warning (10230): Verilog HDL assignment warning at ppu_vram_load_fsm.v(144): truncated value with size 32 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 144
Warning (10230): Verilog HDL assignment warning at ppu_vram_load_fsm.v(350): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 350
Warning (10230): Verilog HDL assignment warning at ppu_vram_load_fsm.v(413): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 413
Warning (10230): Verilog HDL assignment warning at ppu_vram_load_fsm.v(459): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 459
Info (12128): Elaborating entity "color_selector" for hierarchy "ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|color_selector:color_selector_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 186
Info (12128): Elaborating entity "render_8_pixels" for hierarchy "ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 240
Warning (10230): Verilog HDL assignment warning at render_8_pixels.v(152): truncated value with size 32 to match size of target (9) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/render_8_pixels.v Line: 152
Info (12128): Elaborating entity "pixel_mux" for hierarchy "ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/render_8_pixels.v Line: 81
Info (12128): Elaborating entity "ppu_status_latch" for hierarchy "ppu_fsm:ppu_fsm_inst|ppu_status_latch:ppu_status_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 209
Info (12128): Elaborating entity "mem_ctrl" for hierarchy "mem_ctrl:mem_ctrl_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/ppu_mem_vga_top_lvl.v Line: 130
Info (12128): Elaborating entity "mem_decode" for hierarchy "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_ctrl.v Line: 93
Warning (10230): Verilog HDL assignment warning at mem_decode.v(85): truncated value with size 16 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 85
Warning (10230): Verilog HDL assignment warning at mem_decode.v(86): truncated value with size 16 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 86
Warning (10230): Verilog HDL assignment warning at mem_decode.v(93): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 93
Warning (10230): Verilog HDL assignment warning at mem_decode.v(94): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 94
Warning (10230): Verilog HDL assignment warning at mem_decode.v(162): truncated value with size 16 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 162
Warning (10230): Verilog HDL assignment warning at mem_decode.v(165): truncated value with size 16 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 165
Info (12128): Elaborating entity "ppu_mem_decode" for hierarchy "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|ppu_mem_decode:read_decode" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 42
Info (12128): Elaborating entity "cpu_mem_decode" for hierarchy "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|cpu_mem_decode:cpu_decode" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 48
Info (12128): Elaborating entity "generic_ram" for hierarchy "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 58
Info (12128): Elaborating entity "generic_ram" for hierarchy "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 66
Info (12128): Elaborating entity "generic_ram" for hierarchy "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 75
Info (12128): Elaborating entity "dma_module" for hierarchy "mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_ctrl.v Line: 113
Warning (10230): Verilog HDL assignment warning at dma_module.v(135): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/dma_module.v Line: 135
Info (12128): Elaborating entity "joycon_ctrl" for hierarchy "mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_1" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_ctrl.v Line: 128
Warning (10230): Verilog HDL assignment warning at joycon_ctrl.v(43): truncated value with size 32 to match size of target (3) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/joycon_ctrl.v Line: 43
Info (12128): Elaborating entity "joycon_ctrl" for hierarchy "mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_2" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_ctrl.v Line: 141
Warning (10230): Verilog HDL assignment warning at joycon_ctrl.v(43): truncated value with size 32 to match size of target (3) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/joycon_ctrl.v Line: 43
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ctrl_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/ppu_mem_vga_top_lvl.v Line: 150
Warning (10230): Verilog HDL assignment warning at vga_controller.v(28): truncated value with size 32 to match size of target (10) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_controller.v Line: 28
Warning (10230): Verilog HDL assignment warning at vga_controller.v(29): truncated value with size 32 to match size of target (10) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_controller.v Line: 29
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "vga_controller:vga_ctrl_inst|VGA_SYNC:vga_sync_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_controller.v Line: 40
Info (12128): Elaborating entity "vga_color_decode" for hierarchy "vga_controller:vga_ctrl_inst|vga_color_decode:color_decode_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_controller.v Line: 47
Info (12128): Elaborating entity "vga_mem" for hierarchy "vga_mem:vga_mem_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/ppu_mem_vga_top_lvl.v Line: 166
Info (12128): Elaborating entity "generic_ram" for hierarchy "vga_mem:vga_mem_inst|generic_ram:ram" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/vga_mem.v Line: 40
Info (12128): Elaborating entity "sys_ctrl_fsm" for hierarchy "sys_ctrl_fsm:sys_ctrl_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/ppu_mem_vga_top_lvl.v Line: 195
Warning (10230): Verilog HDL assignment warning at sys_ctrl_fsm.v(57): truncated value with size 32 to match size of target (1) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v Line: 57
Warning (10230): Verilog HDL assignment warning at sys_ctrl_fsm.v(58): truncated value with size 32 to match size of target (1) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v Line: 58
Warning (10230): Verilog HDL assignment warning at sys_ctrl_fsm.v(304): truncated value with size 32 to match size of target (9) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v Line: 304
Info (12128): Elaborating entity "uart_rx" for hierarchy "sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v Line: 85
Warning (10230): Verilog HDL assignment warning at uart_rx.v(68): truncated value with size 32 to match size of target (4) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/open_source_uart/uart_rx.v Line: 68
Info (12128): Elaborating entity "baudgen_rx" for hierarchy "sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|baudgen_rx:baudgen0" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/open_source_uart/uart_rx.v Line: 59
Warning (10230): Verilog HDL assignment warning at baudgen_rx.v(59): truncated value with size 32 to match size of target (12) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/open_source_uart/baudgen_rx.v Line: 59
Warning (10230): Verilog HDL assignment warning at baudgen_rx.v(63): truncated value with size 32 to match size of target (12) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/open_source_uart/baudgen_rx.v Line: 63
Warning (10230): Verilog HDL assignment warning at baudgen_rx.v(67): truncated value with size 32 to match size of target (1) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/open_source_uart/baudgen_rx.v Line: 67
Info (12128): Elaborating entity "UART_TX" for hierarchy "sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v Line: 99
Warning (10230): Verilog HDL assignment warning at uart_tx_rx.v(222): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 222
Warning (10230): Verilog HDL assignment warning at uart_tx_rx.v(240): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 240
Warning (10230): Verilog HDL assignment warning at uart_tx_rx.v(250): truncated value with size 32 to match size of target (3) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 250
Warning (10230): Verilog HDL assignment warning at uart_tx_rx.v(270): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 270
Info (12128): Elaborating entity "leddcd" for hierarchy "leddcd:addr_0_dec" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/ppu_mem_vga_top_lvl.v Line: 202
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_r9r.tdf
    Info (12023): Found entity 1: sld_ela_trigger_r9r File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/sld_ela_trigger_r9r.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0.v
    Info (12023): Found entity 1: sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0 File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/sld_reserved_ppu_mem_vga_integration_qproject_auto_signaltap_0_1_33e0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_af24.tdf
    Info (12023): Found entity 1: altsyncram_af24 File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/altsyncram_af24.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/decode_msa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/mux_qob.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf
    Info (12023): Found entity 1: mux_qsc File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/mux_qsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/cntr_mgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hbj.tdf
    Info (12023): Found entity 1: cntr_hbj File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/cntr_hbj.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf
    Info (12023): Found entity 1: cntr_dgi File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/cntr_dgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.05.02.12:14:18 Progress: Loading sldf2ef880f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2ef880f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/ip/sldf2ef880f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/ip/sldf2ef880f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr" is uninferred due to asynchronous read logic File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/generic_ram.v Line: 19
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_A set to 61440
        Info (286033): Parameter NUMWORDS_B set to 61440
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 51168
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 51168
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_A set to 12320
        Info (286033): Parameter NUMWORDS_B set to 12320
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
Info (12130): Elaborated megafunction instantiation "vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0"
Info (12133): Instantiated megafunction "vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "61440"
    Info (12134): Parameter "NUMWORDS_B" = "61440"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_98m1.tdf
    Info (12023): Found entity 1: altsyncram_98m1 File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/altsyncram_98m1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/decode_rsa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/decode_k8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/mux_bnb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0"
Info (12133): Instantiated megafunction "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7vl1.tdf
    Info (12023): Found entity 1: altsyncram_7vl1 File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/altsyncram_7vl1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0"
Info (12133): Instantiated megafunction "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "51168"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "51168"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0nc1.tdf
    Info (12023): Found entity 1: altsyncram_0nc1 File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/altsyncram_0nc1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_qsa.tdf
    Info (12023): Found entity 1: decode_qsa File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/decode_qsa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_j8a.tdf
    Info (12023): Found entity 1: decode_j8a File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/decode_j8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_anb.tdf
    Info (12023): Found entity 1: mux_anb File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/mux_anb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0"
Info (12133): Instantiated megafunction "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "12320"
    Info (12134): Parameter "NUMWORDS_B" = "12320"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n7m1.tdf
    Info (12023): Found entity 1: altsyncram_n7m1 File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/altsyncram_n7m1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/decode_jsa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/decode_c8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/db/mux_3nb.tdf Line: 22
Info (13000): Registers with preset signals will power-up high File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv Line: 251
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "uart_cts" is stuck at VCC File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/ppu_mem_vga_top_lvl.v Line: 12
    Warning (13410): Pin "vga_sync_n" is stuck at VCC File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/ppu_mem_vga_top_lvl.v Line: 18
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 36 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/output_files/ppu_mem_vga_integration_qproject.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 107 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "uart_rts" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/ppu_mem_vga_top_lvl.v Line: 11
Info (21057): Implemented 6050 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 83 output pins
    Info (21061): Implemented 5570 logic cells
    Info (21064): Implemented 372 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 4914 megabytes
    Info: Processing ended: Sat May 02 12:15:12 2020
    Info: Elapsed time: 00:01:52
    Info: Total CPU time (on all processors): 00:02:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/component_testing/ppu_mem_vga_integration_test/quartus/output_files/ppu_mem_vga_integration_qproject.map.smsg.


