

================================================================
== Vitis HLS Report for 'multi_core_multi_ram_ip'
================================================================
* Date:           Wed Sep 11 21:19:26 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        multi_core_multi_ram_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      162|      162|  1.620 us|  1.620 us|  160|  160|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |      160|      160|        11|         10|         10|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 10, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.10>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i4 = alloca i32 1"   --->   Operation 14 'alloca' 'i4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%global_value2 = alloca i32 1"   --->   Operation 15 'alloca' 'global_value2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%local_value3 = alloca i32 1"   --->   Operation 16 'alloca' 'local_value3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [../../multi_core_multi_ram_ip.cpp:3]   --->   Operation 17 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ip_num"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ip_num, void @empty_3, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ip_num, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_ram, void @empty_8, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %local_ram"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_ram, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_ram, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%data_ram_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %data_ram" [../../multi_core_multi_ram_ip.cpp:4]   --->   Operation 28 'read' 'data_ram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%ip_num_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ip_num" [../../multi_core_multi_ram_ip.cpp:4]   --->   Operation 29 'read' 'ip_num_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ip = trunc i32 %ip_num_read" [../../multi_core_multi_ram_ip.cpp:19]   --->   Operation 30 'trunc' 'ip' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.75ns)   --->   "%conv3_i_i16 = select i1 %ip, i15 8, i15 16392" [../../multi_core_multi_ram_ip.cpp:19]   --->   Operation 31 'select' 'conv3_i_i16' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 18, i32 %local_value3"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 19, i32 %global_value2"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i4"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body.split" [../../multi_core_multi_ram_ip.cpp:23]   --->   Operation 35 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i4_load = load i4 %i4" [../../multi_core_multi_ram_ip.cpp:25]   --->   Operation 36 'load' 'i4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 10, i32 0, i32 0, i32 0, void @empty_0" [../../multi_core_multi_ram_ip.cpp:24]   --->   Operation 37 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [../../multi_core_multi_ram_ip.cpp:15]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../../multi_core_multi_ram_ip.cpp:23]   --->   Operation 39 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i0 = trunc i4 %i4_load" [../../multi_core_multi_ram_ip.cpp:25]   --->   Operation 40 'trunc' 'i0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %i4_load, i32 1, i32 3" [../../multi_core_multi_ram_ip.cpp:26]   --->   Operation 41 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %conv3_i_i16, i32 4, i32 14" [../../multi_core_multi_ram_ip.cpp:27]   --->   Operation 42 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i3 %lshr_ln" [../../multi_core_multi_ram_ip.cpp:34]   --->   Operation 43 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i1.i3.i2, i11 %tmp, i1 1, i3 %lshr_ln, i2 0" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i17 %shl_ln" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 45 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (3.52ns)   --->   "%add_ln35 = add i64 %zext_ln35, i64 %data_ram_read" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 46 'add' 'add_ln35' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%local_ram_addr = getelementptr i32 %local_ram, i64 0, i64 %zext_ln34" [../../multi_core_multi_ram_ip.cpp:34]   --->   Operation 47 'getelementptr' 'local_ram_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln35, i32 2, i32 63" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 48 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i62 %trunc_ln" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 49 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln35" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 50 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.73ns)   --->   "%i = add i4 %i4_load, i4 1" [../../multi_core_multi_ram_ip.cpp:23]   --->   Operation 51 'add' 'i' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %i0, void %if.then, void %if.else" [../../multi_core_multi_ram_ip.cpp:29]   --->   Operation 52 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%local_value3_load = load i32 %local_value3" [../../multi_core_multi_ram_ip.cpp:30]   --->   Operation 53 'load' 'local_value3_load' <Predicate = (!i0)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln30 = store i32 %local_value3_load, i14 %local_ram_addr" [../../multi_core_multi_ram_ip.cpp:30]   --->   Operation 54 'store' 'store_ln30' <Predicate = (!i0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%local_value = load i14 %local_ram_addr" [../../multi_core_multi_ram_ip.cpp:34]   --->   Operation 55 'load' 'local_value' <Predicate = (i0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 56 [1/1] (1.73ns)   --->   "%icmp_ln23 = icmp_eq  i4 %i4_load, i4 15" [../../multi_core_multi_ram_ip.cpp:23]   --->   Operation 56 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %i, i4 %i4" [../../multi_core_multi_ram_ip.cpp:23]   --->   Operation 57 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.body.split, void %for.end" [../../multi_core_multi_ram_ip.cpp:23]   --->   Operation 58 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 59 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:31]   --->   Operation 59 'writereq' 'gmem_addr_req' <Predicate = (!i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 60 [1/2] (3.25ns)   --->   "%local_value = load i14 %local_ram_addr" [../../multi_core_multi_ram_ip.cpp:34]   --->   Operation 60 'load' 'local_value' <Predicate = (i0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 61 [8/8] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 61 'readreq' 'global_value_2_req' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln34 = store i32 %local_value, i32 %local_value3" [../../multi_core_multi_ram_ip.cpp:34]   --->   Operation 62 'store' 'store_ln34' <Predicate = (i0)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%global_value2_load = load i32 %global_value2" [../../multi_core_multi_ram_ip.cpp:31]   --->   Operation 63 'load' 'global_value2_load' <Predicate = (!i0)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (7.30ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %global_value2_load, i4 15" [../../multi_core_multi_ram_ip.cpp:31]   --->   Operation 64 'write' 'write_ln31' <Predicate = (!i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 65 [7/8] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 65 'readreq' 'global_value_2_req' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 66 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [../../multi_core_multi_ram_ip.cpp:31]   --->   Operation 66 'writeresp' 'gmem_addr_resp' <Predicate = (!i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 67 [6/8] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 67 'readreq' 'global_value_2_req' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 68 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [../../multi_core_multi_ram_ip.cpp:31]   --->   Operation 68 'writeresp' 'gmem_addr_resp' <Predicate = (!i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 69 [5/8] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 69 'readreq' 'global_value_2_req' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 70 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [../../multi_core_multi_ram_ip.cpp:31]   --->   Operation 70 'writeresp' 'gmem_addr_resp' <Predicate = (!i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 71 [4/8] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 71 'readreq' 'global_value_2_req' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 72 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [../../multi_core_multi_ram_ip.cpp:31]   --->   Operation 72 'writeresp' 'gmem_addr_resp' <Predicate = (!i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 73 [3/8] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 73 'readreq' 'global_value_2_req' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 74 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [../../multi_core_multi_ram_ip.cpp:31]   --->   Operation 74 'writeresp' 'gmem_addr_resp' <Predicate = (!i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [../../multi_core_multi_ram_ip.cpp:32]   --->   Operation 75 'br' 'br_ln32' <Predicate = (!i0)> <Delay = 0.00>
ST_8 : Operation 76 [2/8] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 76 'readreq' 'global_value_2_req' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 77 [1/8] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 77 'readreq' 'global_value_2_req' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 78 [1/1] (7.30ns)   --->   "%global_value = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 78 'read' 'global_value' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.58>
ST_11 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 %global_value, i32 %global_value2" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 79 'store' 'store_ln35' <Predicate = (i0)> <Delay = 1.58>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 80 'br' 'br_ln0' <Predicate = (i0)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (1.58ns)   --->   "%ret_ln38 = ret" [../../multi_core_multi_ram_ip.cpp:38]   --->   Operation 81 'ret' 'ret_ln38' <Predicate = (icmp_ln23)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.108ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i4' [25]  (1.588 ns)
	'load' operation 4 bit ('i4_load', ../../multi_core_multi_ram_ip.cpp:25) on local variable 'i4' [28]  (0.000 ns)
	'add' operation 64 bit ('add_ln35', ../../multi_core_multi_ram_ip.cpp:35) [38]  (3.520 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('global_value_2_req', ../../multi_core_multi_ram_ip.cpp:35) on port 'gmem' (../../multi_core_multi_ram_ip.cpp:35) [55]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('global_value_2_req', ../../multi_core_multi_ram_ip.cpp:35) on port 'gmem' (../../multi_core_multi_ram_ip.cpp:35) [55]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('global_value_2_req', ../../multi_core_multi_ram_ip.cpp:35) on port 'gmem' (../../multi_core_multi_ram_ip.cpp:35) [55]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('global_value_2_req', ../../multi_core_multi_ram_ip.cpp:35) on port 'gmem' (../../multi_core_multi_ram_ip.cpp:35) [55]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('global_value_2_req', ../../multi_core_multi_ram_ip.cpp:35) on port 'gmem' (../../multi_core_multi_ram_ip.cpp:35) [55]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('global_value_2_req', ../../multi_core_multi_ram_ip.cpp:35) on port 'gmem' (../../multi_core_multi_ram_ip.cpp:35) [55]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('global_value_2_req', ../../multi_core_multi_ram_ip.cpp:35) on port 'gmem' (../../multi_core_multi_ram_ip.cpp:35) [55]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('global_value_2_req', ../../multi_core_multi_ram_ip.cpp:35) on port 'gmem' (../../multi_core_multi_ram_ip.cpp:35) [55]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('global_value', ../../multi_core_multi_ram_ip.cpp:35) on port 'gmem' (../../multi_core_multi_ram_ip.cpp:35) [56]  (7.300 ns)

 <State 11>: 1.588ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
