/******************************************************************************
 * COPYRIGHT CRAY INC. ar_pi_ip_mmr_values.h
 * FILE: ar_pi_ip_mmr_values.h
 * Created by v2h.c on Wed Oct  8 14:39:03 2014
 ******************************************************************************/

#ifndef _AR_PI_IP_MMR_VALUES_H_
#define _AR_PI_IP_MMR_VALUES_H_

/*
 *  AR PI_IP MMR VALUES DEFINES
 */
#define AR_PI_CFG_DEN_IP_RDMASK                                	0x0000ffff001f7333ull
#define AR_PI_CFG_DEN_IP_WRTMASK                               	0x0000ffff001f7333ull
#define AR_PI_CFG_DEN_IP_RSTMASK                               	0x0000000000000000ull
#define AR_PI_CFG_DEN_IP_RSTDATA                               	0x0000040000142030ull
#define AR_PI_CFG_DEN_IP_XSMASK                                	0x0000000000000000ull
#define AR_PI_CFG_DEN_IP_WSEMASK                               	0x0000000000000000ull
#define AR_PI_CFG_DEN_IP_RSEMASK                               	0x0000000000000000ull
#define AR_PI_CFG_DEN_IP_W1SMASK                               	0x0000000000000000ull
#define AR_PI_CFG_DEN_IP_W1CMASK                               	0x0000000000000000ull
#define AR_PI_CFG_DEN_IP_WRSTMASK                              	0x0000ffff001f7333ull
#define AR_PI_CFG_DEN_IP_HWWMASK                               	0x0000000000000000ull
#define AR_PI_CFG_DEN_IP_HWRMASK                               	0x0000ffff001f7333ull
#define AR_PI_STS_DEN_IP_RDMASK                                	0x0ffffffff73ff73full
#define AR_PI_STS_DEN_IP_WRTMASK                               	0x0000000000000000ull
#define AR_PI_STS_DEN_IP_RSTMASK                               	0x0000000000000000ull
#define AR_PI_STS_DEN_IP_RSTDATA                               	0x0000000000000000ull
#define AR_PI_STS_DEN_IP_XSMASK                                	0x0000000000000000ull
#define AR_PI_STS_DEN_IP_WSEMASK                               	0x0000000000000000ull
#define AR_PI_STS_DEN_IP_RSEMASK                               	0x0000000000000000ull
#define AR_PI_STS_DEN_IP_W1SMASK                               	0x0000000000000000ull
#define AR_PI_STS_DEN_IP_W1CMASK                               	0x0000000000000000ull
#define AR_PI_STS_DEN_IP_WRSTMASK                              	0x0000000000000000ull
#define AR_PI_STS_DEN_IP_HWWMASK                               	0x0000000000000003ull
#define AR_PI_STS_DEN_IP_HWRMASK                               	0x0ffffffff73ff73cull
#define AR_PI_ERR_FLG_IP_RDMASK                                	0x0000000000003fffull
#define AR_PI_ERR_FLG_IP_WRTMASK                               	0x0000000000000000ull
#define AR_PI_ERR_FLG_IP_RSTMASK                               	0x0000000000000000ull
#define AR_PI_ERR_FLG_IP_RSTDATA                               	0x0000000000000000ull
#define AR_PI_ERR_FLG_IP_XSMASK                                	0x0000000000000000ull
#define AR_PI_ERR_FLG_IP_WSEMASK                               	0x0000000000000000ull
#define AR_PI_ERR_FLG_IP_RSEMASK                               	0x0000000000000000ull
#define AR_PI_ERR_FLG_IP_W1SMASK                               	0x0000000000003fffull
#define AR_PI_ERR_FLG_IP_W1CMASK                               	0x0000000000000000ull
#define AR_PI_ERR_FLG_IP_WRSTMASK                              	0x0000000000003fffull
#define AR_PI_ERR_FLG_IP_HWWMASK                               	0x0000000000003ffeull
#define AR_PI_ERR_FLG_IP_HWRMASK                               	0x0000000000000000ull
#define AR_PI_ERR_CLR_IP_RDMASK                                	0x0000000000000000ull
#define AR_PI_ERR_CLR_IP_WRTMASK                               	0x0000000000000000ull
#define AR_PI_ERR_CLR_IP_RSTMASK                               	0x0000000000000000ull
#define AR_PI_ERR_CLR_IP_RSTDATA                               	0x0000000000000000ull
#define AR_PI_ERR_CLR_IP_XSMASK                                	0x0000000000000000ull
#define AR_PI_ERR_CLR_IP_WSEMASK                               	0x0000000000003fffull
#define AR_PI_ERR_CLR_IP_RSEMASK                               	0x0000000000000000ull
#define AR_PI_ERR_CLR_IP_W1SMASK                               	0x0000000000000000ull
#define AR_PI_ERR_CLR_IP_W1CMASK                               	0x0000000000000000ull
#define AR_PI_ERR_CLR_IP_WRSTMASK                              	0x0000000000003fffull
#define AR_PI_ERR_CLR_IP_HWWMASK                               	0x0000000000000000ull
#define AR_PI_ERR_CLR_IP_HWRMASK                               	0x0000000000000000ull
#define AR_PI_ERR_HSS_MSK_IP_RDMASK                            	0x0000000000003fffull
#define AR_PI_ERR_HSS_MSK_IP_WRTMASK                           	0x0000000000003fffull
#define AR_PI_ERR_HSS_MSK_IP_RSTMASK                           	0x0000000000000000ull
#define AR_PI_ERR_HSS_MSK_IP_RSTDATA                           	0x0000000000003fffull
#define AR_PI_ERR_HSS_MSK_IP_XSMASK                            	0x0000000000000000ull
#define AR_PI_ERR_HSS_MSK_IP_WSEMASK                           	0x0000000000000000ull
#define AR_PI_ERR_HSS_MSK_IP_RSEMASK                           	0x0000000000000000ull
#define AR_PI_ERR_HSS_MSK_IP_W1SMASK                           	0x0000000000000000ull
#define AR_PI_ERR_HSS_MSK_IP_W1CMASK                           	0x0000000000000000ull
#define AR_PI_ERR_HSS_MSK_IP_WRSTMASK                          	0x0000000000003fffull
#define AR_PI_ERR_HSS_MSK_IP_HWWMASK                           	0x0000000000000000ull
#define AR_PI_ERR_HSS_MSK_IP_HWRMASK                           	0x0000000000000000ull
#define AR_PI_ERR_OS_MSK_IP_RDMASK                             	0x0000000000003fffull
#define AR_PI_ERR_OS_MSK_IP_WRTMASK                            	0x0000000000003fffull
#define AR_PI_ERR_OS_MSK_IP_RSTMASK                            	0x0000000000000000ull
#define AR_PI_ERR_OS_MSK_IP_RSTDATA                            	0x0000000000003fffull
#define AR_PI_ERR_OS_MSK_IP_XSMASK                             	0x0000000000000000ull
#define AR_PI_ERR_OS_MSK_IP_WSEMASK                            	0x0000000000000000ull
#define AR_PI_ERR_OS_MSK_IP_RSEMASK                            	0x0000000000000000ull
#define AR_PI_ERR_OS_MSK_IP_W1SMASK                            	0x0000000000000000ull
#define AR_PI_ERR_OS_MSK_IP_W1CMASK                            	0x0000000000000000ull
#define AR_PI_ERR_OS_MSK_IP_WRSTMASK                           	0x0000000000003fffull
#define AR_PI_ERR_OS_MSK_IP_HWWMASK                            	0x0000000000000000ull
#define AR_PI_ERR_OS_MSK_IP_HWRMASK                            	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_IP_RDMASK                          	0x0000000000003fffull
#define AR_PI_ERR_FIRST_FLG_IP_WRTMASK                         	0x0000000000003fffull
#define AR_PI_ERR_FIRST_FLG_IP_RSTMASK                         	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_IP_RSTDATA                         	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_IP_XSMASK                          	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_IP_WSEMASK                         	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_IP_RSEMASK                         	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_IP_W1SMASK                         	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_IP_W1CMASK                         	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_IP_WRSTMASK                        	0x0000000000003fffull
#define AR_PI_ERR_FIRST_FLG_IP_HWWMASK                         	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_IP_HWRMASK                         	0x0000000000000000ull
#define AR_PI_PHY_STATUS_DEN_IP_RDMASK                         	0x000fffffffffffffull
#define AR_PI_PHY_STATUS_DEN_IP_WRTMASK                        	0x0000ffffffff0000ull
#define AR_PI_PHY_STATUS_DEN_IP_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PHY_STATUS_DEN_IP_RSTDATA                        	0x0000000000000000ull
#define AR_PI_PHY_STATUS_DEN_IP_XSMASK                         	0x0000000000000000ull
#define AR_PI_PHY_STATUS_DEN_IP_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_STATUS_DEN_IP_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_STATUS_DEN_IP_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PHY_STATUS_DEN_IP_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PHY_STATUS_DEN_IP_WRSTMASK                       	0x0000ffffffff0000ull
#define AR_PI_PHY_STATUS_DEN_IP_HWWMASK                        	0x0000000000000000ull
#define AR_PI_PHY_STATUS_DEN_IP_HWRMASK                        	0x000fffffffffffffull
#define AR_PI_PHY_EQUAL_DEN_IP_RDMASK                          	0x0000003f3f3f3f3full
#define AR_PI_PHY_EQUAL_DEN_IP_WRTMASK                         	0x0000003f3f3f3f3full
#define AR_PI_PHY_EQUAL_DEN_IP_RSTMASK                         	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_DEN_IP_RSTDATA                         	0x000000200802153full
#define AR_PI_PHY_EQUAL_DEN_IP_XSMASK                          	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_DEN_IP_WSEMASK                         	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_DEN_IP_RSEMASK                         	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_DEN_IP_W1SMASK                         	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_DEN_IP_W1CMASK                         	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_DEN_IP_WRSTMASK                        	0x0000003f3f3f3f3full
#define AR_PI_PHY_EQUAL_DEN_IP_HWWMASK                         	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_DEN_IP_HWRMASK                         	0x0000003f3f3f3f3full
#define AR_PI_PHY_EQUAL_COEFF_0_RDMASK                         	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_0_WRTMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_0_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_0_RSTDATA                        	0x0000000000102f00ull
#define AR_PI_PHY_EQUAL_COEFF_0_XSMASK                         	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_0_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_0_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_0_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_0_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_0_WRSTMASK                       	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_0_HWWMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_0_HWRMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_1_RDMASK                         	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_1_WRTMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_1_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_1_RSTDATA                        	0x00000000000b3400ull
#define AR_PI_PHY_EQUAL_COEFF_1_XSMASK                         	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_1_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_1_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_1_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_1_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_1_WRSTMASK                       	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_1_HWWMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_1_HWRMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_2_RDMASK                         	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_2_WRTMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_2_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_2_RSTDATA                        	0x00000000000d3200ull
#define AR_PI_PHY_EQUAL_COEFF_2_XSMASK                         	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_2_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_2_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_2_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_2_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_2_WRSTMASK                       	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_2_HWWMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_2_HWRMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_3_RDMASK                         	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_3_WRTMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_3_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_3_RSTDATA                        	0x0000000000083700ull
#define AR_PI_PHY_EQUAL_COEFF_3_XSMASK                         	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_3_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_3_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_3_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_3_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_3_WRSTMASK                       	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_3_HWWMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_3_HWRMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_4_RDMASK                         	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_4_WRTMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_4_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_4_RSTDATA                        	0x0000000000003f00ull
#define AR_PI_PHY_EQUAL_COEFF_4_XSMASK                         	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_4_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_4_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_4_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_4_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_4_WRSTMASK                       	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_4_HWWMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_4_HWRMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_5_RDMASK                         	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_5_WRTMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_5_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_5_RSTDATA                        	0x0000000000003906ull
#define AR_PI_PHY_EQUAL_COEFF_5_XSMASK                         	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_5_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_5_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_5_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_5_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_5_WRSTMASK                       	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_5_HWWMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_5_HWRMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_6_RDMASK                         	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_6_WRTMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_6_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_6_RSTDATA                        	0x0000000000003708ull
#define AR_PI_PHY_EQUAL_COEFF_6_XSMASK                         	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_6_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_6_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_6_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_6_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_6_WRSTMASK                       	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_6_HWWMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_6_HWRMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_7_RDMASK                         	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_7_WRTMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_7_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_7_RSTDATA                        	0x00000000000d2c06ull
#define AR_PI_PHY_EQUAL_COEFF_7_XSMASK                         	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_7_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_7_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_7_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_7_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_7_WRSTMASK                       	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_7_HWWMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_7_HWRMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_8_RDMASK                         	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_8_WRTMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_8_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_8_RSTDATA                        	0x0000000000082f08ull
#define AR_PI_PHY_EQUAL_COEFF_8_XSMASK                         	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_8_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_8_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_8_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_8_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_8_WRSTMASK                       	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_8_HWWMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_8_HWRMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_9_RDMASK                         	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_9_WRTMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_9_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_9_RSTDATA                        	0x000000000000340bull
#define AR_PI_PHY_EQUAL_COEFF_9_XSMASK                         	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_9_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_9_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_9_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_9_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_9_WRSTMASK                       	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_9_HWWMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_9_HWRMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_10_RDMASK                        	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_10_WRTMASK                       	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_10_RSTMASK                       	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_10_RSTDATA                       	0x0000000000152a00ull
#define AR_PI_PHY_EQUAL_COEFF_10_XSMASK                        	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_10_WSEMASK                       	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_10_RSEMASK                       	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_10_W1SMASK                       	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_10_W1CMASK                       	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_10_WRSTMASK                      	0x00000000003f3f3full
#define AR_PI_PHY_EQUAL_COEFF_10_HWWMASK                       	0x0000000000000000ull
#define AR_PI_PHY_EQUAL_COEFF_10_HWRMASK                       	0x00000000003f3f3full
#define AR_PI_PMI_PCLK_CFG_RDMASK                              	0x000000000000373full
#define AR_PI_PMI_PCLK_CFG_WRTMASK                             	0x000000000000373full
#define AR_PI_PMI_PCLK_CFG_RSTMASK                             	0x0000000000000000ull
#define AR_PI_PMI_PCLK_CFG_RSTDATA                             	0x0000000000000024ull
#define AR_PI_PMI_PCLK_CFG_XSMASK                              	0x0000000000000000ull
#define AR_PI_PMI_PCLK_CFG_WSEMASK                             	0x0000000000000000ull
#define AR_PI_PMI_PCLK_CFG_RSEMASK                             	0x0000000000000000ull
#define AR_PI_PMI_PCLK_CFG_W1SMASK                             	0x0000000000000000ull
#define AR_PI_PMI_PCLK_CFG_W1CMASK                             	0x0000000000000000ull
#define AR_PI_PMI_PCLK_CFG_WRSTMASK                            	0x000000000000373full
#define AR_PI_PMI_PCLK_CFG_HWWMASK                             	0x0000000000000000ull
#define AR_PI_PMI_PCLK_CFG_HWRMASK                             	0x000000000000373full
#define AR_PI_PMI_DBG_ERRINJ_PREQ_RDMASK                       	0x00000001ffff017full
#define AR_PI_PMI_DBG_ERRINJ_PREQ_WRTMASK                      	0x00000001ffff017full
#define AR_PI_PMI_DBG_ERRINJ_PREQ_RSTMASK                      	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PREQ_RSTDATA                      	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PREQ_XSMASK                       	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PREQ_WSEMASK                      	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PREQ_RSEMASK                      	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PREQ_W1SMASK                      	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PREQ_W1CMASK                      	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PREQ_WRSTMASK                     	0x00000001ffff017full
#define AR_PI_PMI_DBG_ERRINJ_PREQ_HWWMASK                      	0x0000000000000100ull
#define AR_PI_PMI_DBG_ERRINJ_PREQ_HWRMASK                      	0x00000001ffff007full
#define AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_RDMASK                   	0x000000ffffffff1full
#define AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_WRTMASK                  	0x000000ffffffff1full
#define AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_RSTMASK                  	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_RSTDATA                  	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_XSMASK                   	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_WSEMASK                  	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_RSEMASK                  	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_W1SMASK                  	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_W1CMASK                  	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_WRSTMASK                 	0x000000ffffffff1full
#define AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_HWWMASK                  	0x0000000000000010ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_HAL_HWRMASK                  	0x000000ffffffff0full
#define AR_PI_PMI_FIFO2_ERR_FLG_RDMASK                         	0x00000000000fffffull
#define AR_PI_PMI_FIFO2_ERR_FLG_WRTMASK                        	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_FLG_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_FLG_RSTDATA                        	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_FLG_XSMASK                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_FLG_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_FLG_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_FLG_W1SMASK                        	0x00000000000fffffull
#define AR_PI_PMI_FIFO2_ERR_FLG_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_FLG_WRSTMASK                       	0x00000000000fffffull
#define AR_PI_PMI_FIFO2_ERR_FLG_HWWMASK                        	0x00000000000ffffeull
#define AR_PI_PMI_FIFO2_ERR_FLG_HWRMASK                        	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_CLR_RDMASK                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_CLR_WRTMASK                        	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_CLR_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_CLR_RSTDATA                        	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_CLR_XSMASK                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_CLR_WSEMASK                        	0x00000000000fffffull
#define AR_PI_PMI_FIFO2_ERR_CLR_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_CLR_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_CLR_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_CLR_WRSTMASK                       	0x00000000000fffffull
#define AR_PI_PMI_FIFO2_ERR_CLR_HWWMASK                        	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_CLR_HWRMASK                        	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_HSS_MSK_RDMASK                     	0x00000000000fffffull
#define AR_PI_PMI_FIFO2_ERR_HSS_MSK_WRTMASK                    	0x00000000000fffffull
#define AR_PI_PMI_FIFO2_ERR_HSS_MSK_RSTMASK                    	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_HSS_MSK_RSTDATA                    	0x00000000000fffffull
#define AR_PI_PMI_FIFO2_ERR_HSS_MSK_XSMASK                     	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_HSS_MSK_WSEMASK                    	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_HSS_MSK_RSEMASK                    	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_HSS_MSK_W1SMASK                    	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_HSS_MSK_W1CMASK                    	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_HSS_MSK_WRSTMASK                   	0x00000000000fffffull
#define AR_PI_PMI_FIFO2_ERR_HSS_MSK_HWWMASK                    	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_HSS_MSK_HWRMASK                    	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_OS_MSK_RDMASK                      	0x00000000000fffffull
#define AR_PI_PMI_FIFO2_ERR_OS_MSK_WRTMASK                     	0x00000000000fffffull
#define AR_PI_PMI_FIFO2_ERR_OS_MSK_RSTMASK                     	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_OS_MSK_RSTDATA                     	0x00000000000fffffull
#define AR_PI_PMI_FIFO2_ERR_OS_MSK_XSMASK                      	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_OS_MSK_WSEMASK                     	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_OS_MSK_RSEMASK                     	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_OS_MSK_W1SMASK                     	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_OS_MSK_W1CMASK                     	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_OS_MSK_WRSTMASK                    	0x00000000000fffffull
#define AR_PI_PMI_FIFO2_ERR_OS_MSK_HWWMASK                     	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_OS_MSK_HWRMASK                     	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_FIRST_FLG_RDMASK                   	0x00000000000fffffull
#define AR_PI_PMI_FIFO2_ERR_FIRST_FLG_WRTMASK                  	0x00000000000fffffull
#define AR_PI_PMI_FIFO2_ERR_FIRST_FLG_RSTMASK                  	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_FIRST_FLG_RSTDATA                  	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_FIRST_FLG_XSMASK                   	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_FIRST_FLG_WSEMASK                  	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_FIRST_FLG_RSEMASK                  	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_FIRST_FLG_W1SMASK                  	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_FIRST_FLG_W1CMASK                  	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_FIRST_FLG_WRSTMASK                 	0x00000000000fffffull
#define AR_PI_PMI_FIFO2_ERR_FIRST_FLG_HWWMASK                  	0x0000000000000000ull
#define AR_PI_PMI_FIFO2_ERR_FIRST_FLG_HWRMASK                  	0x0000000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO2_RDMASK                         	0x0007ffffffffffffull
#define AR_PI_PMI_MBE_ERR_INFO2_WRTMASK                        	0x0007ffffffffffffull
#define AR_PI_PMI_MBE_ERR_INFO2_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO2_RSTDATA                        	0x0000000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO2_XSMASK                         	0x0000000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO2_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO2_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO2_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO2_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO2_WRSTMASK                       	0x0007ffffffffffffull
#define AR_PI_PMI_MBE_ERR_INFO2_HWWMASK                        	0x0007ffffffffffffull
#define AR_PI_PMI_MBE_ERR_INFO2_HWRMASK                        	0x0000000000000000ull
#define AR_PI_PMI_SBE_ERR_INFO2_RDMASK                         	0x0007ffffffffffffull
#define AR_PI_PMI_SBE_ERR_INFO2_WRTMASK                        	0x0007ffffffffffffull
#define AR_PI_PMI_SBE_ERR_INFO2_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PMI_SBE_ERR_INFO2_RSTDATA                        	0x0000000000000000ull
#define AR_PI_PMI_SBE_ERR_INFO2_XSMASK                         	0x0000000000000000ull
#define AR_PI_PMI_SBE_ERR_INFO2_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PMI_SBE_ERR_INFO2_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PMI_SBE_ERR_INFO2_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PMI_SBE_ERR_INFO2_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PMI_SBE_ERR_INFO2_WRSTMASK                       	0x0007ffffffffffffull
#define AR_PI_PMI_SBE_ERR_INFO2_HWWMASK                        	0x0007ffffffffffffull
#define AR_PI_PMI_SBE_ERR_INFO2_HWRMASK                        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC0_STALL_DURATION_RDMASK              	0x000000ffffffffffull
#define AR_PI_PMI_PREQ_PTC0_STALL_DURATION_WRTMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC0_STALL_DURATION_RSTMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC0_STALL_DURATION_RSTDATA             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC0_STALL_DURATION_XSMASK              	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC0_STALL_DURATION_WSEMASK             	0x000000ffffffffffull
#define AR_PI_PMI_PREQ_PTC0_STALL_DURATION_RSEMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC0_STALL_DURATION_W1SMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC0_STALL_DURATION_W1CMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC0_STALL_DURATION_WRSTMASK            	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC0_STALL_DURATION_HWWMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC0_STALL_DURATION_HWRMASK             	0x000000ffffffffffull
#define AR_PI_PMI_PREQ_PTC1_STALL_DURATION_RDMASK              	0x000000ffffffffffull
#define AR_PI_PMI_PREQ_PTC1_STALL_DURATION_WRTMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC1_STALL_DURATION_RSTMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC1_STALL_DURATION_RSTDATA             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC1_STALL_DURATION_XSMASK              	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC1_STALL_DURATION_WSEMASK             	0x000000ffffffffffull
#define AR_PI_PMI_PREQ_PTC1_STALL_DURATION_RSEMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC1_STALL_DURATION_W1SMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC1_STALL_DURATION_W1CMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC1_STALL_DURATION_WRSTMASK            	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC1_STALL_DURATION_HWWMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC1_STALL_DURATION_HWRMASK             	0x000000ffffffffffull
#define AR_PI_PMI_PREQ_PTC2_STALL_DURATION_RDMASK              	0x000000ffffffffffull
#define AR_PI_PMI_PREQ_PTC2_STALL_DURATION_WRTMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC2_STALL_DURATION_RSTMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC2_STALL_DURATION_RSTDATA             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC2_STALL_DURATION_XSMASK              	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC2_STALL_DURATION_WSEMASK             	0x000000ffffffffffull
#define AR_PI_PMI_PREQ_PTC2_STALL_DURATION_RSEMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC2_STALL_DURATION_W1SMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC2_STALL_DURATION_W1CMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC2_STALL_DURATION_WRSTMASK            	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC2_STALL_DURATION_HWWMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_PTC2_STALL_DURATION_HWRMASK             	0x000000ffffffffffull
#define AR_PI_PMI_PREQ_HAL_STALL_DURATION_RDMASK               	0x000000ffffffffffull
#define AR_PI_PMI_PREQ_HAL_STALL_DURATION_WRTMASK              	0x0000000000000000ull
#define AR_PI_PMI_PREQ_HAL_STALL_DURATION_RSTMASK              	0x0000000000000000ull
#define AR_PI_PMI_PREQ_HAL_STALL_DURATION_RSTDATA              	0x0000000000000000ull
#define AR_PI_PMI_PREQ_HAL_STALL_DURATION_XSMASK               	0x0000000000000000ull
#define AR_PI_PMI_PREQ_HAL_STALL_DURATION_WSEMASK              	0x000000ffffffffffull
#define AR_PI_PMI_PREQ_HAL_STALL_DURATION_RSEMASK              	0x0000000000000000ull
#define AR_PI_PMI_PREQ_HAL_STALL_DURATION_W1SMASK              	0x0000000000000000ull
#define AR_PI_PMI_PREQ_HAL_STALL_DURATION_W1CMASK              	0x0000000000000000ull
#define AR_PI_PMI_PREQ_HAL_STALL_DURATION_WRSTMASK             	0x0000000000000000ull
#define AR_PI_PMI_PREQ_HAL_STALL_DURATION_HWWMASK              	0x0000000000000000ull
#define AR_PI_PMI_PREQ_HAL_STALL_DURATION_HWRMASK              	0x000000ffffffffffull
#define AR_PI_PMI_PRSP_HAL_STALL_DURATION_RDMASK               	0x000000ffffffffffull
#define AR_PI_PMI_PRSP_HAL_STALL_DURATION_WRTMASK              	0x0000000000000000ull
#define AR_PI_PMI_PRSP_HAL_STALL_DURATION_RSTMASK              	0x0000000000000000ull
#define AR_PI_PMI_PRSP_HAL_STALL_DURATION_RSTDATA              	0x0000000000000000ull
#define AR_PI_PMI_PRSP_HAL_STALL_DURATION_XSMASK               	0x0000000000000000ull
#define AR_PI_PMI_PRSP_HAL_STALL_DURATION_WSEMASK              	0x000000ffffffffffull
#define AR_PI_PMI_PRSP_HAL_STALL_DURATION_RSEMASK              	0x0000000000000000ull
#define AR_PI_PMI_PRSP_HAL_STALL_DURATION_W1SMASK              	0x0000000000000000ull
#define AR_PI_PMI_PRSP_HAL_STALL_DURATION_W1CMASK              	0x0000000000000000ull
#define AR_PI_PMI_PRSP_HAL_STALL_DURATION_WRSTMASK             	0x0000000000000000ull
#define AR_PI_PMI_PRSP_HAL_STALL_DURATION_HWWMASK              	0x0000000000000000ull
#define AR_PI_PMI_PRSP_HAL_STALL_DURATION_HWRMASK              	0x000000ffffffffffull
#define AR_PI_PII_PCLK_CFG_RDMASK                              	0x0000000000000001ull
#define AR_PI_PII_PCLK_CFG_WRTMASK                             	0x0000000000000001ull
#define AR_PI_PII_PCLK_CFG_RSTMASK                             	0x0000000000000000ull
#define AR_PI_PII_PCLK_CFG_RSTDATA                             	0x0000000000000000ull
#define AR_PI_PII_PCLK_CFG_XSMASK                              	0x0000000000000000ull
#define AR_PI_PII_PCLK_CFG_WSEMASK                             	0x0000000000000000ull
#define AR_PI_PII_PCLK_CFG_RSEMASK                             	0x0000000000000000ull
#define AR_PI_PII_PCLK_CFG_W1SMASK                             	0x0000000000000000ull
#define AR_PI_PII_PCLK_CFG_W1CMASK                             	0x0000000000000000ull
#define AR_PI_PII_PCLK_CFG_WRSTMASK                            	0x0000000000000001ull
#define AR_PI_PII_PCLK_CFG_HWWMASK                             	0x0000000000000000ull
#define AR_PI_PII_PCLK_CFG_HWRMASK                             	0x0000000000000001ull
#define AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_RDMASK                  	0x00000000ff00ffffull
#define AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_WRTMASK                 	0x00000000ff00ffffull
#define AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_RSTMASK                 	0x0000000000000000ull
#define AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_RSTDATA                 	0x0000000000000000ull
#define AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_XSMASK                  	0x0000000000000000ull
#define AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_WSEMASK                 	0x0000000000000000ull
#define AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_RSEMASK                 	0x0000000000000000ull
#define AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_W1SMASK                 	0x0000000000000000ull
#define AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_W1CMASK                 	0x0000000000000000ull
#define AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_WRSTMASK                	0x00000000ff00ffffull
#define AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_HWWMASK                 	0x0000000000000080ull
#define AR_PI_PII_PCLK_DBG_ERRINJ_FIFO_HWRMASK                 	0x00000000ff00ff7full
#define AR_PI_PII_PCLK_ERR_FLG_RDMASK                          	0x0000000001fffff7ull
#define AR_PI_PII_PCLK_ERR_FLG_WRTMASK                         	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_FLG_RSTMASK                         	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_FLG_RSTDATA                         	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_FLG_XSMASK                          	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_FLG_WSEMASK                         	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_FLG_RSEMASK                         	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_FLG_W1SMASK                         	0x0000000001fffff7ull
#define AR_PI_PII_PCLK_ERR_FLG_W1CMASK                         	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_FLG_WRSTMASK                        	0x0000000001fffff7ull
#define AR_PI_PII_PCLK_ERR_FLG_HWWMASK                         	0x0000000001fffff6ull
#define AR_PI_PII_PCLK_ERR_FLG_HWRMASK                         	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_CLR_RDMASK                          	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_CLR_WRTMASK                         	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_CLR_RSTMASK                         	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_CLR_RSTDATA                         	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_CLR_XSMASK                          	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_CLR_WSEMASK                         	0x0000000001fffff7ull
#define AR_PI_PII_PCLK_ERR_CLR_RSEMASK                         	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_CLR_W1SMASK                         	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_CLR_W1CMASK                         	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_CLR_WRSTMASK                        	0x0000000001fffff7ull
#define AR_PI_PII_PCLK_ERR_CLR_HWWMASK                         	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_CLR_HWRMASK                         	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_HSS_MSK_RDMASK                      	0x0000000001fffff7ull
#define AR_PI_PII_PCLK_ERR_HSS_MSK_WRTMASK                     	0x0000000001fffff7ull
#define AR_PI_PII_PCLK_ERR_HSS_MSK_RSTMASK                     	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_HSS_MSK_RSTDATA                     	0x0000000001fffff7ull
#define AR_PI_PII_PCLK_ERR_HSS_MSK_XSMASK                      	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_HSS_MSK_WSEMASK                     	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_HSS_MSK_RSEMASK                     	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_HSS_MSK_W1SMASK                     	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_HSS_MSK_W1CMASK                     	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_HSS_MSK_WRSTMASK                    	0x0000000001fffff7ull
#define AR_PI_PII_PCLK_ERR_HSS_MSK_HWWMASK                     	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_HSS_MSK_HWRMASK                     	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_OS_MSK_RDMASK                       	0x0000000001fffff7ull
#define AR_PI_PII_PCLK_ERR_OS_MSK_WRTMASK                      	0x0000000001fffff7ull
#define AR_PI_PII_PCLK_ERR_OS_MSK_RSTMASK                      	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_OS_MSK_RSTDATA                      	0x0000000001fffff7ull
#define AR_PI_PII_PCLK_ERR_OS_MSK_XSMASK                       	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_OS_MSK_WSEMASK                      	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_OS_MSK_RSEMASK                      	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_OS_MSK_W1SMASK                      	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_OS_MSK_W1CMASK                      	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_OS_MSK_WRSTMASK                     	0x0000000001fffff7ull
#define AR_PI_PII_PCLK_ERR_OS_MSK_HWWMASK                      	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_OS_MSK_HWRMASK                      	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_FIRST_FLG_RDMASK                    	0x0000000001fffff7ull
#define AR_PI_PII_PCLK_ERR_FIRST_FLG_WRTMASK                   	0x0000000001fffff7ull
#define AR_PI_PII_PCLK_ERR_FIRST_FLG_RSTMASK                   	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_FIRST_FLG_RSTDATA                   	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_FIRST_FLG_XSMASK                    	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_FIRST_FLG_WSEMASK                   	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_FIRST_FLG_RSEMASK                   	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_FIRST_FLG_W1SMASK                   	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_FIRST_FLG_W1CMASK                   	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_FIRST_FLG_WRSTMASK                  	0x0000000001fffff7ull
#define AR_PI_PII_PCLK_ERR_FIRST_FLG_HWWMASK                   	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_FIRST_FLG_HWRMASK                   	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MBE_RDMASK                     	0xffffffffffffffffull
#define AR_PI_PII_PCLK_ERR_INFO_MBE_WRTMASK                    	0xffffffffffffffffull
#define AR_PI_PII_PCLK_ERR_INFO_MBE_RSTMASK                    	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MBE_RSTDATA                    	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MBE_XSMASK                     	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MBE_WSEMASK                    	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MBE_RSEMASK                    	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MBE_W1SMASK                    	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MBE_W1CMASK                    	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MBE_WRSTMASK                   	0xffffffffffffffffull
#define AR_PI_PII_PCLK_ERR_INFO_MBE_HWWMASK                    	0xffffffffffffffffull
#define AR_PI_PII_PCLK_ERR_INFO_MBE_HWRMASK                    	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_SBE_RDMASK                     	0xffffffffffffffffull
#define AR_PI_PII_PCLK_ERR_INFO_SBE_WRTMASK                    	0xffffffffffffffffull
#define AR_PI_PII_PCLK_ERR_INFO_SBE_RSTMASK                    	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_SBE_RSTDATA                    	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_SBE_XSMASK                     	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_SBE_WSEMASK                    	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_SBE_RSEMASK                    	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_SBE_W1SMASK                    	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_SBE_W1CMASK                    	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_SBE_WRSTMASK                   	0xffffffffffffffffull
#define AR_PI_PII_PCLK_ERR_INFO_SBE_HWWMASK                    	0xffffffffffffffffull
#define AR_PI_PII_PCLK_ERR_INFO_SBE_HWRMASK                    	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_ADDR_RDMASK                	0xffffffffffffffffull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_ADDR_WRTMASK               	0xffffffffffffffffull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_ADDR_RSTMASK               	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_ADDR_RSTDATA               	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_ADDR_XSMASK                	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_ADDR_WSEMASK               	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_ADDR_RSEMASK               	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_ADDR_W1SMASK               	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_ADDR_W1CMASK               	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_ADDR_WRSTMASK              	0xffffffffffffffffull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_ADDR_HWWMASK               	0xffffffffffffffffull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_ADDR_HWRMASK               	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_DATA_RDMASK                	0x00000000ffffffffull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_DATA_WRTMASK               	0x00000000ffffffffull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_DATA_RSTMASK               	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_DATA_RSTDATA               	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_DATA_XSMASK                	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_DATA_WSEMASK               	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_DATA_RSEMASK               	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_DATA_W1SMASK               	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_DATA_W1CMASK               	0x0000000000000000ull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_DATA_WRSTMASK              	0x00000000ffffffffull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_DATA_HWWMASK               	0x00000000ffffffffull
#define AR_PI_PII_PCLK_ERR_INFO_MSG_DATA_HWRMASK               	0x0000000000000000ull
#define AR_PI_PII_PCLK_MSG_STALL_DURATION_RDMASK               	0x000000ffffffffffull
#define AR_PI_PII_PCLK_MSG_STALL_DURATION_WRTMASK              	0x0000000000000000ull
#define AR_PI_PII_PCLK_MSG_STALL_DURATION_RSTMASK              	0x0000000000000000ull
#define AR_PI_PII_PCLK_MSG_STALL_DURATION_RSTDATA              	0x0000000000000000ull
#define AR_PI_PII_PCLK_MSG_STALL_DURATION_XSMASK               	0x0000000000000000ull
#define AR_PI_PII_PCLK_MSG_STALL_DURATION_WSEMASK              	0x000000ffffffffffull
#define AR_PI_PII_PCLK_MSG_STALL_DURATION_RSEMASK              	0x0000000000000000ull
#define AR_PI_PII_PCLK_MSG_STALL_DURATION_W1SMASK              	0x0000000000000000ull
#define AR_PI_PII_PCLK_MSG_STALL_DURATION_W1CMASK              	0x0000000000000000ull
#define AR_PI_PII_PCLK_MSG_STALL_DURATION_WRSTMASK             	0x000000ffffffffffull
#define AR_PI_PII_PCLK_MSG_STALL_DURATION_HWWMASK              	0x0000000000000000ull
#define AR_PI_PII_PCLK_MSG_STALL_DURATION_HWRMASK              	0x000000ffffffffffull
#define AR_PI_PTI_PCLK_CFG_RDMASK                              	0x00000000000001ffull
#define AR_PI_PTI_PCLK_CFG_WRTMASK                             	0x00000000000001ffull
#define AR_PI_PTI_PCLK_CFG_RSTMASK                             	0x0000000000000000ull
#define AR_PI_PTI_PCLK_CFG_RSTDATA                             	0x0000000000000044ull
#define AR_PI_PTI_PCLK_CFG_XSMASK                              	0x0000000000000000ull
#define AR_PI_PTI_PCLK_CFG_WSEMASK                             	0x0000000000000000ull
#define AR_PI_PTI_PCLK_CFG_RSEMASK                             	0x0000000000000000ull
#define AR_PI_PTI_PCLK_CFG_W1SMASK                             	0x0000000000000000ull
#define AR_PI_PTI_PCLK_CFG_W1CMASK                             	0x0000000000000000ull
#define AR_PI_PTI_PCLK_CFG_WRSTMASK                            	0x00000000000001ffull
#define AR_PI_PTI_PCLK_CFG_HWWMASK                             	0x0000000000000000ull
#define AR_PI_PTI_PCLK_CFG_HWRMASK                             	0x00000000000001ffull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_RDMASK                  	0x00000001ff01ffffull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_WRTMASK                 	0x00000001ff01ffffull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_RSTMASK                 	0x0000000000000000ull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_RSTDATA                 	0x0000000000000000ull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_XSMASK                  	0x0000000000000000ull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_WSEMASK                 	0x0000000000000000ull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_RSEMASK                 	0x0000000000000000ull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_W1SMASK                 	0x0000000000000000ull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_W1CMASK                 	0x0000000000000000ull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_WRSTMASK                	0x00000001ff01ffffull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_HWWMASK                 	0x0000000000000080ull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_FIFO_HWRMASK                 	0x00000001ff01ff7full
#define AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_RDMASK                   	0x000000ffffffffffull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_WRTMASK                  	0x000000ffffffffffull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_RSTMASK                  	0x0000000000000000ull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_RSTDATA                  	0x0000000000000000ull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_XSMASK                   	0x0000000000000000ull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_WSEMASK                  	0x0000000000000000ull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_RSEMASK                  	0x0000000000000000ull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_W1SMASK                  	0x0000000000000000ull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_W1CMASK                  	0x0000000000000000ull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_WRSTMASK                 	0x000000ffffffffffull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_HWWMASK                  	0x0000000000000080ull
#define AR_PI_PTI_PCLK_DBG_ERRINJ_HAL_HWRMASK                  	0x000000ffffffff7full
#define AR_PI_PTI_PCLK_ERR_FLG_RDMASK                          	0x0000000000000fffull
#define AR_PI_PTI_PCLK_ERR_FLG_WRTMASK                         	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_FLG_RSTMASK                         	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_FLG_RSTDATA                         	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_FLG_XSMASK                          	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_FLG_WSEMASK                         	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_FLG_RSEMASK                         	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_FLG_W1SMASK                         	0x0000000000000fffull
#define AR_PI_PTI_PCLK_ERR_FLG_W1CMASK                         	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_FLG_WRSTMASK                        	0x0000000000000fffull
#define AR_PI_PTI_PCLK_ERR_FLG_HWWMASK                         	0x0000000000000ffeull
#define AR_PI_PTI_PCLK_ERR_FLG_HWRMASK                         	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_CLR_RDMASK                          	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_CLR_WRTMASK                         	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_CLR_RSTMASK                         	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_CLR_RSTDATA                         	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_CLR_XSMASK                          	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_CLR_WSEMASK                         	0x0000000000000fffull
#define AR_PI_PTI_PCLK_ERR_CLR_RSEMASK                         	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_CLR_W1SMASK                         	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_CLR_W1CMASK                         	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_CLR_WRSTMASK                        	0x0000000000000fffull
#define AR_PI_PTI_PCLK_ERR_CLR_HWWMASK                         	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_CLR_HWRMASK                         	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_HSS_MSK_RDMASK                      	0x0000000000000fffull
#define AR_PI_PTI_PCLK_ERR_HSS_MSK_WRTMASK                     	0x0000000000000fffull
#define AR_PI_PTI_PCLK_ERR_HSS_MSK_RSTMASK                     	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_HSS_MSK_RSTDATA                     	0x0000000000000fffull
#define AR_PI_PTI_PCLK_ERR_HSS_MSK_XSMASK                      	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_HSS_MSK_WSEMASK                     	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_HSS_MSK_RSEMASK                     	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_HSS_MSK_W1SMASK                     	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_HSS_MSK_W1CMASK                     	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_HSS_MSK_WRSTMASK                    	0x0000000000000fffull
#define AR_PI_PTI_PCLK_ERR_HSS_MSK_HWWMASK                     	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_HSS_MSK_HWRMASK                     	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_OS_MSK_RDMASK                       	0x0000000000000fffull
#define AR_PI_PTI_PCLK_ERR_OS_MSK_WRTMASK                      	0x0000000000000fffull
#define AR_PI_PTI_PCLK_ERR_OS_MSK_RSTMASK                      	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_OS_MSK_RSTDATA                      	0x0000000000000fffull
#define AR_PI_PTI_PCLK_ERR_OS_MSK_XSMASK                       	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_OS_MSK_WSEMASK                      	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_OS_MSK_RSEMASK                      	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_OS_MSK_W1SMASK                      	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_OS_MSK_W1CMASK                      	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_OS_MSK_WRSTMASK                     	0x0000000000000fffull
#define AR_PI_PTI_PCLK_ERR_OS_MSK_HWWMASK                      	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_OS_MSK_HWRMASK                      	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_FIRST_FLG_RDMASK                    	0x0000000000000fffull
#define AR_PI_PTI_PCLK_ERR_FIRST_FLG_WRTMASK                   	0x0000000000000fffull
#define AR_PI_PTI_PCLK_ERR_FIRST_FLG_RSTMASK                   	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_FIRST_FLG_RSTDATA                   	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_FIRST_FLG_XSMASK                    	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_FIRST_FLG_WSEMASK                   	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_FIRST_FLG_RSEMASK                   	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_FIRST_FLG_W1SMASK                   	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_FIRST_FLG_W1CMASK                   	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_FIRST_FLG_WRSTMASK                  	0x0000000000000fffull
#define AR_PI_PTI_PCLK_ERR_FIRST_FLG_HWWMASK                   	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_FIRST_FLG_HWRMASK                   	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_INFO_ECC_RDMASK                     	0x01ff01ff01ff01ffull
#define AR_PI_PTI_PCLK_ERR_INFO_ECC_WRTMASK                    	0x01ff01ff01ff01ffull
#define AR_PI_PTI_PCLK_ERR_INFO_ECC_RSTMASK                    	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_INFO_ECC_RSTDATA                    	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_INFO_ECC_XSMASK                     	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_INFO_ECC_WSEMASK                    	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_INFO_ECC_RSEMASK                    	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_INFO_ECC_W1SMASK                    	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_INFO_ECC_W1CMASK                    	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_INFO_ECC_WRSTMASK                   	0x01ff01ff01ff01ffull
#define AR_PI_PTI_PCLK_ERR_INFO_ECC_HWWMASK                    	0x01ff01ff01ff01ffull
#define AR_PI_PTI_PCLK_ERR_INFO_ECC_HWRMASK                    	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_INFO_MISC_RDMASK                    	0x00000000ffffffffull
#define AR_PI_PTI_PCLK_ERR_INFO_MISC_WRTMASK                   	0x00000000ffffffffull
#define AR_PI_PTI_PCLK_ERR_INFO_MISC_RSTMASK                   	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_INFO_MISC_RSTDATA                   	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_INFO_MISC_XSMASK                    	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_INFO_MISC_WSEMASK                   	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_INFO_MISC_RSEMASK                   	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_INFO_MISC_W1SMASK                   	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_INFO_MISC_W1CMASK                   	0x0000000000000000ull
#define AR_PI_PTI_PCLK_ERR_INFO_MISC_WRSTMASK                  	0x00000000ffffffffull
#define AR_PI_PTI_PCLK_ERR_INFO_MISC_HWWMASK                   	0x00000000ffffffffull
#define AR_PI_PTI_PCLK_ERR_INFO_MISC_HWRMASK                   	0x0000000000000000ull
#define AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_RDMASK              	0x0000001f000f000full
#define AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_WRTMASK             	0x0000001f000f000full
#define AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_RSTMASK             	0x0000000000000000ull
#define AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_RSTDATA             	0x0000000000000000ull
#define AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_XSMASK              	0x0000000000000000ull
#define AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_WSEMASK             	0x0000000000000000ull
#define AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_RSEMASK             	0x0000000000000000ull
#define AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_W1SMASK             	0x0000000000000000ull
#define AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_W1CMASK             	0x0000000000000000ull
#define AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_WRSTMASK            	0x0000001f000f000full
#define AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_HWWMASK             	0x0000000000000008ull
#define AR_PI_PM_PCLK_DBG_ERRINJ_CNTR_PERR_HWRMASK             	0x0000001f000f0007ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_RDMASK                	0x000000000001f008ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_WRTMASK               	0x000000000001f008ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_RSTMASK               	0x0000000000000000ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_RSTDATA               	0x0000000000000000ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_XSMASK                	0x0000000000000000ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_WSEMASK               	0x0000000000000000ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_RSEMASK               	0x0000000000000000ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_W1SMASK               	0x0000000000000000ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_W1CMASK               	0x0000000000000000ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_WRSTMASK              	0x000000000001f008ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_HWWMASK               	0x000000000001f008ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_HWRMASK               	0x0000000000000000ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_CNT_RDMASK            	0xffffffffffffffffull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_CNT_WRTMASK           	0xffffffffffffffffull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_CNT_RSTMASK           	0x0000000000000000ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_CNT_RSTDATA           	0x0000000000000000ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_CNT_XSMASK            	0x0000000000000000ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_CNT_WSEMASK           	0x0000000000000000ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_CNT_RSEMASK           	0x0000000000000000ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_CNT_W1SMASK           	0x0000000000000000ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_CNT_W1CMASK           	0x0000000000000000ull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_CNT_WRSTMASK          	0xffffffffffffffffull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_CNT_HWWMASK           	0xffffffffffffffffull
#define AR_PI_PM_PCLK_ERR_INFO_CNTR_PERR_CNT_HWRMASK           	0xffffffffffffffffull
#define AR_PI_PM_PCLK_EVENT_CNTR_CTRL_RDMASK                   	0x0003000000000001ull
#define AR_PI_PM_PCLK_EVENT_CNTR_CTRL_WRTMASK                  	0x0003000000000000ull
#define AR_PI_PM_PCLK_EVENT_CNTR_CTRL_RSTMASK                  	0x0000000000000000ull
#define AR_PI_PM_PCLK_EVENT_CNTR_CTRL_RSTDATA                  	0x0001000000000000ull
#define AR_PI_PM_PCLK_EVENT_CNTR_CTRL_XSMASK                   	0x0000000000000000ull
#define AR_PI_PM_PCLK_EVENT_CNTR_CTRL_WSEMASK                  	0x0000800000000000ull
#define AR_PI_PM_PCLK_EVENT_CNTR_CTRL_RSEMASK                  	0x0000000000000000ull
#define AR_PI_PM_PCLK_EVENT_CNTR_CTRL_W1SMASK                  	0x0000000000000000ull
#define AR_PI_PM_PCLK_EVENT_CNTR_CTRL_W1CMASK                  	0x0000000000000000ull
#define AR_PI_PM_PCLK_EVENT_CNTR_CTRL_WRSTMASK                 	0x0003000000000001ull
#define AR_PI_PM_PCLK_EVENT_CNTR_CTRL_HWWMASK                  	0x0000000000000000ull
#define AR_PI_PM_PCLK_EVENT_CNTR_CTRL_HWRMASK                  	0x0003800000000001ull
#define AR_PI_PM_PCLK_EVENT_CNTR_RDMASK                        	0xffffffffffffffffull
#define AR_PI_PM_PCLK_EVENT_CNTR_WRTMASK                       	0xffffffffffffffffull
#define AR_PI_PM_PCLK_EVENT_CNTR_RSTMASK                       	0x0000000000000000ull
#define AR_PI_PM_PCLK_EVENT_CNTR_RSTDATA                       	0x0000000000000000ull
#define AR_PI_PM_PCLK_EVENT_CNTR_XSMASK                        	0x0000000000000000ull
#define AR_PI_PM_PCLK_EVENT_CNTR_WSEMASK                       	0x0000000000000000ull
#define AR_PI_PM_PCLK_EVENT_CNTR_RSEMASK                       	0x0000000000000000ull
#define AR_PI_PM_PCLK_EVENT_CNTR_W1SMASK                       	0x0000000000000000ull
#define AR_PI_PM_PCLK_EVENT_CNTR_W1CMASK                       	0x0000000000000000ull
#define AR_PI_PM_PCLK_EVENT_CNTR_WRSTMASK                      	0xffffffffffffffffull
#define AR_PI_PM_PCLK_EVENT_CNTR_HWWMASK                       	0xffffffffffffffffull
#define AR_PI_PM_PCLK_EVENT_CNTR_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_CFG_DIAG_TRANS_RDMASK                            	0x000000000000ffecull
#define AR_PI_CFG_DIAG_TRANS_WRTMASK                           	0x000000000000ffecull
#define AR_PI_CFG_DIAG_TRANS_RSTMASK                           	0x0000000000000000ull
#define AR_PI_CFG_DIAG_TRANS_RSTDATA                           	0x0000000000000000ull
#define AR_PI_CFG_DIAG_TRANS_XSMASK                            	0x0000000000000000ull
#define AR_PI_CFG_DIAG_TRANS_WSEMASK                           	0x0000000000000013ull
#define AR_PI_CFG_DIAG_TRANS_RSEMASK                           	0x0000000000000000ull
#define AR_PI_CFG_DIAG_TRANS_W1SMASK                           	0x0000000000000000ull
#define AR_PI_CFG_DIAG_TRANS_W1CMASK                           	0x0000000000000000ull
#define AR_PI_CFG_DIAG_TRANS_WRSTMASK                          	0x000000000000ffffull
#define AR_PI_CFG_DIAG_TRANS_HWWMASK                           	0x0000000000000013ull
#define AR_PI_CFG_DIAG_TRANS_HWRMASK                           	0x000000000000ffffull
#define AR_PI_STS_DIAG_TRANS_RDMASK                            	0x000000000000ff03ull
#define AR_PI_STS_DIAG_TRANS_WRTMASK                           	0x0000000000000000ull
#define AR_PI_STS_DIAG_TRANS_RSTMASK                           	0x0000000000000000ull
#define AR_PI_STS_DIAG_TRANS_RSTDATA                           	0x0000000000000000ull
#define AR_PI_STS_DIAG_TRANS_XSMASK                            	0x0000000000000000ull
#define AR_PI_STS_DIAG_TRANS_WSEMASK                           	0x0000000000000000ull
#define AR_PI_STS_DIAG_TRANS_RSEMASK                           	0x0000000000000000ull
#define AR_PI_STS_DIAG_TRANS_W1SMASK                           	0x0000000000000000ull
#define AR_PI_STS_DIAG_TRANS_W1CMASK                           	0x0000000000000000ull
#define AR_PI_STS_DIAG_TRANS_WRSTMASK                          	0x000000000000ff03ull
#define AR_PI_STS_DIAG_TRANS_HWWMASK                           	0x000000000000ff03ull
#define AR_PI_STS_DIAG_TRANS_HWRMASK                           	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_0_RDMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_0_WRTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_0_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_0_RSTDATA                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_0_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_0_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_0_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_0_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_0_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_0_WRSTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_0_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_0_HWRMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_1_RDMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_1_WRTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_1_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_1_RSTDATA                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_1_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_1_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_1_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_1_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_1_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_1_WRSTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_1_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_1_HWRMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_2_RDMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_2_WRTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_2_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_2_RSTDATA                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_2_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_2_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_2_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_2_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_2_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_2_WRSTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_2_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_2_HWRMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_3_RDMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_3_WRTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_3_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_3_RSTDATA                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_3_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_3_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_3_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_3_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_3_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_3_WRSTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_3_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_3_HWRMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_4_RDMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_4_WRTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_4_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_4_RSTDATA                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_4_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_4_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_4_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_4_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_4_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_4_WRSTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_CTL_4_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_CTL_4_HWRMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_0_RDMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_0_WRTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_0_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_0_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_0_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_0_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_0_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_0_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_0_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_0_WRSTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_0_HWWMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_0_HWRMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_1_RDMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_1_WRTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_1_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_1_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_1_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_1_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_1_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_1_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_1_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_1_WRSTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_1_HWWMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_1_HWRMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_2_RDMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_2_WRTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_2_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_2_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_2_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_2_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_2_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_2_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_2_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_2_WRSTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_2_HWWMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_2_HWRMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_3_RDMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_3_WRTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_3_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_3_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_3_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_3_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_3_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_3_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_3_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_3_WRSTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_3_HWWMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_3_HWRMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_4_RDMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_4_WRTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_4_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_4_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_4_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_4_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_4_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_4_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_4_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_4_WRSTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_TRANS_MASK_4_HWWMASK                         	0x0000000000000000ull
#define AR_PI_DBG_TRANS_MASK_4_HWRMASK                         	0xffffffffffffffffull
#define AR_PI_CFG_DIAG_RECV_RDMASK                             	0x0000000000007fecull
#define AR_PI_CFG_DIAG_RECV_WRTMASK                            	0x0000000000007fecull
#define AR_PI_CFG_DIAG_RECV_RSTMASK                            	0x0000000000000000ull
#define AR_PI_CFG_DIAG_RECV_RSTDATA                            	0x0000000000000000ull
#define AR_PI_CFG_DIAG_RECV_XSMASK                             	0x0000000000000000ull
#define AR_PI_CFG_DIAG_RECV_WSEMASK                            	0x0000000000000013ull
#define AR_PI_CFG_DIAG_RECV_RSEMASK                            	0x0000000000000000ull
#define AR_PI_CFG_DIAG_RECV_W1SMASK                            	0x0000000000000000ull
#define AR_PI_CFG_DIAG_RECV_W1CMASK                            	0x0000000000000000ull
#define AR_PI_CFG_DIAG_RECV_WRSTMASK                           	0x0000000000007fffull
#define AR_PI_CFG_DIAG_RECV_HWWMASK                            	0x0000000000000013ull
#define AR_PI_CFG_DIAG_RECV_HWRMASK                            	0x0000000000007fffull
#define AR_PI_STS_DIAG_RECV_RDMASK                             	0x000000000000ff03ull
#define AR_PI_STS_DIAG_RECV_WRTMASK                            	0x0000000000000000ull
#define AR_PI_STS_DIAG_RECV_RSTMASK                            	0x0000000000000000ull
#define AR_PI_STS_DIAG_RECV_RSTDATA                            	0x0000000000000000ull
#define AR_PI_STS_DIAG_RECV_XSMASK                             	0x0000000000000000ull
#define AR_PI_STS_DIAG_RECV_WSEMASK                            	0x0000000000000000ull
#define AR_PI_STS_DIAG_RECV_RSEMASK                            	0x0000000000000000ull
#define AR_PI_STS_DIAG_RECV_W1SMASK                            	0x0000000000000000ull
#define AR_PI_STS_DIAG_RECV_W1CMASK                            	0x0000000000000000ull
#define AR_PI_STS_DIAG_RECV_WRSTMASK                           	0x000000000000ff03ull
#define AR_PI_STS_DIAG_RECV_HWWMASK                            	0x000000000000ff03ull
#define AR_PI_STS_DIAG_RECV_HWRMASK                            	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_0_RDMASK                            	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_0_WRTMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_0_RSTMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_0_RSTDATA                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_0_XSMASK                            	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_0_WSEMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_0_RSEMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_0_W1SMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_0_W1CMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_0_WRSTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_0_HWWMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_0_HWRMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_1_RDMASK                            	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_1_WRTMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_1_RSTMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_1_RSTDATA                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_1_XSMASK                            	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_1_WSEMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_1_RSEMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_1_W1SMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_1_W1CMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_1_WRSTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_1_HWWMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_1_HWRMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_2_RDMASK                            	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_2_WRTMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_2_RSTMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_2_RSTDATA                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_2_XSMASK                            	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_2_WSEMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_2_RSEMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_2_W1SMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_2_W1CMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_2_WRSTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_2_HWWMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_2_HWRMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_3_RDMASK                            	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_3_WRTMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_3_RSTMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_3_RSTDATA                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_3_XSMASK                            	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_3_WSEMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_3_RSEMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_3_W1SMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_3_W1CMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_3_WRSTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_3_HWWMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_3_HWRMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_4_RDMASK                            	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_4_WRTMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_4_RSTMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_4_RSTDATA                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_4_XSMASK                            	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_4_WSEMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_4_RSEMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_4_W1SMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_4_W1CMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_4_WRSTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_RECV_CTL_4_HWWMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_CTL_4_HWRMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_0_RDMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_0_WRTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_0_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_0_RSTDATA                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_0_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_0_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_0_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_0_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_0_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_0_WRSTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_0_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_0_HWRMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_1_RDMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_1_WRTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_1_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_1_RSTDATA                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_1_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_1_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_1_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_1_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_1_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_1_WRSTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_1_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_1_HWRMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_2_RDMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_2_WRTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_2_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_2_RSTDATA                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_2_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_2_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_2_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_2_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_2_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_2_WRSTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_2_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_2_HWRMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_3_RDMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_3_WRTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_3_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_3_RSTDATA                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_3_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_3_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_3_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_3_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_3_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_3_WRSTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_3_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_3_HWRMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_4_RDMASK                           	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_4_WRTMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_4_RSTMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_4_RSTDATA                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_4_XSMASK                           	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_4_WSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_4_RSEMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_4_W1SMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_4_W1CMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_4_WRSTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_RECV_MASK_4_HWWMASK                          	0x0000000000000000ull
#define AR_PI_DBG_RECV_MASK_4_HWRMASK                          	0xffffffffffffffffull
#define AR_PI_DEBUG_DEN_IP_RDMASK                              	0x000000000000ffffull
#define AR_PI_DEBUG_DEN_IP_WRTMASK                             	0x0000000000000000ull
#define AR_PI_DEBUG_DEN_IP_RSTMASK                             	0x0000000000000000ull
#define AR_PI_DEBUG_DEN_IP_RSTDATA                             	0x0000000000000000ull
#define AR_PI_DEBUG_DEN_IP_XSMASK                              	0x0000000000000000ull
#define AR_PI_DEBUG_DEN_IP_WSEMASK                             	0x0000000000000000ull
#define AR_PI_DEBUG_DEN_IP_RSEMASK                             	0x0000000000000000ull
#define AR_PI_DEBUG_DEN_IP_W1SMASK                             	0x0000000000000000ull
#define AR_PI_DEBUG_DEN_IP_W1CMASK                             	0x0000000000000000ull
#define AR_PI_DEBUG_DEN_IP_WRSTMASK                            	0x0000000000000000ull
#define AR_PI_DEBUG_DEN_IP_HWWMASK                             	0x0000000000000000ull
#define AR_PI_DEBUG_DEN_IP_HWRMASK                             	0x000000000000ffffull
#define AR_PI_CFG_DIAG_INJ_RDMASK                              	0x000000000000ff00ull
#define AR_PI_CFG_DIAG_INJ_WRTMASK                             	0x000000000000ff00ull
#define AR_PI_CFG_DIAG_INJ_RSTMASK                             	0x0000000000000000ull
#define AR_PI_CFG_DIAG_INJ_RSTDATA                             	0x0000000000000000ull
#define AR_PI_CFG_DIAG_INJ_XSMASK                              	0x0000000000000000ull
#define AR_PI_CFG_DIAG_INJ_WSEMASK                             	0x0000000000000013ull
#define AR_PI_CFG_DIAG_INJ_RSEMASK                             	0x0000000000000000ull
#define AR_PI_CFG_DIAG_INJ_W1SMASK                             	0x0000000000000000ull
#define AR_PI_CFG_DIAG_INJ_W1CMASK                             	0x0000000000000000ull
#define AR_PI_CFG_DIAG_INJ_WRSTMASK                            	0x000000000000ff13ull
#define AR_PI_CFG_DIAG_INJ_HWWMASK                             	0x0000000000000013ull
#define AR_PI_CFG_DIAG_INJ_HWRMASK                             	0x000000000000ff13ull
#define AR_PI_STS_DIAG_INJ_RDMASK                              	0x000000000000ff03ull
#define AR_PI_STS_DIAG_INJ_WRTMASK                             	0x0000000000000000ull
#define AR_PI_STS_DIAG_INJ_RSTMASK                             	0x0000000000000000ull
#define AR_PI_STS_DIAG_INJ_RSTDATA                             	0x0000000000000000ull
#define AR_PI_STS_DIAG_INJ_XSMASK                              	0x0000000000000000ull
#define AR_PI_STS_DIAG_INJ_WSEMASK                             	0x0000000000000000ull
#define AR_PI_STS_DIAG_INJ_RSEMASK                             	0x0000000000000000ull
#define AR_PI_STS_DIAG_INJ_W1SMASK                             	0x0000000000000000ull
#define AR_PI_STS_DIAG_INJ_W1CMASK                             	0x0000000000000000ull
#define AR_PI_STS_DIAG_INJ_WRSTMASK                            	0x000000000000ff03ull
#define AR_PI_STS_DIAG_INJ_HWWMASK                             	0x000000000000ff03ull
#define AR_PI_STS_DIAG_INJ_HWRMASK                             	0x0000000000000000ull
#define AR_PI_PCIC_MEMS_DBG_ERRINJ_RDMASK                      	0x000000ff00ff01ffull
#define AR_PI_PCIC_MEMS_DBG_ERRINJ_WRTMASK                     	0x000000ff00ff01ffull
#define AR_PI_PCIC_MEMS_DBG_ERRINJ_RSTMASK                     	0x0000000000000000ull
#define AR_PI_PCIC_MEMS_DBG_ERRINJ_RSTDATA                     	0x0000000000000000ull
#define AR_PI_PCIC_MEMS_DBG_ERRINJ_XSMASK                      	0x0000000000000000ull
#define AR_PI_PCIC_MEMS_DBG_ERRINJ_WSEMASK                     	0x0000000000000000ull
#define AR_PI_PCIC_MEMS_DBG_ERRINJ_RSEMASK                     	0x0000000000000000ull
#define AR_PI_PCIC_MEMS_DBG_ERRINJ_W1SMASK                     	0x0000000000000000ull
#define AR_PI_PCIC_MEMS_DBG_ERRINJ_W1CMASK                     	0x0000000000000000ull
#define AR_PI_PCIC_MEMS_DBG_ERRINJ_WRSTMASK                    	0x000000ff00ff01ffull
#define AR_PI_PCIC_MEMS_DBG_ERRINJ_HWWMASK                     	0x0000000000000008ull
#define AR_PI_PCIC_MEMS_DBG_ERRINJ_HWRMASK                     	0x000000ff00ff01f7ull
#define AR_PI_PHY_CSRS_RDMASK                                  	0xffffffffffffffffull
#define AR_PI_PHY_CSRS_WRTMASK                                 	0xffffffffffffffffull
#define AR_PI_PHY_CSRS_RSTMASK                                 	0x0000000000000000ull
#define AR_PI_PHY_CSRS_RSTDATA                                 	0x0000000000000000ull
#define AR_PI_PHY_CSRS_XSMASK                                  	0x0000000000000000ull
#define AR_PI_PHY_CSRS_WSEMASK                                 	0x0000000000000000ull
#define AR_PI_PHY_CSRS_RSEMASK                                 	0x0000000000000000ull
#define AR_PI_PHY_CSRS_W1SMASK                                 	0x0000000000000000ull
#define AR_PI_PHY_CSRS_W1CMASK                                 	0x0000000000000000ull
#define AR_PI_PHY_CSRS_WRSTMASK                                	0x0000000000000000ull
#define AR_PI_PHY_CSRS_HWWMASK                                 	0xffffffffffffffffull
#define AR_PI_PHY_CSRS_HWRMASK                                 	0xffffffffffffffffull
#define AR_PI_PHY_CSR_CMU_0_RDMASK                             	0xffffffffffffffffull
#define AR_PI_PHY_CSR_CMU_0_WRTMASK                            	0xffffffffffffffffull
#define AR_PI_PHY_CSR_CMU_0_RSTMASK                            	0x0000000000000000ull
#define AR_PI_PHY_CSR_CMU_0_RSTDATA                            	0x0000000006060606ull
#define AR_PI_PHY_CSR_CMU_0_XSMASK                             	0x0000000000000000ull
#define AR_PI_PHY_CSR_CMU_0_WSEMASK                            	0x0000000000000000ull
#define AR_PI_PHY_CSR_CMU_0_RSEMASK                            	0x0000000000000000ull
#define AR_PI_PHY_CSR_CMU_0_W1SMASK                            	0x0000000000000000ull
#define AR_PI_PHY_CSR_CMU_0_W1CMASK                            	0x0000000000000000ull
#define AR_PI_PHY_CSR_CMU_0_WRSTMASK                           	0x0000000000000000ull
#define AR_PI_PHY_CSR_CMU_0_HWWMASK                            	0xffffffffffffffffull
#define AR_PI_PHY_CSR_CMU_0_HWRMASK                            	0xffffffffffffffffull
#define AR_PI_PHY_CSR_LANE1_0_RDMASK                           	0xffffffffffffffffull
#define AR_PI_PHY_CSR_LANE1_0_WRTMASK                          	0xffffffffffffffffull
#define AR_PI_PHY_CSR_LANE1_0_RSTMASK                          	0x0000000000000000ull
#define AR_PI_PHY_CSR_LANE1_0_RSTDATA                          	0x0000000000000000ull
#define AR_PI_PHY_CSR_LANE1_0_XSMASK                           	0x0000000000000000ull
#define AR_PI_PHY_CSR_LANE1_0_WSEMASK                          	0x0000000000000000ull
#define AR_PI_PHY_CSR_LANE1_0_RSEMASK                          	0x0000000000000000ull
#define AR_PI_PHY_CSR_LANE1_0_W1SMASK                          	0x0000000000000000ull
#define AR_PI_PHY_CSR_LANE1_0_W1CMASK                          	0x0000000000000000ull
#define AR_PI_PHY_CSR_LANE1_0_WRSTMASK                         	0x0000000000000000ull
#define AR_PI_PHY_CSR_LANE1_0_HWWMASK                          	0xffffffffffffffffull
#define AR_PI_PHY_CSR_LANE1_0_HWRMASK                          	0xffffffffffffffffull
#define AR_PI_PHY_CSR_COMLANE_0_RDMASK                         	0xffffffffffffffffull
#define AR_PI_PHY_CSR_COMLANE_0_WRTMASK                        	0xffffffffffffffffull
#define AR_PI_PHY_CSR_COMLANE_0_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PHY_CSR_COMLANE_0_RSTDATA                        	0x98989898c0c0c0c0ull
#define AR_PI_PHY_CSR_COMLANE_0_XSMASK                         	0x0000000000000000ull
#define AR_PI_PHY_CSR_COMLANE_0_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_CSR_COMLANE_0_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PHY_CSR_COMLANE_0_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PHY_CSR_COMLANE_0_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PHY_CSR_COMLANE_0_WRSTMASK                       	0x0000000000000000ull
#define AR_PI_PHY_CSR_COMLANE_0_HWWMASK                        	0xffffffffffffffffull
#define AR_PI_PHY_CSR_COMLANE_0_HWRMASK                        	0xffffffffffffffffull
#define AR_PI_DATABAHN_CSRS_RDMASK                             	0xffffffffffffffffull
#define AR_PI_DATABAHN_CSRS_WRTMASK                            	0xffffffffffffffffull
#define AR_PI_DATABAHN_CSRS_RSTMASK                            	0x0000000000000000ull
#define AR_PI_DATABAHN_CSRS_RSTDATA                            	0x0000000000000000ull
#define AR_PI_DATABAHN_CSRS_XSMASK                             	0x0000000000000000ull
#define AR_PI_DATABAHN_CSRS_WSEMASK                            	0x0000000000000000ull
#define AR_PI_DATABAHN_CSRS_RSEMASK                            	0x0000000000000000ull
#define AR_PI_DATABAHN_CSRS_W1SMASK                            	0x0000000000000000ull
#define AR_PI_DATABAHN_CSRS_W1CMASK                            	0x0000000000000000ull
#define AR_PI_DATABAHN_CSRS_WRSTMASK                           	0x0000000000000000ull
#define AR_PI_DATABAHN_CSRS_HWWMASK                            	0xffffffffffffffffull
#define AR_PI_DATABAHN_CSRS_HWRMASK                            	0xffffffffffffffffull
#define AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_RDMASK                	0xffffffffffffffffull
#define AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_WRTMASK               	0x000000ff00000000ull
#define AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_RSTMASK               	0x0000000000000000ull
#define AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_RSTDATA               	0x0080000002000010ull
#define AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_XSMASK                	0x0000000000000000ull
#define AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_WSEMASK               	0x0000000000000000ull
#define AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_RSEMASK               	0x0000000000000000ull
#define AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_W1SMASK               	0x0000000000000000ull
#define AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_W1CMASK               	0x0000000000000000ull
#define AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_WRSTMASK              	0x0000000000000000ull
#define AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_HWWMASK               	0x000000ff00000000ull
#define AR_PI_DB_F0_DB_REV_ID_CLASS_CODE_HWRMASK               	0xffffffffffffffffull
#define AR_PI_DB_F0_BAR_0_1_RDMASK                             	0xffffffffffffff0dull
#define AR_PI_DB_F0_BAR_0_1_WRTMASK                            	0xffffffffffffff00ull
#define AR_PI_DB_F0_BAR_0_1_RSTMASK                            	0x0000000000000000ull
#define AR_PI_DB_F0_BAR_0_1_RSTDATA                            	0x000000000000000cull
#define AR_PI_DB_F0_BAR_0_1_XSMASK                             	0x0000000000000000ull
#define AR_PI_DB_F0_BAR_0_1_WSEMASK                            	0x0000000000000000ull
#define AR_PI_DB_F0_BAR_0_1_RSEMASK                            	0x0000000000000000ull
#define AR_PI_DB_F0_BAR_0_1_W1SMASK                            	0x0000000000000000ull
#define AR_PI_DB_F0_BAR_0_1_W1CMASK                            	0x0000000000000000ull
#define AR_PI_DB_F0_BAR_0_1_WRSTMASK                           	0x0000000000000000ull
#define AR_PI_DB_F0_BAR_0_1_HWWMASK                            	0xffffffffffffff00ull
#define AR_PI_DB_F0_BAR_0_1_HWRMASK                            	0xffffffffffffff0dull
#define AR_PI_DB_MSI_X_CNTL_2C_0_RDMASK                        	0xffffffffc7ffffffull
#define AR_PI_DB_MSI_X_CNTL_2C_0_WRTMASK                       	0xffffffffc7ffffffull
#define AR_PI_DB_MSI_X_CNTL_2C_0_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_0_RSTDATA                       	0x00402000003fc011ull
#define AR_PI_DB_MSI_X_CNTL_2C_0_XSMASK                        	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_0_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_0_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_0_W1SMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_0_W1CMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_0_WRSTMASK                      	0xffffffff07ffffffull
#define AR_PI_DB_MSI_X_CNTL_2C_0_HWWMASK                       	0xffffffffc7ffffffull
#define AR_PI_DB_MSI_X_CNTL_2C_0_HWRMASK                       	0xffffffffc7ffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_0_RDMASK                       	0x00000000ffffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_0_WRTMASK                      	0x00000000ffffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_0_RSTMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_0_RSTDATA                      	0x0000000000403000ull
#define AR_PI_DB_MSI_X_PENDI_2E_0_XSMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_0_WSEMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_0_RSEMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_0_W1SMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_0_W1CMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_0_WRSTMASK                     	0x00000000ffffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_0_HWWMASK                      	0x00000000ffffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_0_HWRMASK                      	0x00000000ffffffffull
#define AR_PI_DB_PCIE_CNTL_STS_0_RDMASK                        	0xffffffffffffffffull
#define AR_PI_DB_PCIE_CNTL_STS_0_WRTMASK                       	0x0047fc0000007bffull
#define AR_PI_DB_PCIE_CNTL_STS_0_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_0_RSTDATA                       	0x0040450300002100ull
#define AR_PI_DB_PCIE_CNTL_STS_0_XSMASK                        	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_0_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_0_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_0_W1SMASK                       	0x0000000000008000ull
#define AR_PI_DB_PCIE_CNTL_STS_0_W1CMASK                       	0x00000000000f0000ull
#define AR_PI_DB_PCIE_CNTL_STS_0_WRSTMASK                      	0x0047f00000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_0_HWWMASK                       	0x0047fc0000007bffull
#define AR_PI_DB_PCIE_CNTL_STS_0_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_DB_PCIE_CNTL_STS_2_0_RDMASK                      	0xffffffffffffffffull
#define AR_PI_DB_PCIE_CNTL_STS_2_0_WRTMASK                     	0x0000000e0000005full
#define AR_PI_DB_PCIE_CNTL_STS_2_0_RSTMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_0_RSTDATA                     	0x0000000e00000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_0_XSMASK                      	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_0_WSEMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_0_RSEMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_0_W1SMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_0_W1CMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_0_WRSTMASK                    	0x0000000e00000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_0_HWWMASK                     	0x0000000e0000005full
#define AR_PI_DB_PCIE_CNTL_STS_2_0_HWRMASK                     	0xffffffffffffffffull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_0_RDMASK                    	0xffffffffffffffffull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_0_WRTMASK                   	0x0000010707ff0306ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_0_RSTMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_0_RSTDATA                   	0x0000000000070a05ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_0_XSMASK                    	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_0_WSEMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_0_RSEMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_0_W1SMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_0_W1CMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_0_WRSTMASK                  	0x0000000007ff0006ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_0_HWWMASK                   	0x0000010707ff0306ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_0_HWRMASK                   	0xffffffffffffffffull
#define AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_RDMASK                	0xffffffffffffffffull
#define AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_WRTMASK               	0x000000ff00000000ull
#define AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_RSTMASK               	0x0000000000000000ull
#define AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_RSTDATA               	0x0080000002000010ull
#define AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_XSMASK                	0x0000000000000000ull
#define AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_WSEMASK               	0x0000000000000000ull
#define AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_RSEMASK               	0x0000000000000000ull
#define AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_W1SMASK               	0x0000000000000000ull
#define AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_W1CMASK               	0x0000000000000000ull
#define AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_WRSTMASK              	0x0000000000000000ull
#define AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_HWWMASK               	0x000000ff00000000ull
#define AR_PI_DB_F1_DB_REV_ID_CLASS_CODE_HWRMASK               	0xffffffffffffffffull
#define AR_PI_DB_F1_BAR_0_1_RDMASK                             	0xffffffffffffff0dull
#define AR_PI_DB_F1_BAR_0_1_WRTMASK                            	0xffffffffffffff00ull
#define AR_PI_DB_F1_BAR_0_1_RSTMASK                            	0x0000000000000000ull
#define AR_PI_DB_F1_BAR_0_1_RSTDATA                            	0x000000000000000cull
#define AR_PI_DB_F1_BAR_0_1_XSMASK                             	0x0000000000000000ull
#define AR_PI_DB_F1_BAR_0_1_WSEMASK                            	0x0000000000000000ull
#define AR_PI_DB_F1_BAR_0_1_RSEMASK                            	0x0000000000000000ull
#define AR_PI_DB_F1_BAR_0_1_W1SMASK                            	0x0000000000000000ull
#define AR_PI_DB_F1_BAR_0_1_W1CMASK                            	0x0000000000000000ull
#define AR_PI_DB_F1_BAR_0_1_WRSTMASK                           	0x0000000000000000ull
#define AR_PI_DB_F1_BAR_0_1_HWWMASK                            	0xffffffffffffff00ull
#define AR_PI_DB_F1_BAR_0_1_HWRMASK                            	0xffffffffffffff0dull
#define AR_PI_DB_MSI_X_CNTL_2C_1_RDMASK                        	0xffffffffc7ffffffull
#define AR_PI_DB_MSI_X_CNTL_2C_1_WRTMASK                       	0xffffffffc7ffffffull
#define AR_PI_DB_MSI_X_CNTL_2C_1_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_1_RSTDATA                       	0x00000000001fc011ull
#define AR_PI_DB_MSI_X_CNTL_2C_1_XSMASK                        	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_1_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_1_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_1_W1SMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_1_W1CMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_1_WRSTMASK                      	0xffffffff07ffffffull
#define AR_PI_DB_MSI_X_CNTL_2C_1_HWWMASK                       	0xffffffffc7ffffffull
#define AR_PI_DB_MSI_X_CNTL_2C_1_HWRMASK                       	0xffffffffc7ffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_1_RDMASK                       	0x00000000ffffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_1_WRTMASK                      	0x00000000ffffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_1_RSTMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_1_RSTDATA                      	0x0000000000001000ull
#define AR_PI_DB_MSI_X_PENDI_2E_1_XSMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_1_WSEMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_1_RSEMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_1_W1SMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_1_W1CMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_1_WRSTMASK                     	0x00000000ffffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_1_HWWMASK                      	0x00000000ffffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_1_HWRMASK                      	0x00000000ffffffffull
#define AR_PI_DB_PCIE_CNTL_STS_1_RDMASK                        	0xffffffffffffffffull
#define AR_PI_DB_PCIE_CNTL_STS_1_WRTMASK                       	0x0047fc0000007bffull
#define AR_PI_DB_PCIE_CNTL_STS_1_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_1_RSTDATA                       	0x0040450300002100ull
#define AR_PI_DB_PCIE_CNTL_STS_1_XSMASK                        	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_1_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_1_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_1_W1SMASK                       	0x0000000000008000ull
#define AR_PI_DB_PCIE_CNTL_STS_1_W1CMASK                       	0x00000000000f0000ull
#define AR_PI_DB_PCIE_CNTL_STS_1_WRSTMASK                      	0x0047f00000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_1_HWWMASK                       	0x0047fc0000007bffull
#define AR_PI_DB_PCIE_CNTL_STS_1_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_DB_PCIE_CNTL_STS_2_1_RDMASK                      	0xffffffffffffffffull
#define AR_PI_DB_PCIE_CNTL_STS_2_1_WRTMASK                     	0x000000000000005full
#define AR_PI_DB_PCIE_CNTL_STS_2_1_RSTMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_1_RSTDATA                     	0x0000000e00000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_1_XSMASK                      	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_1_WSEMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_1_RSEMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_1_W1SMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_1_W1CMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_1_WRSTMASK                    	0x0000000e00000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_1_HWWMASK                     	0x000000000000005full
#define AR_PI_DB_PCIE_CNTL_STS_2_1_HWRMASK                     	0xffffffffffffffffull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_1_RDMASK                    	0xffffffffffffffffull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_1_WRTMASK                   	0x0000010707ff0306ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_1_RSTMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_1_RSTDATA                   	0x0000000000070a05ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_1_XSMASK                    	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_1_WSEMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_1_RSEMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_1_W1SMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_1_W1CMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_1_WRSTMASK                  	0x0000000007ff0006ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_1_HWWMASK                   	0x0000010707ff0306ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_1_HWRMASK                   	0xffffffffffffffffull
#define AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_RDMASK                	0xffffffffffffffffull
#define AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_WRTMASK               	0x000000ff00000000ull
#define AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_RSTMASK               	0x0000000000000000ull
#define AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_RSTDATA               	0x0080000002000010ull
#define AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_XSMASK                	0x0000000000000000ull
#define AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_WSEMASK               	0x0000000000000000ull
#define AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_RSEMASK               	0x0000000000000000ull
#define AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_W1SMASK               	0x0000000000000000ull
#define AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_W1CMASK               	0x0000000000000000ull
#define AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_WRSTMASK              	0x0000000000000000ull
#define AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_HWWMASK               	0x000000ff00000000ull
#define AR_PI_DB_F2_DB_REV_ID_CLASS_CODE_HWRMASK               	0xffffffffffffffffull
#define AR_PI_DB_F2_BAR_0_1_RDMASK                             	0xffffffffffffff0dull
#define AR_PI_DB_F2_BAR_0_1_WRTMASK                            	0xffffffffffffff00ull
#define AR_PI_DB_F2_BAR_0_1_RSTMASK                            	0x0000000000000000ull
#define AR_PI_DB_F2_BAR_0_1_RSTDATA                            	0x000000000000000cull
#define AR_PI_DB_F2_BAR_0_1_XSMASK                             	0x0000000000000000ull
#define AR_PI_DB_F2_BAR_0_1_WSEMASK                            	0x0000000000000000ull
#define AR_PI_DB_F2_BAR_0_1_RSEMASK                            	0x0000000000000000ull
#define AR_PI_DB_F2_BAR_0_1_W1SMASK                            	0x0000000000000000ull
#define AR_PI_DB_F2_BAR_0_1_W1CMASK                            	0x0000000000000000ull
#define AR_PI_DB_F2_BAR_0_1_WRSTMASK                           	0x0000000000000000ull
#define AR_PI_DB_F2_BAR_0_1_HWWMASK                            	0xffffffffffffff00ull
#define AR_PI_DB_F2_BAR_0_1_HWRMASK                            	0xffffffffffffff0dull
#define AR_PI_DB_MSI_X_CNTL_2C_2_RDMASK                        	0xffffffffc7ffffffull
#define AR_PI_DB_MSI_X_CNTL_2C_2_WRTMASK                       	0xffffffffc7ffffffull
#define AR_PI_DB_MSI_X_CNTL_2C_2_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_2_RSTDATA                       	0x00000000001fc011ull
#define AR_PI_DB_MSI_X_CNTL_2C_2_XSMASK                        	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_2_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_2_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_2_W1SMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_2_W1CMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_2_WRSTMASK                      	0xffffffff07ffffffull
#define AR_PI_DB_MSI_X_CNTL_2C_2_HWWMASK                       	0xffffffffc7ffffffull
#define AR_PI_DB_MSI_X_CNTL_2C_2_HWRMASK                       	0xffffffffc7ffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_2_RDMASK                       	0x00000000ffffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_2_WRTMASK                      	0x00000000ffffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_2_RSTMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_2_RSTDATA                      	0x0000000000001000ull
#define AR_PI_DB_MSI_X_PENDI_2E_2_XSMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_2_WSEMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_2_RSEMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_2_W1SMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_2_W1CMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_2_WRSTMASK                     	0x00000000ffffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_2_HWWMASK                      	0x00000000ffffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_2_HWRMASK                      	0x00000000ffffffffull
#define AR_PI_DB_PCIE_CNTL_STS_2_RDMASK                        	0xffffffffffffffffull
#define AR_PI_DB_PCIE_CNTL_STS_2_WRTMASK                       	0x0047fc0000007bffull
#define AR_PI_DB_PCIE_CNTL_STS_2_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_RSTDATA                       	0x0040450300002100ull
#define AR_PI_DB_PCIE_CNTL_STS_2_XSMASK                        	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_W1SMASK                       	0x0000000000008000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_W1CMASK                       	0x00000000000f0000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_WRSTMASK                      	0x0047f00000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_HWWMASK                       	0x0047fc0000007bffull
#define AR_PI_DB_PCIE_CNTL_STS_2_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_DB_PCIE_CNTL_STS_2_2_RDMASK                      	0xffffffffffffffffull
#define AR_PI_DB_PCIE_CNTL_STS_2_2_WRTMASK                     	0x000000000000005full
#define AR_PI_DB_PCIE_CNTL_STS_2_2_RSTMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_2_RSTDATA                     	0x0000000e00000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_2_XSMASK                      	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_2_WSEMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_2_RSEMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_2_W1SMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_2_W1CMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_2_WRSTMASK                    	0x0000000e00000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_2_HWWMASK                     	0x000000000000005full
#define AR_PI_DB_PCIE_CNTL_STS_2_2_HWRMASK                     	0xffffffffffffffffull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_2_RDMASK                    	0xffffffffffffffffull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_2_WRTMASK                   	0x0000010707ff0306ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_2_RSTMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_2_RSTDATA                   	0x0000000000070a05ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_2_XSMASK                    	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_2_WSEMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_2_RSEMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_2_W1SMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_2_W1CMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_2_WRSTMASK                  	0x0000000007ff0006ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_2_HWWMASK                   	0x0000010707ff0306ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_2_HWRMASK                   	0xffffffffffffffffull
#define AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_RDMASK                	0xffffffffffffffffull
#define AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_WRTMASK               	0x000000ff00000000ull
#define AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_RSTMASK               	0x0000000000000000ull
#define AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_RSTDATA               	0x0080000002000010ull
#define AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_XSMASK                	0x0000000000000000ull
#define AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_WSEMASK               	0x0000000000000000ull
#define AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_RSEMASK               	0x0000000000000000ull
#define AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_W1SMASK               	0x0000000000000000ull
#define AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_W1CMASK               	0x0000000000000000ull
#define AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_WRSTMASK              	0x0000000000000000ull
#define AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_HWWMASK               	0x000000ff00000000ull
#define AR_PI_DB_F3_DB_REV_ID_CLASS_CODE_HWRMASK               	0xffffffffffffffffull
#define AR_PI_DB_F3_BAR_0_1_RDMASK                             	0xffffffffffffff0dull
#define AR_PI_DB_F3_BAR_0_1_WRTMASK                            	0xffffffffffffff00ull
#define AR_PI_DB_F3_BAR_0_1_RSTMASK                            	0x0000000000000000ull
#define AR_PI_DB_F3_BAR_0_1_RSTDATA                            	0x000000000000000cull
#define AR_PI_DB_F3_BAR_0_1_XSMASK                             	0x0000000000000000ull
#define AR_PI_DB_F3_BAR_0_1_WSEMASK                            	0x0000000000000000ull
#define AR_PI_DB_F3_BAR_0_1_RSEMASK                            	0x0000000000000000ull
#define AR_PI_DB_F3_BAR_0_1_W1SMASK                            	0x0000000000000000ull
#define AR_PI_DB_F3_BAR_0_1_W1CMASK                            	0x0000000000000000ull
#define AR_PI_DB_F3_BAR_0_1_WRSTMASK                           	0x0000000000000000ull
#define AR_PI_DB_F3_BAR_0_1_HWWMASK                            	0xffffffffffffff00ull
#define AR_PI_DB_F3_BAR_0_1_HWRMASK                            	0xffffffffffffff0dull
#define AR_PI_DB_MSI_X_CNTL_2C_3_RDMASK                        	0xffffffffc7ffffffull
#define AR_PI_DB_MSI_X_CNTL_2C_3_WRTMASK                       	0xffffffffc7ffffffull
#define AR_PI_DB_MSI_X_CNTL_2C_3_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_3_RSTDATA                       	0x00000000001fc011ull
#define AR_PI_DB_MSI_X_CNTL_2C_3_XSMASK                        	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_3_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_3_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_3_W1SMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_3_W1CMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_CNTL_2C_3_WRSTMASK                      	0xffffffff07ffffffull
#define AR_PI_DB_MSI_X_CNTL_2C_3_HWWMASK                       	0xffffffffc7ffffffull
#define AR_PI_DB_MSI_X_CNTL_2C_3_HWRMASK                       	0xffffffffc7ffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_3_RDMASK                       	0x00000000ffffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_3_WRTMASK                      	0x00000000ffffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_3_RSTMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_3_RSTDATA                      	0x0000000000001000ull
#define AR_PI_DB_MSI_X_PENDI_2E_3_XSMASK                       	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_3_WSEMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_3_RSEMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_3_W1SMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_3_W1CMASK                      	0x0000000000000000ull
#define AR_PI_DB_MSI_X_PENDI_2E_3_WRSTMASK                     	0x00000000ffffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_3_HWWMASK                      	0x00000000ffffffffull
#define AR_PI_DB_MSI_X_PENDI_2E_3_HWRMASK                      	0x00000000ffffffffull
#define AR_PI_DB_PCIE_CNTL_STS_3_RDMASK                        	0xffffffffffffffffull
#define AR_PI_DB_PCIE_CNTL_STS_3_WRTMASK                       	0x0047fc0000007bffull
#define AR_PI_DB_PCIE_CNTL_STS_3_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_3_RSTDATA                       	0x0040450300002100ull
#define AR_PI_DB_PCIE_CNTL_STS_3_XSMASK                        	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_3_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_3_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_3_W1SMASK                       	0x0000000000008000ull
#define AR_PI_DB_PCIE_CNTL_STS_3_W1CMASK                       	0x00000000000f0000ull
#define AR_PI_DB_PCIE_CNTL_STS_3_WRSTMASK                      	0x0047f00000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_3_HWWMASK                       	0x0047fc0000007bffull
#define AR_PI_DB_PCIE_CNTL_STS_3_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_DB_PCIE_CNTL_STS_2_3_RDMASK                      	0xffffffffffffffffull
#define AR_PI_DB_PCIE_CNTL_STS_2_3_WRTMASK                     	0x000000000000005full
#define AR_PI_DB_PCIE_CNTL_STS_2_3_RSTMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_3_RSTDATA                     	0x0000000e00000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_3_XSMASK                      	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_3_WSEMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_3_RSEMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_3_W1SMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_3_W1CMASK                     	0x0000000000000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_3_WRSTMASK                    	0x0000000e00000000ull
#define AR_PI_DB_PCIE_CNTL_STS_2_3_HWWMASK                     	0x000000000000005full
#define AR_PI_DB_PCIE_CNTL_STS_2_3_HWRMASK                     	0xffffffffffffffffull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_3_RDMASK                    	0xffffffffffffffffull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_3_WRTMASK                   	0x0000010707ff0306ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_3_RSTMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_3_RSTDATA                   	0x0000000000070a05ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_3_XSMASK                    	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_3_WSEMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_3_RSEMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_3_W1SMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_3_W1CMASK                   	0x0000000000000000ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_3_WRSTMASK                  	0x0000000007ff0006ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_3_HWWMASK                   	0x0000010707ff0306ull
#define AR_PI_DB_PCIE_TPH_REQ_CNTL_3_HWRMASK                   	0xffffffffffffffffull
#define AR_PI_DB_PHY_LAYER_CFG_RDMASK                          	0xffffffffffffffffull
#define AR_PI_DB_PHY_LAYER_CFG_WRTMASK                         	0xffffff00000000c0ull
#define AR_PI_DB_PHY_LAYER_CFG_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DB_PHY_LAYER_CFG_RSTDATA                         	0x2020200000000008ull
#define AR_PI_DB_PHY_LAYER_CFG_XSMASK                          	0x0000000000000000ull
#define AR_PI_DB_PHY_LAYER_CFG_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DB_PHY_LAYER_CFG_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DB_PHY_LAYER_CFG_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DB_PHY_LAYER_CFG_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DB_PHY_LAYER_CFG_WRSTMASK                        	0x0000000000000000ull
#define AR_PI_DB_PHY_LAYER_CFG_HWWMASK                         	0xffffff00000000c0ull
#define AR_PI_DB_PHY_LAYER_CFG_HWRMASK                         	0xffffffffffffffffull
#define AR_PI_DB_RECV_CREDIT_0_RDMASK                          	0xffffffffffffffffull
#define AR_PI_DB_RECV_CREDIT_0_WRTMASK                         	0xffffffff01ff01ffull
#define AR_PI_DB_RECV_CREDIT_0_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DB_RECV_CREDIT_0_RSTDATA                         	0x0207f10200300048ull
#define AR_PI_DB_RECV_CREDIT_0_XSMASK                          	0x0000000000000000ull
#define AR_PI_DB_RECV_CREDIT_0_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DB_RECV_CREDIT_0_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DB_RECV_CREDIT_0_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DB_RECV_CREDIT_0_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DB_RECV_CREDIT_0_WRSTMASK                        	0x0000000000000000ull
#define AR_PI_DB_RECV_CREDIT_0_HWWMASK                         	0xffffffff01ff01ffull
#define AR_PI_DB_RECV_CREDIT_0_HWRMASK                         	0xffffffffffffffffull
#define AR_PI_DB_RECV_CREDIT_1_RDMASK                          	0xffffffffffffffffull
#define AR_PI_DB_RECV_CREDIT_1_WRTMASK                         	0x00000000ff0fffffull
#define AR_PI_DB_RECV_CREDIT_1_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DB_RECV_CREDIT_1_RSTDATA                         	0x000000007f015420ull
#define AR_PI_DB_RECV_CREDIT_1_XSMASK                          	0x0000000000000000ull
#define AR_PI_DB_RECV_CREDIT_1_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DB_RECV_CREDIT_1_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DB_RECV_CREDIT_1_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DB_RECV_CREDIT_1_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DB_RECV_CREDIT_1_WRSTMASK                        	0x00000000ff0fffffull
#define AR_PI_DB_RECV_CREDIT_1_HWWMASK                         	0x00000000ff0fffffull
#define AR_PI_DB_RECV_CREDIT_1_HWRMASK                         	0xffffffffffffffffull
#define AR_PI_DB_RECV_FTS_COUNT_RDMASK                         	0xffffffffffffffffull
#define AR_PI_DB_RECV_FTS_COUNT_WRTMASK                        	0x0000000000000000ull
#define AR_PI_DB_RECV_FTS_COUNT_RSTMASK                        	0x0000000000000000ull
#define AR_PI_DB_RECV_FTS_COUNT_RSTDATA                        	0x0000000000000000ull
#define AR_PI_DB_RECV_FTS_COUNT_XSMASK                         	0x0000000000000000ull
#define AR_PI_DB_RECV_FTS_COUNT_WSEMASK                        	0x0000000000000000ull
#define AR_PI_DB_RECV_FTS_COUNT_RSEMASK                        	0x0000000000000000ull
#define AR_PI_DB_RECV_FTS_COUNT_W1SMASK                        	0x0000000000000000ull
#define AR_PI_DB_RECV_FTS_COUNT_W1CMASK                        	0x0000000000000000ull
#define AR_PI_DB_RECV_FTS_COUNT_WRSTMASK                       	0x0000000000000000ull
#define AR_PI_DB_RECV_FTS_COUNT_HWWMASK                        	0x0000000000000000ull
#define AR_PI_DB_RECV_FTS_COUNT_HWRMASK                        	0xffffffffffffffffull
#define AR_PI_DB_PHYSICAL_CFG_REG_RDMASK                       	0xffffffffffffffffull
#define AR_PI_DB_PHYSICAL_CFG_REG_WRTMASK                      	0x000000000000000eull
#define AR_PI_DB_PHYSICAL_CFG_REG_RSTMASK                      	0x0000000000000000ull
#define AR_PI_DB_PHYSICAL_CFG_REG_RSTDATA                      	0x000000000000000full
#define AR_PI_DB_PHYSICAL_CFG_REG_XSMASK                       	0x0000000000000000ull
#define AR_PI_DB_PHYSICAL_CFG_REG_WSEMASK                      	0x0000000000000000ull
#define AR_PI_DB_PHYSICAL_CFG_REG_RSEMASK                      	0x0000000000000000ull
#define AR_PI_DB_PHYSICAL_CFG_REG_W1SMASK                      	0x0000000000000000ull
#define AR_PI_DB_PHYSICAL_CFG_REG_W1CMASK                      	0x0000000000000000ull
#define AR_PI_DB_PHYSICAL_CFG_REG_WRSTMASK                     	0x000000000000000eull
#define AR_PI_DB_PHYSICAL_CFG_REG_HWWMASK                      	0x000000000000000eull
#define AR_PI_DB_PHYSICAL_CFG_REG_HWRMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_DIAG_INJ_RAM_RDMASK                          	0xffffffffffffffffull
#define AR_PI_DBG_DIAG_INJ_RAM_WRTMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_DIAG_INJ_RAM_RSTMASK                         	0x0000000000000000ull
#define AR_PI_DBG_DIAG_INJ_RAM_RSTDATA                         	0x0000000000000000ull
#define AR_PI_DBG_DIAG_INJ_RAM_XSMASK                          	0x0000000000000000ull
#define AR_PI_DBG_DIAG_INJ_RAM_WSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_DIAG_INJ_RAM_RSEMASK                         	0x0000000000000000ull
#define AR_PI_DBG_DIAG_INJ_RAM_W1SMASK                         	0x0000000000000000ull
#define AR_PI_DBG_DIAG_INJ_RAM_W1CMASK                         	0x0000000000000000ull
#define AR_PI_DBG_DIAG_INJ_RAM_WRSTMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_DIAG_INJ_RAM_HWWMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_DIAG_INJ_RAM_HWRMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_DIAG_TRANS_RAM_RDMASK                        	0xffffffffffffffffull
#define AR_PI_DBG_DIAG_TRANS_RAM_WRTMASK                       	0x0000000000000000ull
#define AR_PI_DBG_DIAG_TRANS_RAM_RSTMASK                       	0x0000000000000000ull
#define AR_PI_DBG_DIAG_TRANS_RAM_RSTDATA                       	0x0000000000000000ull
#define AR_PI_DBG_DIAG_TRANS_RAM_XSMASK                        	0x0000000000000000ull
#define AR_PI_DBG_DIAG_TRANS_RAM_WSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_DIAG_TRANS_RAM_RSEMASK                       	0x0000000000000000ull
#define AR_PI_DBG_DIAG_TRANS_RAM_W1SMASK                       	0x0000000000000000ull
#define AR_PI_DBG_DIAG_TRANS_RAM_W1CMASK                       	0x0000000000000000ull
#define AR_PI_DBG_DIAG_TRANS_RAM_WRSTMASK                      	0xffffffffffffffffull
#define AR_PI_DBG_DIAG_TRANS_RAM_HWWMASK                       	0x0000000000000000ull
#define AR_PI_DBG_DIAG_TRANS_RAM_HWRMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_DIAG_RECV_RAM_RDMASK                         	0xffffffffffffffffull
#define AR_PI_DBG_DIAG_RECV_RAM_WRTMASK                        	0x0000000000000000ull
#define AR_PI_DBG_DIAG_RECV_RAM_RSTMASK                        	0x0000000000000000ull
#define AR_PI_DBG_DIAG_RECV_RAM_RSTDATA                        	0x0000000000000000ull
#define AR_PI_DBG_DIAG_RECV_RAM_XSMASK                         	0x0000000000000000ull
#define AR_PI_DBG_DIAG_RECV_RAM_WSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_DIAG_RECV_RAM_RSEMASK                        	0x0000000000000000ull
#define AR_PI_DBG_DIAG_RECV_RAM_W1SMASK                        	0x0000000000000000ull
#define AR_PI_DBG_DIAG_RECV_RAM_W1CMASK                        	0x0000000000000000ull
#define AR_PI_DBG_DIAG_RECV_RAM_WRSTMASK                       	0xffffffffffffffffull
#define AR_PI_DBG_DIAG_RECV_RAM_HWWMASK                        	0x0000000000000000ull
#define AR_PI_DBG_DIAG_RECV_RAM_HWRMASK                        	0xffffffffffffffffull

#endif
