[
 {
  "InstFile" : "E:/FPGA_work/Gowin/GW020A/uart_loop/src/uart_top.v",
  "InstLine" : 1,
  "InstName" : "uart_test",
  "ModuleFile" : "E:/FPGA_work/Gowin/GW020A/uart_loop/src/uart_top.v",
  "ModuleLine" : 1,
  "ModuleName" : "uart_test",
  "SubInsts" : [
   {
    "InstFile" : "E:/FPGA_work/Gowin/GW020A/uart_loop/src/uart_top.v",
    "InstLine" : 93,
    "InstName" : "uart_rx_inst",
    "ModuleFile" : "E:/FPGA_work/Gowin/GW020A/uart_loop/src/uart_rx.v",
    "ModuleLine" : 1,
    "ModuleName" : "uart_rx"
   },
   {
    "InstFile" : "E:/FPGA_work/Gowin/GW020A/uart_loop/src/uart_top.v",
    "InstLine" : 107,
    "InstName" : "uart_tx_inst",
    "ModuleFile" : "E:/FPGA_work/Gowin/GW020A/uart_loop/src/uart_tx.v",
    "ModuleLine" : 1,
    "ModuleName" : "uart_tx"
   }
  ]
 }
]