// Seed: 3636766097
module module_0;
  supply1 id_1;
  assign id_1 = 1 || 1;
  always id_1 = id_1;
  wire id_2;
  uwire id_3, id_4;
  assign id_4 = 1'd0;
  assign id_4 = 1;
  reg id_5, id_6, id_7;
  always id_7 <= 1'b0;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input supply0 id_2,
    input wire id_3,
    output wire id_4,
    output tri0 id_5,
    input logic id_6,
    output logic id_7,
    input wand id_8
);
  assign id_4 = 1;
  module_0();
  always if ('b0) id_7 <= id_6;
endmodule
