
Board2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000100ac  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b0  0801028c  0801028c  0001128c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801083c  0801083c  00012064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801083c  0801083c  0001183c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010844  08010844  00012064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010844  08010844  00011844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010848  08010848  00011848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0801084c  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006f8  20000068  080108b0  00012068  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000760  080108b0  00012760  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00012064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021cb7  00000000  00000000  00012094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e0b  00000000  00000000  00033d4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019b0  00000000  00000000  00038b58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013d2  00000000  00000000  0003a508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ab31  00000000  00000000  0003b8da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000258f7  00000000  00000000  0006640b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00103fd3  00000000  00000000  0008bd02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018fcd5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007084  00000000  00000000  0018fd18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00196d9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08010274 	.word	0x08010274

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08010274 	.word	0x08010274

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2uiz>:
 8000b7c:	004a      	lsls	r2, r1, #1
 8000b7e:	d211      	bcs.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b80:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b84:	d211      	bcs.n	8000baa <__aeabi_d2uiz+0x2e>
 8000b86:	d50d      	bpl.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b88:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b90:	d40e      	bmi.n	8000bb0 <__aeabi_d2uiz+0x34>
 8000b92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bae:	d102      	bne.n	8000bb6 <__aeabi_d2uiz+0x3a>
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb4:	4770      	bx	lr
 8000bb6:	f04f 0000 	mov.w	r0, #0
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_d2f>:
 8000bbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc4:	bf24      	itt	cs
 8000bc6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bce:	d90d      	bls.n	8000bec <__aeabi_d2f+0x30>
 8000bd0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bdc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000be0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be4:	bf08      	it	eq
 8000be6:	f020 0001 	biceq.w	r0, r0, #1
 8000bea:	4770      	bx	lr
 8000bec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bf0:	d121      	bne.n	8000c36 <__aeabi_d2f+0x7a>
 8000bf2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf6:	bfbc      	itt	lt
 8000bf8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bfc:	4770      	bxlt	lr
 8000bfe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c06:	f1c2 0218 	rsb	r2, r2, #24
 8000c0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c12:	fa20 f002 	lsr.w	r0, r0, r2
 8000c16:	bf18      	it	ne
 8000c18:	f040 0001 	orrne.w	r0, r0, #1
 8000c1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c28:	ea40 000c 	orr.w	r0, r0, ip
 8000c2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c34:	e7cc      	b.n	8000bd0 <__aeabi_d2f+0x14>
 8000c36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c3a:	d107      	bne.n	8000c4c <__aeabi_d2f+0x90>
 8000c3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c40:	bf1e      	ittt	ne
 8000c42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c4a:	4770      	bxne	lr
 8000c4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__aeabi_uldivmod>:
 8000c5c:	b953      	cbnz	r3, 8000c74 <__aeabi_uldivmod+0x18>
 8000c5e:	b94a      	cbnz	r2, 8000c74 <__aeabi_uldivmod+0x18>
 8000c60:	2900      	cmp	r1, #0
 8000c62:	bf08      	it	eq
 8000c64:	2800      	cmpeq	r0, #0
 8000c66:	bf1c      	itt	ne
 8000c68:	f04f 31ff 	movne.w	r1, #4294967295
 8000c6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c70:	f000 b988 	b.w	8000f84 <__aeabi_idiv0>
 8000c74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c7c:	f000 f806 	bl	8000c8c <__udivmoddi4>
 8000c80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c88:	b004      	add	sp, #16
 8000c8a:	4770      	bx	lr

08000c8c <__udivmoddi4>:
 8000c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c90:	9d08      	ldr	r5, [sp, #32]
 8000c92:	468e      	mov	lr, r1
 8000c94:	4604      	mov	r4, r0
 8000c96:	4688      	mov	r8, r1
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d14a      	bne.n	8000d32 <__udivmoddi4+0xa6>
 8000c9c:	428a      	cmp	r2, r1
 8000c9e:	4617      	mov	r7, r2
 8000ca0:	d962      	bls.n	8000d68 <__udivmoddi4+0xdc>
 8000ca2:	fab2 f682 	clz	r6, r2
 8000ca6:	b14e      	cbz	r6, 8000cbc <__udivmoddi4+0x30>
 8000ca8:	f1c6 0320 	rsb	r3, r6, #32
 8000cac:	fa01 f806 	lsl.w	r8, r1, r6
 8000cb0:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb4:	40b7      	lsls	r7, r6
 8000cb6:	ea43 0808 	orr.w	r8, r3, r8
 8000cba:	40b4      	lsls	r4, r6
 8000cbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cc0:	fa1f fc87 	uxth.w	ip, r7
 8000cc4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc8:	0c23      	lsrs	r3, r4, #16
 8000cca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cce:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cd2:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	d909      	bls.n	8000cee <__udivmoddi4+0x62>
 8000cda:	18fb      	adds	r3, r7, r3
 8000cdc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ce0:	f080 80ea 	bcs.w	8000eb8 <__udivmoddi4+0x22c>
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	f240 80e7 	bls.w	8000eb8 <__udivmoddi4+0x22c>
 8000cea:	3902      	subs	r1, #2
 8000cec:	443b      	add	r3, r7
 8000cee:	1a9a      	subs	r2, r3, r2
 8000cf0:	b2a3      	uxth	r3, r4
 8000cf2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d02:	459c      	cmp	ip, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x8e>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0c:	f080 80d6 	bcs.w	8000ebc <__udivmoddi4+0x230>
 8000d10:	459c      	cmp	ip, r3
 8000d12:	f240 80d3 	bls.w	8000ebc <__udivmoddi4+0x230>
 8000d16:	443b      	add	r3, r7
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1e:	eba3 030c 	sub.w	r3, r3, ip
 8000d22:	2100      	movs	r1, #0
 8000d24:	b11d      	cbz	r5, 8000d2e <__udivmoddi4+0xa2>
 8000d26:	40f3      	lsrs	r3, r6
 8000d28:	2200      	movs	r2, #0
 8000d2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d905      	bls.n	8000d42 <__udivmoddi4+0xb6>
 8000d36:	b10d      	cbz	r5, 8000d3c <__udivmoddi4+0xb0>
 8000d38:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e7f5      	b.n	8000d2e <__udivmoddi4+0xa2>
 8000d42:	fab3 f183 	clz	r1, r3
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d146      	bne.n	8000dd8 <__udivmoddi4+0x14c>
 8000d4a:	4573      	cmp	r3, lr
 8000d4c:	d302      	bcc.n	8000d54 <__udivmoddi4+0xc8>
 8000d4e:	4282      	cmp	r2, r0
 8000d50:	f200 8105 	bhi.w	8000f5e <__udivmoddi4+0x2d2>
 8000d54:	1a84      	subs	r4, r0, r2
 8000d56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	4690      	mov	r8, r2
 8000d5e:	2d00      	cmp	r5, #0
 8000d60:	d0e5      	beq.n	8000d2e <__udivmoddi4+0xa2>
 8000d62:	e9c5 4800 	strd	r4, r8, [r5]
 8000d66:	e7e2      	b.n	8000d2e <__udivmoddi4+0xa2>
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f000 8090 	beq.w	8000e8e <__udivmoddi4+0x202>
 8000d6e:	fab2 f682 	clz	r6, r2
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	f040 80a4 	bne.w	8000ec0 <__udivmoddi4+0x234>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	0c03      	lsrs	r3, r0, #16
 8000d7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d80:	b280      	uxth	r0, r0
 8000d82:	b2bc      	uxth	r4, r7
 8000d84:	2101      	movs	r1, #1
 8000d86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d92:	fb04 f20c 	mul.w	r2, r4, ip
 8000d96:	429a      	cmp	r2, r3
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x11e>
 8000d9a:	18fb      	adds	r3, r7, r3
 8000d9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000da0:	d202      	bcs.n	8000da8 <__udivmoddi4+0x11c>
 8000da2:	429a      	cmp	r2, r3
 8000da4:	f200 80e0 	bhi.w	8000f68 <__udivmoddi4+0x2dc>
 8000da8:	46c4      	mov	ip, r8
 8000daa:	1a9b      	subs	r3, r3, r2
 8000dac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000db0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db8:	fb02 f404 	mul.w	r4, r2, r4
 8000dbc:	429c      	cmp	r4, r3
 8000dbe:	d907      	bls.n	8000dd0 <__udivmoddi4+0x144>
 8000dc0:	18fb      	adds	r3, r7, r3
 8000dc2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc6:	d202      	bcs.n	8000dce <__udivmoddi4+0x142>
 8000dc8:	429c      	cmp	r4, r3
 8000dca:	f200 80ca 	bhi.w	8000f62 <__udivmoddi4+0x2d6>
 8000dce:	4602      	mov	r2, r0
 8000dd0:	1b1b      	subs	r3, r3, r4
 8000dd2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd6:	e7a5      	b.n	8000d24 <__udivmoddi4+0x98>
 8000dd8:	f1c1 0620 	rsb	r6, r1, #32
 8000ddc:	408b      	lsls	r3, r1
 8000dde:	fa22 f706 	lsr.w	r7, r2, r6
 8000de2:	431f      	orrs	r7, r3
 8000de4:	fa0e f401 	lsl.w	r4, lr, r1
 8000de8:	fa20 f306 	lsr.w	r3, r0, r6
 8000dec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000df0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df4:	4323      	orrs	r3, r4
 8000df6:	fa00 f801 	lsl.w	r8, r0, r1
 8000dfa:	fa1f fc87 	uxth.w	ip, r7
 8000dfe:	fbbe f0f9 	udiv	r0, lr, r9
 8000e02:	0c1c      	lsrs	r4, r3, #16
 8000e04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e10:	45a6      	cmp	lr, r4
 8000e12:	fa02 f201 	lsl.w	r2, r2, r1
 8000e16:	d909      	bls.n	8000e2c <__udivmoddi4+0x1a0>
 8000e18:	193c      	adds	r4, r7, r4
 8000e1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1e:	f080 809c 	bcs.w	8000f5a <__udivmoddi4+0x2ce>
 8000e22:	45a6      	cmp	lr, r4
 8000e24:	f240 8099 	bls.w	8000f5a <__udivmoddi4+0x2ce>
 8000e28:	3802      	subs	r0, #2
 8000e2a:	443c      	add	r4, r7
 8000e2c:	eba4 040e 	sub.w	r4, r4, lr
 8000e30:	fa1f fe83 	uxth.w	lr, r3
 8000e34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e38:	fb09 4413 	mls	r4, r9, r3, r4
 8000e3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e44:	45a4      	cmp	ip, r4
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1ce>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4e:	f080 8082 	bcs.w	8000f56 <__udivmoddi4+0x2ca>
 8000e52:	45a4      	cmp	ip, r4
 8000e54:	d97f      	bls.n	8000f56 <__udivmoddi4+0x2ca>
 8000e56:	3b02      	subs	r3, #2
 8000e58:	443c      	add	r4, r7
 8000e5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5e:	eba4 040c 	sub.w	r4, r4, ip
 8000e62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e66:	4564      	cmp	r4, ip
 8000e68:	4673      	mov	r3, lr
 8000e6a:	46e1      	mov	r9, ip
 8000e6c:	d362      	bcc.n	8000f34 <__udivmoddi4+0x2a8>
 8000e6e:	d05f      	beq.n	8000f30 <__udivmoddi4+0x2a4>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x1fe>
 8000e72:	ebb8 0203 	subs.w	r2, r8, r3
 8000e76:	eb64 0409 	sbc.w	r4, r4, r9
 8000e7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000e82:	431e      	orrs	r6, r3
 8000e84:	40cc      	lsrs	r4, r1
 8000e86:	e9c5 6400 	strd	r6, r4, [r5]
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	e74f      	b.n	8000d2e <__udivmoddi4+0xa2>
 8000e8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e92:	0c01      	lsrs	r1, r0, #16
 8000e94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e98:	b280      	uxth	r0, r0
 8000e9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9e:	463b      	mov	r3, r7
 8000ea0:	4638      	mov	r0, r7
 8000ea2:	463c      	mov	r4, r7
 8000ea4:	46b8      	mov	r8, r7
 8000ea6:	46be      	mov	lr, r7
 8000ea8:	2620      	movs	r6, #32
 8000eaa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eae:	eba2 0208 	sub.w	r2, r2, r8
 8000eb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb6:	e766      	b.n	8000d86 <__udivmoddi4+0xfa>
 8000eb8:	4601      	mov	r1, r0
 8000eba:	e718      	b.n	8000cee <__udivmoddi4+0x62>
 8000ebc:	4610      	mov	r0, r2
 8000ebe:	e72c      	b.n	8000d1a <__udivmoddi4+0x8e>
 8000ec0:	f1c6 0220 	rsb	r2, r6, #32
 8000ec4:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec8:	40b7      	lsls	r7, r6
 8000eca:	40b1      	lsls	r1, r6
 8000ecc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ed0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed4:	430a      	orrs	r2, r1
 8000ed6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000eda:	b2bc      	uxth	r4, r7
 8000edc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ee0:	0c11      	lsrs	r1, r2, #16
 8000ee2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee6:	fb08 f904 	mul.w	r9, r8, r4
 8000eea:	40b0      	lsls	r0, r6
 8000eec:	4589      	cmp	r9, r1
 8000eee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ef2:	b280      	uxth	r0, r0
 8000ef4:	d93e      	bls.n	8000f74 <__udivmoddi4+0x2e8>
 8000ef6:	1879      	adds	r1, r7, r1
 8000ef8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000efc:	d201      	bcs.n	8000f02 <__udivmoddi4+0x276>
 8000efe:	4589      	cmp	r9, r1
 8000f00:	d81f      	bhi.n	8000f42 <__udivmoddi4+0x2b6>
 8000f02:	eba1 0109 	sub.w	r1, r1, r9
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f12:	b292      	uxth	r2, r2
 8000f14:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f18:	4542      	cmp	r2, r8
 8000f1a:	d229      	bcs.n	8000f70 <__udivmoddi4+0x2e4>
 8000f1c:	18ba      	adds	r2, r7, r2
 8000f1e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f22:	d2c4      	bcs.n	8000eae <__udivmoddi4+0x222>
 8000f24:	4542      	cmp	r2, r8
 8000f26:	d2c2      	bcs.n	8000eae <__udivmoddi4+0x222>
 8000f28:	f1a9 0102 	sub.w	r1, r9, #2
 8000f2c:	443a      	add	r2, r7
 8000f2e:	e7be      	b.n	8000eae <__udivmoddi4+0x222>
 8000f30:	45f0      	cmp	r8, lr
 8000f32:	d29d      	bcs.n	8000e70 <__udivmoddi4+0x1e4>
 8000f34:	ebbe 0302 	subs.w	r3, lr, r2
 8000f38:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f3c:	3801      	subs	r0, #1
 8000f3e:	46e1      	mov	r9, ip
 8000f40:	e796      	b.n	8000e70 <__udivmoddi4+0x1e4>
 8000f42:	eba7 0909 	sub.w	r9, r7, r9
 8000f46:	4449      	add	r1, r9
 8000f48:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f4c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f50:	fb09 f804 	mul.w	r8, r9, r4
 8000f54:	e7db      	b.n	8000f0e <__udivmoddi4+0x282>
 8000f56:	4673      	mov	r3, lr
 8000f58:	e77f      	b.n	8000e5a <__udivmoddi4+0x1ce>
 8000f5a:	4650      	mov	r0, sl
 8000f5c:	e766      	b.n	8000e2c <__udivmoddi4+0x1a0>
 8000f5e:	4608      	mov	r0, r1
 8000f60:	e6fd      	b.n	8000d5e <__udivmoddi4+0xd2>
 8000f62:	443b      	add	r3, r7
 8000f64:	3a02      	subs	r2, #2
 8000f66:	e733      	b.n	8000dd0 <__udivmoddi4+0x144>
 8000f68:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f6c:	443b      	add	r3, r7
 8000f6e:	e71c      	b.n	8000daa <__udivmoddi4+0x11e>
 8000f70:	4649      	mov	r1, r9
 8000f72:	e79c      	b.n	8000eae <__udivmoddi4+0x222>
 8000f74:	eba1 0109 	sub.w	r1, r1, r9
 8000f78:	46c4      	mov	ip, r8
 8000f7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7e:	fb09 f804 	mul.w	r8, r9, r4
 8000f82:	e7c4      	b.n	8000f0e <__udivmoddi4+0x282>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <ActionsMod_MovingObstacles_Init>:
  BUS_RedLeds *rty_redLeds);

/* System initialize for function-call system: '<Root>/MovingObstacles' */
void ActionsMod_MovingObstacles_Init(ENUM_TrackingObstacles *rty_statusObstacles,
  DW_MovingObstacles_ActionsMod_T *localDW)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
  /* Chart: '<Root>/MovingObstacles' */
  /*  Il chart deve attivarsi all'avvio, e il rover all'avvio sar in IDLE
     [set == 0] */
  localDW->is_c2_ActionsModel = ActionsModel_IN_Inactive;
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	2201      	movs	r2, #1
 8000f96:	701a      	strb	r2, [r3, #0]
  *rty_statusObstacles = NOT_TRACKING;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	701a      	strb	r2, [r3, #0]
}
 8000f9e:	bf00      	nop
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
	...

08000fac <ActionsModel_MovingObstacles>:

/* Output and update for function-call system: '<Root>/MovingObstacles' */
void ActionsModel_MovingObstacles(uint8_T rtu_set, const BUS_Sonar *rtu_sonar,
  ENUM_TrackingObstacles *rty_statusObstacles, DW_MovingObstacles_ActionsMod_T
  *localDW)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b085      	sub	sp, #20
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	60b9      	str	r1, [r7, #8]
 8000fb4:	607a      	str	r2, [r7, #4]
 8000fb6:	603b      	str	r3, [r7, #0]
 8000fb8:	4603      	mov	r3, r0
 8000fba:	73fb      	strb	r3, [r7, #15]
  if (localDW->is_c2_ActionsModel == ActionsModel_IN_Inactive) {
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d132      	bne.n	800102a <ActionsModel_MovingObstacles+0x7e>
    *rty_statusObstacles = NOT_TRACKING;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	701a      	strb	r2, [r3, #0]
    if (rtu_set == ActionsModel_ON) {
 8000fca:	7bfb      	ldrb	r3, [r7, #15]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	f040 80d5 	bne.w	800117c <ActionsModel_MovingObstacles+0x1d0>
      localDW->is_c2_ActionsModel = Acti_IN_TrackingMovingObstacles;
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	2202      	movs	r2, #2
 8000fd6:	701a      	strb	r2, [r3, #0]
      if ((rtu_sonar->left <= ActionsModel_OBSTACLE_DETECTED) &&
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	881b      	ldrh	r3, [r3, #0]
 8000fdc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000fe0:	d80b      	bhi.n	8000ffa <ActionsModel_MovingObstacles+0x4e>
          (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	885b      	ldrh	r3, [r3, #2]
      if ((rtu_sonar->left <= ActionsModel_OBSTACLE_DETECTED) &&
 8000fe6:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000fea:	d806      	bhi.n	8000ffa <ActionsModel_MovingObstacles+0x4e>
        localDW->is_TrackingMovingObstacles = Act_IN_PossibleStartingFromLeft;
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	2203      	movs	r2, #3
 8000ff0:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	701a      	strb	r2, [r3, #0]
 8000ff8:	e0c0      	b.n	800117c <ActionsModel_MovingObstacles+0x1d0>
      } else if ((rtu_sonar->right <= ActionsModel_OBSTACLE_DETECTED) &&
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	889b      	ldrh	r3, [r3, #4]
 8000ffe:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001002:	d80b      	bhi.n	800101c <ActionsModel_MovingObstacles+0x70>
                 (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	885b      	ldrh	r3, [r3, #2]
      } else if ((rtu_sonar->right <= ActionsModel_OBSTACLE_DETECTED) &&
 8001008:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800100c:	d806      	bhi.n	800101c <ActionsModel_MovingObstacles+0x70>
        localDW->is_TrackingMovingObstacles = Ac_IN_PossibleStartingFromRight;
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	2204      	movs	r2, #4
 8001012:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2201      	movs	r2, #1
 8001018:	701a      	strb	r2, [r3, #0]
 800101a:	e0af      	b.n	800117c <ActionsModel_MovingObstacles+0x1d0>
      } else {
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	2201      	movs	r2, #1
 8001020:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2201      	movs	r2, #1
 8001026:	701a      	strb	r2, [r3, #0]
        *rty_statusObstacles = NO_OBSTACLE;
      }
      break;
    }
  }
}
 8001028:	e0a8      	b.n	800117c <ActionsModel_MovingObstacles+0x1d0>
  } else if (rtu_set == ActionsModel_OFF) {
 800102a:	7bfb      	ldrb	r3, [r7, #15]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d109      	bne.n	8001044 <ActionsModel_MovingObstacles+0x98>
    localDW->is_TrackingMovingObstacles = ActionsModel_IN_NO_ACTIVE_CHILD;
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	2200      	movs	r2, #0
 8001034:	705a      	strb	r2, [r3, #1]
    localDW->is_c2_ActionsModel = ActionsModel_IN_Inactive;
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	2201      	movs	r2, #1
 800103a:	701a      	strb	r2, [r3, #0]
    *rty_statusObstacles = NOT_TRACKING;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2200      	movs	r2, #0
 8001040:	701a      	strb	r2, [r3, #0]
}
 8001042:	e09b      	b.n	800117c <ActionsModel_MovingObstacles+0x1d0>
    switch (localDW->is_TrackingMovingObstacles) {
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	785b      	ldrb	r3, [r3, #1]
 8001048:	3b01      	subs	r3, #1
 800104a:	2b03      	cmp	r3, #3
 800104c:	d87e      	bhi.n	800114c <ActionsModel_MovingObstacles+0x1a0>
 800104e:	a201      	add	r2, pc, #4	@ (adr r2, 8001054 <ActionsModel_MovingObstacles+0xa8>)
 8001050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001054:	08001065 	.word	0x08001065
 8001058:	080010af 	.word	0x080010af
 800105c:	080010cd 	.word	0x080010cd
 8001060:	0800110d 	.word	0x0800110d
      *rty_statusObstacles = NO_OBSTACLE;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2201      	movs	r2, #1
 8001068:	701a      	strb	r2, [r3, #0]
      if ((rtu_sonar->left <= ActionsModel_OBSTACLE_DETECTED) &&
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	881b      	ldrh	r3, [r3, #0]
 800106e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001072:	d80b      	bhi.n	800108c <ActionsModel_MovingObstacles+0xe0>
          (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	885b      	ldrh	r3, [r3, #2]
      if ((rtu_sonar->left <= ActionsModel_OBSTACLE_DETECTED) &&
 8001078:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800107c:	d806      	bhi.n	800108c <ActionsModel_MovingObstacles+0xe0>
        localDW->is_TrackingMovingObstacles = Act_IN_PossibleStartingFromLeft;
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	2203      	movs	r2, #3
 8001082:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2201      	movs	r2, #1
 8001088:	701a      	strb	r2, [r3, #0]
      break;
 800108a:	e06e      	b.n	800116a <ActionsModel_MovingObstacles+0x1be>
      } else if ((rtu_sonar->right <= ActionsModel_OBSTACLE_DETECTED) &&
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	889b      	ldrh	r3, [r3, #4]
 8001090:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001094:	d869      	bhi.n	800116a <ActionsModel_MovingObstacles+0x1be>
                 (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 8001096:	68bb      	ldr	r3, [r7, #8]
 8001098:	885b      	ldrh	r3, [r3, #2]
      } else if ((rtu_sonar->right <= ActionsModel_OBSTACLE_DETECTED) &&
 800109a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800109e:	d864      	bhi.n	800116a <ActionsModel_MovingObstacles+0x1be>
        localDW->is_TrackingMovingObstacles = Ac_IN_PossibleStartingFromRight;
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	2204      	movs	r2, #4
 80010a4:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2201      	movs	r2, #1
 80010aa:	701a      	strb	r2, [r3, #0]
      break;
 80010ac:	e05d      	b.n	800116a <ActionsModel_MovingObstacles+0x1be>
      *rty_statusObstacles = OBSTACLE_FROM_LEFT;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2202      	movs	r2, #2
 80010b2:	701a      	strb	r2, [r3, #0]
      if (rtu_sonar->front > ActionsModel_OBSTACLE_DETECTED) {
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	885b      	ldrh	r3, [r3, #2]
 80010b8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80010bc:	d957      	bls.n	800116e <ActionsModel_MovingObstacles+0x1c2>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	2201      	movs	r2, #1
 80010c2:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2201      	movs	r2, #1
 80010c8:	701a      	strb	r2, [r3, #0]
      break;
 80010ca:	e050      	b.n	800116e <ActionsModel_MovingObstacles+0x1c2>
      *rty_statusObstacles = NO_OBSTACLE;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2201      	movs	r2, #1
 80010d0:	701a      	strb	r2, [r3, #0]
      if ((rtu_sonar->left > ActionsModel_OBSTACLE_DETECTED) &&
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	881b      	ldrh	r3, [r3, #0]
 80010d6:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80010da:	d90b      	bls.n	80010f4 <ActionsModel_MovingObstacles+0x148>
          (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	885b      	ldrh	r3, [r3, #2]
      if ((rtu_sonar->left > ActionsModel_OBSTACLE_DETECTED) &&
 80010e0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80010e4:	d806      	bhi.n	80010f4 <ActionsModel_MovingObstacles+0x148>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_MovedFromLeft;
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	2202      	movs	r2, #2
 80010ea:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = OBSTACLE_FROM_LEFT;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2202      	movs	r2, #2
 80010f0:	701a      	strb	r2, [r3, #0]
      break;
 80010f2:	e03e      	b.n	8001172 <ActionsModel_MovingObstacles+0x1c6>
      } else if (rtu_sonar->front > ActionsModel_OBSTACLE_DETECTED) {
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	885b      	ldrh	r3, [r3, #2]
 80010f8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80010fc:	d939      	bls.n	8001172 <ActionsModel_MovingObstacles+0x1c6>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	2201      	movs	r2, #1
 8001102:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2201      	movs	r2, #1
 8001108:	701a      	strb	r2, [r3, #0]
      break;
 800110a:	e032      	b.n	8001172 <ActionsModel_MovingObstacles+0x1c6>
      *rty_statusObstacles = NO_OBSTACLE;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2201      	movs	r2, #1
 8001110:	701a      	strb	r2, [r3, #0]
      if ((rtu_sonar->right > ActionsModel_OBSTACLE_DETECTED) &&
 8001112:	68bb      	ldr	r3, [r7, #8]
 8001114:	889b      	ldrh	r3, [r3, #4]
 8001116:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800111a:	d90b      	bls.n	8001134 <ActionsModel_MovingObstacles+0x188>
          (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	885b      	ldrh	r3, [r3, #2]
      if ((rtu_sonar->right > ActionsModel_OBSTACLE_DETECTED) &&
 8001120:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001124:	d806      	bhi.n	8001134 <ActionsModel_MovingObstacles+0x188>
        localDW->is_TrackingMovingObstacles = ActionsMod_IN_StartingFromRight;
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	2205      	movs	r2, #5
 800112a:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = OBSTACLE_FROM_RIGHT;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2203      	movs	r2, #3
 8001130:	701a      	strb	r2, [r3, #0]
      break;
 8001132:	e020      	b.n	8001176 <ActionsModel_MovingObstacles+0x1ca>
      } else if (rtu_sonar->front > ActionsModel_OBSTACLE_DETECTED) {
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	885b      	ldrh	r3, [r3, #2]
 8001138:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800113c:	d91b      	bls.n	8001176 <ActionsModel_MovingObstacles+0x1ca>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	2201      	movs	r2, #1
 8001142:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2201      	movs	r2, #1
 8001148:	701a      	strb	r2, [r3, #0]
      break;
 800114a:	e014      	b.n	8001176 <ActionsModel_MovingObstacles+0x1ca>
      *rty_statusObstacles = OBSTACLE_FROM_RIGHT;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2203      	movs	r2, #3
 8001150:	701a      	strb	r2, [r3, #0]
      if (rtu_sonar->front > ActionsModel_OBSTACLE_DETECTED) {
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	885b      	ldrh	r3, [r3, #2]
 8001156:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800115a:	d90e      	bls.n	800117a <ActionsModel_MovingObstacles+0x1ce>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	2201      	movs	r2, #1
 8001160:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2201      	movs	r2, #1
 8001166:	701a      	strb	r2, [r3, #0]
      break;
 8001168:	e007      	b.n	800117a <ActionsModel_MovingObstacles+0x1ce>
      break;
 800116a:	bf00      	nop
 800116c:	e006      	b.n	800117c <ActionsModel_MovingObstacles+0x1d0>
      break;
 800116e:	bf00      	nop
 8001170:	e004      	b.n	800117c <ActionsModel_MovingObstacles+0x1d0>
      break;
 8001172:	bf00      	nop
 8001174:	e002      	b.n	800117c <ActionsModel_MovingObstacles+0x1d0>
      break;
 8001176:	bf00      	nop
 8001178:	e000      	b.n	800117c <ActionsModel_MovingObstacles+0x1d0>
      break;
 800117a:	bf00      	nop
}
 800117c:	bf00      	nop
 800117e:	3714      	adds	r7, #20
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr

08001188 <ActionsMo_checkSafetyFromRotate>:

/* Function for Chart: '<Root>/RoverAction' */
static ENUM_SafeAction ActionsMo_checkSafetyFromRotate(uint16_T obstacleDetected)
{
 8001188:	b480      	push	{r7}
 800118a:	b085      	sub	sp, #20
 800118c:	af00      	add	r7, sp, #0
 800118e:	4603      	mov	r3, r0
 8001190:	80fb      	strh	r3, [r7, #6]
  ENUM_SafeAction emergencyAction;
  emergencyAction = SA_NONE;
 8001192:	2300      	movs	r3, #0
 8001194:	73fb      	strb	r3, [r7, #15]
  if (obstacleDetected <= ActionsM_MIN_DISTANCE_TO_ROTATE) {
 8001196:	88fb      	ldrh	r3, [r7, #6]
 8001198:	2b14      	cmp	r3, #20
 800119a:	d801      	bhi.n	80011a0 <ActionsMo_checkSafetyFromRotate+0x18>
    emergencyAction = SA_BRAKING_HARD;
 800119c:	2303      	movs	r3, #3
 800119e:	73fb      	strb	r3, [r7, #15]
  }

  return emergencyAction;
 80011a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3714      	adds	r7, #20
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr

080011ae <ActionsM_checkSafetyFromForward>:

/* Function for Chart: '<Root>/RoverAction' */
static ENUM_SafeAction ActionsM_checkSafetyFromForward(ENUM_TrackingObstacles
  movingObstacle, uint16_T sonarFront)
{
 80011ae:	b480      	push	{r7}
 80011b0:	b085      	sub	sp, #20
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	4603      	mov	r3, r0
 80011b6:	460a      	mov	r2, r1
 80011b8:	71fb      	strb	r3, [r7, #7]
 80011ba:	4613      	mov	r3, r2
 80011bc:	80bb      	strh	r3, [r7, #4]
  ENUM_SafeAction emergencyAction;
  emergencyAction = SA_NONE;
 80011be:	2300      	movs	r3, #0
 80011c0:	73fb      	strb	r3, [r7, #15]
  if (sonarFront <= ActionsMode_OBSTACLE_DETECTED_h) {
 80011c2:	88bb      	ldrh	r3, [r7, #4]
 80011c4:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80011c8:	d817      	bhi.n	80011fa <ActionsM_checkSafetyFromForward+0x4c>
    if (sonarFront <= ActionsModel_BRAKE_DISTANCE) {
 80011ca:	88bb      	ldrh	r3, [r7, #4]
 80011cc:	2b96      	cmp	r3, #150	@ 0x96
 80011ce:	d808      	bhi.n	80011e2 <ActionsM_checkSafetyFromForward+0x34>
      if (sonarFront <= ActionsModel_CRITICAL_DISTANCE) {
 80011d0:	88bb      	ldrh	r3, [r7, #4]
 80011d2:	2b4b      	cmp	r3, #75	@ 0x4b
 80011d4:	d802      	bhi.n	80011dc <ActionsM_checkSafetyFromForward+0x2e>
        emergencyAction = SA_BRAKING_HARD;
 80011d6:	2303      	movs	r3, #3
 80011d8:	73fb      	strb	r3, [r7, #15]
 80011da:	e00e      	b.n	80011fa <ActionsM_checkSafetyFromForward+0x4c>
      } else {
        emergencyAction = SA_BRAKING_SMOOTH;
 80011dc:	2304      	movs	r3, #4
 80011de:	73fb      	strb	r3, [r7, #15]
 80011e0:	e00b      	b.n	80011fa <ActionsM_checkSafetyFromForward+0x4c>
      }
    } else {
      switch (movingObstacle) {
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d002      	beq.n	80011ee <ActionsM_checkSafetyFromForward+0x40>
 80011e8:	2b03      	cmp	r3, #3
 80011ea:	d003      	beq.n	80011f4 <ActionsM_checkSafetyFromForward+0x46>
 80011ec:	e005      	b.n	80011fa <ActionsM_checkSafetyFromForward+0x4c>
       case OBSTACLE_FROM_LEFT:
        emergencyAction = SA_SWERVE_LEFT;
 80011ee:	2301      	movs	r3, #1
 80011f0:	73fb      	strb	r3, [r7, #15]
        break;
 80011f2:	e002      	b.n	80011fa <ActionsM_checkSafetyFromForward+0x4c>

       case OBSTACLE_FROM_RIGHT:
        emergencyAction = SA_SWERVE_RIGHT;
 80011f4:	2302      	movs	r3, #2
 80011f6:	73fb      	strb	r3, [r7, #15]
        break;
 80011f8:	bf00      	nop
      }
    }
  }

  return emergencyAction;
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3714      	adds	r7, #20
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <ActionsModel_areAllSpeedsZero>:

/* Function for Chart: '<Root>/RoverAction' */
static uint8_T ActionsModel_areAllSpeedsZero(real32_T speed1, real32_T speed2,
  real32_T speed3, real32_T speed4, real32_T zero_velocity)
{
 8001208:	b480      	push	{r7}
 800120a:	b087      	sub	sp, #28
 800120c:	af00      	add	r7, sp, #0
 800120e:	ed87 0a05 	vstr	s0, [r7, #20]
 8001212:	edc7 0a04 	vstr	s1, [r7, #16]
 8001216:	ed87 1a03 	vstr	s2, [r7, #12]
 800121a:	edc7 1a02 	vstr	s3, [r7, #8]
 800121e:	ed87 2a01 	vstr	s4, [r7, #4]
  return (uint8_T)((fabsf(speed1) <= zero_velocity) && ((fabsf(speed2) <=
 8001222:	edd7 7a05 	vldr	s15, [r7, #20]
 8001226:	eef0 7ae7 	vabs.f32	s15, s15
 800122a:	ed97 7a01 	vldr	s14, [r7, #4]
 800122e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001236:	db22      	blt.n	800127e <ActionsModel_areAllSpeedsZero+0x76>
 8001238:	edd7 7a04 	vldr	s15, [r7, #16]
 800123c:	eef0 7ae7 	vabs.f32	s15, s15
 8001240:	ed97 7a01 	vldr	s14, [r7, #4]
 8001244:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124c:	db17      	blt.n	800127e <ActionsModel_areAllSpeedsZero+0x76>
    zero_velocity) && ((fabsf(speed3) <= zero_velocity) && (fabsf(speed4) <=
 800124e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001252:	eef0 7ae7 	vabs.f32	s15, s15
 8001256:	ed97 7a01 	vldr	s14, [r7, #4]
 800125a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800125e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001262:	db0c      	blt.n	800127e <ActionsModel_areAllSpeedsZero+0x76>
 8001264:	edd7 7a02 	vldr	s15, [r7, #8]
 8001268:	eef0 7ae7 	vabs.f32	s15, s15
 800126c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001270:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001278:	db01      	blt.n	800127e <ActionsModel_areAllSpeedsZero+0x76>
  return (uint8_T)((fabsf(speed1) <= zero_velocity) && ((fabsf(speed2) <=
 800127a:	2301      	movs	r3, #1
 800127c:	e000      	b.n	8001280 <ActionsModel_areAllSpeedsZero+0x78>
 800127e:	2300      	movs	r3, #0
 8001280:	b2db      	uxtb	r3, r3
    zero_velocity))));
}
 8001282:	4618      	mov	r0, r3
 8001284:	371c      	adds	r7, #28
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
	...

08001290 <Acti_trackGyroAngleChangeRobust>:

/* Function for Chart: '<Root>/RoverAction' */
static uint8_T Acti_trackGyroAngleChangeRobust(real32_T *accumulatedChange,
  real32_T previousValue, real32_T currentValue, real32_T threshold)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	ed87 0a02 	vstr	s0, [r7, #8]
 800129c:	edc7 0a01 	vstr	s1, [r7, #4]
 80012a0:	ed87 1a00 	vstr	s2, [r7]
  uint8_T hasChanged;
  if (rtIsInfF(previousValue) || rtIsNaNF(previousValue)) {
 80012a4:	ed97 0a02 	vldr	s0, [r7, #8]
 80012a8:	f004 f96c 	bl	8005584 <rtIsInfF>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d106      	bne.n	80012c0 <Acti_trackGyroAngleChangeRobust+0x30>
 80012b2:	ed97 0a02 	vldr	s0, [r7, #8]
 80012b6:	f004 f98b 	bl	80055d0 <rtIsNaNF>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d002      	beq.n	80012c6 <Acti_trackGyroAngleChangeRobust+0x36>
    hasChanged = 0U;
 80012c0:	2300      	movs	r3, #0
 80012c2:	75fb      	strb	r3, [r7, #23]
 80012c4:	e068      	b.n	8001398 <Acti_trackGyroAngleChangeRobust+0x108>
  } else if (rtIsInfF(currentValue) || rtIsNaNF(currentValue)) {
 80012c6:	ed97 0a01 	vldr	s0, [r7, #4]
 80012ca:	f004 f95b 	bl	8005584 <rtIsInfF>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d106      	bne.n	80012e2 <Acti_trackGyroAngleChangeRobust+0x52>
 80012d4:	ed97 0a01 	vldr	s0, [r7, #4]
 80012d8:	f004 f97a 	bl	80055d0 <rtIsNaNF>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d002      	beq.n	80012e8 <Acti_trackGyroAngleChangeRobust+0x58>
    hasChanged = 0U;
 80012e2:	2300      	movs	r3, #0
 80012e4:	75fb      	strb	r3, [r7, #23]
 80012e6:	e057      	b.n	8001398 <Acti_trackGyroAngleChangeRobust+0x108>
  } else if (rtIsInfF(threshold) || rtIsNaNF(threshold)) {
 80012e8:	ed97 0a00 	vldr	s0, [r7]
 80012ec:	f004 f94a 	bl	8005584 <rtIsInfF>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d106      	bne.n	8001304 <Acti_trackGyroAngleChangeRobust+0x74>
 80012f6:	ed97 0a00 	vldr	s0, [r7]
 80012fa:	f004 f969 	bl	80055d0 <rtIsNaNF>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d002      	beq.n	800130a <Acti_trackGyroAngleChangeRobust+0x7a>
    hasChanged = 0U;
 8001304:	2300      	movs	r3, #0
 8001306:	75fb      	strb	r3, [r7, #23]
 8001308:	e046      	b.n	8001398 <Acti_trackGyroAngleChangeRobust+0x108>
  } else {
    real32_T deltaRaw;
    deltaRaw = currentValue - previousValue;
 800130a:	ed97 7a01 	vldr	s14, [r7, #4]
 800130e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001312:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001316:	edc7 7a04 	vstr	s15, [r7, #16]
    if (deltaRaw > 180.0F) {
 800131a:	edd7 7a04 	vldr	s15, [r7, #16]
 800131e:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80013a4 <Acti_trackGyroAngleChangeRobust+0x114>
 8001322:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132a:	dd08      	ble.n	800133e <Acti_trackGyroAngleChangeRobust+0xae>
      deltaRaw -= 360.0F;
 800132c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001330:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80013a8 <Acti_trackGyroAngleChangeRobust+0x118>
 8001334:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001338:	edc7 7a04 	vstr	s15, [r7, #16]
 800133c:	e010      	b.n	8001360 <Acti_trackGyroAngleChangeRobust+0xd0>
    } else if (deltaRaw < -180.0F) {
 800133e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001342:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80013ac <Acti_trackGyroAngleChangeRobust+0x11c>
 8001346:	eef4 7ac7 	vcmpe.f32	s15, s14
 800134a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800134e:	d507      	bpl.n	8001360 <Acti_trackGyroAngleChangeRobust+0xd0>
      deltaRaw += 360.0F;
 8001350:	edd7 7a04 	vldr	s15, [r7, #16]
 8001354:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80013a8 <Acti_trackGyroAngleChangeRobust+0x118>
 8001358:	ee77 7a87 	vadd.f32	s15, s15, s14
 800135c:	edc7 7a04 	vstr	s15, [r7, #16]
    }

    *accumulatedChange += deltaRaw;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	ed93 7a00 	vldr	s14, [r3]
 8001366:	edd7 7a04 	vldr	s15, [r7, #16]
 800136a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	edc3 7a00 	vstr	s15, [r3]
    hasChanged = (uint8_T)(fabsf(*accumulatedChange) >= fabsf(threshold));
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	edd3 7a00 	vldr	s15, [r3]
 800137a:	eeb0 7ae7 	vabs.f32	s14, s15
 800137e:	edd7 7a00 	vldr	s15, [r7]
 8001382:	eef0 7ae7 	vabs.f32	s15, s15
 8001386:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800138a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800138e:	bfac      	ite	ge
 8001390:	2301      	movge	r3, #1
 8001392:	2300      	movlt	r3, #0
 8001394:	b2db      	uxtb	r3, r3
 8001396:	75fb      	strb	r3, [r7, #23]
  }

  return hasChanged;
 8001398:	7dfb      	ldrb	r3, [r7, #23]
}
 800139a:	4618      	mov	r0, r3
 800139c:	3718      	adds	r7, #24
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	43340000 	.word	0x43340000
 80013a8:	43b40000 	.word	0x43b40000
 80013ac:	c3340000 	.word	0xc3340000

080013b0 <enter_internal_BW_FW_SafeAction>:

/* Function for Chart: '<Root>/RoverAction' */
static void enter_internal_BW_FW_SafeAction(const real32_T *rtu_gyroscope,
  BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction, ENUM_SafeAction
  *rty_safeAction)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
 80013bc:	603b      	str	r3, [r7, #0]
  switch (*rty_safeAction) {
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	2b04      	cmp	r3, #4
 80013c4:	d015      	beq.n	80013f2 <enter_internal_BW_FW_SafeAction+0x42>
 80013c6:	2b04      	cmp	r3, #4
 80013c8:	dc3b      	bgt.n	8001442 <enter_internal_BW_FW_SafeAction+0x92>
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d021      	beq.n	8001412 <enter_internal_BW_FW_SafeAction+0x62>
 80013ce:	2b03      	cmp	r3, #3
 80013d0:	d137      	bne.n	8001442 <enter_internal_BW_FW_SafeAction+0x92>
   case SA_BRAKING_HARD:
    ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_BW_FW_BrakingHard;
 80013d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001480 <enter_internal_BW_FW_SafeAction+0xd0>)
 80013d4:	2201      	movs	r2, #1
 80013d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    *rty_roverAction = RA_BRAKING_HARD;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2205      	movs	r2, #5
 80013de:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	f04f 0200 	mov.w	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
    break;
 80013f0:	e03f      	b.n	8001472 <enter_internal_BW_FW_SafeAction+0xc2>

   case SA_BRAKING_SMOOTH:
    ActionsModel_DW.is_BW_FW_SafeAction = ActionsM_IN_BW_FW_BrakingSmooth;
 80013f2:	4b23      	ldr	r3, [pc, #140]	@ (8001480 <enter_internal_BW_FW_SafeAction+0xd0>)
 80013f4:	2202      	movs	r2, #2
 80013f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    *rty_roverAction = RA_BRAKING_SMOOTH;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2206      	movs	r2, #6
 80013fe:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	f04f 0200 	mov.w	r2, #0
 8001406:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	f04f 0200 	mov.w	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
    break;
 8001410:	e02f      	b.n	8001472 <enter_internal_BW_FW_SafeAction+0xc2>

   case SA_SWERVE_RIGHT:
    ActionsModel_DW.accumulated_change = 0.0F;
 8001412:	4b1b      	ldr	r3, [pc, #108]	@ (8001480 <enter_internal_BW_FW_SafeAction+0xd0>)
 8001414:	f04f 0200 	mov.w	r2, #0
 8001418:	605a      	str	r2, [r3, #4]
    ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a18      	ldr	r2, [pc, #96]	@ (8001480 <enter_internal_BW_FW_SafeAction+0xd0>)
 8001420:	6013      	str	r3, [r2, #0]
    ActionsModel_DW.is_BW_FW_SafeAction = ActionsM_IN_BW_FW_SR_StopMotors;
 8001422:	4b17      	ldr	r3, [pc, #92]	@ (8001480 <enter_internal_BW_FW_SafeAction+0xd0>)
 8001424:	2206      	movs	r2, #6
 8001426:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    *rty_roverAction = RA_BRAKING_HARD;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2205      	movs	r2, #5
 800142e:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	f04f 0200 	mov.w	r2, #0
 8001436:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	f04f 0200 	mov.w	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
    break;
 8001440:	e017      	b.n	8001472 <enter_internal_BW_FW_SafeAction+0xc2>

   default:
    /* [safeAction == ENUM_SafeAction.SA_SWERVE_LEFT] */
    ActionsModel_DW.accumulated_change = 0.0F;
 8001442:	4b0f      	ldr	r3, [pc, #60]	@ (8001480 <enter_internal_BW_FW_SafeAction+0xd0>)
 8001444:	f04f 0200 	mov.w	r2, #0
 8001448:	605a      	str	r2, [r3, #4]
    ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a0c      	ldr	r2, [pc, #48]	@ (8001480 <enter_internal_BW_FW_SafeAction+0xd0>)
 8001450:	6013      	str	r3, [r2, #0]
    ActionsModel_DW.is_BW_FW_SafeAction = ActionsM_IN_BW_FW_SL_StopMotors;
 8001452:	4b0b      	ldr	r3, [pc, #44]	@ (8001480 <enter_internal_BW_FW_SafeAction+0xd0>)
 8001454:	2204      	movs	r2, #4
 8001456:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    *rty_roverAction = RA_BRAKING_HARD;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2205      	movs	r2, #5
 800145e:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	f04f 0200 	mov.w	r2, #0
 8001466:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	f04f 0200 	mov.w	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
    break;
 8001470:	bf00      	nop
  }
}
 8001472:	bf00      	nop
 8001474:	3714      	adds	r7, #20
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	2000008c 	.word	0x2000008c

08001484 <ActionsModel_BW_Forward>:
static void ActionsModel_BW_Forward(const ENUM_UserAction *rtu_currentUserAction,
  const BUS_Speed *rtu_speed, const int16_T *rtu_y_lever, const real32_T
  *rtu_gyroscope, const BUS_Sonar *rtu_sonar, BUS_SetPoint *rty_setPoint,
  ENUM_RoverAction *rty_roverAction, ENUM_SafeAction *rty_safeAction,
  ENUM_TrackingObstacles *rty_statusObstacles)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b086      	sub	sp, #24
 8001488:	af00      	add	r7, sp, #0
 800148a:	60f8      	str	r0, [r7, #12]
 800148c:	60b9      	str	r1, [r7, #8]
 800148e:	607a      	str	r2, [r7, #4]
 8001490:	603b      	str	r3, [r7, #0]
  uint8_T rotation_ended;
  *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8001492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001494:	781a      	ldrb	r2, [r3, #0]
    rtu_sonar->front);
 8001496:	6a3b      	ldr	r3, [r7, #32]
 8001498:	885b      	ldrh	r3, [r3, #2]
  *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 800149a:	4619      	mov	r1, r3
 800149c:	4610      	mov	r0, r2
 800149e:	f7ff fe86 	bl	80011ae <ActionsM_checkSafetyFromForward>
 80014a2:	4603      	mov	r3, r0
 80014a4:	461a      	mov	r2, r3
 80014a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014a8:	701a      	strb	r2, [r3, #0]
  switch (ActionsModel_DW.is_BW_Forward) {
 80014aa:	4bb4      	ldr	r3, [pc, #720]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 80014ac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d002      	beq.n	80014ba <ActionsModel_BW_Forward+0x36>
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d039      	beq.n	800152c <ActionsModel_BW_Forward+0xa8>
 80014b8:	e1ae      	b.n	8001818 <ActionsModel_BW_Forward+0x394>
   case Action_IN_BW_FW_EndedSafeAction:
    if (*rtu_currentUserAction != UA_BACKWARD) {
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2b04      	cmp	r3, #4
 80014c0:	d007      	beq.n	80014d2 <ActionsModel_BW_Forward+0x4e>
      ActionsModel_DW.is_BW_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80014c2:	4bae      	ldr	r3, [pc, #696]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      ActionsModel_DW.exit_port_index_BW_Forward = 2U;
 80014ca:	4bac      	ldr	r3, [pc, #688]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 80014cc:	2202      	movs	r2, #2
 80014ce:	60da      	str	r2, [r3, #12]
      /*  Set point */
      rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
        ActionsModel_MAX_SPEED_Y;
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
    }
    break;
 80014d0:	e1f1      	b.n	80018b6 <ActionsModel_BW_Forward+0x432>
    } else if (*rty_safeAction == SA_NONE) {
 80014d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	f040 81ed 	bne.w	80018b6 <ActionsModel_BW_Forward+0x432>
      ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_UserAction;
 80014dc:	4ba7      	ldr	r3, [pc, #668]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 80014de:	2203      	movs	r2, #3
 80014e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      ActionsModel_B.set = 1U;
 80014e4:	4ba6      	ldr	r3, [pc, #664]	@ (8001780 <ActionsModel_BW_Forward+0x2fc>)
 80014e6:	2201      	movs	r2, #1
 80014e8:	701a      	strb	r2, [r3, #0]
      ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 80014ea:	4ba6      	ldr	r3, [pc, #664]	@ (8001784 <ActionsModel_BW_Forward+0x300>)
 80014ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80014ee:	6a39      	ldr	r1, [r7, #32]
 80014f0:	2001      	movs	r0, #1
 80014f2:	f7ff fd5b 	bl	8000fac <ActionsModel_MovingObstacles>
      *rty_roverAction = RA_FORWARD;
 80014f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014f8:	2201      	movs	r2, #1
 80014fa:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001502:	425b      	negs	r3, r3
 8001504:	ee07 3a90 	vmov	s15, r3
 8001508:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800150c:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8001788 <ActionsModel_BW_Forward+0x304>
 8001510:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001514:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 800178c <ActionsModel_BW_Forward+0x308>
 8001518:	ee67 7a87 	vmul.f32	s15, s15, s14
 800151c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800151e:	edc3 7a01 	vstr	s15, [r3, #4]
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8001522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001524:	685a      	ldr	r2, [r3, #4]
 8001526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001528:	601a      	str	r2, [r3, #0]
    break;
 800152a:	e1c4      	b.n	80018b6 <ActionsModel_BW_Forward+0x432>

   case ActionsMode_IN_BW_FW_SafeAction:
    switch (ActionsModel_DW.is_BW_FW_SafeAction) {
 800152c:	4b93      	ldr	r3, [pc, #588]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 800152e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001532:	3b01      	subs	r3, #1
 8001534:	2b04      	cmp	r3, #4
 8001536:	f200 80d8 	bhi.w	80016ea <ActionsModel_BW_Forward+0x266>
 800153a:	a201      	add	r2, pc, #4	@ (adr r2, 8001540 <ActionsModel_BW_Forward+0xbc>)
 800153c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001540:	08001555 	.word	0x08001555
 8001544:	0800159d 	.word	0x0800159d
 8001548:	0800160d 	.word	0x0800160d
 800154c:	0800164f 	.word	0x0800164f
 8001550:	080016a9 	.word	0x080016a9
     case ActionsMod_IN_BW_FW_BrakingHard:
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	edd3 7a00 	vldr	s15, [r3]
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	edd3 6a02 	vldr	s13, [r3, #8]
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800156c:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001570:	eef0 1a46 	vmov.f32	s3, s12
 8001574:	eeb0 1a66 	vmov.f32	s2, s13
 8001578:	eef0 0a47 	vmov.f32	s1, s14
 800157c:	eeb0 0a67 	vmov.f32	s0, s15
 8001580:	f7ff fe42 	bl	8001208 <ActionsModel_areAllSpeedsZero>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	f000 80dc 	beq.w	8001744 <ActionsModel_BW_Forward+0x2c0>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800158c:	4b7b      	ldr	r3, [pc, #492]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 800158e:	2200      	movs	r2, #0
 8001590:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 2U;
 8001594:	4b79      	ldr	r3, [pc, #484]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 8001596:	2202      	movs	r2, #2
 8001598:	611a      	str	r2, [r3, #16]
      }
      break;
 800159a:	e0d3      	b.n	8001744 <ActionsModel_BW_Forward+0x2c0>

     case ActionsM_IN_BW_FW_BrakingSmooth:
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	edd3 7a00 	vldr	s15, [r3]
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	edd3 6a02 	vldr	s13, [r3, #8]
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80015b4:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 80015b8:	eef0 1a46 	vmov.f32	s3, s12
 80015bc:	eeb0 1a66 	vmov.f32	s2, s13
 80015c0:	eef0 0a47 	vmov.f32	s1, s14
 80015c4:	eeb0 0a67 	vmov.f32	s0, s15
 80015c8:	f7ff fe1e 	bl	8001208 <ActionsModel_areAllSpeedsZero>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d007      	beq.n	80015e2 <ActionsModel_BW_Forward+0x15e>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80015d2:	4b6a      	ldr	r3, [pc, #424]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 2U;
 80015da:	4b68      	ldr	r3, [pc, #416]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 80015dc:	2202      	movs	r2, #2
 80015de:	611a      	str	r2, [r3, #16]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
        rty_setPoint->leftAxis = 0.0F;
      }
      break;
 80015e0:	e0b2      	b.n	8001748 <ActionsModel_BW_Forward+0x2c4>
      } else if (*rty_safeAction == SA_BRAKING_HARD) {
 80015e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	2b03      	cmp	r3, #3
 80015e8:	f040 80ae 	bne.w	8001748 <ActionsModel_BW_Forward+0x2c4>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_BW_FW_BrakingHard;
 80015ec:	4b63      	ldr	r3, [pc, #396]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 80015ee:	2201      	movs	r2, #1
 80015f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        *rty_roverAction = RA_BRAKING_HARD;
 80015f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015f6:	2205      	movs	r2, #5
 80015f8:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 80015fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015fc:	f04f 0200 	mov.w	r2, #0
 8001600:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8001602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001604:	f04f 0200 	mov.w	r2, #0
 8001608:	601a      	str	r2, [r3, #0]
      break;
 800160a:	e09d      	b.n	8001748 <ActionsModel_BW_Forward+0x2c4>

     case ActionsM_IN_BW_FW_SL_RotateLeft:
      rotation_ended = Acti_trackGyroAngleChangeRobust
 800160c:	4b5b      	ldr	r3, [pc, #364]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 800160e:	edd3 7a00 	vldr	s15, [r3]
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	ed93 7a00 	vldr	s14, [r3]
 8001618:	ed9f 1a5d 	vldr	s2, [pc, #372]	@ 8001790 <ActionsModel_BW_Forward+0x30c>
 800161c:	eef0 0a47 	vmov.f32	s1, s14
 8001620:	eeb0 0a67 	vmov.f32	s0, s15
 8001624:	485b      	ldr	r0, [pc, #364]	@ (8001794 <ActionsModel_BW_Forward+0x310>)
 8001626:	f7ff fe33 	bl	8001290 <Acti_trackGyroAngleChangeRobust>
 800162a:	4603      	mov	r3, r0
 800162c:	75fb      	strb	r3, [r7, #23]
        (&ActionsModel_DW.accumulated_change, ActionsModel_DW.previousGyroscope,
         *rtu_gyroscope, ActionsModel_SWERVE_DEGREE);
      if (rotation_ended == 1) {
 800162e:	7dfb      	ldrb	r3, [r7, #23]
 8001630:	2b01      	cmp	r3, #1
 8001632:	d107      	bne.n	8001644 <ActionsModel_BW_Forward+0x1c0>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001634:	4b51      	ldr	r3, [pc, #324]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 8001636:	2200      	movs	r2, #0
 8001638:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 2U;
 800163c:	4b4f      	ldr	r3, [pc, #316]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 800163e:	2202      	movs	r2, #2
 8001640:	611a      	str	r2, [r3, #16]
      } else {
        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
      }
      break;
 8001642:	e086      	b.n	8001752 <ActionsModel_BW_Forward+0x2ce>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a4c      	ldr	r2, [pc, #304]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 800164a:	6013      	str	r3, [r2, #0]
      break;
 800164c:	e081      	b.n	8001752 <ActionsModel_BW_Forward+0x2ce>

     case ActionsM_IN_BW_FW_SL_StopMotors:
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	edd3 7a00 	vldr	s15, [r3]
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	edd3 6a02 	vldr	s13, [r3, #8]
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001666:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 800166a:	eef0 1a46 	vmov.f32	s3, s12
 800166e:	eeb0 1a66 	vmov.f32	s2, s13
 8001672:	eef0 0a47 	vmov.f32	s1, s14
 8001676:	eeb0 0a67 	vmov.f32	s0, s15
 800167a:	f7ff fdc5 	bl	8001208 <ActionsModel_areAllSpeedsZero>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d063      	beq.n	800174c <ActionsModel_BW_Forward+0x2c8>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsM_IN_BW_FW_SL_RotateLeft;
 8001684:	4b3d      	ldr	r3, [pc, #244]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 8001686:	2203      	movs	r2, #3
 8001688:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        *rty_roverAction = RA_ROTATE_LEFT;
 800168c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800168e:	2202      	movs	r2, #2
 8001690:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = ActionsModel_SPEED_SWERVE;
 8001692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001694:	4a40      	ldr	r2, [pc, #256]	@ (8001798 <ActionsModel_BW_Forward+0x314>)
 8001696:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = -40.0F;
 8001698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169a:	4a40      	ldr	r2, [pc, #256]	@ (800179c <ActionsModel_BW_Forward+0x318>)
 800169c:	601a      	str	r2, [r3, #0]

        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a36      	ldr	r2, [pc, #216]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 80016a4:	6013      	str	r3, [r2, #0]
      }
      break;
 80016a6:	e051      	b.n	800174c <ActionsModel_BW_Forward+0x2c8>

     case Actions_IN_BW_FW_SR_RotateRight:
      rotation_ended = Acti_trackGyroAngleChangeRobust
 80016a8:	4b34      	ldr	r3, [pc, #208]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 80016aa:	edd3 7a00 	vldr	s15, [r3]
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	ed93 7a00 	vldr	s14, [r3]
 80016b4:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 8001790 <ActionsModel_BW_Forward+0x30c>
 80016b8:	eef0 0a47 	vmov.f32	s1, s14
 80016bc:	eeb0 0a67 	vmov.f32	s0, s15
 80016c0:	4834      	ldr	r0, [pc, #208]	@ (8001794 <ActionsModel_BW_Forward+0x310>)
 80016c2:	f7ff fde5 	bl	8001290 <Acti_trackGyroAngleChangeRobust>
 80016c6:	4603      	mov	r3, r0
 80016c8:	75fb      	strb	r3, [r7, #23]
        (&ActionsModel_DW.accumulated_change, ActionsModel_DW.previousGyroscope,
         *rtu_gyroscope, ActionsModel_SWERVE_DEGREE);
      if (rotation_ended == 1) {
 80016ca:	7dfb      	ldrb	r3, [r7, #23]
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d107      	bne.n	80016e0 <ActionsModel_BW_Forward+0x25c>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80016d0:	4b2a      	ldr	r3, [pc, #168]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 2U;
 80016d8:	4b28      	ldr	r3, [pc, #160]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 80016da:	2202      	movs	r2, #2
 80016dc:	611a      	str	r2, [r3, #16]
      } else {
        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
      }
      break;
 80016de:	e038      	b.n	8001752 <ActionsModel_BW_Forward+0x2ce>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a25      	ldr	r2, [pc, #148]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 80016e6:	6013      	str	r3, [r2, #0]
      break;
 80016e8:	e033      	b.n	8001752 <ActionsModel_BW_Forward+0x2ce>

     default:
      /* case IN_BW_FW_SR_StopMotors: */
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	edd3 7a00 	vldr	s15, [r3]
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	edd3 6a02 	vldr	s13, [r3, #8]
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001702:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001706:	eef0 1a46 	vmov.f32	s3, s12
 800170a:	eeb0 1a66 	vmov.f32	s2, s13
 800170e:	eef0 0a47 	vmov.f32	s1, s14
 8001712:	eeb0 0a67 	vmov.f32	s0, s15
 8001716:	f7ff fd77 	bl	8001208 <ActionsModel_areAllSpeedsZero>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d017      	beq.n	8001750 <ActionsModel_BW_Forward+0x2cc>
        ActionsModel_DW.is_BW_FW_SafeAction = Actions_IN_BW_FW_SR_RotateRight;
 8001720:	4b16      	ldr	r3, [pc, #88]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 8001722:	2205      	movs	r2, #5
 8001724:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        *rty_roverAction = RA_ROTATE_RIGHT;
 8001728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800172a:	2203      	movs	r2, #3
 800172c:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = -40.0F;
 800172e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001730:	4a1a      	ldr	r2, [pc, #104]	@ (800179c <ActionsModel_BW_Forward+0x318>)
 8001732:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = ActionsModel_SPEED_SWERVE;
 8001734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001736:	4a18      	ldr	r2, [pc, #96]	@ (8001798 <ActionsModel_BW_Forward+0x314>)
 8001738:	601a      	str	r2, [r3, #0]

        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a0f      	ldr	r2, [pc, #60]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 8001740:	6013      	str	r3, [r2, #0]
      }
      break;
 8001742:	e005      	b.n	8001750 <ActionsModel_BW_Forward+0x2cc>
      break;
 8001744:	bf00      	nop
 8001746:	e004      	b.n	8001752 <ActionsModel_BW_Forward+0x2ce>
      break;
 8001748:	bf00      	nop
 800174a:	e002      	b.n	8001752 <ActionsModel_BW_Forward+0x2ce>
      break;
 800174c:	bf00      	nop
 800174e:	e000      	b.n	8001752 <ActionsModel_BW_Forward+0x2ce>
      break;
 8001750:	bf00      	nop
    }

    if (ActionsModel_DW.exit_port_index_BW_FW_SafeActio == 2U) {
 8001752:	4b0a      	ldr	r3, [pc, #40]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 8001754:	691b      	ldr	r3, [r3, #16]
 8001756:	2b02      	cmp	r3, #2
 8001758:	f040 80af 	bne.w	80018ba <ActionsModel_BW_Forward+0x436>
      ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 0U;
 800175c:	4b07      	ldr	r3, [pc, #28]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 800175e:	2200      	movs	r2, #0
 8001760:	611a      	str	r2, [r3, #16]
      if (*rtu_currentUserAction != UA_BACKWARD) {
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	2b04      	cmp	r3, #4
 8001768:	d01a      	beq.n	80017a0 <ActionsModel_BW_Forward+0x31c>
        ActionsModel_DW.is_BW_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800176a:	4b04      	ldr	r3, [pc, #16]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 800176c:	2200      	movs	r2, #0
 800176e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        ActionsModel_DW.exit_port_index_BW_Forward = 2U;
 8001772:	4b02      	ldr	r3, [pc, #8]	@ (800177c <ActionsModel_BW_Forward+0x2f8>)
 8001774:	2202      	movs	r2, #2
 8001776:	60da      	str	r2, [r3, #12]
        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
        rty_setPoint->leftAxis = 0.0F;
      }
    }
    break;
 8001778:	e09f      	b.n	80018ba <ActionsModel_BW_Forward+0x436>
 800177a:	bf00      	nop
 800177c:	2000008c 	.word	0x2000008c
 8001780:	20000088 	.word	0x20000088
 8001784:	200000d4 	.word	0x200000d4
 8001788:	44000000 	.word	0x44000000
 800178c:	42c80000 	.word	0x42c80000
 8001790:	42340000 	.word	0x42340000
 8001794:	20000090 	.word	0x20000090
 8001798:	42200000 	.word	0x42200000
 800179c:	c2200000 	.word	0xc2200000
      } else if (*rty_safeAction == SA_NONE) {
 80017a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d127      	bne.n	80017f8 <ActionsModel_BW_Forward+0x374>
        ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_UserAction;
 80017a8:	4b4d      	ldr	r3, [pc, #308]	@ (80018e0 <ActionsModel_BW_Forward+0x45c>)
 80017aa:	2203      	movs	r2, #3
 80017ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        ActionsModel_B.set = 1U;
 80017b0:	4b4c      	ldr	r3, [pc, #304]	@ (80018e4 <ActionsModel_BW_Forward+0x460>)
 80017b2:	2201      	movs	r2, #1
 80017b4:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 80017b6:	4b4c      	ldr	r3, [pc, #304]	@ (80018e8 <ActionsModel_BW_Forward+0x464>)
 80017b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80017ba:	6a39      	ldr	r1, [r7, #32]
 80017bc:	2001      	movs	r0, #1
 80017be:	f7ff fbf5 	bl	8000fac <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 80017c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017c4:	2201      	movs	r2, #1
 80017c6:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017ce:	425b      	negs	r3, r3
 80017d0:	ee07 3a90 	vmov	s15, r3
 80017d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017d8:	eddf 6a44 	vldr	s13, [pc, #272]	@ 80018ec <ActionsModel_BW_Forward+0x468>
 80017dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017e0:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80018f0 <ActionsModel_BW_Forward+0x46c>
 80017e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ea:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 80017ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f0:	685a      	ldr	r2, [r3, #4]
 80017f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f4:	601a      	str	r2, [r3, #0]
    break;
 80017f6:	e060      	b.n	80018ba <ActionsModel_BW_Forward+0x436>
        ActionsModel_DW.is_BW_Forward = Action_IN_BW_FW_EndedSafeAction;
 80017f8:	4b39      	ldr	r3, [pc, #228]	@ (80018e0 <ActionsModel_BW_Forward+0x45c>)
 80017fa:	2201      	movs	r2, #1
 80017fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        *rty_roverAction = RA_IDLE;
 8001800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001802:	2200      	movs	r2, #0
 8001804:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 8001806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001808:	f04f 0200 	mov.w	r2, #0
 800180c:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 800180e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001810:	f04f 0200 	mov.w	r2, #0
 8001814:	601a      	str	r2, [r3, #0]
    break;
 8001816:	e050      	b.n	80018ba <ActionsModel_BW_Forward+0x436>

   default:
    /* case IN_BW_FW_UserAction: */
    if (*rty_safeAction != SA_NONE) {
 8001818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d013      	beq.n	8001848 <ActionsModel_BW_Forward+0x3c4>
      /*  Stop tracking */
      ActionsModel_B.set = 0U;
 8001820:	4b30      	ldr	r3, [pc, #192]	@ (80018e4 <ActionsModel_BW_Forward+0x460>)
 8001822:	2200      	movs	r2, #0
 8001824:	701a      	strb	r2, [r3, #0]

      /* Chart: '<Root>/MovingObstacles' */
      /* Chart: '<Root>/MovingObstacles' */
      ActionsModel_MovingObstacles(0, rtu_sonar, rty_statusObstacles,
 8001826:	4b30      	ldr	r3, [pc, #192]	@ (80018e8 <ActionsModel_BW_Forward+0x464>)
 8001828:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800182a:	6a39      	ldr	r1, [r7, #32]
 800182c:	2000      	movs	r0, #0
 800182e:	f7ff fbbd 	bl	8000fac <ActionsModel_MovingObstacles>
        &ActionsModel_DW.sf_MovingObstacles);
      ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_SafeAction;
 8001832:	4b2b      	ldr	r3, [pc, #172]	@ (80018e0 <ActionsModel_BW_Forward+0x45c>)
 8001834:	2202      	movs	r2, #2
 8001836:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      enter_internal_BW_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 800183a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800183c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800183e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001840:	6838      	ldr	r0, [r7, #0]
 8001842:	f7ff fdb5 	bl	80013b0 <enter_internal_BW_FW_SafeAction>
      /*  Set point */
      rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
        ActionsModel_MAX_SPEED_Y;
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
    }
    break;
 8001846:	e039      	b.n	80018bc <ActionsModel_BW_Forward+0x438>
    } else if (*rtu_currentUserAction != UA_BACKWARD) {
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	2b04      	cmp	r3, #4
 800184e:	d010      	beq.n	8001872 <ActionsModel_BW_Forward+0x3ee>
      ActionsModel_B.set = 0U;
 8001850:	4b24      	ldr	r3, [pc, #144]	@ (80018e4 <ActionsModel_BW_Forward+0x460>)
 8001852:	2200      	movs	r2, #0
 8001854:	701a      	strb	r2, [r3, #0]
      ActionsModel_MovingObstacles(0, rtu_sonar, rty_statusObstacles,
 8001856:	4b24      	ldr	r3, [pc, #144]	@ (80018e8 <ActionsModel_BW_Forward+0x464>)
 8001858:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800185a:	6a39      	ldr	r1, [r7, #32]
 800185c:	2000      	movs	r0, #0
 800185e:	f7ff fba5 	bl	8000fac <ActionsModel_MovingObstacles>
      ActionsModel_DW.is_BW_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001862:	4b1f      	ldr	r3, [pc, #124]	@ (80018e0 <ActionsModel_BW_Forward+0x45c>)
 8001864:	2200      	movs	r2, #0
 8001866:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      ActionsModel_DW.exit_port_index_BW_Forward = 2U;
 800186a:	4b1d      	ldr	r3, [pc, #116]	@ (80018e0 <ActionsModel_BW_Forward+0x45c>)
 800186c:	2202      	movs	r2, #2
 800186e:	60da      	str	r2, [r3, #12]
    break;
 8001870:	e024      	b.n	80018bc <ActionsModel_BW_Forward+0x438>
      ActionsModel_MovingObstacles(ActionsModel_B.set, rtu_sonar,
 8001872:	4b1c      	ldr	r3, [pc, #112]	@ (80018e4 <ActionsModel_BW_Forward+0x460>)
 8001874:	7818      	ldrb	r0, [r3, #0]
 8001876:	4b1c      	ldr	r3, [pc, #112]	@ (80018e8 <ActionsModel_BW_Forward+0x464>)
 8001878:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800187a:	6a39      	ldr	r1, [r7, #32]
 800187c:	f7ff fb96 	bl	8000fac <ActionsModel_MovingObstacles>
      *rty_roverAction = RA_FORWARD;
 8001880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001882:	2201      	movs	r2, #1
 8001884:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f9b3 3000 	ldrsh.w	r3, [r3]
 800188c:	425b      	negs	r3, r3
 800188e:	ee07 3a90 	vmov	s15, r3
 8001892:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001896:	eddf 6a15 	vldr	s13, [pc, #84]	@ 80018ec <ActionsModel_BW_Forward+0x468>
 800189a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800189e:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80018f0 <ActionsModel_BW_Forward+0x46c>
 80018a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a8:	edc3 7a01 	vstr	s15, [r3, #4]
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 80018ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ae:	685a      	ldr	r2, [r3, #4]
 80018b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b2:	601a      	str	r2, [r3, #0]
    break;
 80018b4:	e002      	b.n	80018bc <ActionsModel_BW_Forward+0x438>
    break;
 80018b6:	bf00      	nop
 80018b8:	e000      	b.n	80018bc <ActionsModel_BW_Forward+0x438>
    break;
 80018ba:	bf00      	nop
  }

  if (ActionsModel_DW.exit_port_index_BW_Forward == 2U) {
 80018bc:	4b08      	ldr	r3, [pc, #32]	@ (80018e0 <ActionsModel_BW_Forward+0x45c>)
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d109      	bne.n	80018d8 <ActionsModel_BW_Forward+0x454>
    ActionsModel_DW.exit_port_index_BW_Forward = 0U;
 80018c4:	4b06      	ldr	r3, [pc, #24]	@ (80018e0 <ActionsModel_BW_Forward+0x45c>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	60da      	str	r2, [r3, #12]
    ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80018ca:	4b05      	ldr	r3, [pc, #20]	@ (80018e0 <ActionsModel_BW_Forward+0x45c>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    ActionsModel_DW.exit_port_index_Backward = 2U;
 80018d2:	4b03      	ldr	r3, [pc, #12]	@ (80018e0 <ActionsModel_BW_Forward+0x45c>)
 80018d4:	2202      	movs	r2, #2
 80018d6:	609a      	str	r2, [r3, #8]
  }
}
 80018d8:	bf00      	nop
 80018da:	3718      	adds	r7, #24
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	2000008c 	.word	0x2000008c
 80018e4:	20000088 	.word	0x20000088
 80018e8:	200000d4 	.word	0x200000d4
 80018ec:	44000000 	.word	0x44000000
 80018f0:	42c80000 	.word	0x42c80000

080018f4 <ActionsModel_BW_RotateLeft>:
static void ActionsModel_BW_RotateLeft(const ENUM_UserAction
  *rtu_currentUserAction, const BUS_Speed *rtu_speed, const int16_T *rtu_y_lever,
  const real32_T *rtu_gyroscope, const BUS_Sonar *rtu_sonar, BUS_SetPoint
  *rty_setPoint, ENUM_RoverAction *rty_roverAction, ENUM_SafeAction
  *rty_safeAction)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b086      	sub	sp, #24
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
 8001900:	603b      	str	r3, [r7, #0]
  uint8_T rotation_ended;
  *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->left);
 8001902:	6a3b      	ldr	r3, [r7, #32]
 8001904:	881b      	ldrh	r3, [r3, #0]
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff fc3e 	bl	8001188 <ActionsMo_checkSafetyFromRotate>
 800190c:	4603      	mov	r3, r0
 800190e:	461a      	mov	r2, r3
 8001910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001912:	701a      	strb	r2, [r3, #0]
  switch (ActionsModel_DW.is_BW_RotateLeft) {
 8001914:	4b9b      	ldr	r3, [pc, #620]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001916:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800191a:	2b01      	cmp	r3, #1
 800191c:	d002      	beq.n	8001924 <ActionsModel_BW_RotateLeft+0x30>
 800191e:	2b02      	cmp	r3, #2
 8001920:	d037      	beq.n	8001992 <ActionsModel_BW_RotateLeft+0x9e>
 8001922:	e0a2      	b.n	8001a6a <ActionsModel_BW_RotateLeft+0x176>
   case Action_IN_BW_RL_EndedSafeAction:
    if (*rtu_currentUserAction != UA_BACKWARD) {
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2b04      	cmp	r3, #4
 800192a:	d007      	beq.n	800193c <ActionsModel_BW_RotateLeft+0x48>
      ActionsModel_DW.is_BW_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800192c:	4b95      	ldr	r3, [pc, #596]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 800192e:	2200      	movs	r2, #0
 8001930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      ActionsModel_DW.exit_port_index_BW_RotateLeft = 2U;
 8001934:	4b93      	ldr	r3, [pc, #588]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001936:	2202      	movs	r2, #2
 8001938:	61da      	str	r2, [r3, #28]
      /*  Set point */
      rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
        ActionsModel_MAX_SPEED_X;
      rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
    }
    break;
 800193a:	e0f4      	b.n	8001b26 <ActionsModel_BW_RotateLeft+0x232>
    } else if (*rty_safeAction == SA_NONE) {
 800193c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	2b00      	cmp	r3, #0
 8001942:	f040 80f0 	bne.w	8001b26 <ActionsModel_BW_RotateLeft+0x232>
      ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_UserAction;
 8001946:	4b8f      	ldr	r3, [pc, #572]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001948:	2203      	movs	r2, #3
 800194a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a8c      	ldr	r2, [pc, #560]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001954:	6013      	str	r3, [r2, #0]
      *rty_roverAction = RA_ROTATE_LEFT;
 8001956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001958:	2202      	movs	r2, #2
 800195a:	701a      	strb	r2, [r3, #0]
      rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001962:	ee07 3a90 	vmov	s15, r3
 8001966:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800196a:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8001b88 <ActionsModel_BW_RotateLeft+0x294>
 800196e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001972:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8001b8c <ActionsModel_BW_RotateLeft+0x298>
 8001976:	ee67 7a87 	vmul.f32	s15, s15, s14
 800197a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800197c:	edc3 7a00 	vstr	s15, [r3]
      rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8001980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001982:	edd3 7a00 	vldr	s15, [r3]
 8001986:	eef1 7a67 	vneg.f32	s15, s15
 800198a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800198c:	edc3 7a01 	vstr	s15, [r3, #4]
    break;
 8001990:	e0c9      	b.n	8001b26 <ActionsModel_BW_RotateLeft+0x232>

   case ActionsMode_IN_BW_RL_SafeAction:
    /*     */
    if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	edd3 7a00 	vldr	s15, [r3]
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	ed93 7a01 	vldr	s14, [r3, #4]
         rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	edd3 6a02 	vldr	s13, [r3, #8]
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	ed93 6a03 	vldr	s12, [r3, #12]
    if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80019aa:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 80019ae:	eef0 1a46 	vmov.f32	s3, s12
 80019b2:	eeb0 1a66 	vmov.f32	s2, s13
 80019b6:	eef0 0a47 	vmov.f32	s1, s14
 80019ba:	eeb0 0a67 	vmov.f32	s0, s15
 80019be:	f7ff fc23 	bl	8001208 <ActionsModel_areAllSpeedsZero>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d002      	beq.n	80019ce <ActionsModel_BW_RotateLeft+0xda>
      ActionsModel_DW.exit_port_index_BW_RL_SafeActio = 2U;
 80019c8:	4b6e      	ldr	r3, [pc, #440]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 80019ca:	2202      	movs	r2, #2
 80019cc:	621a      	str	r2, [r3, #32]
    }

    if (ActionsModel_DW.exit_port_index_BW_RL_SafeActio == 2U) {
 80019ce:	4b6d      	ldr	r3, [pc, #436]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 80019d0:	6a1b      	ldr	r3, [r3, #32]
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	f040 80a9 	bne.w	8001b2a <ActionsModel_BW_RotateLeft+0x236>
      ActionsModel_DW.exit_port_index_BW_RL_SafeActio = 0U;
 80019d8:	4b6a      	ldr	r3, [pc, #424]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 80019da:	2200      	movs	r2, #0
 80019dc:	621a      	str	r2, [r3, #32]
      if (*rtu_currentUserAction != UA_BACKWARD) {
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	2b04      	cmp	r3, #4
 80019e4:	d007      	beq.n	80019f6 <ActionsModel_BW_RotateLeft+0x102>
        ActionsModel_DW.is_BW_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80019e6:	4b67      	ldr	r3, [pc, #412]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        ActionsModel_DW.exit_port_index_BW_RotateLeft = 2U;
 80019ee:	4b65      	ldr	r3, [pc, #404]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 80019f0:	2202      	movs	r2, #2
 80019f2:	61da      	str	r2, [r3, #28]
        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
        rty_setPoint->leftAxis = 0.0F;
      }
    }
    break;
 80019f4:	e099      	b.n	8001b2a <ActionsModel_BW_RotateLeft+0x236>
      } else if (*rty_safeAction == SA_NONE) {
 80019f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d125      	bne.n	8001a4a <ActionsModel_BW_RotateLeft+0x156>
        ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_UserAction;
 80019fe:	4b61      	ldr	r3, [pc, #388]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001a00:	2203      	movs	r2, #3
 8001a02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a5e      	ldr	r2, [pc, #376]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001a0c:	6013      	str	r3, [r2, #0]
        *rty_roverAction = RA_ROTATE_LEFT;
 8001a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a10:	2202      	movs	r2, #2
 8001a12:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a1a:	ee07 3a90 	vmov	s15, r3
 8001a1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a22:	eddf 6a59 	vldr	s13, [pc, #356]	@ 8001b88 <ActionsModel_BW_RotateLeft+0x294>
 8001a26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a2a:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8001b8c <ActionsModel_BW_RotateLeft+0x298>
 8001a2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a34:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8001a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a3a:	edd3 7a00 	vldr	s15, [r3]
 8001a3e:	eef1 7a67 	vneg.f32	s15, s15
 8001a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a44:	edc3 7a01 	vstr	s15, [r3, #4]
    break;
 8001a48:	e06f      	b.n	8001b2a <ActionsModel_BW_RotateLeft+0x236>
        ActionsModel_DW.is_BW_RotateLeft = Action_IN_BW_RL_EndedSafeAction;
 8001a4a:	4b4e      	ldr	r3, [pc, #312]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        *rty_roverAction = RA_IDLE;
 8001a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a54:	2200      	movs	r2, #0
 8001a56:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 8001a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a5a:	f04f 0200 	mov.w	r2, #0
 8001a5e:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8001a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a62:	f04f 0200 	mov.w	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]
    break;
 8001a68:	e05f      	b.n	8001b2a <ActionsModel_BW_RotateLeft+0x236>

   default:
    /* case IN_BW_RL_UserAction: */
    if (*rty_safeAction != SA_NONE) {
 8001a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d00f      	beq.n	8001a92 <ActionsModel_BW_RotateLeft+0x19e>
      ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_SafeAction;
 8001a72:	4b44      	ldr	r3, [pc, #272]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001a74:	2202      	movs	r2, #2
 8001a76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      *rty_roverAction = RA_BRAKING_HARD;
 8001a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a7c:	2205      	movs	r2, #5
 8001a7e:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8001a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a82:	f04f 0200 	mov.w	r2, #0
 8001a86:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8001a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a8a:	f04f 0200 	mov.w	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }
    }
    break;
 8001a90:	e04c      	b.n	8001b2c <ActionsModel_BW_RotateLeft+0x238>
    } else if (*rtu_currentUserAction != UA_BACKWARD) {
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	2b04      	cmp	r3, #4
 8001a98:	d007      	beq.n	8001aaa <ActionsModel_BW_RotateLeft+0x1b6>
      ActionsModel_DW.is_BW_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001a9a:	4b3a      	ldr	r3, [pc, #232]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      ActionsModel_DW.exit_port_index_BW_RotateLeft = 2U;
 8001aa2:	4b38      	ldr	r3, [pc, #224]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001aa4:	2202      	movs	r2, #2
 8001aa6:	61da      	str	r2, [r3, #28]
    break;
 8001aa8:	e040      	b.n	8001b2c <ActionsModel_BW_RotateLeft+0x238>
      rotation_ended = Acti_trackGyroAngleChangeRobust
 8001aaa:	4b36      	ldr	r3, [pc, #216]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001aac:	edd3 7a00 	vldr	s15, [r3]
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	ed93 7a00 	vldr	s14, [r3]
 8001ab6:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 8001b90 <ActionsModel_BW_RotateLeft+0x29c>
 8001aba:	eef0 0a47 	vmov.f32	s1, s14
 8001abe:	eeb0 0a67 	vmov.f32	s0, s15
 8001ac2:	4834      	ldr	r0, [pc, #208]	@ (8001b94 <ActionsModel_BW_RotateLeft+0x2a0>)
 8001ac4:	f7ff fbe4 	bl	8001290 <Acti_trackGyroAngleChangeRobust>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	75fb      	strb	r3, [r7, #23]
      if (rotation_ended == 1) {
 8001acc:	7dfb      	ldrb	r3, [r7, #23]
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d107      	bne.n	8001ae2 <ActionsModel_BW_RotateLeft+0x1ee>
        ActionsModel_DW.is_BW_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001ad2:	4b2c      	ldr	r3, [pc, #176]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        ActionsModel_DW.exit_port_index_BW_RotateLeft = 3U;
 8001ada:	4b2a      	ldr	r3, [pc, #168]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001adc:	2203      	movs	r2, #3
 8001ade:	61da      	str	r2, [r3, #28]
    break;
 8001ae0:	e024      	b.n	8001b2c <ActionsModel_BW_RotateLeft+0x238>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a27      	ldr	r2, [pc, #156]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001ae8:	6013      	str	r3, [r2, #0]
        *rty_roverAction = RA_ROTATE_LEFT;
 8001aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aec:	2202      	movs	r2, #2
 8001aee:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001af6:	ee07 3a90 	vmov	s15, r3
 8001afa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001afe:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001b88 <ActionsModel_BW_RotateLeft+0x294>
 8001b02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b06:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001b8c <ActionsModel_BW_RotateLeft+0x298>
 8001b0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b10:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8001b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b16:	edd3 7a00 	vldr	s15, [r3]
 8001b1a:	eef1 7a67 	vneg.f32	s15, s15
 8001b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b20:	edc3 7a01 	vstr	s15, [r3, #4]
    break;
 8001b24:	e002      	b.n	8001b2c <ActionsModel_BW_RotateLeft+0x238>
    break;
 8001b26:	bf00      	nop
 8001b28:	e000      	b.n	8001b2c <ActionsModel_BW_RotateLeft+0x238>
    break;
 8001b2a:	bf00      	nop
  }

  switch (ActionsModel_DW.exit_port_index_BW_RotateLeft) {
 8001b2c:	4b15      	ldr	r3, [pc, #84]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001b2e:	69db      	ldr	r3, [r3, #28]
 8001b30:	2b02      	cmp	r3, #2
 8001b32:	d002      	beq.n	8001b3a <ActionsModel_BW_RotateLeft+0x246>
 8001b34:	2b03      	cmp	r3, #3
 8001b36:	d00b      	beq.n	8001b50 <ActionsModel_BW_RotateLeft+0x25c>
    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
    rty_setPoint->leftAxis = 0.0F;
    break;
  }
}
 8001b38:	e020      	b.n	8001b7c <ActionsModel_BW_RotateLeft+0x288>
    ActionsModel_DW.exit_port_index_BW_RotateLeft = 0U;
 8001b3a:	4b12      	ldr	r3, [pc, #72]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	61da      	str	r2, [r3, #28]
    ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001b40:	4b10      	ldr	r3, [pc, #64]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    ActionsModel_DW.exit_port_index_Backward = 2U;
 8001b48:	4b0e      	ldr	r3, [pc, #56]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001b4a:	2202      	movs	r2, #2
 8001b4c:	609a      	str	r2, [r3, #8]
    break;
 8001b4e:	e015      	b.n	8001b7c <ActionsModel_BW_RotateLeft+0x288>
    ActionsModel_DW.exit_port_index_BW_RotateLeft = 0U;
 8001b50:	4b0c      	ldr	r3, [pc, #48]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	61da      	str	r2, [r3, #28]
    ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors2;
 8001b56:	4b0b      	ldr	r3, [pc, #44]	@ (8001b84 <ActionsModel_BW_RotateLeft+0x290>)
 8001b58:	2205      	movs	r2, #5
 8001b5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    *rty_roverAction = RA_BRAKING_SMOOTH;
 8001b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b60:	2206      	movs	r2, #6
 8001b62:	701a      	strb	r2, [r3, #0]
    *rty_safeAction = SA_NONE;
 8001b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b66:	2200      	movs	r2, #0
 8001b68:	701a      	strb	r2, [r3, #0]
    rty_setPoint->rightAxis = 0.0F;
 8001b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b6c:	f04f 0200 	mov.w	r2, #0
 8001b70:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b74:	f04f 0200 	mov.w	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]
    break;
 8001b7a:	bf00      	nop
}
 8001b7c:	bf00      	nop
 8001b7e:	3718      	adds	r7, #24
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	2000008c 	.word	0x2000008c
 8001b88:	44000000 	.word	0x44000000
 8001b8c:	42a00000 	.word	0x42a00000
 8001b90:	43340000 	.word	0x43340000
 8001b94:	20000090 	.word	0x20000090

08001b98 <Ac_enter_internal_FW_SafeAction>:

/* Function for Chart: '<Root>/RoverAction' */
static void Ac_enter_internal_FW_SafeAction(const real32_T *rtu_gyroscope,
  BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction, ENUM_SafeAction
  *rty_safeAction)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	60b9      	str	r1, [r7, #8]
 8001ba2:	607a      	str	r2, [r7, #4]
 8001ba4:	603b      	str	r3, [r7, #0]
  switch (*rty_safeAction) {
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	2b04      	cmp	r3, #4
 8001bac:	d015      	beq.n	8001bda <Ac_enter_internal_FW_SafeAction+0x42>
 8001bae:	2b04      	cmp	r3, #4
 8001bb0:	dc3b      	bgt.n	8001c2a <Ac_enter_internal_FW_SafeAction+0x92>
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d021      	beq.n	8001bfa <Ac_enter_internal_FW_SafeAction+0x62>
 8001bb6:	2b03      	cmp	r3, #3
 8001bb8:	d137      	bne.n	8001c2a <Ac_enter_internal_FW_SafeAction+0x92>
   case SA_BRAKING_HARD:
    ActionsModel_DW.is_FW_SafeAction = ActionsModel_IN_FW_BrakingHard;
 8001bba:	4b2b      	ldr	r3, [pc, #172]	@ (8001c68 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    *rty_roverAction = RA_BRAKING_HARD;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2205      	movs	r2, #5
 8001bc6:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	f04f 0200 	mov.w	r2, #0
 8001bce:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	f04f 0200 	mov.w	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
    break;
 8001bd8:	e03f      	b.n	8001c5a <Ac_enter_internal_FW_SafeAction+0xc2>

   case SA_BRAKING_SMOOTH:
    ActionsModel_DW.is_FW_SafeAction = ActionsMode_IN_FW_BrakingSmooth;
 8001bda:	4b23      	ldr	r3, [pc, #140]	@ (8001c68 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001bdc:	2202      	movs	r2, #2
 8001bde:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    *rty_roverAction = RA_BRAKING_SMOOTH;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2206      	movs	r2, #6
 8001be6:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	f04f 0200 	mov.w	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
    break;
 8001bf8:	e02f      	b.n	8001c5a <Ac_enter_internal_FW_SafeAction+0xc2>

   case SA_SWERVE_RIGHT:
    ActionsModel_DW.accumulated_change = 0.0F;
 8001bfa:	4b1b      	ldr	r3, [pc, #108]	@ (8001c68 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	605a      	str	r2, [r3, #4]
    ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a18      	ldr	r2, [pc, #96]	@ (8001c68 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001c08:	6013      	str	r3, [r2, #0]
    ActionsModel_DW.is_FW_SafeAction = ActionsMode_IN_FW_SR_StopMotors;
 8001c0a:	4b17      	ldr	r3, [pc, #92]	@ (8001c68 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001c0c:	2206      	movs	r2, #6
 8001c0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    *rty_roverAction = RA_BRAKING_HARD;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2205      	movs	r2, #5
 8001c16:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	f04f 0200 	mov.w	r2, #0
 8001c1e:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	f04f 0200 	mov.w	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
    break;
 8001c28:	e017      	b.n	8001c5a <Ac_enter_internal_FW_SafeAction+0xc2>

   default:
    /* [safeAction == ENUM_SafeAction.SA_SWERVE_LEFT] */
    ActionsModel_DW.accumulated_change = 0.0F;
 8001c2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001c68 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001c2c:	f04f 0200 	mov.w	r2, #0
 8001c30:	605a      	str	r2, [r3, #4]
    ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a0c      	ldr	r2, [pc, #48]	@ (8001c68 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001c38:	6013      	str	r3, [r2, #0]
    ActionsModel_DW.is_FW_SafeAction = ActionsMode_IN_FW_SL_StopMotors;
 8001c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c68 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001c3c:	2204      	movs	r2, #4
 8001c3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    *rty_roverAction = RA_BRAKING_HARD;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2205      	movs	r2, #5
 8001c46:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	f04f 0200 	mov.w	r2, #0
 8001c4e:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	f04f 0200 	mov.w	r2, #0
 8001c56:	601a      	str	r2, [r3, #0]
    break;
 8001c58:	bf00      	nop
  }
}
 8001c5a:	bf00      	nop
 8001c5c:	3714      	adds	r7, #20
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	2000008c 	.word	0x2000008c

08001c6c <ActionsModel_Backward>:
static void ActionsModel_Backward(const ENUM_UserAction *rtu_currentUserAction,
  const BUS_Speed *rtu_speed, const int16_T *rtu_y_lever, const real32_T
  *rtu_gyroscope, const BUS_Sonar *rtu_sonar, BUS_SetPoint *rty_setPoint,
  ENUM_RoverAction *rty_roverAction, ENUM_SafeAction *rty_safeAction,
  ENUM_TrackingObstacles *rty_statusObstacles, BUS_RedLeds *rty_redLeds)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08c      	sub	sp, #48	@ 0x30
 8001c70:	af06      	add	r7, sp, #24
 8001c72:	60f8      	str	r0, [r7, #12]
 8001c74:	60b9      	str	r1, [r7, #8]
 8001c76:	607a      	str	r2, [r7, #4]
 8001c78:	603b      	str	r3, [r7, #0]
  uint8_T rotation_ended;
  switch (ActionsModel_DW.is_Backward) {
 8001c7a:	4ba5      	ldr	r3, [pc, #660]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c80:	3b01      	subs	r3, #1
 8001c82:	2b03      	cmp	r3, #3
 8001c84:	f200 823b 	bhi.w	80020fe <ActionsModel_Backward+0x492>
 8001c88:	a201      	add	r2, pc, #4	@ (adr r2, 8001c90 <ActionsModel_Backward+0x24>)
 8001c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c8e:	bf00      	nop
 8001c90:	08001ca1 	.word	0x08001ca1
 8001c94:	08001cc3 	.word	0x08001cc3
 8001c98:	08001f53 	.word	0x08001f53
 8001c9c:	08001f71 	.word	0x08001f71
   case ActionsModel_IN_BW_Forward:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    ActionsModel_BW_Forward(rtu_currentUserAction, rtu_speed, rtu_y_lever,
 8001ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ca2:	9304      	str	r3, [sp, #16]
 8001ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ca6:	9303      	str	r3, [sp, #12]
 8001ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001caa:	9302      	str	r3, [sp, #8]
 8001cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cae:	9301      	str	r3, [sp, #4]
 8001cb0:	6a3b      	ldr	r3, [r7, #32]
 8001cb2:	9300      	str	r3, [sp, #0]
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	68b9      	ldr	r1, [r7, #8]
 8001cba:	68f8      	ldr	r0, [r7, #12]
 8001cbc:	f7ff fbe2 	bl	8001484 <ActionsModel_BW_Forward>
      rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction, rty_safeAction,
      rty_statusObstacles);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 8001cc0:	e29b      	b.n	80021fa <ActionsModel_Backward+0x58e>
   case ActionsMod_IN_BW_RR_RotateRight:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->right);
 8001cc2:	6a3b      	ldr	r3, [r7, #32]
 8001cc4:	889b      	ldrh	r3, [r3, #4]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff fa5e 	bl	8001188 <ActionsMo_checkSafetyFromRotate>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	461a      	mov	r2, r3
 8001cd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cd2:	701a      	strb	r2, [r3, #0]

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    switch (ActionsModel_DW.is_BW_RR_RotateRight) {
 8001cd4:	4b8e      	ldr	r3, [pc, #568]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001cd6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d002      	beq.n	8001ce4 <ActionsModel_Backward+0x78>
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d037      	beq.n	8001d52 <ActionsModel_Backward+0xe6>
 8001ce2:	e0a2      	b.n	8001e2a <ActionsModel_Backward+0x1be>
     case Action_IN_BW_RR_EndedSafeAction:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (*rtu_currentUserAction != UA_BACKWARD) {
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	2b04      	cmp	r3, #4
 8001cea:	d007      	beq.n	8001cfc <ActionsModel_Backward+0x90>
        ActionsModel_DW.is_BW_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001cec:	4b88      	ldr	r3, [pc, #544]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 2U;
 8001cf4:	4b86      	ldr	r3, [pc, #536]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001cf6:	2202      	movs	r2, #2
 8001cf8:	615a      	str	r2, [r3, #20]
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8001cfa:	e0f4      	b.n	8001ee6 <ActionsModel_Backward+0x27a>
      } else if (*rty_safeAction == SA_NONE) {
 8001cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	f040 80f0 	bne.w	8001ee6 <ActionsModel_Backward+0x27a>
        ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_UserAction;
 8001d06:	4b82      	ldr	r3, [pc, #520]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001d08:	2203      	movs	r2, #3
 8001d0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a7f      	ldr	r2, [pc, #508]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001d14:	6013      	str	r3, [r2, #0]
        *rty_roverAction = RA_ROTATE_RIGHT;
 8001d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d18:	2203      	movs	r2, #3
 8001d1a:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d22:	ee07 3a90 	vmov	s15, r3
 8001d26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d2a:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 8001f14 <ActionsModel_Backward+0x2a8>
 8001d2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d32:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 8001f18 <ActionsModel_Backward+0x2ac>
 8001d36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d3c:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
 8001d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d42:	edd3 7a01 	vldr	s15, [r3, #4]
 8001d46:	eef1 7a67 	vneg.f32	s15, s15
 8001d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d4c:	edc3 7a00 	vstr	s15, [r3]
      break;
 8001d50:	e0c9      	b.n	8001ee6 <ActionsModel_Backward+0x27a>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	edd3 7a00 	vldr	s15, [r3]
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	edd3 6a02 	vldr	s13, [r3, #8]
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001d6a:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001d6e:	eef0 1a46 	vmov.f32	s3, s12
 8001d72:	eeb0 1a66 	vmov.f32	s2, s13
 8001d76:	eef0 0a47 	vmov.f32	s1, s14
 8001d7a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d7e:	f7ff fa43 	bl	8001208 <ActionsModel_areAllSpeedsZero>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d002      	beq.n	8001d8e <ActionsModel_Backward+0x122>
        ActionsModel_DW.exit_port_index_BW_RR_SafeActio = 2U;
 8001d88:	4b61      	ldr	r3, [pc, #388]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001d8a:	2202      	movs	r2, #2
 8001d8c:	619a      	str	r2, [r3, #24]
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (ActionsModel_DW.exit_port_index_BW_RR_SafeActio == 2U) {
 8001d8e:	4b60      	ldr	r3, [pc, #384]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001d90:	699b      	ldr	r3, [r3, #24]
 8001d92:	2b02      	cmp	r3, #2
 8001d94:	f040 80a9 	bne.w	8001eea <ActionsModel_Backward+0x27e>
        ActionsModel_DW.exit_port_index_BW_RR_SafeActio = 0U;
 8001d98:	4b5d      	ldr	r3, [pc, #372]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	619a      	str	r2, [r3, #24]

        /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
         *  Chart: '<Root>/RoverAction'
         */
        /* Chart: '<Root>/RoverAction' */
        if (*rtu_currentUserAction != UA_BACKWARD) {
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	2b04      	cmp	r3, #4
 8001da4:	d007      	beq.n	8001db6 <ActionsModel_Backward+0x14a>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001da6:	4b5a      	ldr	r3, [pc, #360]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 2U;
 8001dae:	4b58      	ldr	r3, [pc, #352]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001db0:	2202      	movs	r2, #2
 8001db2:	615a      	str	r2, [r3, #20]
          rty_setPoint->leftAxis = 0.0F;
        }

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 8001db4:	e099      	b.n	8001eea <ActionsModel_Backward+0x27e>
        } else if (*rty_safeAction == SA_NONE) {
 8001db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d125      	bne.n	8001e0a <ActionsModel_Backward+0x19e>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_UserAction;
 8001dbe:	4b54      	ldr	r3, [pc, #336]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001dc0:	2203      	movs	r2, #3
 8001dc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a51      	ldr	r2, [pc, #324]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001dcc:	6013      	str	r3, [r2, #0]
          *rty_roverAction = RA_ROTATE_RIGHT;
 8001dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dd0:	2203      	movs	r2, #3
 8001dd2:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dda:	ee07 3a90 	vmov	s15, r3
 8001dde:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001de2:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 8001f14 <ActionsModel_Backward+0x2a8>
 8001de6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dea:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001f18 <ActionsModel_Backward+0x2ac>
 8001dee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df4:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
 8001df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dfa:	edd3 7a01 	vldr	s15, [r3, #4]
 8001dfe:	eef1 7a67 	vneg.f32	s15, s15
 8001e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e04:	edc3 7a00 	vstr	s15, [r3]
      break;
 8001e08:	e06f      	b.n	8001eea <ActionsModel_Backward+0x27e>
          ActionsModel_DW.is_BW_RR_RotateRight = Action_IN_BW_RR_EndedSafeAction;
 8001e0a:	4b41      	ldr	r3, [pc, #260]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          *rty_roverAction = RA_IDLE;
 8001e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e14:	2200      	movs	r2, #0
 8001e16:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 8001e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e1a:	f04f 0200 	mov.w	r2, #0
 8001e1e:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 8001e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e22:	f04f 0200 	mov.w	r2, #0
 8001e26:	601a      	str	r2, [r3, #0]
      break;
 8001e28:	e05f      	b.n	8001eea <ActionsModel_Backward+0x27e>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /* case IN_BW_RR_UserAction: */
      if (*rty_safeAction != SA_NONE) {
 8001e2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d00f      	beq.n	8001e52 <ActionsModel_Backward+0x1e6>
        ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_SafeAction;
 8001e32:	4b37      	ldr	r3, [pc, #220]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001e34:	2202      	movs	r2, #2
 8001e36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        *rty_roverAction = RA_BRAKING_HARD;
 8001e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e3c:	2205      	movs	r2, #5
 8001e3e:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8001e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e42:	f04f 0200 	mov.w	r2, #0
 8001e46:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8001e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4a:	f04f 0200 	mov.w	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
          rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
        }
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8001e50:	e04c      	b.n	8001eec <ActionsModel_Backward+0x280>
      } else if (*rtu_currentUserAction != UA_BACKWARD) {
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	2b04      	cmp	r3, #4
 8001e58:	d007      	beq.n	8001e6a <ActionsModel_Backward+0x1fe>
        ActionsModel_DW.is_BW_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001e5a:	4b2d      	ldr	r3, [pc, #180]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 2U;
 8001e62:	4b2b      	ldr	r3, [pc, #172]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001e64:	2202      	movs	r2, #2
 8001e66:	615a      	str	r2, [r3, #20]
      break;
 8001e68:	e040      	b.n	8001eec <ActionsModel_Backward+0x280>
        rotation_ended = Acti_trackGyroAngleChangeRobust
 8001e6a:	4b29      	ldr	r3, [pc, #164]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001e6c:	edd3 7a00 	vldr	s15, [r3]
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	ed93 7a00 	vldr	s14, [r3]
 8001e76:	ed9f 1a29 	vldr	s2, [pc, #164]	@ 8001f1c <ActionsModel_Backward+0x2b0>
 8001e7a:	eef0 0a47 	vmov.f32	s1, s14
 8001e7e:	eeb0 0a67 	vmov.f32	s0, s15
 8001e82:	4827      	ldr	r0, [pc, #156]	@ (8001f20 <ActionsModel_Backward+0x2b4>)
 8001e84:	f7ff fa04 	bl	8001290 <Acti_trackGyroAngleChangeRobust>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	75fb      	strb	r3, [r7, #23]
        if (rotation_ended == 1) {
 8001e8c:	7dfb      	ldrb	r3, [r7, #23]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d107      	bne.n	8001ea2 <ActionsModel_Backward+0x236>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001e92:	4b1f      	ldr	r3, [pc, #124]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 3U;
 8001e9a:	4b1d      	ldr	r3, [pc, #116]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001e9c:	2203      	movs	r2, #3
 8001e9e:	615a      	str	r2, [r3, #20]
      break;
 8001ea0:	e024      	b.n	8001eec <ActionsModel_Backward+0x280>
          ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a1a      	ldr	r2, [pc, #104]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001ea8:	6013      	str	r3, [r2, #0]
          *rty_roverAction = RA_ROTATE_RIGHT;
 8001eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001eac:	2203      	movs	r2, #3
 8001eae:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eb6:	ee07 3a90 	vmov	s15, r3
 8001eba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ebe:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8001f14 <ActionsModel_Backward+0x2a8>
 8001ec2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ec6:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001f18 <ActionsModel_Backward+0x2ac>
 8001eca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed0:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
 8001ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed6:	edd3 7a01 	vldr	s15, [r3, #4]
 8001eda:	eef1 7a67 	vneg.f32	s15, s15
 8001ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee0:	edc3 7a00 	vstr	s15, [r3]
      break;
 8001ee4:	e002      	b.n	8001eec <ActionsModel_Backward+0x280>
      break;
 8001ee6:	bf00      	nop
 8001ee8:	e000      	b.n	8001eec <ActionsModel_Backward+0x280>
      break;
 8001eea:	bf00      	nop
    }

    switch (ActionsModel_DW.exit_port_index_BW_RR_RotateRig) {
 8001eec:	4b08      	ldr	r3, [pc, #32]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001eee:	695b      	ldr	r3, [r3, #20]
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d002      	beq.n	8001efa <ActionsModel_Backward+0x28e>
 8001ef4:	2b03      	cmp	r3, #3
 8001ef6:	d015      	beq.n	8001f24 <ActionsModel_Backward+0x2b8>
      rty_setPoint->leftAxis = 0.0F;

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
    }
    break;
 8001ef8:	e17f      	b.n	80021fa <ActionsModel_Backward+0x58e>
      ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 0U;
 8001efa:	4b05      	ldr	r3, [pc, #20]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	615a      	str	r2, [r3, #20]
      ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001f00:	4b03      	ldr	r3, [pc, #12]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      ActionsModel_DW.exit_port_index_Backward = 2U;
 8001f08:	4b01      	ldr	r3, [pc, #4]	@ (8001f10 <ActionsModel_Backward+0x2a4>)
 8001f0a:	2202      	movs	r2, #2
 8001f0c:	609a      	str	r2, [r3, #8]
      break;
 8001f0e:	e01f      	b.n	8001f50 <ActionsModel_Backward+0x2e4>
 8001f10:	2000008c 	.word	0x2000008c
 8001f14:	44000000 	.word	0x44000000
 8001f18:	42a00000 	.word	0x42a00000
 8001f1c:	43340000 	.word	0x43340000
 8001f20:	20000090 	.word	0x20000090
      ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 0U;
 8001f24:	4bae      	ldr	r3, [pc, #696]	@ (80021e0 <ActionsModel_Backward+0x574>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	615a      	str	r2, [r3, #20]
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors2;
 8001f2a:	4bad      	ldr	r3, [pc, #692]	@ (80021e0 <ActionsModel_Backward+0x574>)
 8001f2c:	2205      	movs	r2, #5
 8001f2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8001f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f34:	2206      	movs	r2, #6
 8001f36:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8001f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = 0.0F;
 8001f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f40:	f04f 0200 	mov.w	r2, #0
 8001f44:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8001f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f48:	f04f 0200 	mov.w	r2, #0
 8001f4c:	601a      	str	r2, [r3, #0]
      break;
 8001f4e:	bf00      	nop
    break;
 8001f50:	e153      	b.n	80021fa <ActionsModel_Backward+0x58e>
   case ActionsModel_IN_BW_RotateLeft:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    ActionsModel_BW_RotateLeft(rtu_currentUserAction, rtu_speed, rtu_y_lever,
 8001f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f54:	9303      	str	r3, [sp, #12]
 8001f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f58:	9302      	str	r3, [sp, #8]
 8001f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f5c:	9301      	str	r3, [sp, #4]
 8001f5e:	6a3b      	ldr	r3, [r7, #32]
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	68b9      	ldr	r1, [r7, #8]
 8001f68:	68f8      	ldr	r0, [r7, #12]
 8001f6a:	f7ff fcc3 	bl	80018f4 <ActionsModel_BW_RotateLeft>
      rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction, rty_safeAction);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 8001f6e:	e144      	b.n	80021fa <ActionsModel_Backward+0x58e>
   case ActionsModel_IN_BW_StopMotors1:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    if (*rtu_currentUserAction != UA_BACKWARD) {
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	2b04      	cmp	r3, #4
 8001f76:	d007      	beq.n	8001f88 <ActionsModel_Backward+0x31c>
      ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001f78:	4b99      	ldr	r3, [pc, #612]	@ (80021e0 <ActionsModel_Backward+0x574>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      ActionsModel_DW.exit_port_index_Backward = 2U;
 8001f80:	4b97      	ldr	r3, [pc, #604]	@ (80021e0 <ActionsModel_Backward+0x574>)
 8001f82:	2202      	movs	r2, #2
 8001f84:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 8001f86:	e128      	b.n	80021da <ActionsModel_Backward+0x56e>
    } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1,
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	edd3 7a00 	vldr	s15, [r3]
                rtu_speed->motor2, rtu_speed->motor3, rtu_speed->motor4,
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	ed93 7a01 	vldr	s14, [r3, #4]
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	edd3 6a02 	vldr	s13, [r3, #8]
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	ed93 6a03 	vldr	s12, [r3, #12]
    } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1,
 8001fa0:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001fa4:	eef0 1a46 	vmov.f32	s3, s12
 8001fa8:	eeb0 1a66 	vmov.f32	s2, s13
 8001fac:	eef0 0a47 	vmov.f32	s1, s14
 8001fb0:	eeb0 0a67 	vmov.f32	s0, s15
 8001fb4:	f7ff f928 	bl	8001208 <ActionsModel_areAllSpeedsZero>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	f000 810d 	beq.w	80021da <ActionsModel_Backward+0x56e>
      if (rtu_sonar->left > ActionsM_MIN_DISTANCE_TO_ROTATE) {
 8001fc0:	6a3b      	ldr	r3, [r7, #32]
 8001fc2:	881b      	ldrh	r3, [r3, #0]
 8001fc4:	2b14      	cmp	r3, #20
 8001fc6:	d94a      	bls.n	800205e <ActionsModel_Backward+0x3f2>
        ActionsModel_DW.is_Backward = ActionsModel_IN_BW_RotateLeft;
 8001fc8:	4b85      	ldr	r3, [pc, #532]	@ (80021e0 <ActionsModel_Backward+0x574>)
 8001fca:	2203      	movs	r2, #3
 8001fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->left);
 8001fd0:	6a3b      	ldr	r3, [r7, #32]
 8001fd2:	881b      	ldrh	r3, [r3, #0]
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff f8d7 	bl	8001188 <ActionsMo_checkSafetyFromRotate>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	461a      	mov	r2, r3
 8001fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fe0:	701a      	strb	r2, [r3, #0]
        ActionsModel_DW.accumulated_change = 0.0F;
 8001fe2:	4b7f      	ldr	r3, [pc, #508]	@ (80021e0 <ActionsModel_Backward+0x574>)
 8001fe4:	f04f 0200 	mov.w	r2, #0
 8001fe8:	605a      	str	r2, [r3, #4]
        if (*rty_safeAction != SA_NONE) {
 8001fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d00f      	beq.n	8002012 <ActionsModel_Backward+0x3a6>
          ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_SafeAction;
 8001ff2:	4b7b      	ldr	r3, [pc, #492]	@ (80021e0 <ActionsModel_Backward+0x574>)
 8001ff4:	2202      	movs	r2, #2
 8001ff6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          *rty_roverAction = RA_BRAKING_HARD;
 8001ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ffc:	2205      	movs	r2, #5
 8001ffe:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 8002000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002002:	f04f 0200 	mov.w	r2, #0
 8002006:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 8002008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800200a:	f04f 0200 	mov.w	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
    break;
 8002010:	e0e3      	b.n	80021da <ActionsModel_Backward+0x56e>
          ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_UserAction;
 8002012:	4b73      	ldr	r3, [pc, #460]	@ (80021e0 <ActionsModel_Backward+0x574>)
 8002014:	2203      	movs	r2, #3
 8002016:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a70      	ldr	r2, [pc, #448]	@ (80021e0 <ActionsModel_Backward+0x574>)
 8002020:	6013      	str	r3, [r2, #0]
          *rty_roverAction = RA_ROTATE_LEFT;
 8002022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002024:	2202      	movs	r2, #2
 8002026:	701a      	strb	r2, [r3, #0]
          rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800202e:	ee07 3a90 	vmov	s15, r3
 8002032:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002036:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 80021e4 <ActionsModel_Backward+0x578>
 800203a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800203e:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 80021e8 <ActionsModel_Backward+0x57c>
 8002042:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002048:	edc3 7a00 	vstr	s15, [r3]
          rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 800204c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800204e:	edd3 7a00 	vldr	s15, [r3]
 8002052:	eef1 7a67 	vneg.f32	s15, s15
 8002056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002058:	edc3 7a01 	vstr	s15, [r3, #4]
    break;
 800205c:	e0bd      	b.n	80021da <ActionsModel_Backward+0x56e>
      } else if (rtu_sonar->right > ActionsM_MIN_DISTANCE_TO_ROTATE) {
 800205e:	6a3b      	ldr	r3, [r7, #32]
 8002060:	889b      	ldrh	r3, [r3, #4]
 8002062:	2b14      	cmp	r3, #20
 8002064:	f240 80b9 	bls.w	80021da <ActionsModel_Backward+0x56e>
        ActionsModel_DW.is_Backward = ActionsMod_IN_BW_RR_RotateRight;
 8002068:	4b5d      	ldr	r3, [pc, #372]	@ (80021e0 <ActionsModel_Backward+0x574>)
 800206a:	2202      	movs	r2, #2
 800206c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->right);
 8002070:	6a3b      	ldr	r3, [r7, #32]
 8002072:	889b      	ldrh	r3, [r3, #4]
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff f887 	bl	8001188 <ActionsMo_checkSafetyFromRotate>
 800207a:	4603      	mov	r3, r0
 800207c:	461a      	mov	r2, r3
 800207e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002080:	701a      	strb	r2, [r3, #0]
        ActionsModel_DW.accumulated_change = 0.0F;
 8002082:	4b57      	ldr	r3, [pc, #348]	@ (80021e0 <ActionsModel_Backward+0x574>)
 8002084:	f04f 0200 	mov.w	r2, #0
 8002088:	605a      	str	r2, [r3, #4]
        if (*rty_safeAction != SA_NONE) {
 800208a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d00f      	beq.n	80020b2 <ActionsModel_Backward+0x446>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_SafeAction;
 8002092:	4b53      	ldr	r3, [pc, #332]	@ (80021e0 <ActionsModel_Backward+0x574>)
 8002094:	2202      	movs	r2, #2
 8002096:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          *rty_roverAction = RA_BRAKING_HARD;
 800209a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800209c:	2205      	movs	r2, #5
 800209e:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 80020a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a2:	f04f 0200 	mov.w	r2, #0
 80020a6:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 80020a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020aa:	f04f 0200 	mov.w	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]
    break;
 80020b0:	e093      	b.n	80021da <ActionsModel_Backward+0x56e>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_UserAction;
 80020b2:	4b4b      	ldr	r3, [pc, #300]	@ (80021e0 <ActionsModel_Backward+0x574>)
 80020b4:	2203      	movs	r2, #3
 80020b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a48      	ldr	r2, [pc, #288]	@ (80021e0 <ActionsModel_Backward+0x574>)
 80020c0:	6013      	str	r3, [r2, #0]
          *rty_roverAction = RA_ROTATE_RIGHT;
 80020c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020c4:	2203      	movs	r2, #3
 80020c6:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020ce:	ee07 3a90 	vmov	s15, r3
 80020d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020d6:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80021e4 <ActionsModel_Backward+0x578>
 80020da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020de:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80021e8 <ActionsModel_Backward+0x57c>
 80020e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e8:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
 80020ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ee:	edd3 7a01 	vldr	s15, [r3, #4]
 80020f2:	eef1 7a67 	vneg.f32	s15, s15
 80020f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f8:	edc3 7a00 	vstr	s15, [r3]
    break;
 80020fc:	e06d      	b.n	80021da <ActionsModel_Backward+0x56e>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    /* case IN_BW_StopMotors2: */
    if (*rtu_currentUserAction != UA_BACKWARD) {
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	2b04      	cmp	r3, #4
 8002104:	d007      	beq.n	8002116 <ActionsModel_Backward+0x4aa>
      ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002106:	4b36      	ldr	r3, [pc, #216]	@ (80021e0 <ActionsModel_Backward+0x574>)
 8002108:	2200      	movs	r2, #0
 800210a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      ActionsModel_DW.exit_port_index_Backward = 2U;
 800210e:	4b34      	ldr	r3, [pc, #208]	@ (80021e0 <ActionsModel_Backward+0x574>)
 8002110:	2202      	movs	r2, #2
 8002112:	609a      	str	r2, [r3, #8]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 8002114:	e070      	b.n	80021f8 <ActionsModel_Backward+0x58c>
    } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1,
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	edd3 7a00 	vldr	s15, [r3]
                rtu_speed->motor2, rtu_speed->motor3, rtu_speed->motor4,
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	edd3 6a02 	vldr	s13, [r3, #8]
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	ed93 6a03 	vldr	s12, [r3, #12]
    } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1,
 800212e:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8002132:	eef0 1a46 	vmov.f32	s3, s12
 8002136:	eeb0 1a66 	vmov.f32	s2, s13
 800213a:	eef0 0a47 	vmov.f32	s1, s14
 800213e:	eeb0 0a67 	vmov.f32	s0, s15
 8002142:	f7ff f861 	bl	8001208 <ActionsModel_areAllSpeedsZero>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d055      	beq.n	80021f8 <ActionsModel_Backward+0x58c>
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_Forward;
 800214c:	4b24      	ldr	r3, [pc, #144]	@ (80021e0 <ActionsModel_Backward+0x574>)
 800214e:	2201      	movs	r2, #1
 8002150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8002154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002156:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 8002158:	6a3b      	ldr	r3, [r7, #32]
 800215a:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 800215c:	4619      	mov	r1, r3
 800215e:	4610      	mov	r0, r2
 8002160:	f7ff f825 	bl	80011ae <ActionsM_checkSafetyFromForward>
 8002164:	4603      	mov	r3, r0
 8002166:	461a      	mov	r2, r3
 8002168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800216a:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 800216c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d00a      	beq.n	800218a <ActionsModel_Backward+0x51e>
        ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_SafeAction;
 8002174:	4b1a      	ldr	r3, [pc, #104]	@ (80021e0 <ActionsModel_Backward+0x574>)
 8002176:	2202      	movs	r2, #2
 8002178:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        enter_internal_BW_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 800217c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800217e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002180:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002182:	6838      	ldr	r0, [r7, #0]
 8002184:	f7ff f914 	bl	80013b0 <enter_internal_BW_FW_SafeAction>
    break;
 8002188:	e036      	b.n	80021f8 <ActionsModel_Backward+0x58c>
        ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_UserAction;
 800218a:	4b15      	ldr	r3, [pc, #84]	@ (80021e0 <ActionsModel_Backward+0x574>)
 800218c:	2203      	movs	r2, #3
 800218e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        ActionsModel_B.set = 1U;
 8002192:	4b16      	ldr	r3, [pc, #88]	@ (80021ec <ActionsModel_Backward+0x580>)
 8002194:	2201      	movs	r2, #1
 8002196:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8002198:	4b15      	ldr	r3, [pc, #84]	@ (80021f0 <ActionsModel_Backward+0x584>)
 800219a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800219c:	6a39      	ldr	r1, [r7, #32]
 800219e:	2001      	movs	r0, #1
 80021a0:	f7fe ff04 	bl	8000fac <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 80021a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021a6:	2201      	movs	r2, #1
 80021a8:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021b0:	425b      	negs	r3, r3
 80021b2:	ee07 3a90 	vmov	s15, r3
 80021b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021ba:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 80021e4 <ActionsModel_Backward+0x578>
 80021be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021c2:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80021f4 <ActionsModel_Backward+0x588>
 80021c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021cc:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 80021d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d2:	685a      	ldr	r2, [r3, #4]
 80021d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d6:	601a      	str	r2, [r3, #0]
    break;
 80021d8:	e00e      	b.n	80021f8 <ActionsModel_Backward+0x58c>
    break;
 80021da:	bf00      	nop
 80021dc:	e00d      	b.n	80021fa <ActionsModel_Backward+0x58e>
 80021de:	bf00      	nop
 80021e0:	2000008c 	.word	0x2000008c
 80021e4:	44000000 	.word	0x44000000
 80021e8:	42a00000 	.word	0x42a00000
 80021ec:	20000088 	.word	0x20000088
 80021f0:	200000d4 	.word	0x200000d4
 80021f4:	42c80000 	.word	0x42c80000
    break;
 80021f8:	bf00      	nop
  }

  if (ActionsModel_DW.exit_port_index_Backward == 2U) {
 80021fa:	4b75      	ldr	r3, [pc, #468]	@ (80023d0 <ActionsModel_Backward+0x764>)
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	2b02      	cmp	r3, #2
 8002200:	f040 80e2 	bne.w	80023c8 <ActionsModel_Backward+0x75c>
    ActionsModel_DW.exit_port_index_Backward = 0U;
 8002204:	4b72      	ldr	r3, [pc, #456]	@ (80023d0 <ActionsModel_Backward+0x764>)
 8002206:	2200      	movs	r2, #0
 8002208:	609a      	str	r2, [r3, #8]

    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    switch (*rtu_currentUserAction) {
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	3b01      	subs	r3, #1
 8002210:	2b05      	cmp	r3, #5
 8002212:	f200 80c0 	bhi.w	8002396 <ActionsModel_Backward+0x72a>
 8002216:	a201      	add	r2, pc, #4	@ (adr r2, 800221c <ActionsModel_Backward+0x5b0>)
 8002218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800221c:	080022bf 	.word	0x080022bf
 8002220:	08002291 	.word	0x08002291
 8002224:	08002263 	.word	0x08002263
 8002228:	08002235 	.word	0x08002235
 800222c:	08002371 	.word	0x08002371
 8002230:	0800234b 	.word	0x0800234b
     case UA_BACKWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 8002234:	4b66      	ldr	r3, [pc, #408]	@ (80023d0 <ActionsModel_Backward+0x764>)
 8002236:	2201      	movs	r2, #1
 8002238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 800223c:	4b64      	ldr	r3, [pc, #400]	@ (80023d0 <ActionsModel_Backward+0x764>)
 800223e:	2204      	movs	r2, #4
 8002240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002246:	2206      	movs	r2, #6
 8002248:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800224a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800224c:	2200      	movs	r2, #0
 800224e:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002252:	f04f 0200 	mov.w	r2, #0
 8002256:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800225a:	f04f 0200 	mov.w	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
      break;
 8002260:	e0b2      	b.n	80023c8 <ActionsModel_Backward+0x75c>

     case UA_ROTATE_RIGHT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 8002262:	4b5b      	ldr	r3, [pc, #364]	@ (80023d0 <ActionsModel_Backward+0x764>)
 8002264:	2207      	movs	r2, #7
 8002266:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 800226a:	4b59      	ldr	r3, [pc, #356]	@ (80023d0 <ActionsModel_Backward+0x764>)
 800226c:	2202      	movs	r2, #2
 800226e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002274:	2206      	movs	r2, #6
 8002276:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800227a:	2200      	movs	r2, #0
 800227c:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 800227e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002280:	f04f 0200 	mov.w	r2, #0
 8002284:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002288:	f04f 0200 	mov.w	r2, #0
 800228c:	601a      	str	r2, [r3, #0]
      break;
 800228e:	e09b      	b.n	80023c8 <ActionsModel_Backward+0x75c>

     case UA_ROTATE_LEFT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8002290:	4b4f      	ldr	r3, [pc, #316]	@ (80023d0 <ActionsModel_Backward+0x764>)
 8002292:	2206      	movs	r2, #6
 8002294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8002298:	4b4d      	ldr	r3, [pc, #308]	@ (80023d0 <ActionsModel_Backward+0x764>)
 800229a:	2202      	movs	r2, #2
 800229c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 80022a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022a2:	2206      	movs	r2, #6
 80022a4:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 80022a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022a8:	2200      	movs	r2, #0
 80022aa:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 80022ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ae:	f04f 0200 	mov.w	r2, #0
 80022b2:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 80022b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b6:	f04f 0200 	mov.w	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
      break;
 80022bc:	e084      	b.n	80023c8 <ActionsModel_Backward+0x75c>

     case UA_FORWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 80022be:	4b44      	ldr	r3, [pc, #272]	@ (80023d0 <ActionsModel_Backward+0x764>)
 80022c0:	2204      	movs	r2, #4
 80022c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80022c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022c8:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 80022ca:	6a3b      	ldr	r3, [r7, #32]
 80022cc:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80022ce:	4619      	mov	r1, r3
 80022d0:	4610      	mov	r0, r2
 80022d2:	f7fe ff6c 	bl	80011ae <ActionsM_checkSafetyFromForward>
 80022d6:	4603      	mov	r3, r0
 80022d8:	461a      	mov	r2, r3
 80022da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022dc:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 80022de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d00a      	beq.n	80022fc <ActionsModel_Backward+0x690>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 80022e6:	4b3a      	ldr	r3, [pc, #232]	@ (80023d0 <ActionsModel_Backward+0x764>)
 80022e8:	2202      	movs	r2, #2
 80022ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 80022ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80022f2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80022f4:	6838      	ldr	r0, [r7, #0]
 80022f6:	f7ff fc4f 	bl	8001b98 <Ac_enter_internal_FW_SafeAction>
        /*  Set point */
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_Y;
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
      break;
 80022fa:	e065      	b.n	80023c8 <ActionsModel_Backward+0x75c>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 80022fc:	4b34      	ldr	r3, [pc, #208]	@ (80023d0 <ActionsModel_Backward+0x764>)
 80022fe:	2203      	movs	r2, #3
 8002300:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 8002304:	4b33      	ldr	r3, [pc, #204]	@ (80023d4 <ActionsModel_Backward+0x768>)
 8002306:	2201      	movs	r2, #1
 8002308:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 800230a:	4b33      	ldr	r3, [pc, #204]	@ (80023d8 <ActionsModel_Backward+0x76c>)
 800230c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800230e:	6a39      	ldr	r1, [r7, #32]
 8002310:	2001      	movs	r0, #1
 8002312:	f7fe fe4b 	bl	8000fac <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 8002316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002318:	2201      	movs	r2, #1
 800231a:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002322:	ee07 3a90 	vmov	s15, r3
 8002326:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800232a:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 80023dc <ActionsModel_Backward+0x770>
 800232e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002332:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80023e0 <ActionsModel_Backward+0x774>
 8002336:	ee67 7a87 	vmul.f32	s15, s15, s14
 800233a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800233c:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002342:	685a      	ldr	r2, [r3, #4]
 8002344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002346:	601a      	str	r2, [r3, #0]
      break;
 8002348:	e03e      	b.n	80023c8 <ActionsModel_Backward+0x75c>

     case UA_BRAKING_SMOOTH:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 800234a:	4b21      	ldr	r3, [pc, #132]	@ (80023d0 <ActionsModel_Backward+0x764>)
 800234c:	2203      	movs	r2, #3
 800234e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002354:	2206      	movs	r2, #6
 8002356:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800235a:	2200      	movs	r2, #0
 800235c:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 800235e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002360:	f04f 0200 	mov.w	r2, #0
 8002364:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002368:	f04f 0200 	mov.w	r2, #0
 800236c:	601a      	str	r2, [r3, #0]
      break;
 800236e:	e02b      	b.n	80023c8 <ActionsModel_Backward+0x75c>

     case UA_BRAKING_HARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8002370:	4b17      	ldr	r3, [pc, #92]	@ (80023d0 <ActionsModel_Backward+0x764>)
 8002372:	2202      	movs	r2, #2
 8002374:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_HARD;
 8002378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800237a:	2205      	movs	r2, #5
 800237c:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800237e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002380:	2200      	movs	r2, #0
 8002382:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002386:	f04f 0200 	mov.w	r2, #0
 800238a:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800238c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800238e:	f04f 0200 	mov.w	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
      break;
 8002394:	e018      	b.n	80023c8 <ActionsModel_Backward+0x75c>

     default:
      /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
         [currentUserAction == ENUM_UserAction.UA_NONE] */
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 8002396:	4b0e      	ldr	r3, [pc, #56]	@ (80023d0 <ActionsModel_Backward+0x764>)
 8002398:	2205      	movs	r2, #5
 800239a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_IDLE;
 800239e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023a0:	2200      	movs	r2, #0
 80023a2:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 80023a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023a6:	2200      	movs	r2, #0
 80023a8:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 80023aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ac:	f04f 0200 	mov.w	r2, #0
 80023b0:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 80023b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b4:	f04f 0200 	mov.w	r2, #0
 80023b8:	601a      	str	r2, [r3, #0]

      /*  Led */
      rty_redLeds->left = RED_OFF;
 80023ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023bc:	2200      	movs	r2, #0
 80023be:	701a      	strb	r2, [r3, #0]
      rty_redLeds->right = RED_OFF;
 80023c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023c2:	2200      	movs	r2, #0
 80023c4:	705a      	strb	r2, [r3, #1]
      break;
 80023c6:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }
}
 80023c8:	bf00      	nop
 80023ca:	3718      	adds	r7, #24
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	2000008c 	.word	0x2000008c
 80023d4:	20000088 	.word	0x20000088
 80023d8:	200000d4 	.word	0x200000d4
 80023dc:	44000000 	.word	0x44000000
 80023e0:	42c80000 	.word	0x42c80000

080023e4 <ActionsModel_Forward>:
static void ActionsModel_Forward(const ENUM_UserAction *rtu_currentUserAction,
  const BUS_Speed *rtu_speed, const int16_T *rtu_y_lever, const real32_T
  *rtu_gyroscope, const BUS_Sonar *rtu_sonar, BUS_SetPoint *rty_setPoint,
  ENUM_RoverAction *rty_roverAction, ENUM_SafeAction *rty_safeAction,
  ENUM_TrackingObstacles *rty_statusObstacles, BUS_RedLeds *rty_redLeds)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b086      	sub	sp, #24
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
 80023f0:	603b      	str	r3, [r7, #0]

  /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
   *  Chart: '<Root>/RoverAction'
   */
  /* Chart: '<Root>/RoverAction' */
  *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80023f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023f4:	781a      	ldrb	r2, [r3, #0]
    rtu_sonar->front);
 80023f6:	6a3b      	ldr	r3, [r7, #32]
 80023f8:	885b      	ldrh	r3, [r3, #2]
  *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80023fa:	4619      	mov	r1, r3
 80023fc:	4610      	mov	r0, r2
 80023fe:	f7fe fed6 	bl	80011ae <ActionsM_checkSafetyFromForward>
 8002402:	4603      	mov	r3, r0
 8002404:	461a      	mov	r2, r3
 8002406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002408:	701a      	strb	r2, [r3, #0]

  /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  switch (ActionsModel_DW.is_Forward) {
 800240a:	4bb4      	ldr	r3, [pc, #720]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 800240c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002410:	2b01      	cmp	r3, #1
 8002412:	d002      	beq.n	800241a <ActionsModel_Forward+0x36>
 8002414:	2b02      	cmp	r3, #2
 8002416:	d038      	beq.n	800248a <ActionsModel_Forward+0xa6>
 8002418:	e1ad      	b.n	8002776 <ActionsModel_Forward+0x392>
   case ActionsMo_IN_FW_EndedSafeAction:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    if (*rtu_currentUserAction != UA_FORWARD) {
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	781b      	ldrb	r3, [r3, #0]
 800241e:	2b01      	cmp	r3, #1
 8002420:	d007      	beq.n	8002432 <ActionsModel_Forward+0x4e>
      ActionsModel_DW.is_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002422:	4bae      	ldr	r3, [pc, #696]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 8002424:	2200      	movs	r2, #0
 8002426:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      ActionsModel_DW.exit_port_index_Forward = 2U;
 800242a:	4bac      	ldr	r3, [pc, #688]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 800242c:	2202      	movs	r2, #2
 800242e:	625a      	str	r2, [r3, #36]	@ 0x24
        ActionsModel_MAX_SPEED_Y;
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 8002430:	e1ef      	b.n	8002812 <ActionsModel_Forward+0x42e>
    } else if (*rty_safeAction == SA_NONE) {
 8002432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	2b00      	cmp	r3, #0
 8002438:	f040 81eb 	bne.w	8002812 <ActionsModel_Forward+0x42e>
      ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 800243c:	4ba7      	ldr	r3, [pc, #668]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 800243e:	2203      	movs	r2, #3
 8002440:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      ActionsModel_B.set = 1U;
 8002444:	4ba6      	ldr	r3, [pc, #664]	@ (80026e0 <ActionsModel_Forward+0x2fc>)
 8002446:	2201      	movs	r2, #1
 8002448:	701a      	strb	r2, [r3, #0]
      ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 800244a:	4ba6      	ldr	r3, [pc, #664]	@ (80026e4 <ActionsModel_Forward+0x300>)
 800244c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800244e:	6a39      	ldr	r1, [r7, #32]
 8002450:	2001      	movs	r0, #1
 8002452:	f7fe fdab 	bl	8000fac <ActionsModel_MovingObstacles>
      *rty_roverAction = RA_FORWARD;
 8002456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002458:	2201      	movs	r2, #1
 800245a:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002462:	ee07 3a90 	vmov	s15, r3
 8002466:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800246a:	eddf 6a9f 	vldr	s13, [pc, #636]	@ 80026e8 <ActionsModel_Forward+0x304>
 800246e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002472:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 80026ec <ActionsModel_Forward+0x308>
 8002476:	ee67 7a87 	vmul.f32	s15, s15, s14
 800247a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247c:	edc3 7a01 	vstr	s15, [r3, #4]
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002482:	685a      	ldr	r2, [r3, #4]
 8002484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002486:	601a      	str	r2, [r3, #0]
    break;
 8002488:	e1c3      	b.n	8002812 <ActionsModel_Forward+0x42e>

   case ActionsModel_IN_FW_SafeAction:
    switch (ActionsModel_DW.is_FW_SafeAction) {
 800248a:	4b94      	ldr	r3, [pc, #592]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 800248c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002490:	3b01      	subs	r3, #1
 8002492:	2b04      	cmp	r3, #4
 8002494:	f200 80d9 	bhi.w	800264a <ActionsModel_Forward+0x266>
 8002498:	a201      	add	r2, pc, #4	@ (adr r2, 80024a0 <ActionsModel_Forward+0xbc>)
 800249a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800249e:	bf00      	nop
 80024a0:	080024b5 	.word	0x080024b5
 80024a4:	080024fd 	.word	0x080024fd
 80024a8:	0800256d 	.word	0x0800256d
 80024ac:	080025af 	.word	0x080025af
 80024b0:	08002609 	.word	0x08002609
     case ActionsModel_IN_FW_BrakingHard:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	edd3 7a00 	vldr	s15, [r3]
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	edd3 6a02 	vldr	s13, [r3, #8]
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80024cc:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 80024d0:	eef0 1a46 	vmov.f32	s3, s12
 80024d4:	eeb0 1a66 	vmov.f32	s2, s13
 80024d8:	eef0 0a47 	vmov.f32	s1, s14
 80024dc:	eeb0 0a67 	vmov.f32	s0, s15
 80024e0:	f7fe fe92 	bl	8001208 <ActionsModel_areAllSpeedsZero>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	f000 80dc 	beq.w	80026a4 <ActionsModel_Forward+0x2c0>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80024ec:	4b7b      	ldr	r3, [pc, #492]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        ActionsModel_DW.exit_port_index_FW_SafeAction = 2U;
 80024f4:	4b79      	ldr	r3, [pc, #484]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 80024f6:	2202      	movs	r2, #2
 80024f8:	629a      	str	r2, [r3, #40]	@ 0x28
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 80024fa:	e0d3      	b.n	80026a4 <ActionsModel_Forward+0x2c0>
     case ActionsMode_IN_FW_BrakingSmooth:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	edd3 7a00 	vldr	s15, [r3]
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	edd3 6a02 	vldr	s13, [r3, #8]
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002514:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8002518:	eef0 1a46 	vmov.f32	s3, s12
 800251c:	eeb0 1a66 	vmov.f32	s2, s13
 8002520:	eef0 0a47 	vmov.f32	s1, s14
 8002524:	eeb0 0a67 	vmov.f32	s0, s15
 8002528:	f7fe fe6e 	bl	8001208 <ActionsModel_areAllSpeedsZero>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d007      	beq.n	8002542 <ActionsModel_Forward+0x15e>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002532:	4b6a      	ldr	r3, [pc, #424]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 8002534:	2200      	movs	r2, #0
 8002536:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        ActionsModel_DW.exit_port_index_FW_SafeAction = 2U;
 800253a:	4b68      	ldr	r3, [pc, #416]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 800253c:	2202      	movs	r2, #2
 800253e:	629a      	str	r2, [r3, #40]	@ 0x28
        rty_setPoint->rightAxis = 0.0F;
        rty_setPoint->leftAxis = 0.0F;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8002540:	e0b2      	b.n	80026a8 <ActionsModel_Forward+0x2c4>
      } else if (*rty_safeAction == SA_BRAKING_HARD) {
 8002542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	2b03      	cmp	r3, #3
 8002548:	f040 80ae 	bne.w	80026a8 <ActionsModel_Forward+0x2c4>
        ActionsModel_DW.is_FW_SafeAction = ActionsModel_IN_FW_BrakingHard;
 800254c:	4b63      	ldr	r3, [pc, #396]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        *rty_roverAction = RA_BRAKING_HARD;
 8002554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002556:	2205      	movs	r2, #5
 8002558:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 800255a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800255c:	f04f 0200 	mov.w	r2, #0
 8002560:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002564:	f04f 0200 	mov.w	r2, #0
 8002568:	601a      	str	r2, [r3, #0]
      break;
 800256a:	e09d      	b.n	80026a8 <ActionsModel_Forward+0x2c4>
     case ActionsMode_IN_FW_SL_RotateLeft:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      rotation_ended = Acti_trackGyroAngleChangeRobust
 800256c:	4b5b      	ldr	r3, [pc, #364]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 800256e:	edd3 7a00 	vldr	s15, [r3]
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	ed93 7a00 	vldr	s14, [r3]
 8002578:	ed9f 1a5d 	vldr	s2, [pc, #372]	@ 80026f0 <ActionsModel_Forward+0x30c>
 800257c:	eef0 0a47 	vmov.f32	s1, s14
 8002580:	eeb0 0a67 	vmov.f32	s0, s15
 8002584:	485b      	ldr	r0, [pc, #364]	@ (80026f4 <ActionsModel_Forward+0x310>)
 8002586:	f7fe fe83 	bl	8001290 <Acti_trackGyroAngleChangeRobust>
 800258a:	4603      	mov	r3, r0
 800258c:	75fb      	strb	r3, [r7, #23]
        (&ActionsModel_DW.accumulated_change, ActionsModel_DW.previousGyroscope,
         *rtu_gyroscope, ActionsModel_SWERVE_DEGREE);

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (rotation_ended == 1) {
 800258e:	7dfb      	ldrb	r3, [r7, #23]
 8002590:	2b01      	cmp	r3, #1
 8002592:	d107      	bne.n	80025a4 <ActionsModel_Forward+0x1c0>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002594:	4b51      	ldr	r3, [pc, #324]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 8002596:	2200      	movs	r2, #0
 8002598:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        ActionsModel_DW.exit_port_index_FW_SafeAction = 2U;
 800259c:	4b4f      	ldr	r3, [pc, #316]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 800259e:	2202      	movs	r2, #2
 80025a0:	629a      	str	r2, [r3, #40]	@ 0x28
        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 80025a2:	e086      	b.n	80026b2 <ActionsModel_Forward+0x2ce>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a4c      	ldr	r2, [pc, #304]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 80025aa:	6013      	str	r3, [r2, #0]
      break;
 80025ac:	e081      	b.n	80026b2 <ActionsModel_Forward+0x2ce>
     case ActionsMode_IN_FW_SL_StopMotors:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	edd3 7a00 	vldr	s15, [r3]
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	edd3 6a02 	vldr	s13, [r3, #8]
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80025c6:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 80025ca:	eef0 1a46 	vmov.f32	s3, s12
 80025ce:	eeb0 1a66 	vmov.f32	s2, s13
 80025d2:	eef0 0a47 	vmov.f32	s1, s14
 80025d6:	eeb0 0a67 	vmov.f32	s0, s15
 80025da:	f7fe fe15 	bl	8001208 <ActionsModel_areAllSpeedsZero>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d063      	beq.n	80026ac <ActionsModel_Forward+0x2c8>
        ActionsModel_DW.is_FW_SafeAction = ActionsMode_IN_FW_SL_RotateLeft;
 80025e4:	4b3d      	ldr	r3, [pc, #244]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 80025e6:	2203      	movs	r2, #3
 80025e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        *rty_roverAction = RA_ROTATE_LEFT;
 80025ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025ee:	2202      	movs	r2, #2
 80025f0:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = ActionsModel_SPEED_SWERVE;
 80025f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f4:	4a40      	ldr	r2, [pc, #256]	@ (80026f8 <ActionsModel_Forward+0x314>)
 80025f6:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = -40.0F;
 80025f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fa:	4a40      	ldr	r2, [pc, #256]	@ (80026fc <ActionsModel_Forward+0x318>)
 80025fc:	601a      	str	r2, [r3, #0]

        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a36      	ldr	r2, [pc, #216]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 8002604:	6013      	str	r3, [r2, #0]
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8002606:	e051      	b.n	80026ac <ActionsModel_Forward+0x2c8>
     case ActionsMod_IN_FW_SR_RotateRight:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      rotation_ended = Acti_trackGyroAngleChangeRobust
 8002608:	4b34      	ldr	r3, [pc, #208]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 800260a:	edd3 7a00 	vldr	s15, [r3]
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	ed93 7a00 	vldr	s14, [r3]
 8002614:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 80026f0 <ActionsModel_Forward+0x30c>
 8002618:	eef0 0a47 	vmov.f32	s1, s14
 800261c:	eeb0 0a67 	vmov.f32	s0, s15
 8002620:	4834      	ldr	r0, [pc, #208]	@ (80026f4 <ActionsModel_Forward+0x310>)
 8002622:	f7fe fe35 	bl	8001290 <Acti_trackGyroAngleChangeRobust>
 8002626:	4603      	mov	r3, r0
 8002628:	75fb      	strb	r3, [r7, #23]
        (&ActionsModel_DW.accumulated_change, ActionsModel_DW.previousGyroscope,
         *rtu_gyroscope, ActionsModel_SWERVE_DEGREE);

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (rotation_ended == 1) {
 800262a:	7dfb      	ldrb	r3, [r7, #23]
 800262c:	2b01      	cmp	r3, #1
 800262e:	d107      	bne.n	8002640 <ActionsModel_Forward+0x25c>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002630:	4b2a      	ldr	r3, [pc, #168]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 8002632:	2200      	movs	r2, #0
 8002634:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        ActionsModel_DW.exit_port_index_FW_SafeAction = 2U;
 8002638:	4b28      	ldr	r3, [pc, #160]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 800263a:	2202      	movs	r2, #2
 800263c:	629a      	str	r2, [r3, #40]	@ 0x28
        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 800263e:	e038      	b.n	80026b2 <ActionsModel_Forward+0x2ce>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a25      	ldr	r2, [pc, #148]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 8002646:	6013      	str	r3, [r2, #0]
      break;
 8002648:	e033      	b.n	80026b2 <ActionsModel_Forward+0x2ce>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /* case IN_FW_SR_StopMotors: */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	edd3 7a00 	vldr	s15, [r3]
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	edd3 6a02 	vldr	s13, [r3, #8]
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002662:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8002666:	eef0 1a46 	vmov.f32	s3, s12
 800266a:	eeb0 1a66 	vmov.f32	s2, s13
 800266e:	eef0 0a47 	vmov.f32	s1, s14
 8002672:	eeb0 0a67 	vmov.f32	s0, s15
 8002676:	f7fe fdc7 	bl	8001208 <ActionsModel_areAllSpeedsZero>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d017      	beq.n	80026b0 <ActionsModel_Forward+0x2cc>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_FW_SR_RotateRight;
 8002680:	4b16      	ldr	r3, [pc, #88]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 8002682:	2205      	movs	r2, #5
 8002684:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        *rty_roverAction = RA_ROTATE_RIGHT;
 8002688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800268a:	2203      	movs	r2, #3
 800268c:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = -40.0F;
 800268e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002690:	4a1a      	ldr	r2, [pc, #104]	@ (80026fc <ActionsModel_Forward+0x318>)
 8002692:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = ActionsModel_SPEED_SWERVE;
 8002694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002696:	4a18      	ldr	r2, [pc, #96]	@ (80026f8 <ActionsModel_Forward+0x314>)
 8002698:	601a      	str	r2, [r3, #0]

        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a0f      	ldr	r2, [pc, #60]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 80026a0:	6013      	str	r3, [r2, #0]
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 80026a2:	e005      	b.n	80026b0 <ActionsModel_Forward+0x2cc>
      break;
 80026a4:	bf00      	nop
 80026a6:	e004      	b.n	80026b2 <ActionsModel_Forward+0x2ce>
      break;
 80026a8:	bf00      	nop
 80026aa:	e002      	b.n	80026b2 <ActionsModel_Forward+0x2ce>
      break;
 80026ac:	bf00      	nop
 80026ae:	e000      	b.n	80026b2 <ActionsModel_Forward+0x2ce>
      break;
 80026b0:	bf00      	nop
    }

    if (ActionsModel_DW.exit_port_index_FW_SafeAction == 2U) {
 80026b2:	4b0a      	ldr	r3, [pc, #40]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 80026b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	f040 80ad 	bne.w	8002816 <ActionsModel_Forward+0x432>
      ActionsModel_DW.exit_port_index_FW_SafeAction = 0U;
 80026bc:	4b07      	ldr	r3, [pc, #28]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 80026be:	2200      	movs	r2, #0
 80026c0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (*rtu_currentUserAction != UA_FORWARD) {
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d01a      	beq.n	8002700 <ActionsModel_Forward+0x31c>
        ActionsModel_DW.is_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80026ca:	4b04      	ldr	r3, [pc, #16]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_DW.exit_port_index_Forward = 2U;
 80026d2:	4b02      	ldr	r3, [pc, #8]	@ (80026dc <ActionsModel_Forward+0x2f8>)
 80026d4:	2202      	movs	r2, #2
 80026d6:	625a      	str	r2, [r3, #36]	@ 0x24
        rty_setPoint->leftAxis = 0.0F;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    }
    break;
 80026d8:	e09d      	b.n	8002816 <ActionsModel_Forward+0x432>
 80026da:	bf00      	nop
 80026dc:	2000008c 	.word	0x2000008c
 80026e0:	20000088 	.word	0x20000088
 80026e4:	200000d4 	.word	0x200000d4
 80026e8:	44000000 	.word	0x44000000
 80026ec:	42c80000 	.word	0x42c80000
 80026f0:	42340000 	.word	0x42340000
 80026f4:	20000090 	.word	0x20000090
 80026f8:	42200000 	.word	0x42200000
 80026fc:	c2200000 	.word	0xc2200000
      } else if (*rty_safeAction == SA_NONE) {
 8002700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d126      	bne.n	8002756 <ActionsModel_Forward+0x372>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8002708:	4bab      	ldr	r3, [pc, #684]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 800270a:	2203      	movs	r2, #3
 800270c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 8002710:	4baa      	ldr	r3, [pc, #680]	@ (80029bc <ActionsModel_Forward+0x5d8>)
 8002712:	2201      	movs	r2, #1
 8002714:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8002716:	4baa      	ldr	r3, [pc, #680]	@ (80029c0 <ActionsModel_Forward+0x5dc>)
 8002718:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800271a:	6a39      	ldr	r1, [r7, #32]
 800271c:	2001      	movs	r0, #1
 800271e:	f7fe fc45 	bl	8000fac <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 8002722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002724:	2201      	movs	r2, #1
 8002726:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800272e:	ee07 3a90 	vmov	s15, r3
 8002732:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002736:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 80029c4 <ActionsModel_Forward+0x5e0>
 800273a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800273e:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 80029c8 <ActionsModel_Forward+0x5e4>
 8002742:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002748:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 800274c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800274e:	685a      	ldr	r2, [r3, #4]
 8002750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002752:	601a      	str	r2, [r3, #0]
    break;
 8002754:	e05f      	b.n	8002816 <ActionsModel_Forward+0x432>
        ActionsModel_DW.is_Forward = ActionsMo_IN_FW_EndedSafeAction;
 8002756:	4b98      	ldr	r3, [pc, #608]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 8002758:	2201      	movs	r2, #1
 800275a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        *rty_roverAction = RA_IDLE;
 800275e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002760:	2200      	movs	r2, #0
 8002762:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 8002764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002766:	f04f 0200 	mov.w	r2, #0
 800276a:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 800276c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800276e:	f04f 0200 	mov.w	r2, #0
 8002772:	601a      	str	r2, [r3, #0]
    break;
 8002774:	e04f      	b.n	8002816 <ActionsModel_Forward+0x432>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    /* case IN_FW_UserAction: */
    if (*rty_safeAction != SA_NONE) {
 8002776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d013      	beq.n	80027a6 <ActionsModel_Forward+0x3c2>
      /*  Stop tracking */
      ActionsModel_B.set = 0U;
 800277e:	4b8f      	ldr	r3, [pc, #572]	@ (80029bc <ActionsModel_Forward+0x5d8>)
 8002780:	2200      	movs	r2, #0
 8002782:	701a      	strb	r2, [r3, #0]

      /* Chart: '<Root>/MovingObstacles' */
      /* Chart: '<Root>/MovingObstacles' */
      ActionsModel_MovingObstacles(0, rtu_sonar, rty_statusObstacles,
 8002784:	4b8e      	ldr	r3, [pc, #568]	@ (80029c0 <ActionsModel_Forward+0x5dc>)
 8002786:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002788:	6a39      	ldr	r1, [r7, #32]
 800278a:	2000      	movs	r0, #0
 800278c:	f7fe fc0e 	bl	8000fac <ActionsModel_MovingObstacles>
        &ActionsModel_DW.sf_MovingObstacles);
      ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 8002790:	4b89      	ldr	r3, [pc, #548]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 8002792:	2202      	movs	r2, #2
 8002794:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8002798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800279a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800279c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800279e:	6838      	ldr	r0, [r7, #0]
 80027a0:	f7ff f9fa 	bl	8001b98 <Ac_enter_internal_FW_SafeAction>
        ActionsModel_MAX_SPEED_Y;
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 80027a4:	e038      	b.n	8002818 <ActionsModel_Forward+0x434>
    } else if (*rtu_currentUserAction != UA_FORWARD) {
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d010      	beq.n	80027d0 <ActionsModel_Forward+0x3ec>
      ActionsModel_B.set = 0U;
 80027ae:	4b83      	ldr	r3, [pc, #524]	@ (80029bc <ActionsModel_Forward+0x5d8>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	701a      	strb	r2, [r3, #0]
      ActionsModel_MovingObstacles(0, rtu_sonar, rty_statusObstacles,
 80027b4:	4b82      	ldr	r3, [pc, #520]	@ (80029c0 <ActionsModel_Forward+0x5dc>)
 80027b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027b8:	6a39      	ldr	r1, [r7, #32]
 80027ba:	2000      	movs	r0, #0
 80027bc:	f7fe fbf6 	bl	8000fac <ActionsModel_MovingObstacles>
      ActionsModel_DW.is_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80027c0:	4b7d      	ldr	r3, [pc, #500]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      ActionsModel_DW.exit_port_index_Forward = 2U;
 80027c8:	4b7b      	ldr	r3, [pc, #492]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 80027ca:	2202      	movs	r2, #2
 80027cc:	625a      	str	r2, [r3, #36]	@ 0x24
    break;
 80027ce:	e023      	b.n	8002818 <ActionsModel_Forward+0x434>
      ActionsModel_MovingObstacles(ActionsModel_B.set, rtu_sonar,
 80027d0:	4b7a      	ldr	r3, [pc, #488]	@ (80029bc <ActionsModel_Forward+0x5d8>)
 80027d2:	7818      	ldrb	r0, [r3, #0]
 80027d4:	4b7a      	ldr	r3, [pc, #488]	@ (80029c0 <ActionsModel_Forward+0x5dc>)
 80027d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027d8:	6a39      	ldr	r1, [r7, #32]
 80027da:	f7fe fbe7 	bl	8000fac <ActionsModel_MovingObstacles>
      *rty_roverAction = RA_FORWARD;
 80027de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027e0:	2201      	movs	r2, #1
 80027e2:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027ea:	ee07 3a90 	vmov	s15, r3
 80027ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027f2:	eddf 6a74 	vldr	s13, [pc, #464]	@ 80029c4 <ActionsModel_Forward+0x5e0>
 80027f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027fa:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 80029c8 <ActionsModel_Forward+0x5e4>
 80027fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002804:	edc3 7a01 	vstr	s15, [r3, #4]
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280e:	601a      	str	r2, [r3, #0]
    break;
 8002810:	e002      	b.n	8002818 <ActionsModel_Forward+0x434>
    break;
 8002812:	bf00      	nop
 8002814:	e000      	b.n	8002818 <ActionsModel_Forward+0x434>
    break;
 8002816:	bf00      	nop
  }

  if (ActionsModel_DW.exit_port_index_Forward == 2U) {
 8002818:	4b67      	ldr	r3, [pc, #412]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 800281a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800281c:	2b02      	cmp	r3, #2
 800281e:	f040 80ee 	bne.w	80029fe <ActionsModel_Forward+0x61a>
    ActionsModel_DW.exit_port_index_Forward = 0U;
 8002822:	4b65      	ldr	r3, [pc, #404]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 8002824:	2200      	movs	r2, #0
 8002826:	625a      	str	r2, [r3, #36]	@ 0x24

    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    switch (*rtu_currentUserAction) {
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	3b01      	subs	r3, #1
 800282e:	2b05      	cmp	r3, #5
 8002830:	f200 80cc 	bhi.w	80029cc <ActionsModel_Forward+0x5e8>
 8002834:	a201      	add	r2, pc, #4	@ (adr r2, 800283c <ActionsModel_Forward+0x458>)
 8002836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800283a:	bf00      	nop
 800283c:	080028df 	.word	0x080028df
 8002840:	080028b1 	.word	0x080028b1
 8002844:	08002883 	.word	0x08002883
 8002848:	08002855 	.word	0x08002855
 800284c:	08002991 	.word	0x08002991
 8002850:	0800296b 	.word	0x0800296b
     case UA_BACKWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 8002854:	4b58      	ldr	r3, [pc, #352]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 8002856:	2201      	movs	r2, #1
 8002858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 800285c:	4b56      	ldr	r3, [pc, #344]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 800285e:	2204      	movs	r2, #4
 8002860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002866:	2206      	movs	r2, #6
 8002868:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800286a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800286c:	2200      	movs	r2, #0
 800286e:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002872:	f04f 0200 	mov.w	r2, #0
 8002876:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287a:	f04f 0200 	mov.w	r2, #0
 800287e:	601a      	str	r2, [r3, #0]
      break;
 8002880:	e0bd      	b.n	80029fe <ActionsModel_Forward+0x61a>

     case UA_ROTATE_RIGHT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 8002882:	4b4d      	ldr	r3, [pc, #308]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 8002884:	2207      	movs	r2, #7
 8002886:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 800288a:	4b4b      	ldr	r3, [pc, #300]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 800288c:	2202      	movs	r2, #2
 800288e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002894:	2206      	movs	r2, #6
 8002896:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800289a:	2200      	movs	r2, #0
 800289c:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 800289e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a0:	f04f 0200 	mov.w	r2, #0
 80028a4:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 80028a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a8:	f04f 0200 	mov.w	r2, #0
 80028ac:	601a      	str	r2, [r3, #0]
      break;
 80028ae:	e0a6      	b.n	80029fe <ActionsModel_Forward+0x61a>

     case UA_ROTATE_LEFT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 80028b0:	4b41      	ldr	r3, [pc, #260]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 80028b2:	2206      	movs	r2, #6
 80028b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 80028b8:	4b3f      	ldr	r3, [pc, #252]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 80028ba:	2202      	movs	r2, #2
 80028bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 80028c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028c2:	2206      	movs	r2, #6
 80028c4:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 80028c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028c8:	2200      	movs	r2, #0
 80028ca:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 80028cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ce:	f04f 0200 	mov.w	r2, #0
 80028d2:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 80028d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d6:	f04f 0200 	mov.w	r2, #0
 80028da:	601a      	str	r2, [r3, #0]
      break;
 80028dc:	e08f      	b.n	80029fe <ActionsModel_Forward+0x61a>

     case UA_FORWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 80028de:	4b36      	ldr	r3, [pc, #216]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 80028e0:	2204      	movs	r2, #4
 80028e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80028e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028e8:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 80028ea:	6a3b      	ldr	r3, [r7, #32]
 80028ec:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80028ee:	4619      	mov	r1, r3
 80028f0:	4610      	mov	r0, r2
 80028f2:	f7fe fc5c 	bl	80011ae <ActionsM_checkSafetyFromForward>
 80028f6:	4603      	mov	r3, r0
 80028f8:	461a      	mov	r2, r3
 80028fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028fc:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 80028fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00a      	beq.n	800291c <ActionsModel_Forward+0x538>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 8002906:	4b2c      	ldr	r3, [pc, #176]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 8002908:	2202      	movs	r2, #2
 800290a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 800290e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002910:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002912:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002914:	6838      	ldr	r0, [r7, #0]
 8002916:	f7ff f93f 	bl	8001b98 <Ac_enter_internal_FW_SafeAction>
        /*  Set point */
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_Y;
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
      break;
 800291a:	e070      	b.n	80029fe <ActionsModel_Forward+0x61a>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 800291c:	4b26      	ldr	r3, [pc, #152]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 800291e:	2203      	movs	r2, #3
 8002920:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 8002924:	4b25      	ldr	r3, [pc, #148]	@ (80029bc <ActionsModel_Forward+0x5d8>)
 8002926:	2201      	movs	r2, #1
 8002928:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 800292a:	4b25      	ldr	r3, [pc, #148]	@ (80029c0 <ActionsModel_Forward+0x5dc>)
 800292c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800292e:	6a39      	ldr	r1, [r7, #32]
 8002930:	2001      	movs	r0, #1
 8002932:	f7fe fb3b 	bl	8000fac <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 8002936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002938:	2201      	movs	r2, #1
 800293a:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002942:	ee07 3a90 	vmov	s15, r3
 8002946:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800294a:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80029c4 <ActionsModel_Forward+0x5e0>
 800294e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002952:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80029c8 <ActionsModel_Forward+0x5e4>
 8002956:	ee67 7a87 	vmul.f32	s15, s15, s14
 800295a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800295c:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002962:	685a      	ldr	r2, [r3, #4]
 8002964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002966:	601a      	str	r2, [r3, #0]
      break;
 8002968:	e049      	b.n	80029fe <ActionsModel_Forward+0x61a>

     case UA_BRAKING_SMOOTH:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 800296a:	4b13      	ldr	r3, [pc, #76]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 800296c:	2203      	movs	r2, #3
 800296e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002974:	2206      	movs	r2, #6
 8002976:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800297a:	2200      	movs	r2, #0
 800297c:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 800297e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002980:	f04f 0200 	mov.w	r2, #0
 8002984:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002988:	f04f 0200 	mov.w	r2, #0
 800298c:	601a      	str	r2, [r3, #0]
      break;
 800298e:	e036      	b.n	80029fe <ActionsModel_Forward+0x61a>

     case UA_BRAKING_HARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8002990:	4b09      	ldr	r3, [pc, #36]	@ (80029b8 <ActionsModel_Forward+0x5d4>)
 8002992:	2202      	movs	r2, #2
 8002994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_HARD;
 8002998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800299a:	2205      	movs	r2, #5
 800299c:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800299e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029a0:	2200      	movs	r2, #0
 80029a2:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 80029a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a6:	f04f 0200 	mov.w	r2, #0
 80029aa:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 80029ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ae:	f04f 0200 	mov.w	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]
      break;
 80029b4:	e023      	b.n	80029fe <ActionsModel_Forward+0x61a>
 80029b6:	bf00      	nop
 80029b8:	2000008c 	.word	0x2000008c
 80029bc:	20000088 	.word	0x20000088
 80029c0:	200000d4 	.word	0x200000d4
 80029c4:	44000000 	.word	0x44000000
 80029c8:	42c80000 	.word	0x42c80000

     default:
      /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
         [currentUserAction == ENUM_UserAction.UA_NONE] */
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 80029cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002a08 <ActionsModel_Forward+0x624>)
 80029ce:	2205      	movs	r2, #5
 80029d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_IDLE;
 80029d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029d6:	2200      	movs	r2, #0
 80029d8:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 80029da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029dc:	2200      	movs	r2, #0
 80029de:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 80029e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e2:	f04f 0200 	mov.w	r2, #0
 80029e6:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 80029e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ea:	f04f 0200 	mov.w	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]

      /*  Led */
      rty_redLeds->left = RED_OFF;
 80029f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029f2:	2200      	movs	r2, #0
 80029f4:	701a      	strb	r2, [r3, #0]
      rty_redLeds->right = RED_OFF;
 80029f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029f8:	2200      	movs	r2, #0
 80029fa:	705a      	strb	r2, [r3, #1]
      break;
 80029fc:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }
}
 80029fe:	bf00      	nop
 8002a00:	3718      	adds	r7, #24
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	2000008c 	.word	0x2000008c

08002a0c <ActionsModel_RotateLeft>:
  const BUS_Speed *rtu_speed, const int16_T *rtu_x_lever, const int16_T
  *rtu_y_lever, const real32_T *rtu_gyroscope, const BUS_Sonar *rtu_sonar,
  BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction, ENUM_SafeAction
  *rty_safeAction, ENUM_TrackingObstacles *rty_statusObstacles, BUS_RedLeds
  *rty_redLeds)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	607a      	str	r2, [r7, #4]
 8002a18:	603b      	str	r3, [r7, #0]
  if (ActionsModel_DW.is_RotateLeft == ActionsModel_IN_RL_RotateLeft) {
 8002a1a:	4bb4      	ldr	r3, [pc, #720]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002a1c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	f040 80f6 	bne.w	8002c12 <ActionsModel_RotateLeft+0x206>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->left);
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	881b      	ldrh	r3, [r3, #0]
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7fe fbac 	bl	8001188 <ActionsMo_checkSafetyFromRotate>
 8002a30:	4603      	mov	r3, r0
 8002a32:	461a      	mov	r2, r3
 8002a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a36:	701a      	strb	r2, [r3, #0]

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    switch (ActionsModel_DW.is_RL_RotateLeft) {
 8002a38:	4bac      	ldr	r3, [pc, #688]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002a3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d002      	beq.n	8002a48 <ActionsModel_RotateLeft+0x3c>
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d037      	beq.n	8002ab6 <ActionsModel_RotateLeft+0xaa>
 8002a46:	e0a2      	b.n	8002b8e <ActionsModel_RotateLeft+0x182>
     case ActionsMo_IN_RL_EndedSafeAction:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (*rtu_currentUserAction != UA_ROTATE_LEFT) {
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d00b      	beq.n	8002a68 <ActionsModel_RotateLeft+0x5c>
        ActionsModel_DW.is_RL_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002a50:	4ba6      	ldr	r3, [pc, #664]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        ActionsModel_DW.is_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002a58:	4ba4      	ldr	r3, [pc, #656]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        ActionsModel_DW.exit_port_index_RotateLeft = 2U;
 8002a60:	4ba2      	ldr	r3, [pc, #648]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002a62:	2202      	movs	r2, #2
 8002a64:	62da      	str	r2, [r3, #44]	@ 0x2c
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8002a66:	e13e      	b.n	8002ce6 <ActionsModel_RotateLeft+0x2da>
      } else if (*rty_safeAction == SA_NONE) {
 8002a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	f040 813a 	bne.w	8002ce6 <ActionsModel_RotateLeft+0x2da>
        ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_UserAction;
 8002a72:	4b9e      	ldr	r3, [pc, #632]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002a74:	2203      	movs	r2, #3
 8002a76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        *rty_roverAction = RA_ROTATE_LEFT;
 8002a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a7c:	2202      	movs	r2, #2
 8002a7e:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a86:	ee07 3a90 	vmov	s15, r3
 8002a8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a8e:	eddf 6a98 	vldr	s13, [pc, #608]	@ 8002cf0 <ActionsModel_RotateLeft+0x2e4>
 8002a92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a96:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8002cf4 <ActionsModel_RotateLeft+0x2e8>
 8002a9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a9e:	6a3b      	ldr	r3, [r7, #32]
 8002aa0:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002aa4:	6a3b      	ldr	r3, [r7, #32]
 8002aa6:	edd3 7a00 	vldr	s15, [r3]
 8002aaa:	eef1 7a67 	vneg.f32	s15, s15
 8002aae:	6a3b      	ldr	r3, [r7, #32]
 8002ab0:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 8002ab4:	e117      	b.n	8002ce6 <ActionsModel_RotateLeft+0x2da>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	edd3 7a00 	vldr	s15, [r3]
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	edd3 6a02 	vldr	s13, [r3, #8]
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002ace:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8002ad2:	eef0 1a46 	vmov.f32	s3, s12
 8002ad6:	eeb0 1a66 	vmov.f32	s2, s13
 8002ada:	eef0 0a47 	vmov.f32	s1, s14
 8002ade:	eeb0 0a67 	vmov.f32	s0, s15
 8002ae2:	f7fe fb91 	bl	8001208 <ActionsModel_areAllSpeedsZero>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d002      	beq.n	8002af2 <ActionsModel_RotateLeft+0xe6>
        ActionsModel_DW.exit_port_index_RL_SafeAction = 2U;
 8002aec:	4b7f      	ldr	r3, [pc, #508]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002aee:	2202      	movs	r2, #2
 8002af0:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (ActionsModel_DW.exit_port_index_RL_SafeAction == 2U) {
 8002af2:	4b7e      	ldr	r3, [pc, #504]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	f040 80fe 	bne.w	8002cf8 <ActionsModel_RotateLeft+0x2ec>
        ActionsModel_DW.exit_port_index_RL_SafeAction = 0U;
 8002afc:	4b7b      	ldr	r3, [pc, #492]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	631a      	str	r2, [r3, #48]	@ 0x30

        /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
         *  Chart: '<Root>/RoverAction'
         */
        /* Chart: '<Root>/RoverAction' */
        if (*rtu_currentUserAction != UA_ROTATE_LEFT) {
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	781b      	ldrb	r3, [r3, #0]
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d00b      	beq.n	8002b22 <ActionsModel_RotateLeft+0x116>
          ActionsModel_DW.is_RL_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002b0a:	4b78      	ldr	r3, [pc, #480]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
          ActionsModel_DW.is_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002b12:	4b76      	ldr	r3, [pc, #472]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
          ActionsModel_DW.exit_port_index_RotateLeft = 2U;
 8002b1a:	4b74      	ldr	r3, [pc, #464]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002b1c:	2202      	movs	r2, #2
 8002b1e:	62da      	str	r2, [r3, #44]	@ 0x2c
          rty_setPoint->leftAxis = 0.0F;
        }

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 8002b20:	e0ea      	b.n	8002cf8 <ActionsModel_RotateLeft+0x2ec>
        } else if (*rty_safeAction == SA_NONE) {
 8002b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d121      	bne.n	8002b6e <ActionsModel_RotateLeft+0x162>
          ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_UserAction;
 8002b2a:	4b70      	ldr	r3, [pc, #448]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002b2c:	2203      	movs	r2, #3
 8002b2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
          *rty_roverAction = RA_ROTATE_LEFT;
 8002b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b34:	2202      	movs	r2, #2
 8002b36:	701a      	strb	r2, [r3, #0]
          rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b3e:	ee07 3a90 	vmov	s15, r3
 8002b42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b46:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8002cf0 <ActionsModel_RotateLeft+0x2e4>
 8002b4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b4e:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8002cf4 <ActionsModel_RotateLeft+0x2e8>
 8002b52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b56:	6a3b      	ldr	r3, [r7, #32]
 8002b58:	edc3 7a00 	vstr	s15, [r3]
          rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002b5c:	6a3b      	ldr	r3, [r7, #32]
 8002b5e:	edd3 7a00 	vldr	s15, [r3]
 8002b62:	eef1 7a67 	vneg.f32	s15, s15
 8002b66:	6a3b      	ldr	r3, [r7, #32]
 8002b68:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 8002b6c:	e0c4      	b.n	8002cf8 <ActionsModel_RotateLeft+0x2ec>
          ActionsModel_DW.is_RL_RotateLeft = ActionsMo_IN_RL_EndedSafeAction;
 8002b6e:	4b5f      	ldr	r3, [pc, #380]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002b70:	2201      	movs	r2, #1
 8002b72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
          *rty_roverAction = RA_IDLE;
 8002b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b78:	2200      	movs	r2, #0
 8002b7a:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 8002b7c:	6a3b      	ldr	r3, [r7, #32]
 8002b7e:	f04f 0200 	mov.w	r2, #0
 8002b82:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 8002b84:	6a3b      	ldr	r3, [r7, #32]
 8002b86:	f04f 0200 	mov.w	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]
      break;
 8002b8c:	e0b4      	b.n	8002cf8 <ActionsModel_RotateLeft+0x2ec>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /* case IN_RL_UserAction: */
      if (*rty_safeAction != SA_NONE) {
 8002b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00f      	beq.n	8002bb6 <ActionsModel_RotateLeft+0x1aa>
        ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_SafeAction;
 8002b96:	4b55      	ldr	r3, [pc, #340]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002b98:	2202      	movs	r2, #2
 8002b9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        *rty_roverAction = RA_BRAKING_HARD;
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba0:	2205      	movs	r2, #5
 8002ba2:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8002ba4:	6a3b      	ldr	r3, [r7, #32]
 8002ba6:	f04f 0200 	mov.w	r2, #0
 8002baa:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002bac:	6a3b      	ldr	r3, [r7, #32]
 8002bae:	f04f 0200 	mov.w	r2, #0
 8002bb2:	601a      	str	r2, [r3, #0]
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8002bb4:	e0a1      	b.n	8002cfa <ActionsModel_RotateLeft+0x2ee>
      } else if (*rtu_currentUserAction != UA_ROTATE_LEFT) {
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d00b      	beq.n	8002bd6 <ActionsModel_RotateLeft+0x1ca>
        ActionsModel_DW.is_RL_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002bbe:	4b4b      	ldr	r3, [pc, #300]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        ActionsModel_DW.is_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002bc6:	4b49      	ldr	r3, [pc, #292]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        ActionsModel_DW.exit_port_index_RotateLeft = 2U;
 8002bce:	4b47      	ldr	r3, [pc, #284]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002bd0:	2202      	movs	r2, #2
 8002bd2:	62da      	str	r2, [r3, #44]	@ 0x2c
      break;
 8002bd4:	e091      	b.n	8002cfa <ActionsModel_RotateLeft+0x2ee>
        *rty_roverAction = RA_ROTATE_LEFT;
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd8:	2202      	movs	r2, #2
 8002bda:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002be2:	ee07 3a90 	vmov	s15, r3
 8002be6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bea:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8002cf0 <ActionsModel_RotateLeft+0x2e4>
 8002bee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bf2:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8002cf4 <ActionsModel_RotateLeft+0x2e8>
 8002bf6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bfa:	6a3b      	ldr	r3, [r7, #32]
 8002bfc:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002c00:	6a3b      	ldr	r3, [r7, #32]
 8002c02:	edd3 7a00 	vldr	s15, [r3]
 8002c06:	eef1 7a67 	vneg.f32	s15, s15
 8002c0a:	6a3b      	ldr	r3, [r7, #32]
 8002c0c:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 8002c10:	e073      	b.n	8002cfa <ActionsModel_RotateLeft+0x2ee>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    /* case IN_RL_StopMotors: */
  } else if (*rtu_currentUserAction != UA_ROTATE_LEFT) {
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	781b      	ldrb	r3, [r3, #0]
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d007      	beq.n	8002c2a <ActionsModel_RotateLeft+0x21e>
    ActionsModel_DW.is_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002c1a:	4b34      	ldr	r3, [pc, #208]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    ActionsModel_DW.exit_port_index_RotateLeft = 2U;
 8002c22:	4b32      	ldr	r3, [pc, #200]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002c24:	2202      	movs	r2, #2
 8002c26:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002c28:	e067      	b.n	8002cfa <ActionsModel_RotateLeft+0x2ee>
  } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	edd3 7a00 	vldr	s15, [r3]
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	ed93 7a01 	vldr	s14, [r3, #4]
              rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0)
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	edd3 6a02 	vldr	s13, [r3, #8]
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	ed93 6a03 	vldr	s12, [r3, #12]
  } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002c42:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8002c46:	eef0 1a46 	vmov.f32	s3, s12
 8002c4a:	eeb0 1a66 	vmov.f32	s2, s13
 8002c4e:	eef0 0a47 	vmov.f32	s1, s14
 8002c52:	eeb0 0a67 	vmov.f32	s0, s15
 8002c56:	f7fe fad7 	bl	8001208 <ActionsModel_areAllSpeedsZero>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d04c      	beq.n	8002cfa <ActionsModel_RotateLeft+0x2ee>
  {
    ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_RotateLeft;
 8002c60:	4b22      	ldr	r3, [pc, #136]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002c62:	2201      	movs	r2, #1
 8002c64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->left);
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	881b      	ldrh	r3, [r3, #0]
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7fe fa8b 	bl	8001188 <ActionsMo_checkSafetyFromRotate>
 8002c72:	4603      	mov	r3, r0
 8002c74:	461a      	mov	r2, r3
 8002c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c78:	701a      	strb	r2, [r3, #0]
    if (*rty_safeAction != SA_NONE) {
 8002c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d00f      	beq.n	8002ca2 <ActionsModel_RotateLeft+0x296>
      ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_SafeAction;
 8002c82:	4b1a      	ldr	r3, [pc, #104]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002c84:	2202      	movs	r2, #2
 8002c86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
      *rty_roverAction = RA_BRAKING_HARD;
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8c:	2205      	movs	r2, #5
 8002c8e:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002c90:	6a3b      	ldr	r3, [r7, #32]
 8002c92:	f04f 0200 	mov.w	r2, #0
 8002c96:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002c98:	6a3b      	ldr	r3, [r7, #32]
 8002c9a:	f04f 0200 	mov.w	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]
 8002ca0:	e02b      	b.n	8002cfa <ActionsModel_RotateLeft+0x2ee>
    } else {
      /* [safeAction == ENUM_SafeAction.SA_NONE] */
      ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_UserAction;
 8002ca2:	4b12      	ldr	r3, [pc, #72]	@ (8002cec <ActionsModel_RotateLeft+0x2e0>)
 8002ca4:	2203      	movs	r2, #3
 8002ca6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
      *rty_roverAction = RA_ROTATE_LEFT;
 8002caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cac:	2202      	movs	r2, #2
 8002cae:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002cb6:	ee07 3a90 	vmov	s15, r3
 8002cba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002cbe:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8002cf0 <ActionsModel_RotateLeft+0x2e4>
 8002cc2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002cc6:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002cf4 <ActionsModel_RotateLeft+0x2e8>
 8002cca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cce:	6a3b      	ldr	r3, [r7, #32]
 8002cd0:	edc3 7a00 	vstr	s15, [r3]
        ActionsModel_MAX_SPEED_X;
      rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002cd4:	6a3b      	ldr	r3, [r7, #32]
 8002cd6:	edd3 7a00 	vldr	s15, [r3]
 8002cda:	eef1 7a67 	vneg.f32	s15, s15
 8002cde:	6a3b      	ldr	r3, [r7, #32]
 8002ce0:	edc3 7a01 	vstr	s15, [r3, #4]
 8002ce4:	e009      	b.n	8002cfa <ActionsModel_RotateLeft+0x2ee>
      break;
 8002ce6:	bf00      	nop
 8002ce8:	e007      	b.n	8002cfa <ActionsModel_RotateLeft+0x2ee>
 8002cea:	bf00      	nop
 8002cec:	2000008c 	.word	0x2000008c
 8002cf0:	44000000 	.word	0x44000000
 8002cf4:	42a00000 	.word	0x42a00000
      break;
 8002cf8:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }

  if (ActionsModel_DW.exit_port_index_RotateLeft == 2U) {
 8002cfa:	4b75      	ldr	r3, [pc, #468]	@ (8002ed0 <ActionsModel_RotateLeft+0x4c4>)
 8002cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	f040 80e2 	bne.w	8002ec8 <ActionsModel_RotateLeft+0x4bc>
    ActionsModel_DW.exit_port_index_RotateLeft = 0U;
 8002d04:	4b72      	ldr	r3, [pc, #456]	@ (8002ed0 <ActionsModel_RotateLeft+0x4c4>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    switch (*rtu_currentUserAction) {
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	3b01      	subs	r3, #1
 8002d10:	2b05      	cmp	r3, #5
 8002d12:	f200 80c0 	bhi.w	8002e96 <ActionsModel_RotateLeft+0x48a>
 8002d16:	a201      	add	r2, pc, #4	@ (adr r2, 8002d1c <ActionsModel_RotateLeft+0x310>)
 8002d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d1c:	08002dbf 	.word	0x08002dbf
 8002d20:	08002d91 	.word	0x08002d91
 8002d24:	08002d63 	.word	0x08002d63
 8002d28:	08002d35 	.word	0x08002d35
 8002d2c:	08002e71 	.word	0x08002e71
 8002d30:	08002e4b 	.word	0x08002e4b
     case UA_BACKWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 8002d34:	4b66      	ldr	r3, [pc, #408]	@ (8002ed0 <ActionsModel_RotateLeft+0x4c4>)
 8002d36:	2201      	movs	r2, #1
 8002d38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8002d3c:	4b64      	ldr	r3, [pc, #400]	@ (8002ed0 <ActionsModel_RotateLeft+0x4c4>)
 8002d3e:	2204      	movs	r2, #4
 8002d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d46:	2206      	movs	r2, #6
 8002d48:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002d50:	6a3b      	ldr	r3, [r7, #32]
 8002d52:	f04f 0200 	mov.w	r2, #0
 8002d56:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002d58:	6a3b      	ldr	r3, [r7, #32]
 8002d5a:	f04f 0200 	mov.w	r2, #0
 8002d5e:	601a      	str	r2, [r3, #0]
      break;
 8002d60:	e0b2      	b.n	8002ec8 <ActionsModel_RotateLeft+0x4bc>

     case UA_ROTATE_RIGHT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 8002d62:	4b5b      	ldr	r3, [pc, #364]	@ (8002ed0 <ActionsModel_RotateLeft+0x4c4>)
 8002d64:	2207      	movs	r2, #7
 8002d66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 8002d6a:	4b59      	ldr	r3, [pc, #356]	@ (8002ed0 <ActionsModel_RotateLeft+0x4c4>)
 8002d6c:	2202      	movs	r2, #2
 8002d6e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d74:	2206      	movs	r2, #6
 8002d76:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002d7e:	6a3b      	ldr	r3, [r7, #32]
 8002d80:	f04f 0200 	mov.w	r2, #0
 8002d84:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002d86:	6a3b      	ldr	r3, [r7, #32]
 8002d88:	f04f 0200 	mov.w	r2, #0
 8002d8c:	601a      	str	r2, [r3, #0]
      break;
 8002d8e:	e09b      	b.n	8002ec8 <ActionsModel_RotateLeft+0x4bc>

     case UA_ROTATE_LEFT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8002d90:	4b4f      	ldr	r3, [pc, #316]	@ (8002ed0 <ActionsModel_RotateLeft+0x4c4>)
 8002d92:	2206      	movs	r2, #6
 8002d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8002d98:	4b4d      	ldr	r3, [pc, #308]	@ (8002ed0 <ActionsModel_RotateLeft+0x4c4>)
 8002d9a:	2202      	movs	r2, #2
 8002d9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da2:	2206      	movs	r2, #6
 8002da4:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002da8:	2200      	movs	r2, #0
 8002daa:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002dac:	6a3b      	ldr	r3, [r7, #32]
 8002dae:	f04f 0200 	mov.w	r2, #0
 8002db2:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002db4:	6a3b      	ldr	r3, [r7, #32]
 8002db6:	f04f 0200 	mov.w	r2, #0
 8002dba:	601a      	str	r2, [r3, #0]
      break;
 8002dbc:	e084      	b.n	8002ec8 <ActionsModel_RotateLeft+0x4bc>

     case UA_FORWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 8002dbe:	4b44      	ldr	r3, [pc, #272]	@ (8002ed0 <ActionsModel_RotateLeft+0x4c4>)
 8002dc0:	2204      	movs	r2, #4
 8002dc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8002dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dc8:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8002dce:	4619      	mov	r1, r3
 8002dd0:	4610      	mov	r0, r2
 8002dd2:	f7fe f9ec 	bl	80011ae <ActionsM_checkSafetyFromForward>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	461a      	mov	r2, r3
 8002dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ddc:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 8002dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00a      	beq.n	8002dfc <ActionsModel_RotateLeft+0x3f0>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 8002de6:	4b3a      	ldr	r3, [pc, #232]	@ (8002ed0 <ActionsModel_RotateLeft+0x4c4>)
 8002de8:	2202      	movs	r2, #2
 8002dea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8002dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002df0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002df2:	6a39      	ldr	r1, [r7, #32]
 8002df4:	69b8      	ldr	r0, [r7, #24]
 8002df6:	f7fe fecf 	bl	8001b98 <Ac_enter_internal_FW_SafeAction>
        /*  Set point */
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_Y;
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
      break;
 8002dfa:	e065      	b.n	8002ec8 <ActionsModel_RotateLeft+0x4bc>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8002dfc:	4b34      	ldr	r3, [pc, #208]	@ (8002ed0 <ActionsModel_RotateLeft+0x4c4>)
 8002dfe:	2203      	movs	r2, #3
 8002e00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 8002e04:	4b33      	ldr	r3, [pc, #204]	@ (8002ed4 <ActionsModel_RotateLeft+0x4c8>)
 8002e06:	2201      	movs	r2, #1
 8002e08:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8002e0a:	4b33      	ldr	r3, [pc, #204]	@ (8002ed8 <ActionsModel_RotateLeft+0x4cc>)
 8002e0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e0e:	69f9      	ldr	r1, [r7, #28]
 8002e10:	2001      	movs	r0, #1
 8002e12:	f7fe f8cb 	bl	8000fac <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 8002e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e18:	2201      	movs	r2, #1
 8002e1a:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e22:	ee07 3a90 	vmov	s15, r3
 8002e26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e2a:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 8002edc <ActionsModel_RotateLeft+0x4d0>
 8002e2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e32:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8002ee0 <ActionsModel_RotateLeft+0x4d4>
 8002e36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e3a:	6a3b      	ldr	r3, [r7, #32]
 8002e3c:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002e40:	6a3b      	ldr	r3, [r7, #32]
 8002e42:	685a      	ldr	r2, [r3, #4]
 8002e44:	6a3b      	ldr	r3, [r7, #32]
 8002e46:	601a      	str	r2, [r3, #0]
      break;
 8002e48:	e03e      	b.n	8002ec8 <ActionsModel_RotateLeft+0x4bc>

     case UA_BRAKING_SMOOTH:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 8002e4a:	4b21      	ldr	r3, [pc, #132]	@ (8002ed0 <ActionsModel_RotateLeft+0x4c4>)
 8002e4c:	2203      	movs	r2, #3
 8002e4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e54:	2206      	movs	r2, #6
 8002e56:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002e5e:	6a3b      	ldr	r3, [r7, #32]
 8002e60:	f04f 0200 	mov.w	r2, #0
 8002e64:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002e66:	6a3b      	ldr	r3, [r7, #32]
 8002e68:	f04f 0200 	mov.w	r2, #0
 8002e6c:	601a      	str	r2, [r3, #0]
      break;
 8002e6e:	e02b      	b.n	8002ec8 <ActionsModel_RotateLeft+0x4bc>

     case UA_BRAKING_HARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8002e70:	4b17      	ldr	r3, [pc, #92]	@ (8002ed0 <ActionsModel_RotateLeft+0x4c4>)
 8002e72:	2202      	movs	r2, #2
 8002e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_HARD;
 8002e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7a:	2205      	movs	r2, #5
 8002e7c:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e80:	2200      	movs	r2, #0
 8002e82:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002e84:	6a3b      	ldr	r3, [r7, #32]
 8002e86:	f04f 0200 	mov.w	r2, #0
 8002e8a:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002e8c:	6a3b      	ldr	r3, [r7, #32]
 8002e8e:	f04f 0200 	mov.w	r2, #0
 8002e92:	601a      	str	r2, [r3, #0]
      break;
 8002e94:	e018      	b.n	8002ec8 <ActionsModel_RotateLeft+0x4bc>

     default:
      /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
         [currentUserAction == ENUM_UserAction.UA_NONE] */
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 8002e96:	4b0e      	ldr	r3, [pc, #56]	@ (8002ed0 <ActionsModel_RotateLeft+0x4c4>)
 8002e98:	2205      	movs	r2, #5
 8002e9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_IDLE;
 8002e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002eaa:	6a3b      	ldr	r3, [r7, #32]
 8002eac:	f04f 0200 	mov.w	r2, #0
 8002eb0:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002eb2:	6a3b      	ldr	r3, [r7, #32]
 8002eb4:	f04f 0200 	mov.w	r2, #0
 8002eb8:	601a      	str	r2, [r3, #0]

      /*  Led */
      rty_redLeds->left = RED_OFF;
 8002eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	701a      	strb	r2, [r3, #0]
      rty_redLeds->right = RED_OFF;
 8002ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	705a      	strb	r2, [r3, #1]
      break;
 8002ec6:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }
}
 8002ec8:	bf00      	nop
 8002eca:	3710      	adds	r7, #16
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	2000008c 	.word	0x2000008c
 8002ed4:	20000088 	.word	0x20000088
 8002ed8:	200000d4 	.word	0x200000d4
 8002edc:	44000000 	.word	0x44000000
 8002ee0:	42c80000 	.word	0x42c80000

08002ee4 <ActionsModel_RotateRight>:
  *rtu_currentUserAction, const BUS_Speed *rtu_speed, const int16_T *rtu_x_lever,
  const int16_T *rtu_y_lever, const real32_T *rtu_gyroscope, const BUS_Sonar
  *rtu_sonar, BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction,
  ENUM_SafeAction *rty_safeAction, ENUM_TrackingObstacles *rty_statusObstacles,
  BUS_RedLeds *rty_redLeds)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	60b9      	str	r1, [r7, #8]
 8002eee:	607a      	str	r2, [r7, #4]
 8002ef0:	603b      	str	r3, [r7, #0]
  if (ActionsModel_DW.is_RotateRight == ActionsModel_IN_RR_RotateRight) {
 8002ef2:	4bb4      	ldr	r3, [pc, #720]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 8002ef4:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	f040 80f6 	bne.w	80030ea <ActionsModel_RotateRight+0x206>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->right);
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	889b      	ldrh	r3, [r3, #4]
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7fe f940 	bl	8001188 <ActionsMo_checkSafetyFromRotate>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f0e:	701a      	strb	r2, [r3, #0]

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    switch (ActionsModel_DW.is_RR_RotateRight) {
 8002f10:	4bac      	ldr	r3, [pc, #688]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 8002f12:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d002      	beq.n	8002f20 <ActionsModel_RotateRight+0x3c>
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d037      	beq.n	8002f8e <ActionsModel_RotateRight+0xaa>
 8002f1e:	e0a2      	b.n	8003066 <ActionsModel_RotateRight+0x182>
     case ActionsMo_IN_RR_EndedSafeAction:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (*rtu_currentUserAction != UA_ROTATE_RIGHT) {
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	2b03      	cmp	r3, #3
 8002f26:	d00b      	beq.n	8002f40 <ActionsModel_RotateRight+0x5c>
        ActionsModel_DW.is_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002f28:	4ba6      	ldr	r3, [pc, #664]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
        ActionsModel_DW.is_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002f30:	4ba4      	ldr	r3, [pc, #656]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
        ActionsModel_DW.exit_port_index_RotateRight = 2U;
 8002f38:	4ba2      	ldr	r3, [pc, #648]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 8002f3a:	2202      	movs	r2, #2
 8002f3c:	635a      	str	r2, [r3, #52]	@ 0x34
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8002f3e:	e13e      	b.n	80031be <ActionsModel_RotateRight+0x2da>
      } else if (*rty_safeAction == SA_NONE) {
 8002f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	f040 813a 	bne.w	80031be <ActionsModel_RotateRight+0x2da>
        ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_UserAction;
 8002f4a:	4b9e      	ldr	r3, [pc, #632]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 8002f4c:	2203      	movs	r2, #3
 8002f4e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
        *rty_roverAction = RA_ROTATE_RIGHT;
 8002f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f54:	2203      	movs	r2, #3
 8002f56:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f5e:	ee07 3a90 	vmov	s15, r3
 8002f62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f66:	eddf 6a98 	vldr	s13, [pc, #608]	@ 80031c8 <ActionsModel_RotateRight+0x2e4>
 8002f6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f6e:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 80031cc <ActionsModel_RotateRight+0x2e8>
 8002f72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f76:	6a3b      	ldr	r3, [r7, #32]
 8002f78:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002f7c:	6a3b      	ldr	r3, [r7, #32]
 8002f7e:	edd3 7a00 	vldr	s15, [r3]
 8002f82:	eef1 7a67 	vneg.f32	s15, s15
 8002f86:	6a3b      	ldr	r3, [r7, #32]
 8002f88:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 8002f8c:	e117      	b.n	80031be <ActionsModel_RotateRight+0x2da>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	edd3 7a00 	vldr	s15, [r3]
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	edd3 6a02 	vldr	s13, [r3, #8]
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002fa6:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8002faa:	eef0 1a46 	vmov.f32	s3, s12
 8002fae:	eeb0 1a66 	vmov.f32	s2, s13
 8002fb2:	eef0 0a47 	vmov.f32	s1, s14
 8002fb6:	eeb0 0a67 	vmov.f32	s0, s15
 8002fba:	f7fe f925 	bl	8001208 <ActionsModel_areAllSpeedsZero>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d002      	beq.n	8002fca <ActionsModel_RotateRight+0xe6>
        ActionsModel_DW.exit_port_index_RR_SafeAction = 2U;
 8002fc4:	4b7f      	ldr	r3, [pc, #508]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 8002fc6:	2202      	movs	r2, #2
 8002fc8:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (ActionsModel_DW.exit_port_index_RR_SafeAction == 2U) {
 8002fca:	4b7e      	ldr	r3, [pc, #504]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 8002fcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	f040 80fe 	bne.w	80031d0 <ActionsModel_RotateRight+0x2ec>
        ActionsModel_DW.exit_port_index_RR_SafeAction = 0U;
 8002fd4:	4b7b      	ldr	r3, [pc, #492]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	639a      	str	r2, [r3, #56]	@ 0x38

        /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
         *  Chart: '<Root>/RoverAction'
         */
        /* Chart: '<Root>/RoverAction' */
        if (*rtu_currentUserAction != UA_ROTATE_RIGHT) {
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	2b03      	cmp	r3, #3
 8002fe0:	d00b      	beq.n	8002ffa <ActionsModel_RotateRight+0x116>
          ActionsModel_DW.is_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002fe2:	4b78      	ldr	r3, [pc, #480]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
          ActionsModel_DW.is_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002fea:	4b76      	ldr	r3, [pc, #472]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
          ActionsModel_DW.exit_port_index_RotateRight = 2U;
 8002ff2:	4b74      	ldr	r3, [pc, #464]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 8002ff4:	2202      	movs	r2, #2
 8002ff6:	635a      	str	r2, [r3, #52]	@ 0x34
          rty_setPoint->leftAxis = 0.0F;
        }

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 8002ff8:	e0ea      	b.n	80031d0 <ActionsModel_RotateRight+0x2ec>
        } else if (*rty_safeAction == SA_NONE) {
 8002ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d121      	bne.n	8003046 <ActionsModel_RotateRight+0x162>
          ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_UserAction;
 8003002:	4b70      	ldr	r3, [pc, #448]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 8003004:	2203      	movs	r2, #3
 8003006:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
          *rty_roverAction = RA_ROTATE_RIGHT;
 800300a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300c:	2203      	movs	r2, #3
 800300e:	701a      	strb	r2, [r3, #0]
          rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003016:	ee07 3a90 	vmov	s15, r3
 800301a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800301e:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 80031c8 <ActionsModel_RotateRight+0x2e4>
 8003022:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003026:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 80031cc <ActionsModel_RotateRight+0x2e8>
 800302a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800302e:	6a3b      	ldr	r3, [r7, #32]
 8003030:	edc3 7a00 	vstr	s15, [r3]
          rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8003034:	6a3b      	ldr	r3, [r7, #32]
 8003036:	edd3 7a00 	vldr	s15, [r3]
 800303a:	eef1 7a67 	vneg.f32	s15, s15
 800303e:	6a3b      	ldr	r3, [r7, #32]
 8003040:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 8003044:	e0c4      	b.n	80031d0 <ActionsModel_RotateRight+0x2ec>
          ActionsModel_DW.is_RR_RotateRight = ActionsMo_IN_RR_EndedSafeAction;
 8003046:	4b5f      	ldr	r3, [pc, #380]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 8003048:	2201      	movs	r2, #1
 800304a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
          *rty_roverAction = RA_IDLE;
 800304e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003050:	2200      	movs	r2, #0
 8003052:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 8003054:	6a3b      	ldr	r3, [r7, #32]
 8003056:	f04f 0200 	mov.w	r2, #0
 800305a:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 800305c:	6a3b      	ldr	r3, [r7, #32]
 800305e:	f04f 0200 	mov.w	r2, #0
 8003062:	601a      	str	r2, [r3, #0]
      break;
 8003064:	e0b4      	b.n	80031d0 <ActionsModel_RotateRight+0x2ec>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /* case IN_RR_UserAction: */
      if (*rty_safeAction != SA_NONE) {
 8003066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003068:	781b      	ldrb	r3, [r3, #0]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d00f      	beq.n	800308e <ActionsModel_RotateRight+0x1aa>
        ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_SafeAction;
 800306e:	4b55      	ldr	r3, [pc, #340]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 8003070:	2202      	movs	r2, #2
 8003072:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
        *rty_roverAction = RA_BRAKING_HARD;
 8003076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003078:	2205      	movs	r2, #5
 800307a:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 800307c:	6a3b      	ldr	r3, [r7, #32]
 800307e:	f04f 0200 	mov.w	r2, #0
 8003082:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003084:	6a3b      	ldr	r3, [r7, #32]
 8003086:	f04f 0200 	mov.w	r2, #0
 800308a:	601a      	str	r2, [r3, #0]
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 800308c:	e0a1      	b.n	80031d2 <ActionsModel_RotateRight+0x2ee>
      } else if (*rtu_currentUserAction != UA_ROTATE_RIGHT) {
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	2b03      	cmp	r3, #3
 8003094:	d00b      	beq.n	80030ae <ActionsModel_RotateRight+0x1ca>
        ActionsModel_DW.is_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8003096:	4b4b      	ldr	r3, [pc, #300]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 8003098:	2200      	movs	r2, #0
 800309a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
        ActionsModel_DW.is_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800309e:	4b49      	ldr	r3, [pc, #292]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
        ActionsModel_DW.exit_port_index_RotateRight = 2U;
 80030a6:	4b47      	ldr	r3, [pc, #284]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 80030a8:	2202      	movs	r2, #2
 80030aa:	635a      	str	r2, [r3, #52]	@ 0x34
      break;
 80030ac:	e091      	b.n	80031d2 <ActionsModel_RotateRight+0x2ee>
        *rty_roverAction = RA_ROTATE_RIGHT;
 80030ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b0:	2203      	movs	r2, #3
 80030b2:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030ba:	ee07 3a90 	vmov	s15, r3
 80030be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030c2:	eddf 6a41 	vldr	s13, [pc, #260]	@ 80031c8 <ActionsModel_RotateRight+0x2e4>
 80030c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030ca:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 80031cc <ActionsModel_RotateRight+0x2e8>
 80030ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030d2:	6a3b      	ldr	r3, [r7, #32]
 80030d4:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 80030d8:	6a3b      	ldr	r3, [r7, #32]
 80030da:	edd3 7a00 	vldr	s15, [r3]
 80030de:	eef1 7a67 	vneg.f32	s15, s15
 80030e2:	6a3b      	ldr	r3, [r7, #32]
 80030e4:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 80030e8:	e073      	b.n	80031d2 <ActionsModel_RotateRight+0x2ee>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    /* case IN_RR_StopMotors: */
  } else if (*rtu_currentUserAction != UA_ROTATE_RIGHT) {
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	2b03      	cmp	r3, #3
 80030f0:	d007      	beq.n	8003102 <ActionsModel_RotateRight+0x21e>
    ActionsModel_DW.is_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80030f2:	4b34      	ldr	r3, [pc, #208]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    ActionsModel_DW.exit_port_index_RotateRight = 2U;
 80030fa:	4b32      	ldr	r3, [pc, #200]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 80030fc:	2202      	movs	r2, #2
 80030fe:	635a      	str	r2, [r3, #52]	@ 0x34
 8003100:	e067      	b.n	80031d2 <ActionsModel_RotateRight+0x2ee>

    /*     */
  } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	edd3 7a00 	vldr	s15, [r3]
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	ed93 7a01 	vldr	s14, [r3, #4]
              rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0)
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	edd3 6a02 	vldr	s13, [r3, #8]
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	ed93 6a03 	vldr	s12, [r3, #12]
  } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800311a:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 800311e:	eef0 1a46 	vmov.f32	s3, s12
 8003122:	eeb0 1a66 	vmov.f32	s2, s13
 8003126:	eef0 0a47 	vmov.f32	s1, s14
 800312a:	eeb0 0a67 	vmov.f32	s0, s15
 800312e:	f7fe f86b 	bl	8001208 <ActionsModel_areAllSpeedsZero>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d04c      	beq.n	80031d2 <ActionsModel_RotateRight+0x2ee>
  {
    ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_RotateRight;
 8003138:	4b22      	ldr	r3, [pc, #136]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 800313a:	2201      	movs	r2, #1
 800313c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->right);
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	889b      	ldrh	r3, [r3, #4]
 8003144:	4618      	mov	r0, r3
 8003146:	f7fe f81f 	bl	8001188 <ActionsMo_checkSafetyFromRotate>
 800314a:	4603      	mov	r3, r0
 800314c:	461a      	mov	r2, r3
 800314e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003150:	701a      	strb	r2, [r3, #0]
    if (*rty_safeAction != SA_NONE) {
 8003152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003154:	781b      	ldrb	r3, [r3, #0]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d00f      	beq.n	800317a <ActionsModel_RotateRight+0x296>
      ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_SafeAction;
 800315a:	4b1a      	ldr	r3, [pc, #104]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 800315c:	2202      	movs	r2, #2
 800315e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      *rty_roverAction = RA_BRAKING_HARD;
 8003162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003164:	2205      	movs	r2, #5
 8003166:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8003168:	6a3b      	ldr	r3, [r7, #32]
 800316a:	f04f 0200 	mov.w	r2, #0
 800316e:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8003170:	6a3b      	ldr	r3, [r7, #32]
 8003172:	f04f 0200 	mov.w	r2, #0
 8003176:	601a      	str	r2, [r3, #0]
 8003178:	e02b      	b.n	80031d2 <ActionsModel_RotateRight+0x2ee>
    } else {
      /* [safeAction == ENUM_SafeAction.SA_NONE] */
      ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_UserAction;
 800317a:	4b12      	ldr	r3, [pc, #72]	@ (80031c4 <ActionsModel_RotateRight+0x2e0>)
 800317c:	2203      	movs	r2, #3
 800317e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      *rty_roverAction = RA_ROTATE_RIGHT;
 8003182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003184:	2203      	movs	r2, #3
 8003186:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800318e:	ee07 3a90 	vmov	s15, r3
 8003192:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003196:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 80031c8 <ActionsModel_RotateRight+0x2e4>
 800319a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800319e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80031cc <ActionsModel_RotateRight+0x2e8>
 80031a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031a6:	6a3b      	ldr	r3, [r7, #32]
 80031a8:	edc3 7a00 	vstr	s15, [r3]
        ActionsModel_MAX_SPEED_X;
      rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 80031ac:	6a3b      	ldr	r3, [r7, #32]
 80031ae:	edd3 7a00 	vldr	s15, [r3]
 80031b2:	eef1 7a67 	vneg.f32	s15, s15
 80031b6:	6a3b      	ldr	r3, [r7, #32]
 80031b8:	edc3 7a01 	vstr	s15, [r3, #4]
 80031bc:	e009      	b.n	80031d2 <ActionsModel_RotateRight+0x2ee>
      break;
 80031be:	bf00      	nop
 80031c0:	e007      	b.n	80031d2 <ActionsModel_RotateRight+0x2ee>
 80031c2:	bf00      	nop
 80031c4:	2000008c 	.word	0x2000008c
 80031c8:	44000000 	.word	0x44000000
 80031cc:	42a00000 	.word	0x42a00000
      break;
 80031d0:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }

  if (ActionsModel_DW.exit_port_index_RotateRight == 2U) {
 80031d2:	4b75      	ldr	r3, [pc, #468]	@ (80033a8 <ActionsModel_RotateRight+0x4c4>)
 80031d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	f040 80e2 	bne.w	80033a0 <ActionsModel_RotateRight+0x4bc>
    ActionsModel_DW.exit_port_index_RotateRight = 0U;
 80031dc:	4b72      	ldr	r3, [pc, #456]	@ (80033a8 <ActionsModel_RotateRight+0x4c4>)
 80031de:	2200      	movs	r2, #0
 80031e0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    switch (*rtu_currentUserAction) {
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	3b01      	subs	r3, #1
 80031e8:	2b05      	cmp	r3, #5
 80031ea:	f200 80c0 	bhi.w	800336e <ActionsModel_RotateRight+0x48a>
 80031ee:	a201      	add	r2, pc, #4	@ (adr r2, 80031f4 <ActionsModel_RotateRight+0x310>)
 80031f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031f4:	08003297 	.word	0x08003297
 80031f8:	08003269 	.word	0x08003269
 80031fc:	0800323b 	.word	0x0800323b
 8003200:	0800320d 	.word	0x0800320d
 8003204:	08003349 	.word	0x08003349
 8003208:	08003323 	.word	0x08003323
     case UA_BACKWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 800320c:	4b66      	ldr	r3, [pc, #408]	@ (80033a8 <ActionsModel_RotateRight+0x4c4>)
 800320e:	2201      	movs	r2, #1
 8003210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8003214:	4b64      	ldr	r3, [pc, #400]	@ (80033a8 <ActionsModel_RotateRight+0x4c4>)
 8003216:	2204      	movs	r2, #4
 8003218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800321c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321e:	2206      	movs	r2, #6
 8003220:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8003222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003224:	2200      	movs	r2, #0
 8003226:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8003228:	6a3b      	ldr	r3, [r7, #32]
 800322a:	f04f 0200 	mov.w	r2, #0
 800322e:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8003230:	6a3b      	ldr	r3, [r7, #32]
 8003232:	f04f 0200 	mov.w	r2, #0
 8003236:	601a      	str	r2, [r3, #0]
      break;
 8003238:	e0b2      	b.n	80033a0 <ActionsModel_RotateRight+0x4bc>

     case UA_ROTATE_RIGHT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 800323a:	4b5b      	ldr	r3, [pc, #364]	@ (80033a8 <ActionsModel_RotateRight+0x4c4>)
 800323c:	2207      	movs	r2, #7
 800323e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 8003242:	4b59      	ldr	r3, [pc, #356]	@ (80033a8 <ActionsModel_RotateRight+0x4c4>)
 8003244:	2202      	movs	r2, #2
 8003246:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800324a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800324c:	2206      	movs	r2, #6
 800324e:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8003250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003252:	2200      	movs	r2, #0
 8003254:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8003256:	6a3b      	ldr	r3, [r7, #32]
 8003258:	f04f 0200 	mov.w	r2, #0
 800325c:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800325e:	6a3b      	ldr	r3, [r7, #32]
 8003260:	f04f 0200 	mov.w	r2, #0
 8003264:	601a      	str	r2, [r3, #0]
      break;
 8003266:	e09b      	b.n	80033a0 <ActionsModel_RotateRight+0x4bc>

     case UA_ROTATE_LEFT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8003268:	4b4f      	ldr	r3, [pc, #316]	@ (80033a8 <ActionsModel_RotateRight+0x4c4>)
 800326a:	2206      	movs	r2, #6
 800326c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8003270:	4b4d      	ldr	r3, [pc, #308]	@ (80033a8 <ActionsModel_RotateRight+0x4c4>)
 8003272:	2202      	movs	r2, #2
 8003274:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8003278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800327a:	2206      	movs	r2, #6
 800327c:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800327e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003280:	2200      	movs	r2, #0
 8003282:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8003284:	6a3b      	ldr	r3, [r7, #32]
 8003286:	f04f 0200 	mov.w	r2, #0
 800328a:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800328c:	6a3b      	ldr	r3, [r7, #32]
 800328e:	f04f 0200 	mov.w	r2, #0
 8003292:	601a      	str	r2, [r3, #0]
      break;
 8003294:	e084      	b.n	80033a0 <ActionsModel_RotateRight+0x4bc>

     case UA_FORWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 8003296:	4b44      	ldr	r3, [pc, #272]	@ (80033a8 <ActionsModel_RotateRight+0x4c4>)
 8003298:	2204      	movs	r2, #4
 800329a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 800329e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032a0:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80032a6:	4619      	mov	r1, r3
 80032a8:	4610      	mov	r0, r2
 80032aa:	f7fd ff80 	bl	80011ae <ActionsM_checkSafetyFromForward>
 80032ae:	4603      	mov	r3, r0
 80032b0:	461a      	mov	r2, r3
 80032b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032b4:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 80032b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d00a      	beq.n	80032d4 <ActionsModel_RotateRight+0x3f0>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 80032be:	4b3a      	ldr	r3, [pc, #232]	@ (80033a8 <ActionsModel_RotateRight+0x4c4>)
 80032c0:	2202      	movs	r2, #2
 80032c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 80032c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032ca:	6a39      	ldr	r1, [r7, #32]
 80032cc:	69b8      	ldr	r0, [r7, #24]
 80032ce:	f7fe fc63 	bl	8001b98 <Ac_enter_internal_FW_SafeAction>
        /*  Set point */
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_Y;
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
      break;
 80032d2:	e065      	b.n	80033a0 <ActionsModel_RotateRight+0x4bc>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 80032d4:	4b34      	ldr	r3, [pc, #208]	@ (80033a8 <ActionsModel_RotateRight+0x4c4>)
 80032d6:	2203      	movs	r2, #3
 80032d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 80032dc:	4b33      	ldr	r3, [pc, #204]	@ (80033ac <ActionsModel_RotateRight+0x4c8>)
 80032de:	2201      	movs	r2, #1
 80032e0:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 80032e2:	4b33      	ldr	r3, [pc, #204]	@ (80033b0 <ActionsModel_RotateRight+0x4cc>)
 80032e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032e6:	69f9      	ldr	r1, [r7, #28]
 80032e8:	2001      	movs	r0, #1
 80032ea:	f7fd fe5f 	bl	8000fac <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 80032ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f0:	2201      	movs	r2, #1
 80032f2:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80032fa:	ee07 3a90 	vmov	s15, r3
 80032fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003302:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 80033b4 <ActionsModel_RotateRight+0x4d0>
 8003306:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800330a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80033b8 <ActionsModel_RotateRight+0x4d4>
 800330e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003312:	6a3b      	ldr	r3, [r7, #32]
 8003314:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8003318:	6a3b      	ldr	r3, [r7, #32]
 800331a:	685a      	ldr	r2, [r3, #4]
 800331c:	6a3b      	ldr	r3, [r7, #32]
 800331e:	601a      	str	r2, [r3, #0]
      break;
 8003320:	e03e      	b.n	80033a0 <ActionsModel_RotateRight+0x4bc>

     case UA_BRAKING_SMOOTH:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 8003322:	4b21      	ldr	r3, [pc, #132]	@ (80033a8 <ActionsModel_RotateRight+0x4c4>)
 8003324:	2203      	movs	r2, #3
 8003326:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800332a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800332c:	2206      	movs	r2, #6
 800332e:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8003330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003332:	2200      	movs	r2, #0
 8003334:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8003336:	6a3b      	ldr	r3, [r7, #32]
 8003338:	f04f 0200 	mov.w	r2, #0
 800333c:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800333e:	6a3b      	ldr	r3, [r7, #32]
 8003340:	f04f 0200 	mov.w	r2, #0
 8003344:	601a      	str	r2, [r3, #0]
      break;
 8003346:	e02b      	b.n	80033a0 <ActionsModel_RotateRight+0x4bc>

     case UA_BRAKING_HARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8003348:	4b17      	ldr	r3, [pc, #92]	@ (80033a8 <ActionsModel_RotateRight+0x4c4>)
 800334a:	2202      	movs	r2, #2
 800334c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_HARD;
 8003350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003352:	2205      	movs	r2, #5
 8003354:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8003356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003358:	2200      	movs	r2, #0
 800335a:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 800335c:	6a3b      	ldr	r3, [r7, #32]
 800335e:	f04f 0200 	mov.w	r2, #0
 8003362:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8003364:	6a3b      	ldr	r3, [r7, #32]
 8003366:	f04f 0200 	mov.w	r2, #0
 800336a:	601a      	str	r2, [r3, #0]
      break;
 800336c:	e018      	b.n	80033a0 <ActionsModel_RotateRight+0x4bc>

     default:
      /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
         [currentUserAction == ENUM_UserAction.UA_NONE] */
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 800336e:	4b0e      	ldr	r3, [pc, #56]	@ (80033a8 <ActionsModel_RotateRight+0x4c4>)
 8003370:	2205      	movs	r2, #5
 8003372:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_IDLE;
 8003376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003378:	2200      	movs	r2, #0
 800337a:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800337c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800337e:	2200      	movs	r2, #0
 8003380:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8003382:	6a3b      	ldr	r3, [r7, #32]
 8003384:	f04f 0200 	mov.w	r2, #0
 8003388:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800338a:	6a3b      	ldr	r3, [r7, #32]
 800338c:	f04f 0200 	mov.w	r2, #0
 8003390:	601a      	str	r2, [r3, #0]

      /*  Led */
      rty_redLeds->left = RED_OFF;
 8003392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003394:	2200      	movs	r2, #0
 8003396:	701a      	strb	r2, [r3, #0]
      rty_redLeds->right = RED_OFF;
 8003398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800339a:	2200      	movs	r2, #0
 800339c:	705a      	strb	r2, [r3, #1]
      break;
 800339e:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }
}
 80033a0:	bf00      	nop
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	2000008c 	.word	0x2000008c
 80033ac:	20000088 	.word	0x20000088
 80033b0:	200000d4 	.word	0x200000d4
 80033b4:	44000000 	.word	0x44000000
 80033b8:	42c80000 	.word	0x42c80000

080033bc <ActionsModel_Init>:

/* System initialize for referenced model: 'ActionsModel' */
void ActionsModel_Init(BUS_SetPoint *rty_setPoint, ENUM_TrackingObstacles
  *rty_statusObstacles, BUS_RedLeds *rty_redLeds)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60f8      	str	r0, [r7, #12]
 80033c4:	60b9      	str	r1, [r7, #8]
 80033c6:	607a      	str	r2, [r7, #4]
   *  Chart: '<Root>/RoverAction'
   */
  /* Chart: '<Root>/RoverAction' */
  /*  Outputs initialization */
  /*  Superstate inutile? Forse con lo stato degradato ha senso se questo chart cambia stato */
  ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 80033c8:	4b0c      	ldr	r3, [pc, #48]	@ (80033fc <ActionsModel_Init+0x40>)
 80033ca:	2205      	movs	r2, #5
 80033cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /*  Actions */
  /*  Set point */
  rty_setPoint->rightAxis = 0.0F;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f04f 0200 	mov.w	r2, #0
 80033d6:	605a      	str	r2, [r3, #4]
  rty_setPoint->leftAxis = 0.0F;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f04f 0200 	mov.w	r2, #0
 80033de:	601a      	str	r2, [r3, #0]

  /*  Led */
  rty_redLeds->left = RED_OFF;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	701a      	strb	r2, [r3, #0]
  rty_redLeds->right = RED_OFF;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	705a      	strb	r2, [r3, #1]

  /* SystemInitialize for Chart: '<Root>/RoverAction' incorporates:
   *  Chart: '<Root>/MovingObstacles'
   */
  /* SystemInitialize for Chart: '<Root>/MovingObstacles' */
  ActionsMod_MovingObstacles_Init(rty_statusObstacles,
 80033ec:	4904      	ldr	r1, [pc, #16]	@ (8003400 <ActionsModel_Init+0x44>)
 80033ee:	68b8      	ldr	r0, [r7, #8]
 80033f0:	f7fd fdca 	bl	8000f88 <ActionsMod_MovingObstacles_Init>
    &ActionsModel_DW.sf_MovingObstacles);

  /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
}
 80033f4:	bf00      	nop
 80033f6:	3710      	adds	r7, #16
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	2000008c 	.word	0x2000008c
 8003400:	200000d4 	.word	0x200000d4

08003404 <ActionsModel_ComputeRoverAction>:
  *rtu_currentUserAction, const BUS_Speed *rtu_speed, const int16_T *rtu_x_lever,
  const int16_T *rtu_y_lever, const real32_T *rtu_gyroscope, const BUS_Sonar
  *rtu_sonar, BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction,
  ENUM_SafeAction *rty_safeAction, ENUM_TrackingObstacles *rty_statusObstacles,
  BUS_RedLeds *rty_redLeds)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b08c      	sub	sp, #48	@ 0x30
 8003408:	af08      	add	r7, sp, #32
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	60b9      	str	r1, [r7, #8]
 800340e:	607a      	str	r2, [r7, #4]
 8003410:	603b      	str	r3, [r7, #0]
  /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
   *  Chart: '<Root>/RoverAction'
   */
  /* Chart: '<Root>/RoverAction' */
  switch (ActionsModel_DW.is_CurrentRoverAction) {
 8003412:	4bab      	ldr	r3, [pc, #684]	@ (80036c0 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003414:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003418:	3b01      	subs	r3, #1
 800341a:	2b05      	cmp	r3, #5
 800341c:	f200 82e3 	bhi.w	80039e6 <ActionsModel_ComputeRoverAction+0x5e2>
 8003420:	a201      	add	r2, pc, #4	@ (adr r2, 8003428 <ActionsModel_ComputeRoverAction+0x24>)
 8003422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003426:	bf00      	nop
 8003428:	08003441 	.word	0x08003441
 800342c:	08003467 	.word	0x08003467
 8003430:	08003633 	.word	0x08003633
 8003434:	080037e9 	.word	0x080037e9
 8003438:	0800380f 	.word	0x0800380f
 800343c:	080039bd 	.word	0x080039bd
   case ActionsModel_IN_Backward:
    ActionsModel_Backward(rtu_currentUserAction, rtu_speed, rtu_y_lever,
 8003440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003442:	9305      	str	r3, [sp, #20]
 8003444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003446:	9304      	str	r3, [sp, #16]
 8003448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800344a:	9303      	str	r3, [sp, #12]
 800344c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800344e:	9302      	str	r3, [sp, #8]
 8003450:	6a3b      	ldr	r3, [r7, #32]
 8003452:	9301      	str	r3, [sp, #4]
 8003454:	69fb      	ldr	r3, [r7, #28]
 8003456:	9300      	str	r3, [sp, #0]
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	683a      	ldr	r2, [r7, #0]
 800345c:	68b9      	ldr	r1, [r7, #8]
 800345e:	68f8      	ldr	r0, [r7, #12]
 8003460:	f7fe fc04 	bl	8001c6c <ActionsModel_Backward>
                          rtu_gyroscope, rtu_sonar, rty_setPoint,
                          rty_roverAction, rty_safeAction, rty_statusObstacles,
                          rty_redLeds);
    break;
 8003464:	e2d9      	b.n	8003a1a <ActionsModel_ComputeRoverAction+0x616>

   case ActionsModel_IN_BrakingHard:
    if (*rtu_currentUserAction != UA_BRAKING_HARD) {
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	2b05      	cmp	r3, #5
 800346c:	f000 82d0 	beq.w	8003a10 <ActionsModel_ComputeRoverAction+0x60c>
      switch (*rtu_currentUserAction) {
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	781b      	ldrb	r3, [r3, #0]
 8003474:	3b01      	subs	r3, #1
 8003476:	2b05      	cmp	r3, #5
 8003478:	f200 80c1 	bhi.w	80035fe <ActionsModel_ComputeRoverAction+0x1fa>
 800347c:	a201      	add	r2, pc, #4	@ (adr r2, 8003484 <ActionsModel_ComputeRoverAction+0x80>)
 800347e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003482:	bf00      	nop
 8003484:	08003527 	.word	0x08003527
 8003488:	080034f9 	.word	0x080034f9
 800348c:	080034cb 	.word	0x080034cb
 8003490:	0800349d 	.word	0x0800349d
 8003494:	080035d9 	.word	0x080035d9
 8003498:	080035b3 	.word	0x080035b3
       case UA_BACKWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 800349c:	4b88      	ldr	r3, [pc, #544]	@ (80036c0 <ActionsModel_ComputeRoverAction+0x2bc>)
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 80034a4:	4b86      	ldr	r3, [pc, #536]	@ (80036c0 <ActionsModel_ComputeRoverAction+0x2bc>)
 80034a6:	2204      	movs	r2, #4
 80034a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 80034ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ae:	2206      	movs	r2, #6
 80034b0:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80034b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034b4:	2200      	movs	r2, #0
 80034b6:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80034b8:	6a3b      	ldr	r3, [r7, #32]
 80034ba:	f04f 0200 	mov.w	r2, #0
 80034be:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80034c0:	6a3b      	ldr	r3, [r7, #32]
 80034c2:	f04f 0200 	mov.w	r2, #0
 80034c6:	601a      	str	r2, [r3, #0]
        break;
 80034c8:	e0b2      	b.n	8003630 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_ROTATE_RIGHT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 80034ca:	4b7d      	ldr	r3, [pc, #500]	@ (80036c0 <ActionsModel_ComputeRoverAction+0x2bc>)
 80034cc:	2207      	movs	r2, #7
 80034ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 80034d2:	4b7b      	ldr	r3, [pc, #492]	@ (80036c0 <ActionsModel_ComputeRoverAction+0x2bc>)
 80034d4:	2202      	movs	r2, #2
 80034d6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 80034da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034dc:	2206      	movs	r2, #6
 80034de:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80034e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e2:	2200      	movs	r2, #0
 80034e4:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80034e6:	6a3b      	ldr	r3, [r7, #32]
 80034e8:	f04f 0200 	mov.w	r2, #0
 80034ec:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80034ee:	6a3b      	ldr	r3, [r7, #32]
 80034f0:	f04f 0200 	mov.w	r2, #0
 80034f4:	601a      	str	r2, [r3, #0]
        break;
 80034f6:	e09b      	b.n	8003630 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_ROTATE_LEFT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 80034f8:	4b71      	ldr	r3, [pc, #452]	@ (80036c0 <ActionsModel_ComputeRoverAction+0x2bc>)
 80034fa:	2206      	movs	r2, #6
 80034fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8003500:	4b6f      	ldr	r3, [pc, #444]	@ (80036c0 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003502:	2202      	movs	r2, #2
 8003504:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8003508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350a:	2206      	movs	r2, #6
 800350c:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 800350e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003510:	2200      	movs	r2, #0
 8003512:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003514:	6a3b      	ldr	r3, [r7, #32]
 8003516:	f04f 0200 	mov.w	r2, #0
 800351a:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 800351c:	6a3b      	ldr	r3, [r7, #32]
 800351e:	f04f 0200 	mov.w	r2, #0
 8003522:	601a      	str	r2, [r3, #0]
        break;
 8003524:	e084      	b.n	8003630 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_FORWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 8003526:	4b66      	ldr	r3, [pc, #408]	@ (80036c0 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003528:	2204      	movs	r2, #4
 800352a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 800352e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003530:	781a      	ldrb	r2, [r3, #0]
          rtu_sonar->front);
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	885b      	ldrh	r3, [r3, #2]
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8003536:	4619      	mov	r1, r3
 8003538:	4610      	mov	r0, r2
 800353a:	f7fd fe38 	bl	80011ae <ActionsM_checkSafetyFromForward>
 800353e:	4603      	mov	r3, r0
 8003540:	461a      	mov	r2, r3
 8003542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003544:	701a      	strb	r2, [r3, #0]
        if (*rty_safeAction != SA_NONE) {
 8003546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d00a      	beq.n	8003564 <ActionsModel_ComputeRoverAction+0x160>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 800354e:	4b5c      	ldr	r3, [pc, #368]	@ (80036c0 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003550:	2202      	movs	r2, #2
 8003552:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8003556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003558:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800355a:	6a39      	ldr	r1, [r7, #32]
 800355c:	69b8      	ldr	r0, [r7, #24]
 800355e:	f7fe fb1b 	bl	8001b98 <Ac_enter_internal_FW_SafeAction>
          /*  Set point */
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
            ActionsModel_MAX_SPEED_Y;
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
        }
        break;
 8003562:	e065      	b.n	8003630 <ActionsModel_ComputeRoverAction+0x22c>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8003564:	4b56      	ldr	r3, [pc, #344]	@ (80036c0 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003566:	2203      	movs	r2, #3
 8003568:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          ActionsModel_B.set = 1U;
 800356c:	4b55      	ldr	r3, [pc, #340]	@ (80036c4 <ActionsModel_ComputeRoverAction+0x2c0>)
 800356e:	2201      	movs	r2, #1
 8003570:	701a      	strb	r2, [r3, #0]
          ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8003572:	4b55      	ldr	r3, [pc, #340]	@ (80036c8 <ActionsModel_ComputeRoverAction+0x2c4>)
 8003574:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003576:	69f9      	ldr	r1, [r7, #28]
 8003578:	2001      	movs	r0, #1
 800357a:	f7fd fd17 	bl	8000fac <ActionsModel_MovingObstacles>
          *rty_roverAction = RA_FORWARD;
 800357e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003580:	2201      	movs	r2, #1
 8003582:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	f9b3 3000 	ldrsh.w	r3, [r3]
 800358a:	ee07 3a90 	vmov	s15, r3
 800358e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003592:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80036cc <ActionsModel_ComputeRoverAction+0x2c8>
 8003596:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800359a:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80036d0 <ActionsModel_ComputeRoverAction+0x2cc>
 800359e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80035a2:	6a3b      	ldr	r3, [r7, #32]
 80035a4:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 80035a8:	6a3b      	ldr	r3, [r7, #32]
 80035aa:	685a      	ldr	r2, [r3, #4]
 80035ac:	6a3b      	ldr	r3, [r7, #32]
 80035ae:	601a      	str	r2, [r3, #0]
        break;
 80035b0:	e03e      	b.n	8003630 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_BRAKING_SMOOTH:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 80035b2:	4b43      	ldr	r3, [pc, #268]	@ (80036c0 <ActionsModel_ComputeRoverAction+0x2bc>)
 80035b4:	2203      	movs	r2, #3
 80035b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 80035ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035bc:	2206      	movs	r2, #6
 80035be:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80035c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035c2:	2200      	movs	r2, #0
 80035c4:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80035c6:	6a3b      	ldr	r3, [r7, #32]
 80035c8:	f04f 0200 	mov.w	r2, #0
 80035cc:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80035ce:	6a3b      	ldr	r3, [r7, #32]
 80035d0:	f04f 0200 	mov.w	r2, #0
 80035d4:	601a      	str	r2, [r3, #0]
        break;
 80035d6:	e02b      	b.n	8003630 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_BRAKING_HARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 80035d8:	4b39      	ldr	r3, [pc, #228]	@ (80036c0 <ActionsModel_ComputeRoverAction+0x2bc>)
 80035da:	2202      	movs	r2, #2
 80035dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_HARD;
 80035e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e2:	2205      	movs	r2, #5
 80035e4:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80035e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035e8:	2200      	movs	r2, #0
 80035ea:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80035ec:	6a3b      	ldr	r3, [r7, #32]
 80035ee:	f04f 0200 	mov.w	r2, #0
 80035f2:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80035f4:	6a3b      	ldr	r3, [r7, #32]
 80035f6:	f04f 0200 	mov.w	r2, #0
 80035fa:	601a      	str	r2, [r3, #0]
        break;
 80035fc:	e018      	b.n	8003630 <ActionsModel_ComputeRoverAction+0x22c>

       default:
        /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
           [currentUserAction == ENUM_UserAction.UA_NONE] */
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 80035fe:	4b30      	ldr	r3, [pc, #192]	@ (80036c0 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003600:	2205      	movs	r2, #5
 8003602:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_IDLE;
 8003606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003608:	2200      	movs	r2, #0
 800360a:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 800360c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800360e:	2200      	movs	r2, #0
 8003610:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003612:	6a3b      	ldr	r3, [r7, #32]
 8003614:	f04f 0200 	mov.w	r2, #0
 8003618:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 800361a:	6a3b      	ldr	r3, [r7, #32]
 800361c:	f04f 0200 	mov.w	r2, #0
 8003620:	601a      	str	r2, [r3, #0]

        /*  Led */
        rty_redLeds->left = RED_OFF;
 8003622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003624:	2200      	movs	r2, #0
 8003626:	701a      	strb	r2, [r3, #0]
        rty_redLeds->right = RED_OFF;
 8003628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800362a:	2200      	movs	r2, #0
 800362c:	705a      	strb	r2, [r3, #1]
        break;
 800362e:	bf00      	nop
      }
    }
    break;
 8003630:	e1ee      	b.n	8003a10 <ActionsModel_ComputeRoverAction+0x60c>

   case ActionsModel_IN_BrakingSmooth:
    /*  [currentUserAction ~= ENUM_UserAction.UA_BRAKING_SMOOTH && currentUserAction ~= ENUM_UserAction.UA_NONE] */
    if (*rtu_currentUserAction != UA_BRAKING_SMOOTH) {
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	2b06      	cmp	r3, #6
 8003638:	f000 81ec 	beq.w	8003a14 <ActionsModel_ComputeRoverAction+0x610>
      switch (*rtu_currentUserAction) {
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	3b01      	subs	r3, #1
 8003642:	2b04      	cmp	r3, #4
 8003644:	f200 80b6 	bhi.w	80037b4 <ActionsModel_ComputeRoverAction+0x3b0>
 8003648:	a201      	add	r2, pc, #4	@ (adr r2, 8003650 <ActionsModel_ComputeRoverAction+0x24c>)
 800364a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800364e:	bf00      	nop
 8003650:	08003703 	.word	0x08003703
 8003654:	080036d5 	.word	0x080036d5
 8003658:	08003693 	.word	0x08003693
 800365c:	08003665 	.word	0x08003665
 8003660:	0800378f 	.word	0x0800378f
       case UA_BACKWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 8003664:	4b16      	ldr	r3, [pc, #88]	@ (80036c0 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003666:	2201      	movs	r2, #1
 8003668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 800366c:	4b14      	ldr	r3, [pc, #80]	@ (80036c0 <ActionsModel_ComputeRoverAction+0x2bc>)
 800366e:	2204      	movs	r2, #4
 8003670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8003674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003676:	2206      	movs	r2, #6
 8003678:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 800367a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800367c:	2200      	movs	r2, #0
 800367e:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003680:	6a3b      	ldr	r3, [r7, #32]
 8003682:	f04f 0200 	mov.w	r2, #0
 8003686:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003688:	6a3b      	ldr	r3, [r7, #32]
 800368a:	f04f 0200 	mov.w	r2, #0
 800368e:	601a      	str	r2, [r3, #0]
        break;
 8003690:	e0a9      	b.n	80037e6 <ActionsModel_ComputeRoverAction+0x3e2>

       case UA_ROTATE_RIGHT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 8003692:	4b0b      	ldr	r3, [pc, #44]	@ (80036c0 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003694:	2207      	movs	r2, #7
 8003696:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 800369a:	4b09      	ldr	r3, [pc, #36]	@ (80036c0 <ActionsModel_ComputeRoverAction+0x2bc>)
 800369c:	2202      	movs	r2, #2
 800369e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 80036a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a4:	2206      	movs	r2, #6
 80036a6:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80036a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036aa:	2200      	movs	r2, #0
 80036ac:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80036ae:	6a3b      	ldr	r3, [r7, #32]
 80036b0:	f04f 0200 	mov.w	r2, #0
 80036b4:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80036b6:	6a3b      	ldr	r3, [r7, #32]
 80036b8:	f04f 0200 	mov.w	r2, #0
 80036bc:	601a      	str	r2, [r3, #0]
        break;
 80036be:	e092      	b.n	80037e6 <ActionsModel_ComputeRoverAction+0x3e2>
 80036c0:	2000008c 	.word	0x2000008c
 80036c4:	20000088 	.word	0x20000088
 80036c8:	200000d4 	.word	0x200000d4
 80036cc:	44000000 	.word	0x44000000
 80036d0:	42c80000 	.word	0x42c80000

       case UA_ROTATE_LEFT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 80036d4:	4baa      	ldr	r3, [pc, #680]	@ (8003980 <ActionsModel_ComputeRoverAction+0x57c>)
 80036d6:	2206      	movs	r2, #6
 80036d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 80036dc:	4ba8      	ldr	r3, [pc, #672]	@ (8003980 <ActionsModel_ComputeRoverAction+0x57c>)
 80036de:	2202      	movs	r2, #2
 80036e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 80036e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e6:	2206      	movs	r2, #6
 80036e8:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80036ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036ec:	2200      	movs	r2, #0
 80036ee:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80036f0:	6a3b      	ldr	r3, [r7, #32]
 80036f2:	f04f 0200 	mov.w	r2, #0
 80036f6:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80036f8:	6a3b      	ldr	r3, [r7, #32]
 80036fa:	f04f 0200 	mov.w	r2, #0
 80036fe:	601a      	str	r2, [r3, #0]
        break;
 8003700:	e071      	b.n	80037e6 <ActionsModel_ComputeRoverAction+0x3e2>

       case UA_FORWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 8003702:	4b9f      	ldr	r3, [pc, #636]	@ (8003980 <ActionsModel_ComputeRoverAction+0x57c>)
 8003704:	2204      	movs	r2, #4
 8003706:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 800370a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800370c:	781a      	ldrb	r2, [r3, #0]
          rtu_sonar->front);
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	885b      	ldrh	r3, [r3, #2]
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8003712:	4619      	mov	r1, r3
 8003714:	4610      	mov	r0, r2
 8003716:	f7fd fd4a 	bl	80011ae <ActionsM_checkSafetyFromForward>
 800371a:	4603      	mov	r3, r0
 800371c:	461a      	mov	r2, r3
 800371e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003720:	701a      	strb	r2, [r3, #0]
        if (*rty_safeAction != SA_NONE) {
 8003722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003724:	781b      	ldrb	r3, [r3, #0]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d00a      	beq.n	8003740 <ActionsModel_ComputeRoverAction+0x33c>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 800372a:	4b95      	ldr	r3, [pc, #596]	@ (8003980 <ActionsModel_ComputeRoverAction+0x57c>)
 800372c:	2202      	movs	r2, #2
 800372e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8003732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003734:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003736:	6a39      	ldr	r1, [r7, #32]
 8003738:	69b8      	ldr	r0, [r7, #24]
 800373a:	f7fe fa2d 	bl	8001b98 <Ac_enter_internal_FW_SafeAction>
          /*  Set point */
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
            ActionsModel_MAX_SPEED_Y;
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
        }
        break;
 800373e:	e052      	b.n	80037e6 <ActionsModel_ComputeRoverAction+0x3e2>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8003740:	4b8f      	ldr	r3, [pc, #572]	@ (8003980 <ActionsModel_ComputeRoverAction+0x57c>)
 8003742:	2203      	movs	r2, #3
 8003744:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          ActionsModel_B.set = 1U;
 8003748:	4b8e      	ldr	r3, [pc, #568]	@ (8003984 <ActionsModel_ComputeRoverAction+0x580>)
 800374a:	2201      	movs	r2, #1
 800374c:	701a      	strb	r2, [r3, #0]
          ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 800374e:	4b8e      	ldr	r3, [pc, #568]	@ (8003988 <ActionsModel_ComputeRoverAction+0x584>)
 8003750:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003752:	69f9      	ldr	r1, [r7, #28]
 8003754:	2001      	movs	r0, #1
 8003756:	f7fd fc29 	bl	8000fac <ActionsModel_MovingObstacles>
          *rty_roverAction = RA_FORWARD;
 800375a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800375c:	2201      	movs	r2, #1
 800375e:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003766:	ee07 3a90 	vmov	s15, r3
 800376a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800376e:	eddf 6a87 	vldr	s13, [pc, #540]	@ 800398c <ActionsModel_ComputeRoverAction+0x588>
 8003772:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003776:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8003990 <ActionsModel_ComputeRoverAction+0x58c>
 800377a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800377e:	6a3b      	ldr	r3, [r7, #32]
 8003780:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8003784:	6a3b      	ldr	r3, [r7, #32]
 8003786:	685a      	ldr	r2, [r3, #4]
 8003788:	6a3b      	ldr	r3, [r7, #32]
 800378a:	601a      	str	r2, [r3, #0]
        break;
 800378c:	e02b      	b.n	80037e6 <ActionsModel_ComputeRoverAction+0x3e2>

       case UA_BRAKING_HARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 800378e:	4b7c      	ldr	r3, [pc, #496]	@ (8003980 <ActionsModel_ComputeRoverAction+0x57c>)
 8003790:	2202      	movs	r2, #2
 8003792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_HARD;
 8003796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003798:	2205      	movs	r2, #5
 800379a:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 800379c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800379e:	2200      	movs	r2, #0
 80037a0:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80037a2:	6a3b      	ldr	r3, [r7, #32]
 80037a4:	f04f 0200 	mov.w	r2, #0
 80037a8:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80037aa:	6a3b      	ldr	r3, [r7, #32]
 80037ac:	f04f 0200 	mov.w	r2, #0
 80037b0:	601a      	str	r2, [r3, #0]
        break;
 80037b2:	e018      	b.n	80037e6 <ActionsModel_ComputeRoverAction+0x3e2>

       default:
        /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
           [currentUserAction == ENUM_UserAction.UA_NONE] */
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 80037b4:	4b72      	ldr	r3, [pc, #456]	@ (8003980 <ActionsModel_ComputeRoverAction+0x57c>)
 80037b6:	2205      	movs	r2, #5
 80037b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_IDLE;
 80037bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037be:	2200      	movs	r2, #0
 80037c0:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80037c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037c4:	2200      	movs	r2, #0
 80037c6:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80037c8:	6a3b      	ldr	r3, [r7, #32]
 80037ca:	f04f 0200 	mov.w	r2, #0
 80037ce:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80037d0:	6a3b      	ldr	r3, [r7, #32]
 80037d2:	f04f 0200 	mov.w	r2, #0
 80037d6:	601a      	str	r2, [r3, #0]

        /*  Led */
        rty_redLeds->left = RED_OFF;
 80037d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037da:	2200      	movs	r2, #0
 80037dc:	701a      	strb	r2, [r3, #0]
        rty_redLeds->right = RED_OFF;
 80037de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037e0:	2200      	movs	r2, #0
 80037e2:	705a      	strb	r2, [r3, #1]
        break;
 80037e4:	bf00      	nop
      }
    }
    break;
 80037e6:	e115      	b.n	8003a14 <ActionsModel_ComputeRoverAction+0x610>

   case ActionsModel_IN_Forward:
    ActionsModel_Forward(rtu_currentUserAction, rtu_speed, rtu_y_lever,
 80037e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ea:	9305      	str	r3, [sp, #20]
 80037ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ee:	9304      	str	r3, [sp, #16]
 80037f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037f2:	9303      	str	r3, [sp, #12]
 80037f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f6:	9302      	str	r3, [sp, #8]
 80037f8:	6a3b      	ldr	r3, [r7, #32]
 80037fa:	9301      	str	r3, [sp, #4]
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	9300      	str	r3, [sp, #0]
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	683a      	ldr	r2, [r7, #0]
 8003804:	68b9      	ldr	r1, [r7, #8]
 8003806:	68f8      	ldr	r0, [r7, #12]
 8003808:	f7fe fdec 	bl	80023e4 <ActionsModel_Forward>
                         rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction,
                         rty_safeAction, rty_statusObstacles, rty_redLeds);
    break;
 800380c:	e105      	b.n	8003a1a <ActionsModel_ComputeRoverAction+0x616>

   case ActionsModel_IN_None:
    if (*rtu_currentUserAction != UA_NONE) {
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	781b      	ldrb	r3, [r3, #0]
 8003812:	2b00      	cmp	r3, #0
 8003814:	f000 8100 	beq.w	8003a18 <ActionsModel_ComputeRoverAction+0x614>
      switch (*rtu_currentUserAction) {
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	3b01      	subs	r3, #1
 800381e:	2b05      	cmp	r3, #5
 8003820:	f200 80b8 	bhi.w	8003994 <ActionsModel_ComputeRoverAction+0x590>
 8003824:	a201      	add	r2, pc, #4	@ (adr r2, 800382c <ActionsModel_ComputeRoverAction+0x428>)
 8003826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800382a:	bf00      	nop
 800382c:	080038cf 	.word	0x080038cf
 8003830:	080038a1 	.word	0x080038a1
 8003834:	08003873 	.word	0x08003873
 8003838:	08003845 	.word	0x08003845
 800383c:	08003995 	.word	0x08003995
 8003840:	0800395b 	.word	0x0800395b
       case UA_BACKWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 8003844:	4b4e      	ldr	r3, [pc, #312]	@ (8003980 <ActionsModel_ComputeRoverAction+0x57c>)
 8003846:	2201      	movs	r2, #1
 8003848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 800384c:	4b4c      	ldr	r3, [pc, #304]	@ (8003980 <ActionsModel_ComputeRoverAction+0x57c>)
 800384e:	2204      	movs	r2, #4
 8003850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8003854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003856:	2206      	movs	r2, #6
 8003858:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 800385a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800385c:	2200      	movs	r2, #0
 800385e:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003860:	6a3b      	ldr	r3, [r7, #32]
 8003862:	f04f 0200 	mov.w	r2, #0
 8003866:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003868:	6a3b      	ldr	r3, [r7, #32]
 800386a:	f04f 0200 	mov.w	r2, #0
 800386e:	601a      	str	r2, [r3, #0]
        break;
 8003870:	e0a3      	b.n	80039ba <ActionsModel_ComputeRoverAction+0x5b6>

       case UA_ROTATE_RIGHT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 8003872:	4b43      	ldr	r3, [pc, #268]	@ (8003980 <ActionsModel_ComputeRoverAction+0x57c>)
 8003874:	2207      	movs	r2, #7
 8003876:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 800387a:	4b41      	ldr	r3, [pc, #260]	@ (8003980 <ActionsModel_ComputeRoverAction+0x57c>)
 800387c:	2202      	movs	r2, #2
 800387e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8003882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003884:	2206      	movs	r2, #6
 8003886:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800388a:	2200      	movs	r2, #0
 800388c:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 800388e:	6a3b      	ldr	r3, [r7, #32]
 8003890:	f04f 0200 	mov.w	r2, #0
 8003894:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003896:	6a3b      	ldr	r3, [r7, #32]
 8003898:	f04f 0200 	mov.w	r2, #0
 800389c:	601a      	str	r2, [r3, #0]
        break;
 800389e:	e08c      	b.n	80039ba <ActionsModel_ComputeRoverAction+0x5b6>

       case UA_ROTATE_LEFT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 80038a0:	4b37      	ldr	r3, [pc, #220]	@ (8003980 <ActionsModel_ComputeRoverAction+0x57c>)
 80038a2:	2206      	movs	r2, #6
 80038a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 80038a8:	4b35      	ldr	r3, [pc, #212]	@ (8003980 <ActionsModel_ComputeRoverAction+0x57c>)
 80038aa:	2202      	movs	r2, #2
 80038ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 80038b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b2:	2206      	movs	r2, #6
 80038b4:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80038b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038b8:	2200      	movs	r2, #0
 80038ba:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80038bc:	6a3b      	ldr	r3, [r7, #32]
 80038be:	f04f 0200 	mov.w	r2, #0
 80038c2:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80038c4:	6a3b      	ldr	r3, [r7, #32]
 80038c6:	f04f 0200 	mov.w	r2, #0
 80038ca:	601a      	str	r2, [r3, #0]
        break;
 80038cc:	e075      	b.n	80039ba <ActionsModel_ComputeRoverAction+0x5b6>

       case UA_FORWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 80038ce:	4b2c      	ldr	r3, [pc, #176]	@ (8003980 <ActionsModel_ComputeRoverAction+0x57c>)
 80038d0:	2204      	movs	r2, #4
 80038d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80038d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038d8:	781a      	ldrb	r2, [r3, #0]
          rtu_sonar->front);
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	885b      	ldrh	r3, [r3, #2]
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80038de:	4619      	mov	r1, r3
 80038e0:	4610      	mov	r0, r2
 80038e2:	f7fd fc64 	bl	80011ae <ActionsM_checkSafetyFromForward>
 80038e6:	4603      	mov	r3, r0
 80038e8:	461a      	mov	r2, r3
 80038ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ec:	701a      	strb	r2, [r3, #0]
        if (*rty_safeAction != SA_NONE) {
 80038ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d00a      	beq.n	800390c <ActionsModel_ComputeRoverAction+0x508>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 80038f6:	4b22      	ldr	r3, [pc, #136]	@ (8003980 <ActionsModel_ComputeRoverAction+0x57c>)
 80038f8:	2202      	movs	r2, #2
 80038fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 80038fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003900:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003902:	6a39      	ldr	r1, [r7, #32]
 8003904:	69b8      	ldr	r0, [r7, #24]
 8003906:	f7fe f947 	bl	8001b98 <Ac_enter_internal_FW_SafeAction>
          /*  Set point */
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
            ActionsModel_MAX_SPEED_Y;
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
        }
        break;
 800390a:	e056      	b.n	80039ba <ActionsModel_ComputeRoverAction+0x5b6>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 800390c:	4b1c      	ldr	r3, [pc, #112]	@ (8003980 <ActionsModel_ComputeRoverAction+0x57c>)
 800390e:	2203      	movs	r2, #3
 8003910:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          ActionsModel_B.set = 1U;
 8003914:	4b1b      	ldr	r3, [pc, #108]	@ (8003984 <ActionsModel_ComputeRoverAction+0x580>)
 8003916:	2201      	movs	r2, #1
 8003918:	701a      	strb	r2, [r3, #0]
          ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 800391a:	4b1b      	ldr	r3, [pc, #108]	@ (8003988 <ActionsModel_ComputeRoverAction+0x584>)
 800391c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800391e:	69f9      	ldr	r1, [r7, #28]
 8003920:	2001      	movs	r0, #1
 8003922:	f7fd fb43 	bl	8000fac <ActionsModel_MovingObstacles>
          *rty_roverAction = RA_FORWARD;
 8003926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003928:	2201      	movs	r2, #1
 800392a:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003932:	ee07 3a90 	vmov	s15, r3
 8003936:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800393a:	eddf 6a14 	vldr	s13, [pc, #80]	@ 800398c <ActionsModel_ComputeRoverAction+0x588>
 800393e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003942:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8003990 <ActionsModel_ComputeRoverAction+0x58c>
 8003946:	ee67 7a87 	vmul.f32	s15, s15, s14
 800394a:	6a3b      	ldr	r3, [r7, #32]
 800394c:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8003950:	6a3b      	ldr	r3, [r7, #32]
 8003952:	685a      	ldr	r2, [r3, #4]
 8003954:	6a3b      	ldr	r3, [r7, #32]
 8003956:	601a      	str	r2, [r3, #0]
        break;
 8003958:	e02f      	b.n	80039ba <ActionsModel_ComputeRoverAction+0x5b6>

       case UA_BRAKING_SMOOTH:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 800395a:	4b09      	ldr	r3, [pc, #36]	@ (8003980 <ActionsModel_ComputeRoverAction+0x57c>)
 800395c:	2203      	movs	r2, #3
 800395e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8003962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003964:	2206      	movs	r2, #6
 8003966:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800396a:	2200      	movs	r2, #0
 800396c:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 800396e:	6a3b      	ldr	r3, [r7, #32]
 8003970:	f04f 0200 	mov.w	r2, #0
 8003974:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003976:	6a3b      	ldr	r3, [r7, #32]
 8003978:	f04f 0200 	mov.w	r2, #0
 800397c:	601a      	str	r2, [r3, #0]
        break;
 800397e:	e01c      	b.n	80039ba <ActionsModel_ComputeRoverAction+0x5b6>
 8003980:	2000008c 	.word	0x2000008c
 8003984:	20000088 	.word	0x20000088
 8003988:	200000d4 	.word	0x200000d4
 800398c:	44000000 	.word	0x44000000
 8003990:	42c80000 	.word	0x42c80000

       default:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8003994:	4b23      	ldr	r3, [pc, #140]	@ (8003a24 <ActionsModel_ComputeRoverAction+0x620>)
 8003996:	2202      	movs	r2, #2
 8003998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_HARD;
 800399c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800399e:	2205      	movs	r2, #5
 80039a0:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80039a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039a4:	2200      	movs	r2, #0
 80039a6:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80039a8:	6a3b      	ldr	r3, [r7, #32]
 80039aa:	f04f 0200 	mov.w	r2, #0
 80039ae:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80039b0:	6a3b      	ldr	r3, [r7, #32]
 80039b2:	f04f 0200 	mov.w	r2, #0
 80039b6:	601a      	str	r2, [r3, #0]
        break;
 80039b8:	bf00      	nop
      }
    }
    break;
 80039ba:	e02d      	b.n	8003a18 <ActionsModel_ComputeRoverAction+0x614>

   case ActionsModel_IN_RotateLeft:
    ActionsModel_RotateLeft(rtu_currentUserAction, rtu_speed, rtu_x_lever,
 80039bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039be:	9306      	str	r3, [sp, #24]
 80039c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039c2:	9305      	str	r3, [sp, #20]
 80039c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039c6:	9304      	str	r3, [sp, #16]
 80039c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ca:	9303      	str	r3, [sp, #12]
 80039cc:	6a3b      	ldr	r3, [r7, #32]
 80039ce:	9302      	str	r3, [sp, #8]
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	9301      	str	r3, [sp, #4]
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	9300      	str	r3, [sp, #0]
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	68b9      	ldr	r1, [r7, #8]
 80039de:	68f8      	ldr	r0, [r7, #12]
 80039e0:	f7ff f814 	bl	8002a0c <ActionsModel_RotateLeft>
      rtu_y_lever, rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction,
      rty_safeAction, rty_statusObstacles, rty_redLeds);
    break;
 80039e4:	e019      	b.n	8003a1a <ActionsModel_ComputeRoverAction+0x616>

   default:
    /* case IN_RotateRight: */
    ActionsModel_RotateRight(rtu_currentUserAction, rtu_speed, rtu_x_lever,
 80039e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e8:	9306      	str	r3, [sp, #24]
 80039ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ec:	9305      	str	r3, [sp, #20]
 80039ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039f0:	9304      	str	r3, [sp, #16]
 80039f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f4:	9303      	str	r3, [sp, #12]
 80039f6:	6a3b      	ldr	r3, [r7, #32]
 80039f8:	9302      	str	r3, [sp, #8]
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	9301      	str	r3, [sp, #4]
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	9300      	str	r3, [sp, #0]
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	68b9      	ldr	r1, [r7, #8]
 8003a08:	68f8      	ldr	r0, [r7, #12]
 8003a0a:	f7ff fa6b 	bl	8002ee4 <ActionsModel_RotateRight>
      rtu_y_lever, rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction,
      rty_safeAction, rty_statusObstacles, rty_redLeds);
    break;
 8003a0e:	e004      	b.n	8003a1a <ActionsModel_ComputeRoverAction+0x616>
    break;
 8003a10:	bf00      	nop
 8003a12:	e002      	b.n	8003a1a <ActionsModel_ComputeRoverAction+0x616>
    break;
 8003a14:	bf00      	nop
 8003a16:	e000      	b.n	8003a1a <ActionsModel_ComputeRoverAction+0x616>
    break;
 8003a18:	bf00      	nop
  }

  /* End of Chart: '<Root>/RoverAction' */
  /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
}
 8003a1a:	bf00      	nop
 8003a1c:	3710      	adds	r7, #16
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	2000008c 	.word	0x2000008c

08003a28 <ActionsModel_initialize>:

/* Model initialize function */
void ActionsModel_initialize(const char_T **rt_errorStatus)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b085      	sub	sp, #20
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  RT_MODEL_ActionsModel_T *const ActionsModel_M = &(ActionsModel_MdlrefDW.rtm);
 8003a30:	4b05      	ldr	r3, [pc, #20]	@ (8003a48 <ActionsModel_initialize+0x20>)
 8003a32:	60fb      	str	r3, [r7, #12]

  /* Registration code */

  /* initialize error status */
  rtmSetErrorStatusPointer(ActionsModel_M, rt_errorStatus);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	601a      	str	r2, [r3, #0]
}
 8003a3a:	bf00      	nop
 8003a3c:	3714      	adds	r7, #20
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop
 8003a48:	20000084 	.word	0x20000084

08003a4c <Board2_ExchangeLocalState>:
  *nextCounter);
static void Board2_ExchangeGlobalState(void);

/* Function for Chart: '<Root>/SupervisorB2' */
static void Board2_ExchangeLocalState(void)
{
 8003a4c:	b5b0      	push	{r4, r5, r7, lr}
 8003a4e:	af00      	add	r7, sp, #0
  if (Board2_DW.is_ExchangeLocalState == Board2_IN_LS_Receive) {
 8003a50:	4bba      	ldr	r3, [pc, #744]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003a52:	f893 30c7 	ldrb.w	r3, [r3, #199]	@ 0xc7
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	f040 80b3 	bne.w	8003bc2 <Board2_ExchangeLocalState+0x176>
    switch (Board2_DW.is_LS_Receive) {
 8003a5c:	4bb7      	ldr	r3, [pc, #732]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003a5e:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8003a62:	3b01      	subs	r3, #1
 8003a64:	2b04      	cmp	r3, #4
 8003a66:	d863      	bhi.n	8003b30 <Board2_ExchangeLocalState+0xe4>
 8003a68:	a201      	add	r2, pc, #4	@ (adr r2, 8003a70 <Board2_ExchangeLocalState+0x24>)
 8003a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a6e:	bf00      	nop
 8003a70:	08003a85 	.word	0x08003a85
 8003a74:	08003ab1 	.word	0x08003ab1
 8003a78:	08003ac9 	.word	0x08003ac9
 8003a7c:	08003b01 	.word	0x08003b01
 8003a80:	08003b13 	.word	0x08003b13
     case Board2_IN_CheckCRC:
      switch (Board2_DW.flagCRC) {
 8003a84:	4bad      	ldr	r3, [pc, #692]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003a86:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d008      	beq.n	8003aa0 <Board2_ExchangeLocalState+0x54>
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d16a      	bne.n	8003b68 <Board2_ExchangeLocalState+0x11c>
       case 1:
        Board2_DW.is_LS_Receive = Board2_IN_SendAck;
 8003a92:	4baa      	ldr	r3, [pc, #680]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003a94:	2204      	movs	r2, #4
 8003a96:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
        UART_SendAck();
 8003a9a:	f002 ff13 	bl	80068c4 <UART_SendAck>
        break;
 8003a9e:	e006      	b.n	8003aae <Board2_ExchangeLocalState+0x62>

       case 0:
        Board2_DW.is_LS_Receive = Board2_IN_SendNack;
 8003aa0:	4ba6      	ldr	r3, [pc, #664]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003aa2:	2205      	movs	r2, #5
 8003aa4:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
        UART_SendNack();
 8003aa8:	f002 ff16 	bl	80068d8 <UART_SendNack>
        break;
 8003aac:	bf00      	nop
      }
      break;
 8003aae:	e05b      	b.n	8003b68 <Board2_ExchangeLocalState+0x11c>

     case Board2_IN_R_CheckCRC:
      if (Board2_DW.flagCRC == 1) {
 8003ab0:	4ba2      	ldr	r3, [pc, #648]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003ab2:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d158      	bne.n	8003b6c <Board2_ExchangeLocalState+0x120>
        Board2_DW.is_LS_Receive = Board2_IN_SendAck;
 8003aba:	4ba0      	ldr	r3, [pc, #640]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003abc:	2204      	movs	r2, #4
 8003abe:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
        UART_SendAck();
 8003ac2:	f002 feff 	bl	80068c4 <UART_SendAck>
      }
      break;
 8003ac6:	e051      	b.n	8003b6c <Board2_ExchangeLocalState+0x120>

     case Board2_IN_R_WaitingData:
      if (hasReceived() == 1) {
 8003ac8:	f002 fed6 	bl	8006878 <hasReceived>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d14e      	bne.n	8003b70 <Board2_ExchangeLocalState+0x124>
        Board2_DW.flagCRC = 0U;
 8003ad2:	4b9a      	ldr	r3, [pc, #616]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        resetRTR();
 8003ada:	f002 fe9f 	bl	800681c <resetRTR>
        Board2_DW.is_LS_Receive = Board2_IN_R_CheckCRC;
 8003ade:	4b97      	ldr	r3, [pc, #604]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003ae0:	2202      	movs	r2, #2
 8003ae2:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

        /* Inport: '<Root>/rx_buffer' */
        Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
          Board2_DW.rxPayload);
 8003ae6:	4b95      	ldr	r3, [pc, #596]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003ae8:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
        Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
 8003aec:	4619      	mov	r1, r3
 8003aee:	4894      	ldr	r0, [pc, #592]	@ (8003d40 <Board2_ExchangeLocalState+0x2f4>)
 8003af0:	f002 fe3a 	bl	8006768 <compareCRC>
 8003af4:	4603      	mov	r3, r0
 8003af6:	461a      	mov	r2, r3
 8003af8:	4b90      	ldr	r3, [pc, #576]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003afa:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
      }
      break;
 8003afe:	e037      	b.n	8003b70 <Board2_ExchangeLocalState+0x124>

     case Board2_IN_SendAck:
      Board2_DW.is_LS_Receive = Board2_IN_NO_ACTIVE_CHILD;
 8003b00:	4b8e      	ldr	r3, [pc, #568]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
      Board2_DW.exit_port_index_LS_Receive = 2U;
 8003b08:	4b8c      	ldr	r3, [pc, #560]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
      break;
 8003b10:	e031      	b.n	8003b76 <Board2_ExchangeLocalState+0x12a>

     case Board2_IN_SendNack:
      Board2_DW.is_LS_Receive = Board2_IN_R_WaitingData;
 8003b12:	4b8a      	ldr	r3, [pc, #552]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003b14:	2203      	movs	r2, #3
 8003b16:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

      /* Inport: '<Root>/rx_buffer' */
      UART_ReceiveIT(&Board2_U.rx_buffer[0], (uint64_T)(Board2_DW.rxPayload +
 8003b1a:	4b88      	ldr	r3, [pc, #544]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003b1c:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8003b20:	3304      	adds	r3, #4
 8003b22:	4619      	mov	r1, r3
 8003b24:	4886      	ldr	r0, [pc, #536]	@ (8003d40 <Board2_ExchangeLocalState+0x2f4>)
 8003b26:	f002 fe85 	bl	8006834 <UART_ReceiveIT>
        ((uint8_T)CRC_SIZE)));
      setRTR();
 8003b2a:	f002 fe6b 	bl	8006804 <setRTR>
      break;
 8003b2e:	e022      	b.n	8003b76 <Board2_ExchangeLocalState+0x12a>

     default:
      /* case IN_WaitingData: */
      if (hasReceived() == 1) {
 8003b30:	f002 fea2 	bl	8006878 <hasReceived>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d11c      	bne.n	8003b74 <Board2_ExchangeLocalState+0x128>
        Board2_DW.flagCRC = 0U;
 8003b3a:	4b80      	ldr	r3, [pc, #512]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        resetRTR();
 8003b42:	f002 fe6b 	bl	800681c <resetRTR>
        Board2_DW.is_LS_Receive = Board2_IN_CheckCRC;
 8003b46:	4b7d      	ldr	r3, [pc, #500]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003b48:	2201      	movs	r2, #1
 8003b4a:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

        /* Inport: '<Root>/rx_buffer' */
        Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
          Board2_DW.rxPayload);
 8003b4e:	4b7b      	ldr	r3, [pc, #492]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003b50:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
        Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
 8003b54:	4619      	mov	r1, r3
 8003b56:	487a      	ldr	r0, [pc, #488]	@ (8003d40 <Board2_ExchangeLocalState+0x2f4>)
 8003b58:	f002 fe06 	bl	8006768 <compareCRC>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	461a      	mov	r2, r3
 8003b60:	4b76      	ldr	r3, [pc, #472]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003b62:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
      }
      break;
 8003b66:	e005      	b.n	8003b74 <Board2_ExchangeLocalState+0x128>
      break;
 8003b68:	bf00      	nop
 8003b6a:	e004      	b.n	8003b76 <Board2_ExchangeLocalState+0x12a>
      break;
 8003b6c:	bf00      	nop
 8003b6e:	e002      	b.n	8003b76 <Board2_ExchangeLocalState+0x12a>
      break;
 8003b70:	bf00      	nop
 8003b72:	e000      	b.n	8003b76 <Board2_ExchangeLocalState+0x12a>
      break;
 8003b74:	bf00      	nop
    }

    if (Board2_DW.exit_port_index_LS_Receive == 2U) {
 8003b76:	4b71      	ldr	r3, [pc, #452]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003b78:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003b7c:	2b02      	cmp	r3, #2
 8003b7e:	f040 80ad 	bne.w	8003cdc <Board2_ExchangeLocalState+0x290>
      Board2_DW.exit_port_index_LS_Receive = 0U;
 8003b82:	4b6e      	ldr	r3, [pc, #440]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003b84:	2200      	movs	r2, #0
 8003b86:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

      /* Inport: '<Root>/rx_buffer' */
      deserializeLocalStateB1(&Board2_U.rx_buffer[0], Board2_DW.rxPayload,
 8003b8a:	4b6c      	ldr	r3, [pc, #432]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003b8c:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8003b90:	4a6c      	ldr	r2, [pc, #432]	@ (8003d44 <Board2_ExchangeLocalState+0x2f8>)
 8003b92:	4619      	mov	r1, r3
 8003b94:	486a      	ldr	r0, [pc, #424]	@ (8003d40 <Board2_ExchangeLocalState+0x2f4>)
 8003b96:	f000 fe61 	bl	800485c <deserializeLocalStateB1>
        &Board2_DW.board1LocalState);

      /* Outport: '<Root>/tx_buffer' */
      serializeLocalStateB2(&Board2_Y.tx_buffer[0], &Board2_DW.board2LocalState);
 8003b9a:	496b      	ldr	r1, [pc, #428]	@ (8003d48 <Board2_ExchangeLocalState+0x2fc>)
 8003b9c:	486b      	ldr	r0, [pc, #428]	@ (8003d4c <Board2_ExchangeLocalState+0x300>)
 8003b9e:	f000 ffdd 	bl	8004b5c <serializeLocalStateB2>
      computeCRC(&Board2_Y.tx_buffer[0], Board2_DW.txPayload);
 8003ba2:	4b66      	ldr	r3, [pc, #408]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003ba4:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8003ba8:	4619      	mov	r1, r3
 8003baa:	4868      	ldr	r0, [pc, #416]	@ (8003d4c <Board2_ExchangeLocalState+0x300>)
 8003bac:	f002 fdc4 	bl	8006738 <computeCRC>
      Board2_DW.is_ExchangeLocalState = Board2_IN_LS_Transmit;
 8003bb0:	4b62      	ldr	r3, [pc, #392]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003bb2:	2202      	movs	r2, #2
 8003bb4:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
      Board2_DW.is_LS_Transmit = Board2_IN_ReceivingRTR;
 8003bb8:	4b60      	ldr	r3, [pc, #384]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003bba:	2204      	movs	r2, #4
 8003bbc:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
 8003bc0:	e08c      	b.n	8003cdc <Board2_ExchangeLocalState+0x290>
    }
  } else {
    /* case IN_LS_Transmit: */
    switch (Board2_DW.is_LS_Transmit) {
 8003bc2:	4b5e      	ldr	r3, [pc, #376]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003bc4:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8003bc8:	3b01      	subs	r3, #1
 8003bca:	2b04      	cmp	r3, #4
 8003bcc:	d851      	bhi.n	8003c72 <Board2_ExchangeLocalState+0x226>
 8003bce:	a201      	add	r2, pc, #4	@ (adr r2, 8003bd4 <Board2_ExchangeLocalState+0x188>)
 8003bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bd4:	08003be9 	.word	0x08003be9
 8003bd8:	08003c11 	.word	0x08003c11
 8003bdc:	08003c1b 	.word	0x08003c1b
 8003be0:	08003c41 	.word	0x08003c41
 8003be4:	08003c69 	.word	0x08003c69
     case Board2_IN_R_ReceivingRTR:
      if (checkRTR() != 0) {
 8003be8:	f002 fdec 	bl	80067c4 <checkRTR>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d05c      	beq.n	8003cac <Board2_ExchangeLocalState+0x260>
        Board2_DW.is_LS_Transmit = Board2_IN_R_Trasmit;
 8003bf2:	4b52      	ldr	r3, [pc, #328]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003bf4:	2202      	movs	r2, #2
 8003bf6:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
        UART_ReceiveAck();
 8003bfa:	f002 fe49 	bl	8006890 <UART_ReceiveAck>

        /* Outport: '<Root>/tx_buffer' */
        UART_TransmitIT(&Board2_Y.tx_buffer[0], (uint64_T)(Board2_DW.txPayload +
 8003bfe:	4b4f      	ldr	r3, [pc, #316]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003c00:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8003c04:	3304      	adds	r3, #4
 8003c06:	4619      	mov	r1, r3
 8003c08:	4850      	ldr	r0, [pc, #320]	@ (8003d4c <Board2_ExchangeLocalState+0x300>)
 8003c0a:	f002 fde7 	bl	80067dc <UART_TransmitIT>
          ((uint8_T)CRC_SIZE)));
      }
      break;
 8003c0e:	e04d      	b.n	8003cac <Board2_ExchangeLocalState+0x260>

     case Board2_IN_R_Trasmit:
      Board2_DW.is_LS_Transmit = Board2_IN_R_WaitAck;
 8003c10:	4b4a      	ldr	r3, [pc, #296]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003c12:	2203      	movs	r2, #3
 8003c14:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
      break;
 8003c18:	e04f      	b.n	8003cba <Board2_ExchangeLocalState+0x26e>

     case Board2_IN_R_WaitAck:
      if ((hasReceived() == 1) && (UART_CheckAck() == 1)) {
 8003c1a:	f002 fe2d 	bl	8006878 <hasReceived>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d145      	bne.n	8003cb0 <Board2_ExchangeLocalState+0x264>
 8003c24:	f002 fe42 	bl	80068ac <UART_CheckAck>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d140      	bne.n	8003cb0 <Board2_ExchangeLocalState+0x264>
        Board2_DW.is_LS_Transmit = Board2_IN_NO_ACTIVE_CHILD;
 8003c2e:	4b43      	ldr	r3, [pc, #268]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
        Board2_DW.exit_port_index_LS_Transmit = 2U;
 8003c36:	4b41      	ldr	r3, [pc, #260]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003c38:	2202      	movs	r2, #2
 8003c3a:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
      }
      break;
 8003c3e:	e037      	b.n	8003cb0 <Board2_ExchangeLocalState+0x264>

     case Board2_IN_ReceivingRTR:
      if (checkRTR() != 0) {
 8003c40:	f002 fdc0 	bl	80067c4 <checkRTR>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d034      	beq.n	8003cb4 <Board2_ExchangeLocalState+0x268>
        Board2_DW.is_LS_Transmit = Board2_IN_Trasmit;
 8003c4a:	4b3c      	ldr	r3, [pc, #240]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003c4c:	2205      	movs	r2, #5
 8003c4e:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
        UART_ReceiveAck();
 8003c52:	f002 fe1d 	bl	8006890 <UART_ReceiveAck>

        /* Outport: '<Root>/tx_buffer' */
        UART_TransmitIT(&Board2_Y.tx_buffer[0], (uint64_T)(Board2_DW.txPayload +
 8003c56:	4b39      	ldr	r3, [pc, #228]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003c58:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8003c5c:	3304      	adds	r3, #4
 8003c5e:	4619      	mov	r1, r3
 8003c60:	483a      	ldr	r0, [pc, #232]	@ (8003d4c <Board2_ExchangeLocalState+0x300>)
 8003c62:	f002 fdbb 	bl	80067dc <UART_TransmitIT>
          ((uint8_T)CRC_SIZE)));
      }
      break;
 8003c66:	e025      	b.n	8003cb4 <Board2_ExchangeLocalState+0x268>

     case Board2_IN_Trasmit:
      Board2_DW.is_LS_Transmit = Board2_IN_WaitAck;
 8003c68:	4b34      	ldr	r3, [pc, #208]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003c6a:	2206      	movs	r2, #6
 8003c6c:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
      break;
 8003c70:	e023      	b.n	8003cba <Board2_ExchangeLocalState+0x26e>

     default:
      /* case IN_WaitAck: */
      if (hasReceived() == 1) {
 8003c72:	f002 fe01 	bl	8006878 <hasReceived>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d11d      	bne.n	8003cb8 <Board2_ExchangeLocalState+0x26c>
        if (UART_CheckAck() == 1) {
 8003c7c:	f002 fe16 	bl	80068ac <UART_CheckAck>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d108      	bne.n	8003c98 <Board2_ExchangeLocalState+0x24c>
          Board2_DW.is_LS_Transmit = Board2_IN_NO_ACTIVE_CHILD;
 8003c86:	4b2d      	ldr	r3, [pc, #180]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
          Board2_DW.exit_port_index_LS_Transmit = 2U;
 8003c8e:	4b2b      	ldr	r3, [pc, #172]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003c90:	2202      	movs	r2, #2
 8003c92:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        } else if (UART_CheckAck() == 0) {
          Board2_DW.is_LS_Transmit = Board2_IN_R_ReceivingRTR;
        }
      }
      break;
 8003c96:	e00f      	b.n	8003cb8 <Board2_ExchangeLocalState+0x26c>
        } else if (UART_CheckAck() == 0) {
 8003c98:	f002 fe08 	bl	80068ac <UART_CheckAck>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10a      	bne.n	8003cb8 <Board2_ExchangeLocalState+0x26c>
          Board2_DW.is_LS_Transmit = Board2_IN_R_ReceivingRTR;
 8003ca2:	4b26      	ldr	r3, [pc, #152]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
      break;
 8003caa:	e005      	b.n	8003cb8 <Board2_ExchangeLocalState+0x26c>
      break;
 8003cac:	bf00      	nop
 8003cae:	e004      	b.n	8003cba <Board2_ExchangeLocalState+0x26e>
      break;
 8003cb0:	bf00      	nop
 8003cb2:	e002      	b.n	8003cba <Board2_ExchangeLocalState+0x26e>
      break;
 8003cb4:	bf00      	nop
 8003cb6:	e000      	b.n	8003cba <Board2_ExchangeLocalState+0x26e>
      break;
 8003cb8:	bf00      	nop
    }

    if (Board2_DW.exit_port_index_LS_Transmit == 2U) {
 8003cba:	4b20      	ldr	r3, [pc, #128]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003cbc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	d10b      	bne.n	8003cdc <Board2_ExchangeLocalState+0x290>
      Board2_DW.exit_port_index_LS_Transmit = 0U;
 8003cc4:	4b1d      	ldr	r3, [pc, #116]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
      Board2_DW.is_ExchangeLocalState = Board2_IN_NO_ACTIVE_CHILD;
 8003ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
      Board2_DW.exit_port_index_ExchangeLocalSt = 2U;
 8003cd4:	4b19      	ldr	r3, [pc, #100]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003cd6:	2202      	movs	r2, #2
 8003cd8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    }
  }

  if (Board2_DW.exit_port_index_ExchangeLocalSt == 2U) {
 8003cdc:	4b17      	ldr	r3, [pc, #92]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003cde:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d128      	bne.n	8003d38 <Board2_ExchangeLocalState+0x2ec>
    Board2_DW.exit_port_index_ExchangeLocalSt = 0U;
 8003ce6:	4b15      	ldr	r3, [pc, #84]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    Board2_DW.is_CommunicationPhase = Board2_IN_ExchangeGlobalState;
 8003cee:	4b13      	ldr	r3, [pc, #76]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003cf0:	2203      	movs	r2, #3
 8003cf2:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf

    /*  Entry exchange global state */
    Board2_DW.txPayload = ((uint8_T)GLOBAL_STATE_FRAME_SIZE);
 8003cf6:	4b11      	ldr	r3, [pc, #68]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003cf8:	2228      	movs	r2, #40	@ 0x28
 8003cfa:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
    Board2_DW.rxPayload = ((uint8_T)GLOBAL_STATE_FRAME_SIZE);
 8003cfe:	4b0f      	ldr	r3, [pc, #60]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003d00:	2228      	movs	r2, #40	@ 0x28
 8003d02:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
    Board2_DW.is_ExchangeGlobalState = Boar_IN_ComputingOwnGlobalState;
 8003d06:	4b0d      	ldr	r3, [pc, #52]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
    Board2_B.board2GlobalState.localStateB1 = Board2_DW.board1LocalState;
 8003d0e:	4a10      	ldr	r2, [pc, #64]	@ (8003d50 <Board2_ExchangeLocalState+0x304>)
 8003d10:	4b0a      	ldr	r3, [pc, #40]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003d12:	4615      	mov	r5, r2
 8003d14:	f103 044c 	add.w	r4, r3, #76	@ 0x4c
 8003d18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d1a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d1c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003d20:	e885 0003 	stmia.w	r5, {r0, r1}

    /*  forse dovrei fare una copia del backup all'inizio del mio stato,
       siccome durante la trasmissione le variabili possono cambiare */
    Board2_B.board2GlobalState.localStateB2 = Board2_DW.board2LocalState;
 8003d24:	4a0a      	ldr	r2, [pc, #40]	@ (8003d50 <Board2_ExchangeLocalState+0x304>)
 8003d26:	4b05      	ldr	r3, [pc, #20]	@ (8003d3c <Board2_ExchangeLocalState+0x2f0>)
 8003d28:	f102 0418 	add.w	r4, r2, #24
 8003d2c:	f103 0564 	add.w	r5, r3, #100	@ 0x64
 8003d30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003d34:	682b      	ldr	r3, [r5, #0]
 8003d36:	6023      	str	r3, [r4, #0]
  }
}
 8003d38:	bf00      	nop
 8003d3a:	bdb0      	pop	{r4, r5, r7, pc}
 8003d3c:	20000108 	.word	0x20000108
 8003d40:	200001f8 	.word	0x200001f8
 8003d44:	20000154 	.word	0x20000154
 8003d48:	2000016c 	.word	0x2000016c
 8003d4c:	20000238 	.word	0x20000238
 8003d50:	200000d8 	.word	0x200000d8

08003d54 <Board2_evaluateLed>:

/* Function for Chart: '<Root>/SupervisorB2' */
static ENUM_StatusWhiteLed Board2_evaluateLed(uint16_T buttons, uint16_T
  lastButtons, ENUM_StatusWhiteLed previousLedStatus, uint16_T button_mask)
{
 8003d54:	b490      	push	{r4, r7}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	4604      	mov	r4, r0
 8003d5c:	4608      	mov	r0, r1
 8003d5e:	4611      	mov	r1, r2
 8003d60:	461a      	mov	r2, r3
 8003d62:	4623      	mov	r3, r4
 8003d64:	80fb      	strh	r3, [r7, #6]
 8003d66:	4603      	mov	r3, r0
 8003d68:	80bb      	strh	r3, [r7, #4]
 8003d6a:	460b      	mov	r3, r1
 8003d6c:	70fb      	strb	r3, [r7, #3]
 8003d6e:	4613      	mov	r3, r2
 8003d70:	803b      	strh	r3, [r7, #0]
  ENUM_StatusWhiteLed nextLedStatus;

  /*  Carico il vecchio stato di default */
  nextLedStatus = previousLedStatus;
 8003d72:	78fb      	ldrb	r3, [r7, #3]
 8003d74:	73fb      	strb	r3, [r7, #15]

  /*  se  premuto */
  if (((buttons & button_mask) == button_mask) && ((lastButtons & button_mask)
 8003d76:	88fa      	ldrh	r2, [r7, #6]
 8003d78:	883b      	ldrh	r3, [r7, #0]
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	883a      	ldrh	r2, [r7, #0]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d10e      	bne.n	8003da2 <Board2_evaluateLed+0x4e>
       != button_mask)) {
 8003d84:	88ba      	ldrh	r2, [r7, #4]
 8003d86:	883b      	ldrh	r3, [r7, #0]
 8003d88:	4013      	ands	r3, r2
 8003d8a:	b29b      	uxth	r3, r3
  if (((buttons & button_mask) == button_mask) && ((lastButtons & button_mask)
 8003d8c:	883a      	ldrh	r2, [r7, #0]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d007      	beq.n	8003da2 <Board2_evaluateLed+0x4e>
    /*  prima non era stato premuto (rising edge) */
    if (previousLedStatus == WHITE_OFF) {
 8003d92:	78fb      	ldrb	r3, [r7, #3]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d102      	bne.n	8003d9e <Board2_evaluateLed+0x4a>
      nextLedStatus = WHITE_ON;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	73fb      	strb	r3, [r7, #15]
 8003d9c:	e001      	b.n	8003da2 <Board2_evaluateLed+0x4e>
    } else {
      nextLedStatus = WHITE_OFF;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return nextLedStatus;
 8003da2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3710      	adds	r7, #16
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bc90      	pop	{r4, r7}
 8003dac:	4770      	bx	lr

08003dae <Board2_computeUserAction>:

/* Function for Chart: '<Root>/SupervisorB2' */
static ENUM_UserAction Board2_computeUserAction(int16_T x_lever, int16_T y_lever,
  uint16_T buttons, uint16_T braking_hard_mask, uint16_T braking_smooth_mask)
{
 8003dae:	b490      	push	{r4, r7}
 8003db0:	b084      	sub	sp, #16
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	4604      	mov	r4, r0
 8003db6:	4608      	mov	r0, r1
 8003db8:	4611      	mov	r1, r2
 8003dba:	461a      	mov	r2, r3
 8003dbc:	4623      	mov	r3, r4
 8003dbe:	80fb      	strh	r3, [r7, #6]
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	80bb      	strh	r3, [r7, #4]
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	807b      	strh	r3, [r7, #2]
 8003dc8:	4613      	mov	r3, r2
 8003dca:	803b      	strh	r3, [r7, #0]
  ENUM_UserAction userAction;
  userAction = UA_NONE;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	73fb      	strb	r3, [r7, #15]
  if ((buttons & braking_hard_mask) == braking_hard_mask) {
 8003dd0:	887a      	ldrh	r2, [r7, #2]
 8003dd2:	883b      	ldrh	r3, [r7, #0]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	883a      	ldrh	r2, [r7, #0]
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d102      	bne.n	8003de4 <Board2_computeUserAction+0x36>
    userAction = UA_BRAKING_HARD;
 8003dde:	2305      	movs	r3, #5
 8003de0:	73fb      	strb	r3, [r7, #15]
 8003de2:	e024      	b.n	8003e2e <Board2_computeUserAction+0x80>
  } else if ((buttons & braking_smooth_mask) == braking_smooth_mask) {
 8003de4:	887a      	ldrh	r2, [r7, #2]
 8003de6:	8b3b      	ldrh	r3, [r7, #24]
 8003de8:	4013      	ands	r3, r2
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	8b3a      	ldrh	r2, [r7, #24]
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d102      	bne.n	8003df8 <Board2_computeUserAction+0x4a>
    userAction = UA_BRAKING_SMOOTH;
 8003df2:	2306      	movs	r3, #6
 8003df4:	73fb      	strb	r3, [r7, #15]
 8003df6:	e01a      	b.n	8003e2e <Board2_computeUserAction+0x80>
  } else if (x_lever < 0) {
 8003df8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	da02      	bge.n	8003e06 <Board2_computeUserAction+0x58>
    userAction = UA_ROTATE_LEFT;
 8003e00:	2302      	movs	r3, #2
 8003e02:	73fb      	strb	r3, [r7, #15]
 8003e04:	e013      	b.n	8003e2e <Board2_computeUserAction+0x80>
  } else if (x_lever > 0) {
 8003e06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	dd02      	ble.n	8003e14 <Board2_computeUserAction+0x66>
    userAction = UA_ROTATE_RIGHT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	73fb      	strb	r3, [r7, #15]
 8003e12:	e00c      	b.n	8003e2e <Board2_computeUserAction+0x80>
  } else if (y_lever > 0) {
 8003e14:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	dd02      	ble.n	8003e22 <Board2_computeUserAction+0x74>
    userAction = UA_FORWARD;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	73fb      	strb	r3, [r7, #15]
 8003e20:	e005      	b.n	8003e2e <Board2_computeUserAction+0x80>
  } else if (y_lever < 0) {
 8003e22:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	da01      	bge.n	8003e2e <Board2_computeUserAction+0x80>
    userAction = UA_BACKWARD;
 8003e2a:	2304      	movs	r3, #4
 8003e2c:	73fb      	strb	r3, [r7, #15]
  }

  return userAction;
 8003e2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3710      	adds	r7, #16
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bc90      	pop	{r4, r7}
 8003e38:	4770      	bx	lr

08003e3a <Board2_continueBraking>:

/* Function for Chart: '<Root>/SupervisorB2' */
static ENUM_UserAction Board2_continueBraking(ENUM_UserAction currentUserAction,
  ENUM_UserAction lastUserAction)
{
 8003e3a:	b480      	push	{r7}
 8003e3c:	b085      	sub	sp, #20
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	4603      	mov	r3, r0
 8003e42:	460a      	mov	r2, r1
 8003e44:	71fb      	strb	r3, [r7, #7]
 8003e46:	4613      	mov	r3, r2
 8003e48:	71bb      	strb	r3, [r7, #6]
  ENUM_UserAction userAction;
  userAction = currentUserAction;
 8003e4a:	79fb      	ldrb	r3, [r7, #7]
 8003e4c:	73fb      	strb	r3, [r7, #15]
  if (currentUserAction == UA_NONE) {
 8003e4e:	79fb      	ldrb	r3, [r7, #7]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d10a      	bne.n	8003e6a <Board2_continueBraking+0x30>
    switch (lastUserAction) {
 8003e54:	79bb      	ldrb	r3, [r7, #6]
 8003e56:	2b05      	cmp	r3, #5
 8003e58:	d004      	beq.n	8003e64 <Board2_continueBraking+0x2a>
 8003e5a:	2b06      	cmp	r3, #6
 8003e5c:	d105      	bne.n	8003e6a <Board2_continueBraking+0x30>
     case UA_BRAKING_SMOOTH:
      userAction = UA_BRAKING_SMOOTH;
 8003e5e:	2306      	movs	r3, #6
 8003e60:	73fb      	strb	r3, [r7, #15]
      break;
 8003e62:	e002      	b.n	8003e6a <Board2_continueBraking+0x30>

     case UA_BRAKING_HARD:
      userAction = UA_BRAKING_HARD;
 8003e64:	2305      	movs	r3, #5
 8003e66:	73fb      	strb	r3, [r7, #15]
      break;
 8003e68:	bf00      	nop
    }
  }

  return userAction;
 8003e6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3714      	adds	r7, #20
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <Board2_actuatorSelection>:

/* Function for Chart: '<Root>/SupervisorB2' */
static void Board2_actuatorSelection(ENUM_Actuator lastActuator, uint32_T
  lastCounter, uint32_T treshold, ENUM_Actuator *nextActuator, uint32_T
  *nextCounter)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60b9      	str	r1, [r7, #8]
 8003e80:	607a      	str	r2, [r7, #4]
 8003e82:	603b      	str	r3, [r7, #0]
 8003e84:	4603      	mov	r3, r0
 8003e86:	73fb      	strb	r3, [r7, #15]
  *nextActuator = lastActuator;
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	7bfa      	ldrb	r2, [r7, #15]
 8003e8c:	701a      	strb	r2, [r3, #0]
  *nextCounter = lastCounter + 1U;
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	1c5a      	adds	r2, r3, #1
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	601a      	str	r2, [r3, #0]
  if (lastCounter + 1U == treshold) {
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	3301      	adds	r3, #1
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d10c      	bne.n	8003eba <Board2_actuatorSelection+0x42>
    *nextCounter = 0U;
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	601a      	str	r2, [r3, #0]
    if (lastActuator == BOARD1) {
 8003ea6:	7bfb      	ldrb	r3, [r7, #15]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d103      	bne.n	8003eb4 <Board2_actuatorSelection+0x3c>
      *nextActuator = BOARD2;
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	701a      	strb	r2, [r3, #0]
    } else {
      *nextActuator = BOARD1;
    }
  }
}
 8003eb2:	e002      	b.n	8003eba <Board2_actuatorSelection+0x42>
      *nextActuator = BOARD1;
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	701a      	strb	r2, [r3, #0]
}
 8003eba:	bf00      	nop
 8003ebc:	3714      	adds	r7, #20
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr
	...

08003ec8 <Board2_ExchangeGlobalState>:

/* Function for Chart: '<Root>/SupervisorB2' */
static void Board2_ExchangeGlobalState(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	af00      	add	r7, sp, #0
  switch (Board2_DW.is_ExchangeGlobalState) {
 8003ecc:	4bb8      	ldr	r3, [pc, #736]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003ece:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d002      	beq.n	8003edc <Board2_ExchangeGlobalState+0x14>
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d013      	beq.n	8003f02 <Board2_ExchangeGlobalState+0x3a>
 8003eda:	e0c4      	b.n	8004066 <Board2_ExchangeGlobalState+0x19e>
   case Boar_IN_ComputingOwnGlobalState:
    Board2_DW.is_ExchangeGlobalState = Board2_IN_GL_Receive;
 8003edc:	4bb4      	ldr	r3, [pc, #720]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003ede:	2202      	movs	r2, #2
 8003ee0:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
    Board2_DW.is_GL_Receive = Board2_IN_WaitingData;
 8003ee4:	4bb2      	ldr	r3, [pc, #712]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003ee6:	2206      	movs	r2, #6
 8003ee8:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

    /* Inport: '<Root>/rx_buffer' */
    UART_ReceiveIT(&Board2_U.rx_buffer[0], (uint64_T)(Board2_DW.rxPayload +
 8003eec:	4bb0      	ldr	r3, [pc, #704]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003eee:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8003ef2:	3304      	adds	r3, #4
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	48af      	ldr	r0, [pc, #700]	@ (80041b4 <Board2_ExchangeGlobalState+0x2ec>)
 8003ef8:	f002 fc9c 	bl	8006834 <UART_ReceiveIT>
      ((uint8_T)CRC_SIZE)));
    setRTR();
 8003efc:	f002 fc82 	bl	8006804 <setRTR>
    break;
 8003f00:	e142      	b.n	8004188 <Board2_ExchangeGlobalState+0x2c0>

   case Board2_IN_GL_Receive:
    switch (Board2_DW.is_GL_Receive) {
 8003f02:	4bab      	ldr	r3, [pc, #684]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003f04:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	2b04      	cmp	r3, #4
 8003f0c:	d862      	bhi.n	8003fd4 <Board2_ExchangeGlobalState+0x10c>
 8003f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8003f14 <Board2_ExchangeGlobalState+0x4c>)
 8003f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f14:	08003f29 	.word	0x08003f29
 8003f18:	08003f55 	.word	0x08003f55
 8003f1c:	08003f6d 	.word	0x08003f6d
 8003f20:	08003fa5 	.word	0x08003fa5
 8003f24:	08003fb7 	.word	0x08003fb7
     case Board2_IN_CheckCRC:
      switch (Board2_DW.flagCRC) {
 8003f28:	4ba1      	ldr	r3, [pc, #644]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003f2a:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d008      	beq.n	8003f44 <Board2_ExchangeGlobalState+0x7c>
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d16a      	bne.n	800400c <Board2_ExchangeGlobalState+0x144>
       case 1:
        Board2_DW.is_GL_Receive = Board2_IN_SendAck;
 8003f36:	4b9e      	ldr	r3, [pc, #632]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003f38:	2204      	movs	r2, #4
 8003f3a:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
        UART_SendAck();
 8003f3e:	f002 fcc1 	bl	80068c4 <UART_SendAck>
        break;
 8003f42:	e006      	b.n	8003f52 <Board2_ExchangeGlobalState+0x8a>

       case 0:
        Board2_DW.is_GL_Receive = Board2_IN_SendNack;
 8003f44:	4b9a      	ldr	r3, [pc, #616]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003f46:	2205      	movs	r2, #5
 8003f48:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
        UART_SendNack();
 8003f4c:	f002 fcc4 	bl	80068d8 <UART_SendNack>
        break;
 8003f50:	bf00      	nop
      }
      break;
 8003f52:	e05b      	b.n	800400c <Board2_ExchangeGlobalState+0x144>

     case Board2_IN_R_CheckCRC:
      if (Board2_DW.flagCRC == 1) {
 8003f54:	4b96      	ldr	r3, [pc, #600]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003f56:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d158      	bne.n	8004010 <Board2_ExchangeGlobalState+0x148>
        Board2_DW.is_GL_Receive = Board2_IN_SendAck;
 8003f5e:	4b94      	ldr	r3, [pc, #592]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003f60:	2204      	movs	r2, #4
 8003f62:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
        UART_SendAck();
 8003f66:	f002 fcad 	bl	80068c4 <UART_SendAck>
      }
      break;
 8003f6a:	e051      	b.n	8004010 <Board2_ExchangeGlobalState+0x148>

     case Board2_IN_R_WaitingData:
      if (hasReceived() == 1) {
 8003f6c:	f002 fc84 	bl	8006878 <hasReceived>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d14e      	bne.n	8004014 <Board2_ExchangeGlobalState+0x14c>
        Board2_DW.flagCRC = 0U;
 8003f76:	4b8e      	ldr	r3, [pc, #568]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        resetRTR();
 8003f7e:	f002 fc4d 	bl	800681c <resetRTR>
        Board2_DW.is_GL_Receive = Board2_IN_R_CheckCRC;
 8003f82:	4b8b      	ldr	r3, [pc, #556]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003f84:	2202      	movs	r2, #2
 8003f86:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

        /* Inport: '<Root>/rx_buffer' */
        Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
          Board2_DW.rxPayload);
 8003f8a:	4b89      	ldr	r3, [pc, #548]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003f8c:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
        Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
 8003f90:	4619      	mov	r1, r3
 8003f92:	4888      	ldr	r0, [pc, #544]	@ (80041b4 <Board2_ExchangeGlobalState+0x2ec>)
 8003f94:	f002 fbe8 	bl	8006768 <compareCRC>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	4b84      	ldr	r3, [pc, #528]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003f9e:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
      }
      break;
 8003fa2:	e037      	b.n	8004014 <Board2_ExchangeGlobalState+0x14c>

     case Board2_IN_SendAck:
      Board2_DW.is_GL_Receive = Board2_IN_NO_ACTIVE_CHILD;
 8003fa4:	4b82      	ldr	r3, [pc, #520]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
      Board2_DW.exit_port_index_GL_Receive = 2U;
 8003fac:	4b80      	ldr	r3, [pc, #512]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003fae:	2202      	movs	r2, #2
 8003fb0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      break;
 8003fb4:	e031      	b.n	800401a <Board2_ExchangeGlobalState+0x152>

     case Board2_IN_SendNack:
      Board2_DW.is_GL_Receive = Board2_IN_R_WaitingData;
 8003fb6:	4b7e      	ldr	r3, [pc, #504]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003fb8:	2203      	movs	r2, #3
 8003fba:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

      /* Inport: '<Root>/rx_buffer' */
      UART_ReceiveIT(&Board2_U.rx_buffer[0], (uint64_T)(Board2_DW.rxPayload +
 8003fbe:	4b7c      	ldr	r3, [pc, #496]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003fc0:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8003fc4:	3304      	adds	r3, #4
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	487a      	ldr	r0, [pc, #488]	@ (80041b4 <Board2_ExchangeGlobalState+0x2ec>)
 8003fca:	f002 fc33 	bl	8006834 <UART_ReceiveIT>
        ((uint8_T)CRC_SIZE)));
      setRTR();
 8003fce:	f002 fc19 	bl	8006804 <setRTR>
      break;
 8003fd2:	e022      	b.n	800401a <Board2_ExchangeGlobalState+0x152>

     default:
      /* case IN_WaitingData: */
      if (hasReceived() == 1) {
 8003fd4:	f002 fc50 	bl	8006878 <hasReceived>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d11c      	bne.n	8004018 <Board2_ExchangeGlobalState+0x150>
        Board2_DW.flagCRC = 0U;
 8003fde:	4b74      	ldr	r3, [pc, #464]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        resetRTR();
 8003fe6:	f002 fc19 	bl	800681c <resetRTR>
        Board2_DW.is_GL_Receive = Board2_IN_CheckCRC;
 8003fea:	4b71      	ldr	r3, [pc, #452]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003fec:	2201      	movs	r2, #1
 8003fee:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

        /* Inport: '<Root>/rx_buffer' */
        Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
          Board2_DW.rxPayload);
 8003ff2:	4b6f      	ldr	r3, [pc, #444]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8003ff4:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
        Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	486e      	ldr	r0, [pc, #440]	@ (80041b4 <Board2_ExchangeGlobalState+0x2ec>)
 8003ffc:	f002 fbb4 	bl	8006768 <compareCRC>
 8004000:	4603      	mov	r3, r0
 8004002:	461a      	mov	r2, r3
 8004004:	4b6a      	ldr	r3, [pc, #424]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8004006:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
      }
      break;
 800400a:	e005      	b.n	8004018 <Board2_ExchangeGlobalState+0x150>
      break;
 800400c:	bf00      	nop
 800400e:	e004      	b.n	800401a <Board2_ExchangeGlobalState+0x152>
      break;
 8004010:	bf00      	nop
 8004012:	e002      	b.n	800401a <Board2_ExchangeGlobalState+0x152>
      break;
 8004014:	bf00      	nop
 8004016:	e000      	b.n	800401a <Board2_ExchangeGlobalState+0x152>
      break;
 8004018:	bf00      	nop
    }

    if (Board2_DW.exit_port_index_GL_Receive == 2U) {
 800401a:	4b65      	ldr	r3, [pc, #404]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 800401c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004020:	2b02      	cmp	r3, #2
 8004022:	f040 80ae 	bne.w	8004182 <Board2_ExchangeGlobalState+0x2ba>
      Board2_DW.exit_port_index_GL_Receive = 0U;
 8004026:	4b62      	ldr	r3, [pc, #392]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8004028:	2200      	movs	r2, #0
 800402a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Inport: '<Root>/rx_buffer' */
      deserializeGlobalState(&Board2_U.rx_buffer[0], Board2_DW.rxPayload,
 800402e:	4b60      	ldr	r3, [pc, #384]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8004030:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8004034:	4a5e      	ldr	r2, [pc, #376]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8004036:	4619      	mov	r1, r3
 8004038:	485e      	ldr	r0, [pc, #376]	@ (80041b4 <Board2_ExchangeGlobalState+0x2ec>)
 800403a:	f000 fc88 	bl	800494e <deserializeGlobalState>
        &Board2_DW.board1GlobalState);

      /* Outport: '<Root>/tx_buffer' */
      serializeGlobalState(&Board2_Y.tx_buffer[0], &Board2_B.board2GlobalState);
 800403e:	495e      	ldr	r1, [pc, #376]	@ (80041b8 <Board2_ExchangeGlobalState+0x2f0>)
 8004040:	485e      	ldr	r0, [pc, #376]	@ (80041bc <Board2_ExchangeGlobalState+0x2f4>)
 8004042:	f000 fdc0 	bl	8004bc6 <serializeGlobalState>
      computeCRC(&Board2_Y.tx_buffer[0], Board2_DW.txPayload);
 8004046:	4b5a      	ldr	r3, [pc, #360]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8004048:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 800404c:	4619      	mov	r1, r3
 800404e:	485b      	ldr	r0, [pc, #364]	@ (80041bc <Board2_ExchangeGlobalState+0x2f4>)
 8004050:	f002 fb72 	bl	8006738 <computeCRC>
      Board2_DW.is_ExchangeGlobalState = Board2_IN_GL_Transmit;
 8004054:	4b56      	ldr	r3, [pc, #344]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8004056:	2203      	movs	r2, #3
 8004058:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
      Board2_DW.is_GL_Transmit = Board2_IN_ReceivingRTR;
 800405c:	4b54      	ldr	r3, [pc, #336]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 800405e:	2204      	movs	r2, #4
 8004060:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
    }
    break;
 8004064:	e08d      	b.n	8004182 <Board2_ExchangeGlobalState+0x2ba>

   default:
    /* case IN_GL_Transmit: */
    switch (Board2_DW.is_GL_Transmit) {
 8004066:	4b52      	ldr	r3, [pc, #328]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8004068:	f893 30c6 	ldrb.w	r3, [r3, #198]	@ 0xc6
 800406c:	3b01      	subs	r3, #1
 800406e:	2b04      	cmp	r3, #4
 8004070:	d851      	bhi.n	8004116 <Board2_ExchangeGlobalState+0x24e>
 8004072:	a201      	add	r2, pc, #4	@ (adr r2, 8004078 <Board2_ExchangeGlobalState+0x1b0>)
 8004074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004078:	0800408d 	.word	0x0800408d
 800407c:	080040b5 	.word	0x080040b5
 8004080:	080040bf 	.word	0x080040bf
 8004084:	080040e5 	.word	0x080040e5
 8004088:	0800410d 	.word	0x0800410d
     case Board2_IN_R_ReceivingRTR:
      if (checkRTR() != 0) {
 800408c:	f002 fb9a 	bl	80067c4 <checkRTR>
 8004090:	4603      	mov	r3, r0
 8004092:	2b00      	cmp	r3, #0
 8004094:	d05c      	beq.n	8004150 <Board2_ExchangeGlobalState+0x288>
        Board2_DW.is_GL_Transmit = Board2_IN_R_Trasmit;
 8004096:	4b46      	ldr	r3, [pc, #280]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8004098:	2202      	movs	r2, #2
 800409a:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
        UART_ReceiveAck();
 800409e:	f002 fbf7 	bl	8006890 <UART_ReceiveAck>

        /* Outport: '<Root>/tx_buffer' */
        UART_TransmitIT(&Board2_Y.tx_buffer[0], (uint64_T)(Board2_DW.txPayload +
 80040a2:	4b43      	ldr	r3, [pc, #268]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 80040a4:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 80040a8:	3304      	adds	r3, #4
 80040aa:	4619      	mov	r1, r3
 80040ac:	4843      	ldr	r0, [pc, #268]	@ (80041bc <Board2_ExchangeGlobalState+0x2f4>)
 80040ae:	f002 fb95 	bl	80067dc <UART_TransmitIT>
          ((uint8_T)CRC_SIZE)));
      }
      break;
 80040b2:	e04d      	b.n	8004150 <Board2_ExchangeGlobalState+0x288>

     case Board2_IN_R_Trasmit:
      Board2_DW.is_GL_Transmit = Board2_IN_R_WaitAck;
 80040b4:	4b3e      	ldr	r3, [pc, #248]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 80040b6:	2203      	movs	r2, #3
 80040b8:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
      break;
 80040bc:	e04f      	b.n	800415e <Board2_ExchangeGlobalState+0x296>

     case Board2_IN_R_WaitAck:
      if ((hasReceived() == 1) && (UART_CheckAck() == 1)) {
 80040be:	f002 fbdb 	bl	8006878 <hasReceived>
 80040c2:	4603      	mov	r3, r0
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d145      	bne.n	8004154 <Board2_ExchangeGlobalState+0x28c>
 80040c8:	f002 fbf0 	bl	80068ac <UART_CheckAck>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d140      	bne.n	8004154 <Board2_ExchangeGlobalState+0x28c>
        Board2_DW.is_GL_Transmit = Board2_IN_NO_ACTIVE_CHILD;
 80040d2:	4b37      	ldr	r3, [pc, #220]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
        Board2_DW.exit_port_index_GL_Transmit = 2U;
 80040da:	4b35      	ldr	r3, [pc, #212]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 80040dc:	2202      	movs	r2, #2
 80040de:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
      }
      break;
 80040e2:	e037      	b.n	8004154 <Board2_ExchangeGlobalState+0x28c>

     case Board2_IN_ReceivingRTR:
      if (checkRTR() != 0) {
 80040e4:	f002 fb6e 	bl	80067c4 <checkRTR>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d034      	beq.n	8004158 <Board2_ExchangeGlobalState+0x290>
        Board2_DW.is_GL_Transmit = Board2_IN_Trasmit;
 80040ee:	4b30      	ldr	r3, [pc, #192]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 80040f0:	2205      	movs	r2, #5
 80040f2:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
        UART_ReceiveAck();
 80040f6:	f002 fbcb 	bl	8006890 <UART_ReceiveAck>

        /* Outport: '<Root>/tx_buffer' */
        UART_TransmitIT(&Board2_Y.tx_buffer[0], (uint64_T)(Board2_DW.txPayload +
 80040fa:	4b2d      	ldr	r3, [pc, #180]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 80040fc:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8004100:	3304      	adds	r3, #4
 8004102:	4619      	mov	r1, r3
 8004104:	482d      	ldr	r0, [pc, #180]	@ (80041bc <Board2_ExchangeGlobalState+0x2f4>)
 8004106:	f002 fb69 	bl	80067dc <UART_TransmitIT>
          ((uint8_T)CRC_SIZE)));
      }
      break;
 800410a:	e025      	b.n	8004158 <Board2_ExchangeGlobalState+0x290>

     case Board2_IN_Trasmit:
      Board2_DW.is_GL_Transmit = Board2_IN_WaitAck;
 800410c:	4b28      	ldr	r3, [pc, #160]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 800410e:	2206      	movs	r2, #6
 8004110:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
      break;
 8004114:	e023      	b.n	800415e <Board2_ExchangeGlobalState+0x296>

     default:
      /* case IN_WaitAck: */
      if (hasReceived() == 1) {
 8004116:	f002 fbaf 	bl	8006878 <hasReceived>
 800411a:	4603      	mov	r3, r0
 800411c:	2b01      	cmp	r3, #1
 800411e:	d11d      	bne.n	800415c <Board2_ExchangeGlobalState+0x294>
        if (UART_CheckAck() == 1) {
 8004120:	f002 fbc4 	bl	80068ac <UART_CheckAck>
 8004124:	4603      	mov	r3, r0
 8004126:	2b01      	cmp	r3, #1
 8004128:	d108      	bne.n	800413c <Board2_ExchangeGlobalState+0x274>
          Board2_DW.is_GL_Transmit = Board2_IN_NO_ACTIVE_CHILD;
 800412a:	4b21      	ldr	r3, [pc, #132]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 800412c:	2200      	movs	r2, #0
 800412e:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
          Board2_DW.exit_port_index_GL_Transmit = 2U;
 8004132:	4b1f      	ldr	r3, [pc, #124]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8004134:	2202      	movs	r2, #2
 8004136:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        } else if (UART_CheckAck() == 0) {
          Board2_DW.is_GL_Transmit = Board2_IN_R_ReceivingRTR;
        }
      }
      break;
 800413a:	e00f      	b.n	800415c <Board2_ExchangeGlobalState+0x294>
        } else if (UART_CheckAck() == 0) {
 800413c:	f002 fbb6 	bl	80068ac <UART_CheckAck>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d10a      	bne.n	800415c <Board2_ExchangeGlobalState+0x294>
          Board2_DW.is_GL_Transmit = Board2_IN_R_ReceivingRTR;
 8004146:	4b1a      	ldr	r3, [pc, #104]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8004148:	2201      	movs	r2, #1
 800414a:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
      break;
 800414e:	e005      	b.n	800415c <Board2_ExchangeGlobalState+0x294>
      break;
 8004150:	bf00      	nop
 8004152:	e004      	b.n	800415e <Board2_ExchangeGlobalState+0x296>
      break;
 8004154:	bf00      	nop
 8004156:	e002      	b.n	800415e <Board2_ExchangeGlobalState+0x296>
      break;
 8004158:	bf00      	nop
 800415a:	e000      	b.n	800415e <Board2_ExchangeGlobalState+0x296>
      break;
 800415c:	bf00      	nop
    }

    if (Board2_DW.exit_port_index_GL_Transmit == 2U) {
 800415e:	4b14      	ldr	r3, [pc, #80]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8004160:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004164:	2b02      	cmp	r3, #2
 8004166:	d10e      	bne.n	8004186 <Board2_ExchangeGlobalState+0x2be>
      Board2_DW.exit_port_index_GL_Transmit = 0U;
 8004168:	4b11      	ldr	r3, [pc, #68]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 800416a:	2200      	movs	r2, #0
 800416c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
      Board2_DW.is_ExchangeGlobalState = Board2_IN_NO_ACTIVE_CHILD;
 8004170:	4b0f      	ldr	r3, [pc, #60]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8004172:	2200      	movs	r2, #0
 8004174:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
      Board2_DW.exit_port_index_ExchangeGlobalS = 2U;
 8004178:	4b0d      	ldr	r3, [pc, #52]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 800417a:	2202      	movs	r2, #2
 800417c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
    break;
 8004180:	e001      	b.n	8004186 <Board2_ExchangeGlobalState+0x2be>
    break;
 8004182:	bf00      	nop
 8004184:	e000      	b.n	8004188 <Board2_ExchangeGlobalState+0x2c0>
    break;
 8004186:	bf00      	nop
  }

  if (Board2_DW.exit_port_index_ExchangeGlobalS == 2U) {
 8004188:	4b09      	ldr	r3, [pc, #36]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 800418a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800418e:	2b02      	cmp	r3, #2
 8004190:	d10b      	bne.n	80041aa <Board2_ExchangeGlobalState+0x2e2>
    Board2_DW.exit_port_index_ExchangeGlobalS = 0U;
 8004192:	4b07      	ldr	r3, [pc, #28]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 8004194:	2200      	movs	r2, #0
 8004196:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    Board2_DW.is_CommunicationPhase = Board2_IN_ComputeDecision;
 800419a:	4b05      	ldr	r3, [pc, #20]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 800419c:	2201      	movs	r2, #1
 800419e:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf

    /*  Entry compute decision */
    Board2_DW.is_ComputeDecision = B_IN_StateCoherenceVerification;
 80041a2:	4b03      	ldr	r3, [pc, #12]	@ (80041b0 <Board2_ExchangeGlobalState+0x2e8>)
 80041a4:	2204      	movs	r2, #4
 80041a6:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
  }
}
 80041aa:	bf00      	nop
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	20000108 	.word	0x20000108
 80041b4:	200001f8 	.word	0x200001f8
 80041b8:	200000d8 	.word	0x200000d8
 80041bc:	20000238 	.word	0x20000238

080041c0 <Board2_step>:

/* Model step function */
void Board2_step(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b08c      	sub	sp, #48	@ 0x30
 80041c4:	af08      	add	r7, sp, #32
   *  Outport: '<Root>/roverAction'
   *  Outport: '<Root>/safeAction'
   *  Outport: '<Root>/setPoint'
   *  Outport: '<Root>/tx_buffer'
   */
  continua_prev = Board2_DW.continua_start;
 80041c6:	4bb7      	ldr	r3, [pc, #732]	@ (80044a4 <Board2_step+0x2e4>)
 80041c8:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 80041cc:	e9c7 2302 	strd	r2, r3, [r7, #8]
  Board2_DW.continua_start = Board2_U.continua;
 80041d0:	4bb5      	ldr	r3, [pc, #724]	@ (80044a8 <Board2_step+0x2e8>)
 80041d2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80041d6:	49b3      	ldr	r1, [pc, #716]	@ (80044a4 <Board2_step+0x2e4>)
 80041d8:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
  if (Board2_DW.is_active_c3_Board2 == 0U) {
 80041dc:	4bb1      	ldr	r3, [pc, #708]	@ (80044a4 <Board2_step+0x2e4>)
 80041de:	f893 30bd 	ldrb.w	r3, [r3, #189]	@ 0xbd
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d120      	bne.n	8004228 <Board2_step+0x68>
    Board2_DW.is_active_c3_Board2 = 1U;
 80041e6:	4baf      	ldr	r3, [pc, #700]	@ (80044a4 <Board2_step+0x2e4>)
 80041e8:	2201      	movs	r2, #1
 80041ea:	f883 20bd 	strb.w	r2, [r3, #189]	@ 0xbd
    Board2_DW.board2Decision.actuator = BOARD1;
 80041ee:	4bad      	ldr	r3, [pc, #692]	@ (80044a4 <Board2_step+0x2e4>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Outport: '<Root>/currentUserAction' */
    Board2_Y.currentUserAction = UA_NONE;
 80041f6:	4bad      	ldr	r3, [pc, #692]	@ (80044ac <Board2_step+0x2ec>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
    Board2_DW.actuatorCounter = 0U;
 80041fe:	4ba9      	ldr	r3, [pc, #676]	@ (80044a4 <Board2_step+0x2e4>)
 8004200:	2200      	movs	r2, #0
 8004202:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    Board2_DW.previousButtons = 0U;
 8004206:	4ba7      	ldr	r3, [pc, #668]	@ (80044a4 <Board2_step+0x2e4>)
 8004208:	2200      	movs	r2, #0
 800420a:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
    Board2_DW.previousWhiteLeftLed = WHITE_OFF;
 800420e:	4ba5      	ldr	r3, [pc, #660]	@ (80044a4 <Board2_step+0x2e4>)
 8004210:	2200      	movs	r2, #0
 8004212:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    Board2_DW.previousWhiteRightLed = WHITE_OFF;
 8004216:	4ba3      	ldr	r3, [pc, #652]	@ (80044a4 <Board2_step+0x2e4>)
 8004218:	2200      	movs	r2, #0
 800421a:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
    Board2_DW.is_RoverState = Board2_IN_NotCommunicating;
 800421e:	4ba1      	ldr	r3, [pc, #644]	@ (80044a4 <Board2_step+0x2e4>)
 8004220:	2202      	movs	r2, #2
 8004222:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
      ((uint8_T)CRC_SIZE)));
    setRTR();
  }

  /* End of Chart: '<Root>/SupervisorB2' */
}
 8004226:	e2f8      	b.n	800481a <Board2_step+0x65a>
  } else if (Board2_DW.is_RoverState == Board2_IN_CommunicationPhase) {
 8004228:	4b9e      	ldr	r3, [pc, #632]	@ (80044a4 <Board2_step+0x2e4>)
 800422a:	f893 30be 	ldrb.w	r3, [r3, #190]	@ 0xbe
 800422e:	2b01      	cmp	r3, #1
 8004230:	f040 82bc 	bne.w	80047ac <Board2_step+0x5ec>
    switch (Board2_DW.is_CommunicationPhase) {
 8004234:	4b9b      	ldr	r3, [pc, #620]	@ (80044a4 <Board2_step+0x2e4>)
 8004236:	f893 30bf 	ldrb.w	r3, [r3, #191]	@ 0xbf
 800423a:	2b03      	cmp	r3, #3
 800423c:	f000 8294 	beq.w	8004768 <Board2_step+0x5a8>
 8004240:	2b03      	cmp	r3, #3
 8004242:	f300 8294 	bgt.w	800476e <Board2_step+0x5ae>
 8004246:	2b01      	cmp	r3, #1
 8004248:	d003      	beq.n	8004252 <Board2_step+0x92>
 800424a:	2b02      	cmp	r3, #2
 800424c:	f000 80fc 	beq.w	8004448 <Board2_step+0x288>
 8004250:	e28d      	b.n	800476e <Board2_step+0x5ae>
      switch (Board2_DW.is_ComputeDecision) {
 8004252:	4b94      	ldr	r3, [pc, #592]	@ (80044a4 <Board2_step+0x2e4>)
 8004254:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8004258:	3b01      	subs	r3, #1
 800425a:	2b04      	cmp	r3, #4
 800425c:	f200 8095 	bhi.w	800438a <Board2_step+0x1ca>
 8004260:	a201      	add	r2, pc, #4	@ (adr r2, 8004268 <Board2_step+0xa8>)
 8004262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004266:	bf00      	nop
 8004268:	0800427d 	.word	0x0800427d
 800426c:	0800428f 	.word	0x0800428f
 8004270:	080042e7 	.word	0x080042e7
 8004274:	0800431d 	.word	0x0800431d
 8004278:	08004327 	.word	0x08004327
        Board2_DW.is_ComputeDecision = Board2_IN_NO_ACTIVE_CHILD;
 800427c:	4b89      	ldr	r3, [pc, #548]	@ (80044a4 <Board2_step+0x2e4>)
 800427e:	2200      	movs	r2, #0
 8004280:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        Board2_DW.exit_port_index_ComputeDecision = 2U;
 8004284:	4b87      	ldr	r3, [pc, #540]	@ (80044a4 <Board2_step+0x2e4>)
 8004286:	2202      	movs	r2, #2
 8004288:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800428c:	e0b3      	b.n	80043f6 <Board2_step+0x236>
        Board2_DW.is_ComputeDecision = Board2_IN_UserActionComputation;
 800428e:	4b85      	ldr	r3, [pc, #532]	@ (80044a4 <Board2_step+0x2e4>)
 8004290:	2205      	movs	r2, #5
 8004292:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        Board2_DW.board2Decision.userAction = Board2_computeUserAction
 8004296:	4b86      	ldr	r3, [pc, #536]	@ (80044b0 <Board2_step+0x2f0>)
 8004298:	f9b3 0024 	ldrsh.w	r0, [r3, #36]	@ 0x24
 800429c:	4b84      	ldr	r3, [pc, #528]	@ (80044b0 <Board2_step+0x2f0>)
 800429e:	f9b3 1026 	ldrsh.w	r1, [r3, #38]	@ 0x26
 80042a2:	4b83      	ldr	r3, [pc, #524]	@ (80044b0 <Board2_step+0x2f0>)
 80042a4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80042a6:	2310      	movs	r3, #16
 80042a8:	9300      	str	r3, [sp, #0]
 80042aa:	2320      	movs	r3, #32
 80042ac:	f7ff fd7f 	bl	8003dae <Board2_computeUserAction>
 80042b0:	4603      	mov	r3, r0
 80042b2:	461a      	mov	r2, r3
 80042b4:	4b7b      	ldr	r3, [pc, #492]	@ (80044a4 <Board2_step+0x2e4>)
 80042b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        Board2_DW.board2Decision.userAction = Board2_continueBraking
 80042ba:	4b7a      	ldr	r3, [pc, #488]	@ (80044a4 <Board2_step+0x2e4>)
 80042bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042c0:	4a7a      	ldr	r2, [pc, #488]	@ (80044ac <Board2_step+0x2ec>)
 80042c2:	f892 204b 	ldrb.w	r2, [r2, #75]	@ 0x4b
 80042c6:	4611      	mov	r1, r2
 80042c8:	4618      	mov	r0, r3
 80042ca:	f7ff fdb6 	bl	8003e3a <Board2_continueBraking>
 80042ce:	4603      	mov	r3, r0
 80042d0:	461a      	mov	r2, r3
 80042d2:	4b74      	ldr	r3, [pc, #464]	@ (80044a4 <Board2_step+0x2e4>)
 80042d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        Board2_Y.currentUserAction = Board2_DW.board2Decision.userAction;
 80042d8:	4b72      	ldr	r3, [pc, #456]	@ (80044a4 <Board2_step+0x2e4>)
 80042da:	f893 203d 	ldrb.w	r2, [r3, #61]	@ 0x3d
 80042de:	4b73      	ldr	r3, [pc, #460]	@ (80044ac <Board2_step+0x2ec>)
 80042e0:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
        break;
 80042e4:	e087      	b.n	80043f6 <Board2_step+0x236>
        Board2_DW.is_ComputeDecision = Board2_IN_ActuatorSelection;
 80042e6:	4b6f      	ldr	r3, [pc, #444]	@ (80044a4 <Board2_step+0x2e4>)
 80042e8:	2201      	movs	r2, #1
 80042ea:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        Board2_actuatorSelection(Board2_DW.board2Decision.actuator,
 80042ee:	4b6d      	ldr	r3, [pc, #436]	@ (80044a4 <Board2_step+0x2e4>)
 80042f0:	f893 003c 	ldrb.w	r0, [r3, #60]	@ 0x3c
 80042f4:	4b6b      	ldr	r3, [pc, #428]	@ (80044a4 <Board2_step+0x2e4>)
 80042f6:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 80042fa:	1cfa      	adds	r2, r7, #3
 80042fc:	1d3b      	adds	r3, r7, #4
 80042fe:	9300      	str	r3, [sp, #0]
 8004300:	4613      	mov	r3, r2
 8004302:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004306:	f7ff fdb7 	bl	8003e78 <Board2_actuatorSelection>
        Board2_DW.actuatorCounter = tmp;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a65      	ldr	r2, [pc, #404]	@ (80044a4 <Board2_step+0x2e4>)
 800430e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
        Board2_DW.board2Decision.actuator = nextActuator;
 8004312:	78fa      	ldrb	r2, [r7, #3]
 8004314:	4b63      	ldr	r3, [pc, #396]	@ (80044a4 <Board2_step+0x2e4>)
 8004316:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        break;
 800431a:	e06c      	b.n	80043f6 <Board2_step+0x236>
        Board2_DW.is_ComputeDecision = Board_IN_EmergencyStateAnalysis;
 800431c:	4b61      	ldr	r3, [pc, #388]	@ (80044a4 <Board2_step+0x2e4>)
 800431e:	2202      	movs	r2, #2
 8004320:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        break;
 8004324:	e067      	b.n	80043f6 <Board2_step+0x236>
        Board2_DW.is_ComputeDecision = Board_IN_UserActionComputation1;
 8004326:	4b5f      	ldr	r3, [pc, #380]	@ (80044a4 <Board2_step+0x2e4>)
 8004328:	2206      	movs	r2, #6
 800432a:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        ActionsModel_ComputeRoverAction(&Board2_Y.currentUserAction,
 800432e:	4b61      	ldr	r3, [pc, #388]	@ (80044b4 <Board2_step+0x2f4>)
 8004330:	9306      	str	r3, [sp, #24]
 8004332:	4b61      	ldr	r3, [pc, #388]	@ (80044b8 <Board2_step+0x2f8>)
 8004334:	9305      	str	r3, [sp, #20]
 8004336:	4b61      	ldr	r3, [pc, #388]	@ (80044bc <Board2_step+0x2fc>)
 8004338:	9304      	str	r3, [sp, #16]
 800433a:	4b61      	ldr	r3, [pc, #388]	@ (80044c0 <Board2_step+0x300>)
 800433c:	9303      	str	r3, [sp, #12]
 800433e:	4b61      	ldr	r3, [pc, #388]	@ (80044c4 <Board2_step+0x304>)
 8004340:	9302      	str	r3, [sp, #8]
 8004342:	4b61      	ldr	r3, [pc, #388]	@ (80044c8 <Board2_step+0x308>)
 8004344:	9301      	str	r3, [sp, #4]
 8004346:	4b61      	ldr	r3, [pc, #388]	@ (80044cc <Board2_step+0x30c>)
 8004348:	9300      	str	r3, [sp, #0]
 800434a:	4b61      	ldr	r3, [pc, #388]	@ (80044d0 <Board2_step+0x310>)
 800434c:	4a61      	ldr	r2, [pc, #388]	@ (80044d4 <Board2_step+0x314>)
 800434e:	4958      	ldr	r1, [pc, #352]	@ (80044b0 <Board2_step+0x2f0>)
 8004350:	4861      	ldr	r0, [pc, #388]	@ (80044d8 <Board2_step+0x318>)
 8004352:	f7ff f857 	bl	8003404 <ActionsModel_ComputeRoverAction>
        Board2_DW.board2Decision.roverAction = Board2_Y.roverAction;
 8004356:	4b55      	ldr	r3, [pc, #340]	@ (80044ac <Board2_step+0x2ec>)
 8004358:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800435c:	4b51      	ldr	r3, [pc, #324]	@ (80044a4 <Board2_step+0x2e4>)
 800435e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        Board2_DW.board2Decision.safeAction = Board2_Y.safeAction;
 8004362:	4b52      	ldr	r3, [pc, #328]	@ (80044ac <Board2_step+0x2ec>)
 8004364:	f893 2049 	ldrb.w	r2, [r3, #73]	@ 0x49
 8004368:	4b4e      	ldr	r3, [pc, #312]	@ (80044a4 <Board2_step+0x2e4>)
 800436a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        Board2_DW.board2Decision.setPoint = Board2_Y.setPoint;
 800436e:	4b4d      	ldr	r3, [pc, #308]	@ (80044a4 <Board2_step+0x2e4>)
 8004370:	4a4e      	ldr	r2, [pc, #312]	@ (80044ac <Board2_step+0x2ec>)
 8004372:	3340      	adds	r3, #64	@ 0x40
 8004374:	3240      	adds	r2, #64	@ 0x40
 8004376:	e892 0003 	ldmia.w	r2, {r0, r1}
 800437a:	e883 0003 	stmia.w	r3, {r0, r1}
        Board2_DW.board2Decision.leds.red = Board2_B.redLeds;
 800437e:	4a49      	ldr	r2, [pc, #292]	@ (80044a4 <Board2_step+0x2e4>)
 8004380:	4b4b      	ldr	r3, [pc, #300]	@ (80044b0 <Board2_step+0x2f0>)
 8004382:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004384:	f8a2 304a 	strh.w	r3, [r2, #74]	@ 0x4a
        break;
 8004388:	e035      	b.n	80043f6 <Board2_step+0x236>
        Board2_DW.is_ComputeDecision = Board2_IN_LightEvaluation;
 800438a:	4b46      	ldr	r3, [pc, #280]	@ (80044a4 <Board2_step+0x2e4>)
 800438c:	2203      	movs	r2, #3
 800438e:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        Board2_DW.board2Decision.leds.white.left = Board2_evaluateLed
 8004392:	4b47      	ldr	r3, [pc, #284]	@ (80044b0 <Board2_step+0x2f0>)
 8004394:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
 8004396:	4b43      	ldr	r3, [pc, #268]	@ (80044a4 <Board2_step+0x2e4>)
 8004398:	f8b3 10b2 	ldrh.w	r1, [r3, #178]	@ 0xb2
 800439c:	4b41      	ldr	r3, [pc, #260]	@ (80044a4 <Board2_step+0x2e4>)
 800439e:	f893 20b0 	ldrb.w	r2, [r3, #176]	@ 0xb0
 80043a2:	2340      	movs	r3, #64	@ 0x40
 80043a4:	f7ff fcd6 	bl	8003d54 <Board2_evaluateLed>
 80043a8:	4603      	mov	r3, r0
 80043aa:	461a      	mov	r2, r3
 80043ac:	4b3d      	ldr	r3, [pc, #244]	@ (80044a4 <Board2_step+0x2e4>)
 80043ae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        Board2_DW.board2Decision.leds.white.right = Board2_evaluateLed
 80043b2:	4b3f      	ldr	r3, [pc, #252]	@ (80044b0 <Board2_step+0x2f0>)
 80043b4:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
 80043b6:	4b3b      	ldr	r3, [pc, #236]	@ (80044a4 <Board2_step+0x2e4>)
 80043b8:	f8b3 10b2 	ldrh.w	r1, [r3, #178]	@ 0xb2
 80043bc:	4b39      	ldr	r3, [pc, #228]	@ (80044a4 <Board2_step+0x2e4>)
 80043be:	f893 20b1 	ldrb.w	r2, [r3, #177]	@ 0xb1
 80043c2:	2380      	movs	r3, #128	@ 0x80
 80043c4:	f7ff fcc6 	bl	8003d54 <Board2_evaluateLed>
 80043c8:	4603      	mov	r3, r0
 80043ca:	461a      	mov	r2, r3
 80043cc:	4b35      	ldr	r3, [pc, #212]	@ (80044a4 <Board2_step+0x2e4>)
 80043ce:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
          Board2_B.board2GlobalState.localStateB2.remoteController.buttons;
 80043d2:	4b37      	ldr	r3, [pc, #220]	@ (80044b0 <Board2_step+0x2f0>)
 80043d4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
        Board2_DW.previousButtons =
 80043d6:	4b33      	ldr	r3, [pc, #204]	@ (80044a4 <Board2_step+0x2e4>)
 80043d8:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
          Board2_DW.board2Decision.leds.white.left;
 80043dc:	4b31      	ldr	r3, [pc, #196]	@ (80044a4 <Board2_step+0x2e4>)
 80043de:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
        Board2_DW.previousWhiteLeftLed =
 80043e2:	4b30      	ldr	r3, [pc, #192]	@ (80044a4 <Board2_step+0x2e4>)
 80043e4:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
          Board2_DW.board2Decision.leds.white.right;
 80043e8:	4b2e      	ldr	r3, [pc, #184]	@ (80044a4 <Board2_step+0x2e4>)
 80043ea:	f893 2049 	ldrb.w	r2, [r3, #73]	@ 0x49
        Board2_DW.previousWhiteRightLed =
 80043ee:	4b2d      	ldr	r3, [pc, #180]	@ (80044a4 <Board2_step+0x2e4>)
 80043f0:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
        break;
 80043f4:	bf00      	nop
      if (Board2_DW.exit_port_index_ComputeDecision == 2U) {
 80043f6:	4b2b      	ldr	r3, [pc, #172]	@ (80044a4 <Board2_step+0x2e4>)
 80043f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043fc:	2b02      	cmp	r3, #2
 80043fe:	f040 81b9 	bne.w	8004774 <Board2_step+0x5b4>
        Board2_DW.exit_port_index_ComputeDecision = 0U;
 8004402:	4b28      	ldr	r3, [pc, #160]	@ (80044a4 <Board2_step+0x2e4>)
 8004404:	2200      	movs	r2, #0
 8004406:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        Board2_DW.is_CommunicationPhase = Board2_IN_ExchangeDecision;
 800440a:	4b26      	ldr	r3, [pc, #152]	@ (80044a4 <Board2_step+0x2e4>)
 800440c:	2202      	movs	r2, #2
 800440e:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf
        Board2_DW.txPayload = ((uint8_T)DECISION_FRAME_SIZE);
 8004412:	4b24      	ldr	r3, [pc, #144]	@ (80044a4 <Board2_step+0x2e4>)
 8004414:	220d      	movs	r2, #13
 8004416:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
        Board2_DW.rxPayload = ((uint8_T)DECISION_FRAME_SIZE);
 800441a:	4b22      	ldr	r3, [pc, #136]	@ (80044a4 <Board2_step+0x2e4>)
 800441c:	220d      	movs	r2, #13
 800441e:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
        Board2_DW.is_ExchangeDecision = Board2_IN_D_Receive;
 8004422:	4b20      	ldr	r3, [pc, #128]	@ (80044a4 <Board2_step+0x2e4>)
 8004424:	2201      	movs	r2, #1
 8004426:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
        Board2_DW.is_D_Receive = Board2_IN_WaitingData;
 800442a:	4b1e      	ldr	r3, [pc, #120]	@ (80044a4 <Board2_step+0x2e4>)
 800442c:	2206      	movs	r2, #6
 800442e:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
        UART_ReceiveIT(&Board2_U.rx_buffer[0], (uint64_T)(Board2_DW.rxPayload +
 8004432:	4b1c      	ldr	r3, [pc, #112]	@ (80044a4 <Board2_step+0x2e4>)
 8004434:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8004438:	3304      	adds	r3, #4
 800443a:	4619      	mov	r1, r3
 800443c:	4827      	ldr	r0, [pc, #156]	@ (80044dc <Board2_step+0x31c>)
 800443e:	f002 f9f9 	bl	8006834 <UART_ReceiveIT>
        setRTR();
 8004442:	f002 f9df 	bl	8006804 <setRTR>
      break;
 8004446:	e195      	b.n	8004774 <Board2_step+0x5b4>
      switch (Board2_DW.is_ExchangeDecision) {
 8004448:	4b16      	ldr	r3, [pc, #88]	@ (80044a4 <Board2_step+0x2e4>)
 800444a:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 800444e:	2b01      	cmp	r3, #1
 8004450:	d003      	beq.n	800445a <Board2_step+0x29a>
 8004452:	2b02      	cmp	r3, #2
 8004454:	f000 80d5 	beq.w	8004602 <Board2_step+0x442>
 8004458:	e0e7      	b.n	800462a <Board2_step+0x46a>
        switch (Board2_DW.is_D_Receive) {
 800445a:	4b12      	ldr	r3, [pc, #72]	@ (80044a4 <Board2_step+0x2e4>)
 800445c:	f893 30c2 	ldrb.w	r3, [r3, #194]	@ 0xc2
 8004460:	3b01      	subs	r3, #1
 8004462:	2b04      	cmp	r3, #4
 8004464:	f200 8084 	bhi.w	8004570 <Board2_step+0x3b0>
 8004468:	a201      	add	r2, pc, #4	@ (adr r2, 8004470 <Board2_step+0x2b0>)
 800446a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800446e:	bf00      	nop
 8004470:	08004485 	.word	0x08004485
 8004474:	080044f1 	.word	0x080044f1
 8004478:	08004509 	.word	0x08004509
 800447c:	08004541 	.word	0x08004541
 8004480:	08004553 	.word	0x08004553
          switch (Board2_DW.flagCRC) {
 8004484:	4b07      	ldr	r3, [pc, #28]	@ (80044a4 <Board2_step+0x2e4>)
 8004486:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 800448a:	2b00      	cmp	r3, #0
 800448c:	d028      	beq.n	80044e0 <Board2_step+0x320>
 800448e:	2b01      	cmp	r3, #1
 8004490:	f040 808a 	bne.w	80045a8 <Board2_step+0x3e8>
            Board2_DW.is_D_Receive = Board2_IN_SendAck;
 8004494:	4b03      	ldr	r3, [pc, #12]	@ (80044a4 <Board2_step+0x2e4>)
 8004496:	2204      	movs	r2, #4
 8004498:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
            UART_SendAck();
 800449c:	f002 fa12 	bl	80068c4 <UART_SendAck>
            break;
 80044a0:	e025      	b.n	80044ee <Board2_step+0x32e>
 80044a2:	bf00      	nop
 80044a4:	20000108 	.word	0x20000108
 80044a8:	200001d8 	.word	0x200001d8
 80044ac:	20000238 	.word	0x20000238
 80044b0:	200000d8 	.word	0x200000d8
 80044b4:	20000104 	.word	0x20000104
 80044b8:	20000282 	.word	0x20000282
 80044bc:	20000281 	.word	0x20000281
 80044c0:	20000280 	.word	0x20000280
 80044c4:	20000278 	.word	0x20000278
 80044c8:	200000f0 	.word	0x200000f0
 80044cc:	200000f8 	.word	0x200000f8
 80044d0:	200000fe 	.word	0x200000fe
 80044d4:	200000fc 	.word	0x200000fc
 80044d8:	20000283 	.word	0x20000283
 80044dc:	200001f8 	.word	0x200001f8
            Board2_DW.is_D_Receive = Board2_IN_SendNack;
 80044e0:	4bad      	ldr	r3, [pc, #692]	@ (8004798 <Board2_step+0x5d8>)
 80044e2:	2205      	movs	r2, #5
 80044e4:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
            UART_SendNack();
 80044e8:	f002 f9f6 	bl	80068d8 <UART_SendNack>
            break;
 80044ec:	bf00      	nop
          break;
 80044ee:	e05b      	b.n	80045a8 <Board2_step+0x3e8>
          if (Board2_DW.flagCRC == 1) {
 80044f0:	4ba9      	ldr	r3, [pc, #676]	@ (8004798 <Board2_step+0x5d8>)
 80044f2:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d158      	bne.n	80045ac <Board2_step+0x3ec>
            Board2_DW.is_D_Receive = Board2_IN_SendAck;
 80044fa:	4ba7      	ldr	r3, [pc, #668]	@ (8004798 <Board2_step+0x5d8>)
 80044fc:	2204      	movs	r2, #4
 80044fe:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
            UART_SendAck();
 8004502:	f002 f9df 	bl	80068c4 <UART_SendAck>
          break;
 8004506:	e051      	b.n	80045ac <Board2_step+0x3ec>
          if (hasReceived() == 1) {
 8004508:	f002 f9b6 	bl	8006878 <hasReceived>
 800450c:	4603      	mov	r3, r0
 800450e:	2b01      	cmp	r3, #1
 8004510:	d14e      	bne.n	80045b0 <Board2_step+0x3f0>
            Board2_DW.flagCRC = 0U;
 8004512:	4ba1      	ldr	r3, [pc, #644]	@ (8004798 <Board2_step+0x5d8>)
 8004514:	2200      	movs	r2, #0
 8004516:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
            resetRTR();
 800451a:	f002 f97f 	bl	800681c <resetRTR>
            Board2_DW.is_D_Receive = Board2_IN_R_CheckCRC;
 800451e:	4b9e      	ldr	r3, [pc, #632]	@ (8004798 <Board2_step+0x5d8>)
 8004520:	2202      	movs	r2, #2
 8004522:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
              Board2_DW.rxPayload);
 8004526:	4b9c      	ldr	r3, [pc, #624]	@ (8004798 <Board2_step+0x5d8>)
 8004528:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
            Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
 800452c:	4619      	mov	r1, r3
 800452e:	489b      	ldr	r0, [pc, #620]	@ (800479c <Board2_step+0x5dc>)
 8004530:	f002 f91a 	bl	8006768 <compareCRC>
 8004534:	4603      	mov	r3, r0
 8004536:	461a      	mov	r2, r3
 8004538:	4b97      	ldr	r3, [pc, #604]	@ (8004798 <Board2_step+0x5d8>)
 800453a:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
          break;
 800453e:	e037      	b.n	80045b0 <Board2_step+0x3f0>
          Board2_DW.is_D_Receive = Board2_IN_NO_ACTIVE_CHILD;
 8004540:	4b95      	ldr	r3, [pc, #596]	@ (8004798 <Board2_step+0x5d8>)
 8004542:	2200      	movs	r2, #0
 8004544:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
          Board2_DW.exit_port_index_D_Receive = 2U;
 8004548:	4b93      	ldr	r3, [pc, #588]	@ (8004798 <Board2_step+0x5d8>)
 800454a:	2202      	movs	r2, #2
 800454c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
          break;
 8004550:	e031      	b.n	80045b6 <Board2_step+0x3f6>
          Board2_DW.is_D_Receive = Board2_IN_R_WaitingData;
 8004552:	4b91      	ldr	r3, [pc, #580]	@ (8004798 <Board2_step+0x5d8>)
 8004554:	2203      	movs	r2, #3
 8004556:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
          UART_ReceiveIT(&Board2_U.rx_buffer[0], (uint64_T)(Board2_DW.rxPayload
 800455a:	4b8f      	ldr	r3, [pc, #572]	@ (8004798 <Board2_step+0x5d8>)
 800455c:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
            + ((uint8_T)CRC_SIZE)));
 8004560:	3304      	adds	r3, #4
          UART_ReceiveIT(&Board2_U.rx_buffer[0], (uint64_T)(Board2_DW.rxPayload
 8004562:	4619      	mov	r1, r3
 8004564:	488d      	ldr	r0, [pc, #564]	@ (800479c <Board2_step+0x5dc>)
 8004566:	f002 f965 	bl	8006834 <UART_ReceiveIT>
          setRTR();
 800456a:	f002 f94b 	bl	8006804 <setRTR>
          break;
 800456e:	e022      	b.n	80045b6 <Board2_step+0x3f6>
          if (hasReceived() == 1) {
 8004570:	f002 f982 	bl	8006878 <hasReceived>
 8004574:	4603      	mov	r3, r0
 8004576:	2b01      	cmp	r3, #1
 8004578:	d11c      	bne.n	80045b4 <Board2_step+0x3f4>
            Board2_DW.flagCRC = 0U;
 800457a:	4b87      	ldr	r3, [pc, #540]	@ (8004798 <Board2_step+0x5d8>)
 800457c:	2200      	movs	r2, #0
 800457e:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
            resetRTR();
 8004582:	f002 f94b 	bl	800681c <resetRTR>
            Board2_DW.is_D_Receive = Board2_IN_CheckCRC;
 8004586:	4b84      	ldr	r3, [pc, #528]	@ (8004798 <Board2_step+0x5d8>)
 8004588:	2201      	movs	r2, #1
 800458a:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
              Board2_DW.rxPayload);
 800458e:	4b82      	ldr	r3, [pc, #520]	@ (8004798 <Board2_step+0x5d8>)
 8004590:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
            Board2_DW.flagCRC = compareCRC(&Board2_U.rx_buffer[0],
 8004594:	4619      	mov	r1, r3
 8004596:	4881      	ldr	r0, [pc, #516]	@ (800479c <Board2_step+0x5dc>)
 8004598:	f002 f8e6 	bl	8006768 <compareCRC>
 800459c:	4603      	mov	r3, r0
 800459e:	461a      	mov	r2, r3
 80045a0:	4b7d      	ldr	r3, [pc, #500]	@ (8004798 <Board2_step+0x5d8>)
 80045a2:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
          break;
 80045a6:	e005      	b.n	80045b4 <Board2_step+0x3f4>
          break;
 80045a8:	bf00      	nop
 80045aa:	e004      	b.n	80045b6 <Board2_step+0x3f6>
          break;
 80045ac:	bf00      	nop
 80045ae:	e002      	b.n	80045b6 <Board2_step+0x3f6>
          break;
 80045b0:	bf00      	nop
 80045b2:	e000      	b.n	80045b6 <Board2_step+0x3f6>
          break;
 80045b4:	bf00      	nop
        if (Board2_DW.exit_port_index_D_Receive == 2U) {
 80045b6:	4b78      	ldr	r3, [pc, #480]	@ (8004798 <Board2_step+0x5d8>)
 80045b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045bc:	2b02      	cmp	r3, #2
 80045be:	f040 80be 	bne.w	800473e <Board2_step+0x57e>
          Board2_DW.exit_port_index_D_Receive = 0U;
 80045c2:	4b75      	ldr	r3, [pc, #468]	@ (8004798 <Board2_step+0x5d8>)
 80045c4:	2200      	movs	r2, #0
 80045c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
          deserializeDecision(&Board2_U.rx_buffer[0], Board2_DW.rxPayload,
 80045ca:	4b73      	ldr	r3, [pc, #460]	@ (8004798 <Board2_step+0x5d8>)
 80045cc:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 80045d0:	4a73      	ldr	r2, [pc, #460]	@ (80047a0 <Board2_step+0x5e0>)
 80045d2:	4619      	mov	r1, r3
 80045d4:	4871      	ldr	r0, [pc, #452]	@ (800479c <Board2_step+0x5dc>)
 80045d6:	f000 fa2e 	bl	8004a36 <deserializeDecision>
          serializeDecision(&Board2_Y.tx_buffer[0], &Board2_DW.board2Decision);
 80045da:	4972      	ldr	r1, [pc, #456]	@ (80047a4 <Board2_step+0x5e4>)
 80045dc:	4872      	ldr	r0, [pc, #456]	@ (80047a8 <Board2_step+0x5e8>)
 80045de:	f000 fb5e 	bl	8004c9e <serializeDecision>
          computeCRC(&Board2_Y.tx_buffer[0], Board2_DW.txPayload);
 80045e2:	4b6d      	ldr	r3, [pc, #436]	@ (8004798 <Board2_step+0x5d8>)
 80045e4:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 80045e8:	4619      	mov	r1, r3
 80045ea:	486f      	ldr	r0, [pc, #444]	@ (80047a8 <Board2_step+0x5e8>)
 80045ec:	f002 f8a4 	bl	8006738 <computeCRC>
          Board2_DW.is_ExchangeDecision = Board2_IN_Transmit;
 80045f0:	4b69      	ldr	r3, [pc, #420]	@ (8004798 <Board2_step+0x5d8>)
 80045f2:	2203      	movs	r2, #3
 80045f4:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
          Board2_DW.is_Transmit = Board2_IN_ReceivingRTR;
 80045f8:	4b67      	ldr	r3, [pc, #412]	@ (8004798 <Board2_step+0x5d8>)
 80045fa:	2204      	movs	r2, #4
 80045fc:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
        break;
 8004600:	e09d      	b.n	800473e <Board2_step+0x57e>
        if (continua_prev != Board2_DW.continua_start) {
 8004602:	4b65      	ldr	r3, [pc, #404]	@ (8004798 <Board2_step+0x5d8>)
 8004604:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 8004608:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800460c:	f7fc fa84 	bl	8000b18 <__aeabi_dcmpeq>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d000      	beq.n	8004618 <Board2_step+0x458>
        break;
 8004616:	e095      	b.n	8004744 <Board2_step+0x584>
          Board2_DW.is_ExchangeDecision = Board2_IN_NO_ACTIVE_CHILD;
 8004618:	4b5f      	ldr	r3, [pc, #380]	@ (8004798 <Board2_step+0x5d8>)
 800461a:	2200      	movs	r2, #0
 800461c:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
          Board2_DW.exit_port_index_ExchangeDecisio = 2U;
 8004620:	4b5d      	ldr	r3, [pc, #372]	@ (8004798 <Board2_step+0x5d8>)
 8004622:	2202      	movs	r2, #2
 8004624:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8004628:	e08c      	b.n	8004744 <Board2_step+0x584>
        switch (Board2_DW.is_Transmit) {
 800462a:	4b5b      	ldr	r3, [pc, #364]	@ (8004798 <Board2_step+0x5d8>)
 800462c:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 8004630:	3b01      	subs	r3, #1
 8004632:	2b04      	cmp	r3, #4
 8004634:	d851      	bhi.n	80046da <Board2_step+0x51a>
 8004636:	a201      	add	r2, pc, #4	@ (adr r2, 800463c <Board2_step+0x47c>)
 8004638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800463c:	08004651 	.word	0x08004651
 8004640:	08004679 	.word	0x08004679
 8004644:	08004683 	.word	0x08004683
 8004648:	080046a9 	.word	0x080046a9
 800464c:	080046d1 	.word	0x080046d1
          if (checkRTR() != 0) {
 8004650:	f002 f8b8 	bl	80067c4 <checkRTR>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d05c      	beq.n	8004714 <Board2_step+0x554>
            Board2_DW.is_Transmit = Board2_IN_R_Trasmit;
 800465a:	4b4f      	ldr	r3, [pc, #316]	@ (8004798 <Board2_step+0x5d8>)
 800465c:	2202      	movs	r2, #2
 800465e:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
            UART_ReceiveAck();
 8004662:	f002 f915 	bl	8006890 <UART_ReceiveAck>
                            (Board2_DW.txPayload + ((uint8_T)CRC_SIZE)));
 8004666:	4b4c      	ldr	r3, [pc, #304]	@ (8004798 <Board2_step+0x5d8>)
 8004668:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 800466c:	3304      	adds	r3, #4
            UART_TransmitIT(&Board2_Y.tx_buffer[0], (uint64_T)
 800466e:	4619      	mov	r1, r3
 8004670:	484d      	ldr	r0, [pc, #308]	@ (80047a8 <Board2_step+0x5e8>)
 8004672:	f002 f8b3 	bl	80067dc <UART_TransmitIT>
          break;
 8004676:	e04d      	b.n	8004714 <Board2_step+0x554>
          Board2_DW.is_Transmit = Board2_IN_R_WaitAck;
 8004678:	4b47      	ldr	r3, [pc, #284]	@ (8004798 <Board2_step+0x5d8>)
 800467a:	2203      	movs	r2, #3
 800467c:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
          break;
 8004680:	e04f      	b.n	8004722 <Board2_step+0x562>
          if ((hasReceived() == 1) && (UART_CheckAck() == 1)) {
 8004682:	f002 f8f9 	bl	8006878 <hasReceived>
 8004686:	4603      	mov	r3, r0
 8004688:	2b01      	cmp	r3, #1
 800468a:	d145      	bne.n	8004718 <Board2_step+0x558>
 800468c:	f002 f90e 	bl	80068ac <UART_CheckAck>
 8004690:	4603      	mov	r3, r0
 8004692:	2b01      	cmp	r3, #1
 8004694:	d140      	bne.n	8004718 <Board2_step+0x558>
            Board2_DW.is_Transmit = Board2_IN_NO_ACTIVE_CHILD;
 8004696:	4b40      	ldr	r3, [pc, #256]	@ (8004798 <Board2_step+0x5d8>)
 8004698:	2200      	movs	r2, #0
 800469a:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
            Board2_DW.exit_port_index_Transmit = 2U;
 800469e:	4b3e      	ldr	r3, [pc, #248]	@ (8004798 <Board2_step+0x5d8>)
 80046a0:	2202      	movs	r2, #2
 80046a2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
          break;
 80046a6:	e037      	b.n	8004718 <Board2_step+0x558>
          if (checkRTR() != 0) {
 80046a8:	f002 f88c 	bl	80067c4 <checkRTR>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d034      	beq.n	800471c <Board2_step+0x55c>
            Board2_DW.is_Transmit = Board2_IN_Trasmit;
 80046b2:	4b39      	ldr	r3, [pc, #228]	@ (8004798 <Board2_step+0x5d8>)
 80046b4:	2205      	movs	r2, #5
 80046b6:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
            UART_ReceiveAck();
 80046ba:	f002 f8e9 	bl	8006890 <UART_ReceiveAck>
                            (Board2_DW.txPayload + ((uint8_T)CRC_SIZE)));
 80046be:	4b36      	ldr	r3, [pc, #216]	@ (8004798 <Board2_step+0x5d8>)
 80046c0:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 80046c4:	3304      	adds	r3, #4
            UART_TransmitIT(&Board2_Y.tx_buffer[0], (uint64_T)
 80046c6:	4619      	mov	r1, r3
 80046c8:	4837      	ldr	r0, [pc, #220]	@ (80047a8 <Board2_step+0x5e8>)
 80046ca:	f002 f887 	bl	80067dc <UART_TransmitIT>
          break;
 80046ce:	e025      	b.n	800471c <Board2_step+0x55c>
          Board2_DW.is_Transmit = Board2_IN_WaitAck;
 80046d0:	4b31      	ldr	r3, [pc, #196]	@ (8004798 <Board2_step+0x5d8>)
 80046d2:	2206      	movs	r2, #6
 80046d4:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
          break;
 80046d8:	e023      	b.n	8004722 <Board2_step+0x562>
          if (hasReceived() == 1) {
 80046da:	f002 f8cd 	bl	8006878 <hasReceived>
 80046de:	4603      	mov	r3, r0
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d11d      	bne.n	8004720 <Board2_step+0x560>
            if (UART_CheckAck() == 1) {
 80046e4:	f002 f8e2 	bl	80068ac <UART_CheckAck>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d108      	bne.n	8004700 <Board2_step+0x540>
              Board2_DW.is_Transmit = Board2_IN_NO_ACTIVE_CHILD;
 80046ee:	4b2a      	ldr	r3, [pc, #168]	@ (8004798 <Board2_step+0x5d8>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
              Board2_DW.exit_port_index_Transmit = 2U;
 80046f6:	4b28      	ldr	r3, [pc, #160]	@ (8004798 <Board2_step+0x5d8>)
 80046f8:	2202      	movs	r2, #2
 80046fa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
          break;
 80046fe:	e00f      	b.n	8004720 <Board2_step+0x560>
            } else if (UART_CheckAck() == 0) {
 8004700:	f002 f8d4 	bl	80068ac <UART_CheckAck>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10a      	bne.n	8004720 <Board2_step+0x560>
              Board2_DW.is_Transmit = Board2_IN_R_ReceivingRTR;
 800470a:	4b23      	ldr	r3, [pc, #140]	@ (8004798 <Board2_step+0x5d8>)
 800470c:	2201      	movs	r2, #1
 800470e:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
          break;
 8004712:	e005      	b.n	8004720 <Board2_step+0x560>
          break;
 8004714:	bf00      	nop
 8004716:	e004      	b.n	8004722 <Board2_step+0x562>
          break;
 8004718:	bf00      	nop
 800471a:	e002      	b.n	8004722 <Board2_step+0x562>
          break;
 800471c:	bf00      	nop
 800471e:	e000      	b.n	8004722 <Board2_step+0x562>
          break;
 8004720:	bf00      	nop
        if (Board2_DW.exit_port_index_Transmit == 2U) {
 8004722:	4b1d      	ldr	r3, [pc, #116]	@ (8004798 <Board2_step+0x5d8>)
 8004724:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004728:	2b02      	cmp	r3, #2
 800472a:	d10a      	bne.n	8004742 <Board2_step+0x582>
          Board2_DW.exit_port_index_Transmit = 0U;
 800472c:	4b1a      	ldr	r3, [pc, #104]	@ (8004798 <Board2_step+0x5d8>)
 800472e:	2200      	movs	r2, #0
 8004730:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
          Board2_DW.is_ExchangeDecision = Board2_IN_Execution;
 8004734:	4b18      	ldr	r3, [pc, #96]	@ (8004798 <Board2_step+0x5d8>)
 8004736:	2202      	movs	r2, #2
 8004738:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
        break;
 800473c:	e001      	b.n	8004742 <Board2_step+0x582>
        break;
 800473e:	bf00      	nop
 8004740:	e000      	b.n	8004744 <Board2_step+0x584>
        break;
 8004742:	bf00      	nop
      if (Board2_DW.exit_port_index_ExchangeDecisio == 2U) {
 8004744:	4b14      	ldr	r3, [pc, #80]	@ (8004798 <Board2_step+0x5d8>)
 8004746:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800474a:	2b02      	cmp	r3, #2
 800474c:	d114      	bne.n	8004778 <Board2_step+0x5b8>
        Board2_DW.exit_port_index_ExchangeDecisio = 0U;
 800474e:	4b12      	ldr	r3, [pc, #72]	@ (8004798 <Board2_step+0x5d8>)
 8004750:	2200      	movs	r2, #0
 8004752:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        Board2_DW.is_CommunicationPhase = Board2_IN_NO_ACTIVE_CHILD;
 8004756:	4b10      	ldr	r3, [pc, #64]	@ (8004798 <Board2_step+0x5d8>)
 8004758:	2200      	movs	r2, #0
 800475a:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf
        Board2_DW.exit_port_index_CommunicationPh = 2U;
 800475e:	4b0e      	ldr	r3, [pc, #56]	@ (8004798 <Board2_step+0x5d8>)
 8004760:	2202      	movs	r2, #2
 8004762:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      break;
 8004766:	e007      	b.n	8004778 <Board2_step+0x5b8>
      Board2_ExchangeGlobalState();
 8004768:	f7ff fbae 	bl	8003ec8 <Board2_ExchangeGlobalState>
      break;
 800476c:	e005      	b.n	800477a <Board2_step+0x5ba>
      Board2_ExchangeLocalState();
 800476e:	f7ff f96d 	bl	8003a4c <Board2_ExchangeLocalState>
      break;
 8004772:	e002      	b.n	800477a <Board2_step+0x5ba>
      break;
 8004774:	bf00      	nop
 8004776:	e000      	b.n	800477a <Board2_step+0x5ba>
      break;
 8004778:	bf00      	nop
    if (Board2_DW.exit_port_index_CommunicationPh == 2U) {
 800477a:	4b07      	ldr	r3, [pc, #28]	@ (8004798 <Board2_step+0x5d8>)
 800477c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004780:	2b02      	cmp	r3, #2
 8004782:	d14a      	bne.n	800481a <Board2_step+0x65a>
      Board2_DW.exit_port_index_CommunicationPh = 0U;
 8004784:	4b04      	ldr	r3, [pc, #16]	@ (8004798 <Board2_step+0x5d8>)
 8004786:	2200      	movs	r2, #0
 8004788:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      Board2_DW.is_RoverState = Board2_IN_NotCommunicating;
 800478c:	4b02      	ldr	r3, [pc, #8]	@ (8004798 <Board2_step+0x5d8>)
 800478e:	2202      	movs	r2, #2
 8004790:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
}
 8004794:	e041      	b.n	800481a <Board2_step+0x65a>
 8004796:	bf00      	nop
 8004798:	20000108 	.word	0x20000108
 800479c:	200001f8 	.word	0x200001f8
 80047a0:	20000134 	.word	0x20000134
 80047a4:	20000144 	.word	0x20000144
 80047a8:	20000238 	.word	0x20000238
    Board2_DW.board2LocalState.sonar = Board2_U.sonar;
 80047ac:	4b1d      	ldr	r3, [pc, #116]	@ (8004824 <Board2_step+0x664>)
 80047ae:	4a1e      	ldr	r2, [pc, #120]	@ (8004828 <Board2_step+0x668>)
 80047b0:	3364      	adds	r3, #100	@ 0x64
 80047b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80047b6:	6018      	str	r0, [r3, #0]
 80047b8:	3304      	adds	r3, #4
 80047ba:	8019      	strh	r1, [r3, #0]
    Board2_DW.board2LocalState.gyroscope = Board2_U.gyroscope;
 80047bc:	4b1a      	ldr	r3, [pc, #104]	@ (8004828 <Board2_step+0x668>)
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	4a18      	ldr	r2, [pc, #96]	@ (8004824 <Board2_step+0x664>)
 80047c2:	66d3      	str	r3, [r2, #108]	@ 0x6c
    Board2_DW.board2LocalState.remoteController = Board2_U.remoteController;
 80047c4:	4b17      	ldr	r3, [pc, #92]	@ (8004824 <Board2_step+0x664>)
 80047c6:	4a18      	ldr	r2, [pc, #96]	@ (8004828 <Board2_step+0x668>)
 80047c8:	3370      	adds	r3, #112	@ 0x70
 80047ca:	320c      	adds	r2, #12
 80047cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80047d0:	6018      	str	r0, [r3, #0]
 80047d2:	3304      	adds	r3, #4
 80047d4:	8019      	strh	r1, [r3, #0]
    Board2_DW.is_RoverState = Board2_IN_CommunicationPhase;
 80047d6:	4b13      	ldr	r3, [pc, #76]	@ (8004824 <Board2_step+0x664>)
 80047d8:	2201      	movs	r2, #1
 80047da:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
    Board2_DW.is_CommunicationPhase = Board2_IN_ExchangeLocalState;
 80047de:	4b11      	ldr	r3, [pc, #68]	@ (8004824 <Board2_step+0x664>)
 80047e0:	2204      	movs	r2, #4
 80047e2:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf
    Board2_DW.txPayload = ((uint8_T)LOCAL_STATE_B2_FRAME_SIZE);
 80047e6:	4b0f      	ldr	r3, [pc, #60]	@ (8004824 <Board2_step+0x664>)
 80047e8:	2210      	movs	r2, #16
 80047ea:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
    Board2_DW.rxPayload = ((uint8_T)LOCAL_STATE_B1_FRAME_SIZE);
 80047ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004824 <Board2_step+0x664>)
 80047f0:	2218      	movs	r2, #24
 80047f2:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
    Board2_DW.is_ExchangeLocalState = Board2_IN_LS_Receive;
 80047f6:	4b0b      	ldr	r3, [pc, #44]	@ (8004824 <Board2_step+0x664>)
 80047f8:	2201      	movs	r2, #1
 80047fa:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
    Board2_DW.is_LS_Receive = Board2_IN_WaitingData;
 80047fe:	4b09      	ldr	r3, [pc, #36]	@ (8004824 <Board2_step+0x664>)
 8004800:	2206      	movs	r2, #6
 8004802:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
    UART_ReceiveIT(&Board2_U.rx_buffer[0], (uint64_T)(Board2_DW.rxPayload +
 8004806:	4b07      	ldr	r3, [pc, #28]	@ (8004824 <Board2_step+0x664>)
 8004808:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 800480c:	3304      	adds	r3, #4
 800480e:	4619      	mov	r1, r3
 8004810:	4806      	ldr	r0, [pc, #24]	@ (800482c <Board2_step+0x66c>)
 8004812:	f002 f80f 	bl	8006834 <UART_ReceiveIT>
    setRTR();
 8004816:	f001 fff5 	bl	8006804 <setRTR>
}
 800481a:	bf00      	nop
 800481c:	3710      	adds	r7, #16
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	20000108 	.word	0x20000108
 8004828:	200001d8 	.word	0x200001d8
 800482c:	200001f8 	.word	0x200001f8

08004830 <Board2_initialize>:

/* Model initialize function */
void Board2_initialize(void)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	af00      	add	r7, sp, #0
  /* Model Initialize function for ModelReference Block: '<Root>/ActionsModel' */
  ActionsModel_initialize(rtmGetErrorStatusPointer(Board2_M));
 8004834:	4b05      	ldr	r3, [pc, #20]	@ (800484c <Board2_initialize+0x1c>)
 8004836:	4618      	mov	r0, r3
 8004838:	f7ff f8f6 	bl	8003a28 <ActionsModel_initialize>
   *  Outport: '<Root>/roverAction'
   *  Outport: '<Root>/safeAction'
   *  Outport: '<Root>/setPoint'
   *  Outport: '<Root>/statusObstacles'
   */
  ActionsModel_Init(&Board2_Y.setPoint, &Board2_Y.statusObstacles,
 800483c:	4a04      	ldr	r2, [pc, #16]	@ (8004850 <Board2_initialize+0x20>)
 800483e:	4905      	ldr	r1, [pc, #20]	@ (8004854 <Board2_initialize+0x24>)
 8004840:	4805      	ldr	r0, [pc, #20]	@ (8004858 <Board2_initialize+0x28>)
 8004842:	f7fe fdbb 	bl	80033bc <ActionsModel_Init>
                    &Board2_B.redLeds);
}
 8004846:	bf00      	nop
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	20000284 	.word	0x20000284
 8004850:	20000104 	.word	0x20000104
 8004854:	20000282 	.word	0x20000282
 8004858:	20000278 	.word	0x20000278

0800485c <deserializeLocalStateB1>:

#include <string.h>     /* memcpy */


int deserializeLocalStateB1(const uint8_t *buf, size_t len, BUS_LocalStateB1 *state)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b086      	sub	sp, #24
 8004860:	af00      	add	r7, sp, #0
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	60b9      	str	r1, [r7, #8]
 8004866:	607a      	str	r2, [r7, #4]
    if (!buf || !state) return -1;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d002      	beq.n	8004874 <deserializeLocalStateB1+0x18>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d102      	bne.n	800487a <deserializeLocalStateB1+0x1e>
 8004874:	f04f 33ff 	mov.w	r3, #4294967295
 8004878:	e027      	b.n	80048ca <deserializeLocalStateB1+0x6e>
    if (len < LOCAL_STATE_B1_FRAME_SIZE) return -1;
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	2b17      	cmp	r3, #23
 800487e:	d802      	bhi.n	8004886 <deserializeLocalStateB1+0x2a>
 8004880:	f04f 33ff 	mov.w	r3, #4294967295
 8004884:	e021      	b.n	80048ca <deserializeLocalStateB1+0x6e>

    size_t i = 0;
 8004886:	2300      	movs	r3, #0
 8004888:	617b      	str	r3, [r7, #20]

    /* speed */
    memcpy(&state->speed, &buf[i], BUS_SPEED_FRAME_SIZE);
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	68fa      	ldr	r2, [r7, #12]
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	4413      	add	r3, r2
 8004892:	2210      	movs	r2, #16
 8004894:	4619      	mov	r1, r3
 8004896:	f00b f8a3 	bl	800f9e0 <memcpy>
    i += BUS_SPEED_FRAME_SIZE;
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	3310      	adds	r3, #16
 800489e:	617b      	str	r3, [r7, #20]

    /* temperature */
    memcpy(&state->temperature, &buf[i], TEMPERATURE_FRAME_SIZE);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	3310      	adds	r3, #16
 80048a4:	68f9      	ldr	r1, [r7, #12]
 80048a6:	697a      	ldr	r2, [r7, #20]
 80048a8:	440a      	add	r2, r1
 80048aa:	6812      	ldr	r2, [r2, #0]
 80048ac:	601a      	str	r2, [r3, #0]
    i += TEMPERATURE_FRAME_SIZE;
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	3304      	adds	r3, #4
 80048b2:	617b      	str	r3, [r7, #20]

    /* batteryLevel */
    memcpy(&state->batteryLevel, &buf[i], BATTERY_LEVEL_FRAME_SIZE);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	3314      	adds	r3, #20
 80048b8:	68f9      	ldr	r1, [r7, #12]
 80048ba:	697a      	ldr	r2, [r7, #20]
 80048bc:	440a      	add	r2, r1
 80048be:	6812      	ldr	r2, [r2, #0]
 80048c0:	601a      	str	r2, [r3, #0]
    i += BATTERY_LEVEL_FRAME_SIZE;
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	3304      	adds	r3, #4
 80048c6:	617b      	str	r3, [r7, #20]

    return 0;
 80048c8:	2300      	movs	r3, #0
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3718      	adds	r7, #24
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}

080048d2 <deserializeLocalStateB2>:

int deserializeLocalStateB2(const uint8_t *buf, size_t len, BUS_LocalStateB2 *state)
{
 80048d2:	b580      	push	{r7, lr}
 80048d4:	b086      	sub	sp, #24
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	60f8      	str	r0, [r7, #12]
 80048da:	60b9      	str	r1, [r7, #8]
 80048dc:	607a      	str	r2, [r7, #4]
    if (!buf || !state) return -1;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d002      	beq.n	80048ea <deserializeLocalStateB2+0x18>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d102      	bne.n	80048f0 <deserializeLocalStateB2+0x1e>
 80048ea:	f04f 33ff 	mov.w	r3, #4294967295
 80048ee:	e02a      	b.n	8004946 <deserializeLocalStateB2+0x74>
    if (len < LOCAL_STATE_B2_FRAME_SIZE) return -1;
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	2b0f      	cmp	r3, #15
 80048f4:	d802      	bhi.n	80048fc <deserializeLocalStateB2+0x2a>
 80048f6:	f04f 33ff 	mov.w	r3, #4294967295
 80048fa:	e024      	b.n	8004946 <deserializeLocalStateB2+0x74>

    size_t i = 0;
 80048fc:	2300      	movs	r3, #0
 80048fe:	617b      	str	r3, [r7, #20]

    /* sonar */
    memcpy(&state->sonar, &buf[i], BUS_SONAR_FRAME_SIZE);
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	68fa      	ldr	r2, [r7, #12]
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	4413      	add	r3, r2
 8004908:	2206      	movs	r2, #6
 800490a:	4619      	mov	r1, r3
 800490c:	f00b f868 	bl	800f9e0 <memcpy>
    i += BUS_SONAR_FRAME_SIZE;
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	3306      	adds	r3, #6
 8004914:	617b      	str	r3, [r7, #20]

    /* gyroscope */
    memcpy(&state->gyroscope, &buf[i], GYROSCOPE_FRAME_SIZE);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	3308      	adds	r3, #8
 800491a:	68f9      	ldr	r1, [r7, #12]
 800491c:	697a      	ldr	r2, [r7, #20]
 800491e:	440a      	add	r2, r1
 8004920:	6812      	ldr	r2, [r2, #0]
 8004922:	601a      	str	r2, [r3, #0]
    i += GYROSCOPE_FRAME_SIZE;
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	3304      	adds	r3, #4
 8004928:	617b      	str	r3, [r7, #20]

    /* remoteController */
    memcpy(&state->remoteController, &buf[i], REMOTE_CONTROLLER_FRAME_SIZE);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f103 000c 	add.w	r0, r3, #12
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	4413      	add	r3, r2
 8004936:	2206      	movs	r2, #6
 8004938:	4619      	mov	r1, r3
 800493a:	f00b f851 	bl	800f9e0 <memcpy>
    i += REMOTE_CONTROLLER_FRAME_SIZE;
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	3306      	adds	r3, #6
 8004942:	617b      	str	r3, [r7, #20]

    return 0;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	3718      	adds	r7, #24
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}

0800494e <deserializeGlobalState>:

int deserializeGlobalState(const uint8_t *buf, size_t len, BUS_GlobalState *state)
{
 800494e:	b580      	push	{r7, lr}
 8004950:	b086      	sub	sp, #24
 8004952:	af00      	add	r7, sp, #0
 8004954:	60f8      	str	r0, [r7, #12]
 8004956:	60b9      	str	r1, [r7, #8]
 8004958:	607a      	str	r2, [r7, #4]
    if (!buf || !state) return -1;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d002      	beq.n	8004966 <deserializeGlobalState+0x18>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d102      	bne.n	800496c <deserializeGlobalState+0x1e>
 8004966:	f04f 33ff 	mov.w	r3, #4294967295
 800496a:	e028      	b.n	80049be <deserializeGlobalState+0x70>
    if (len < GLOBAL_STATE_FRAME_SIZE) return -1;
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	2b27      	cmp	r3, #39	@ 0x27
 8004970:	d802      	bhi.n	8004978 <deserializeGlobalState+0x2a>
 8004972:	f04f 33ff 	mov.w	r3, #4294967295
 8004976:	e022      	b.n	80049be <deserializeGlobalState+0x70>

    size_t i = 0;
 8004978:	2300      	movs	r3, #0
 800497a:	617b      	str	r3, [r7, #20]

    if (deserializeLocalStateB1(&buf[i], LOCAL_STATE_B1_FRAME_SIZE, &state->localStateB1) != 0)
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	4413      	add	r3, r2
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	2118      	movs	r1, #24
 8004986:	4618      	mov	r0, r3
 8004988:	f7ff ff68 	bl	800485c <deserializeLocalStateB1>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d002      	beq.n	8004998 <deserializeGlobalState+0x4a>
        return -1;
 8004992:	f04f 33ff 	mov.w	r3, #4294967295
 8004996:	e012      	b.n	80049be <deserializeGlobalState+0x70>
    i += LOCAL_STATE_B1_FRAME_SIZE;
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	3318      	adds	r3, #24
 800499c:	617b      	str	r3, [r7, #20]

    if (deserializeLocalStateB2(&buf[i], LOCAL_STATE_B2_FRAME_SIZE, &state->localStateB2) != 0)
 800499e:	68fa      	ldr	r2, [r7, #12]
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	18d0      	adds	r0, r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	3318      	adds	r3, #24
 80049a8:	461a      	mov	r2, r3
 80049aa:	2110      	movs	r1, #16
 80049ac:	f7ff ff91 	bl	80048d2 <deserializeLocalStateB2>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d002      	beq.n	80049bc <deserializeGlobalState+0x6e>
        return -1;
 80049b6:	f04f 33ff 	mov.w	r3, #4294967295
 80049ba:	e000      	b.n	80049be <deserializeGlobalState+0x70>

    return 0;
 80049bc:	2300      	movs	r3, #0
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3718      	adds	r7, #24
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <unpackLedsByte>:

static inline void unpackLedsByte(uint8_t b, BUS_Leds *l)
{
 80049c6:	b480      	push	{r7}
 80049c8:	b083      	sub	sp, #12
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	4603      	mov	r3, r0
 80049ce:	6039      	str	r1, [r7, #0]
 80049d0:	71fb      	strb	r3, [r7, #7]
    l->white.left  = (ENUM_StatusWhiteLed)((b >> 0) & 0x01u);
 80049d2:	79fb      	ldrb	r3, [r7, #7]
 80049d4:	f003 0301 	and.w	r3, r3, #1
 80049d8:	b2da      	uxtb	r2, r3
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	701a      	strb	r2, [r3, #0]
    l->white.right = (ENUM_StatusWhiteLed)((b >> 1) & 0x01u);
 80049de:	79fb      	ldrb	r3, [r7, #7]
 80049e0:	085b      	lsrs	r3, r3, #1
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	f003 0301 	and.w	r3, r3, #1
 80049e8:	b2da      	uxtb	r2, r3
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	705a      	strb	r2, [r3, #1]

    l->red.left    = (ENUM_StatusRedLed)((b >> 2) & 0x03u);
 80049ee:	79fb      	ldrb	r3, [r7, #7]
 80049f0:	089b      	lsrs	r3, r3, #2
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	f003 0303 	and.w	r3, r3, #3
 80049f8:	b2da      	uxtb	r2, r3
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	709a      	strb	r2, [r3, #2]
    l->red.right   = (ENUM_StatusRedLed)((b >> 4) & 0x03u);
 80049fe:	79fb      	ldrb	r3, [r7, #7]
 8004a00:	091b      	lsrs	r3, r3, #4
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	f003 0303 	and.w	r3, r3, #3
 8004a08:	b2da      	uxtb	r2, r3
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	70da      	strb	r2, [r3, #3]

    /* sanifica se arrivano valori non validi */
    if (l->red.left  > RED_ON) l->red.left  = RED_OFF;
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	789b      	ldrb	r3, [r3, #2]
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d902      	bls.n	8004a1c <unpackLedsByte+0x56>
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	709a      	strb	r2, [r3, #2]
    if (l->red.right > RED_ON) l->red.right = RED_OFF;
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	78db      	ldrb	r3, [r3, #3]
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d902      	bls.n	8004a2a <unpackLedsByte+0x64>
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	2200      	movs	r2, #0
 8004a28:	70da      	strb	r2, [r3, #3]
}
 8004a2a:	bf00      	nop
 8004a2c:	370c      	adds	r7, #12
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr

08004a36 <deserializeDecision>:

int deserializeDecision(const uint8_t *buf, size_t len, BUS_Decision *decision)
{
 8004a36:	b580      	push	{r7, lr}
 8004a38:	b086      	sub	sp, #24
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	60f8      	str	r0, [r7, #12]
 8004a3e:	60b9      	str	r1, [r7, #8]
 8004a40:	607a      	str	r2, [r7, #4]
    if (!buf || !decision) return -1;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d002      	beq.n	8004a4e <deserializeDecision+0x18>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d102      	bne.n	8004a54 <deserializeDecision+0x1e>
 8004a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a52:	e04c      	b.n	8004aee <deserializeDecision+0xb8>
    if (len < DECISION_FRAME_SIZE) return -1;
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	2b0c      	cmp	r3, #12
 8004a58:	d802      	bhi.n	8004a60 <deserializeDecision+0x2a>
 8004a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a5e:	e046      	b.n	8004aee <deserializeDecision+0xb8>

    size_t i = 0;
 8004a60:	2300      	movs	r3, #0
 8004a62:	617b      	str	r3, [r7, #20]

    /* Enum: 1 byte ciascuno (ENUM_FRAME_SIZE) */
    uint8_t tmp;

    tmp = buf[i]; i += ENUM_FRAME_SIZE;
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	4413      	add	r3, r2
 8004a6a:	781b      	ldrb	r3, [r3, #0]
 8004a6c:	74fb      	strb	r3, [r7, #19]
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	3301      	adds	r3, #1
 8004a72:	617b      	str	r3, [r7, #20]
    decision->actuator = (ENUM_Actuator)tmp;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	7cfa      	ldrb	r2, [r7, #19]
 8004a78:	701a      	strb	r2, [r3, #0]

    tmp = buf[i]; i += ENUM_FRAME_SIZE;
 8004a7a:	68fa      	ldr	r2, [r7, #12]
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	4413      	add	r3, r2
 8004a80:	781b      	ldrb	r3, [r3, #0]
 8004a82:	74fb      	strb	r3, [r7, #19]
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	3301      	adds	r3, #1
 8004a88:	617b      	str	r3, [r7, #20]
    decision->userAction = (ENUM_UserAction)tmp;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	7cfa      	ldrb	r2, [r7, #19]
 8004a8e:	705a      	strb	r2, [r3, #1]

    tmp = buf[i]; i += ENUM_FRAME_SIZE;
 8004a90:	68fa      	ldr	r2, [r7, #12]
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	4413      	add	r3, r2
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	74fb      	strb	r3, [r7, #19]
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	617b      	str	r3, [r7, #20]
    decision->roverAction = (ENUM_RoverAction)tmp;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	7cfa      	ldrb	r2, [r7, #19]
 8004aa4:	709a      	strb	r2, [r3, #2]

    tmp = buf[i]; i += ENUM_FRAME_SIZE;
 8004aa6:	68fa      	ldr	r2, [r7, #12]
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	4413      	add	r3, r2
 8004aac:	781b      	ldrb	r3, [r3, #0]
 8004aae:	74fb      	strb	r3, [r7, #19]
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	617b      	str	r3, [r7, #20]
    decision->safeAction = (ENUM_SafeAction)tmp;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	7cfa      	ldrb	r2, [r7, #19]
 8004aba:	70da      	strb	r2, [r3, #3]

    /* SetPoint: 2 float => BUS_SETPOINT_FRAME_SIZE */
    memcpy(&decision->setPoint, &buf[i], BUS_SET_POINT_FRAME_SIZE);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	1d18      	adds	r0, r3, #4
 8004ac0:	68fa      	ldr	r2, [r7, #12]
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	4413      	add	r3, r2
 8004ac6:	2208      	movs	r2, #8
 8004ac8:	4619      	mov	r1, r3
 8004aca:	f00a ff89 	bl	800f9e0 <memcpy>
    i += BUS_SET_POINT_FRAME_SIZE;
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	3308      	adds	r3, #8
 8004ad2:	617b      	str	r3, [r7, #20]

    /* LED: 1 byte compattato */
    unpackLedsByte(buf[i++], &decision->leds);
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	1c5a      	adds	r2, r3, #1
 8004ad8:	617a      	str	r2, [r7, #20]
 8004ada:	68fa      	ldr	r2, [r7, #12]
 8004adc:	4413      	add	r3, r2
 8004ade:	781a      	ldrb	r2, [r3, #0]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	330c      	adds	r3, #12
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	4610      	mov	r0, r2
 8004ae8:	f7ff ff6d 	bl	80049c6 <unpackLedsByte>

    return 0;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3718      	adds	r7, #24
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}

08004af6 <serializeLocalStateB1>:
#include "serialize.h"

#include <string.h>      /* memcpy */

size_t serializeLocalStateB1(uint8_t *buf, const BUS_LocalStateB1 *state)
{
 8004af6:	b580      	push	{r7, lr}
 8004af8:	b084      	sub	sp, #16
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
 8004afe:	6039      	str	r1, [r7, #0]
    if (!buf || !state) return 0;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d002      	beq.n	8004b0c <serializeLocalStateB1+0x16>
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d101      	bne.n	8004b10 <serializeLocalStateB1+0x1a>
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	e021      	b.n	8004b54 <serializeLocalStateB1+0x5e>

    size_t i = 0;
 8004b10:	2300      	movs	r3, #0
 8004b12:	60fb      	str	r3, [r7, #12]

    /* speed */
    memcpy(&buf[i], &state->speed, BUS_SPEED_FRAME_SIZE);
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	4413      	add	r3, r2
 8004b1a:	6839      	ldr	r1, [r7, #0]
 8004b1c:	2210      	movs	r2, #16
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f00a ff5e 	bl	800f9e0 <memcpy>
    i += BUS_SPEED_FRAME_SIZE;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	3310      	adds	r3, #16
 8004b28:	60fb      	str	r3, [r7, #12]

    /* temperature */
    memcpy(&buf[i], &state->temperature, TEMPERATURE_FRAME_SIZE);
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	4413      	add	r3, r2
 8004b30:	683a      	ldr	r2, [r7, #0]
 8004b32:	3210      	adds	r2, #16
 8004b34:	6812      	ldr	r2, [r2, #0]
 8004b36:	601a      	str	r2, [r3, #0]
    i += TEMPERATURE_FRAME_SIZE;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	3304      	adds	r3, #4
 8004b3c:	60fb      	str	r3, [r7, #12]

    /* batteryLevel */
    memcpy(&buf[i], &state->batteryLevel, BATTERY_LEVEL_FRAME_SIZE);
 8004b3e:	687a      	ldr	r2, [r7, #4]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	4413      	add	r3, r2
 8004b44:	683a      	ldr	r2, [r7, #0]
 8004b46:	3214      	adds	r2, #20
 8004b48:	6812      	ldr	r2, [r2, #0]
 8004b4a:	601a      	str	r2, [r3, #0]
    i += BATTERY_LEVEL_FRAME_SIZE;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	3304      	adds	r3, #4
 8004b50:	60fb      	str	r3, [r7, #12]

    return i; /* = LOCAL_STATE_B1_FRAME_SIZE */
 8004b52:	68fb      	ldr	r3, [r7, #12]
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3710      	adds	r7, #16
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <serializeLocalStateB2>:

size_t serializeLocalStateB2(uint8_t *buf, const BUS_LocalStateB2 *state)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]
    if (!buf || !state) return 0;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d002      	beq.n	8004b72 <serializeLocalStateB2+0x16>
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d101      	bne.n	8004b76 <serializeLocalStateB2+0x1a>
 8004b72:	2300      	movs	r3, #0
 8004b74:	e023      	b.n	8004bbe <serializeLocalStateB2+0x62>

    size_t i = 0;
 8004b76:	2300      	movs	r3, #0
 8004b78:	60fb      	str	r3, [r7, #12]

    /* sonar */
    memcpy(&buf[i], &state->sonar, BUS_SONAR_FRAME_SIZE);
 8004b7a:	687a      	ldr	r2, [r7, #4]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	4413      	add	r3, r2
 8004b80:	6839      	ldr	r1, [r7, #0]
 8004b82:	2206      	movs	r2, #6
 8004b84:	4618      	mov	r0, r3
 8004b86:	f00a ff2b 	bl	800f9e0 <memcpy>
    i += BUS_SONAR_FRAME_SIZE;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	3306      	adds	r3, #6
 8004b8e:	60fb      	str	r3, [r7, #12]

    /* gyroscope */
    memcpy(&buf[i], &state->gyroscope, GYROSCOPE_FRAME_SIZE);
 8004b90:	687a      	ldr	r2, [r7, #4]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	4413      	add	r3, r2
 8004b96:	683a      	ldr	r2, [r7, #0]
 8004b98:	3208      	adds	r2, #8
 8004b9a:	6812      	ldr	r2, [r2, #0]
 8004b9c:	601a      	str	r2, [r3, #0]
    i += GYROSCOPE_FRAME_SIZE;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	3304      	adds	r3, #4
 8004ba2:	60fb      	str	r3, [r7, #12]

    /* remoteController */
    memcpy(&buf[i], &state->remoteController, REMOTE_CONTROLLER_FRAME_SIZE);
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	18d0      	adds	r0, r2, r3
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	330c      	adds	r3, #12
 8004bae:	2206      	movs	r2, #6
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	f00a ff15 	bl	800f9e0 <memcpy>
    i += REMOTE_CONTROLLER_FRAME_SIZE;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	3306      	adds	r3, #6
 8004bba:	60fb      	str	r3, [r7, #12]

    return i; /* = LOCAL_STATE_B2_FRAME_SIZE */
 8004bbc:	68fb      	ldr	r3, [r7, #12]
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3710      	adds	r7, #16
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <serializeGlobalState>:

size_t serializeGlobalState(uint8_t *buf, const BUS_GlobalState *state)
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b084      	sub	sp, #16
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
 8004bce:	6039      	str	r1, [r7, #0]
    if (!buf || !state) return 0;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d002      	beq.n	8004bdc <serializeGlobalState+0x16>
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d101      	bne.n	8004be0 <serializeGlobalState+0x1a>
 8004bdc:	2300      	movs	r3, #0
 8004bde:	e01b      	b.n	8004c18 <serializeGlobalState+0x52>

    size_t i = 0;
 8004be0:	2300      	movs	r3, #0
 8004be2:	60fb      	str	r3, [r7, #12]

    i += serializeLocalStateB1(&buf[i], &state->localStateB1);
 8004be4:	687a      	ldr	r2, [r7, #4]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	4413      	add	r3, r2
 8004bea:	683a      	ldr	r2, [r7, #0]
 8004bec:	4611      	mov	r1, r2
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f7ff ff81 	bl	8004af6 <serializeLocalStateB1>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	4413      	add	r3, r2
 8004bfa:	60fb      	str	r3, [r7, #12]
    i += serializeLocalStateB2(&buf[i], &state->localStateB2);
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	441a      	add	r2, r3
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	3318      	adds	r3, #24
 8004c06:	4619      	mov	r1, r3
 8004c08:	4610      	mov	r0, r2
 8004c0a:	f7ff ffa7 	bl	8004b5c <serializeLocalStateB2>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	4413      	add	r3, r2
 8004c14:	60fb      	str	r3, [r7, #12]

    return i; /* = GLOBAL_STATE_FRAME_SIZE */
 8004c16:	68fb      	ldr	r3, [r7, #12]
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3710      	adds	r7, #16
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <packLedsByte>:

static inline uint8_t packLedsByte(const BUS_Leds *l)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b085      	sub	sp, #20
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
    uint8_t b = 0;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	73fb      	strb	r3, [r7, #15]

    /* white: 1 bit */
    b |= ((uint8_t)(l->white.left  & 0x01u)) << 0;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	b25b      	sxtb	r3, r3
 8004c32:	f003 0301 	and.w	r3, r3, #1
 8004c36:	b25a      	sxtb	r2, r3
 8004c38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	b25b      	sxtb	r3, r3
 8004c40:	73fb      	strb	r3, [r7, #15]
    b |= ((uint8_t)(l->white.right & 0x01u)) << 1;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	785b      	ldrb	r3, [r3, #1]
 8004c46:	b25b      	sxtb	r3, r3
 8004c48:	005b      	lsls	r3, r3, #1
 8004c4a:	b25b      	sxtb	r3, r3
 8004c4c:	f003 0302 	and.w	r3, r3, #2
 8004c50:	b25a      	sxtb	r2, r3
 8004c52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	b25b      	sxtb	r3, r3
 8004c5a:	73fb      	strb	r3, [r7, #15]

    /* red: 2 bit */
    b |= ((uint8_t)(l->red.left  & 0x03u)) << 2;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	789b      	ldrb	r3, [r3, #2]
 8004c60:	b25b      	sxtb	r3, r3
 8004c62:	009b      	lsls	r3, r3, #2
 8004c64:	b25b      	sxtb	r3, r3
 8004c66:	f003 030c 	and.w	r3, r3, #12
 8004c6a:	b25a      	sxtb	r2, r3
 8004c6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c70:	4313      	orrs	r3, r2
 8004c72:	b25b      	sxtb	r3, r3
 8004c74:	73fb      	strb	r3, [r7, #15]
    b |= ((uint8_t)(l->red.right & 0x03u)) << 4;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	78db      	ldrb	r3, [r3, #3]
 8004c7a:	b25b      	sxtb	r3, r3
 8004c7c:	011b      	lsls	r3, r3, #4
 8004c7e:	b25b      	sxtb	r3, r3
 8004c80:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004c84:	b25a      	sxtb	r2, r3
 8004c86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	b25b      	sxtb	r3, r3
 8004c8e:	73fb      	strb	r3, [r7, #15]

    return b; /* bit6..7 liberi */
 8004c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3714      	adds	r7, #20
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr

08004c9e <serializeDecision>:


size_t serializeDecision(uint8_t *buf, const BUS_Decision *decision)
{
 8004c9e:	b590      	push	{r4, r7, lr}
 8004ca0:	b085      	sub	sp, #20
 8004ca2:	af00      	add	r7, sp, #0
 8004ca4:	6078      	str	r0, [r7, #4]
 8004ca6:	6039      	str	r1, [r7, #0]
    if (!buf || !decision) return 0;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d002      	beq.n	8004cb4 <serializeDecision+0x16>
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d101      	bne.n	8004cb8 <serializeDecision+0x1a>
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	e03f      	b.n	8004d38 <serializeDecision+0x9a>

    size_t i = 0;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	60fb      	str	r3, [r7, #12]

    /* Enum: 1 byte ciascuno (ENUM_FRAME_SIZE) */
    buf[i] = (uint8_t)decision->actuator;    i += ENUM_FRAME_SIZE;
 8004cbc:	687a      	ldr	r2, [r7, #4]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	4413      	add	r3, r2
 8004cc2:	683a      	ldr	r2, [r7, #0]
 8004cc4:	7812      	ldrb	r2, [r2, #0]
 8004cc6:	701a      	strb	r2, [r3, #0]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	3301      	adds	r3, #1
 8004ccc:	60fb      	str	r3, [r7, #12]
    buf[i] = (uint8_t)decision->userAction;  i += ENUM_FRAME_SIZE;
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	4413      	add	r3, r2
 8004cd4:	683a      	ldr	r2, [r7, #0]
 8004cd6:	7852      	ldrb	r2, [r2, #1]
 8004cd8:	701a      	strb	r2, [r3, #0]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	3301      	adds	r3, #1
 8004cde:	60fb      	str	r3, [r7, #12]
    buf[i] = (uint8_t)decision->roverAction; i += ENUM_FRAME_SIZE;
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	4413      	add	r3, r2
 8004ce6:	683a      	ldr	r2, [r7, #0]
 8004ce8:	7892      	ldrb	r2, [r2, #2]
 8004cea:	701a      	strb	r2, [r3, #0]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	3301      	adds	r3, #1
 8004cf0:	60fb      	str	r3, [r7, #12]
    buf[i] = (uint8_t)decision->safeAction;  i += ENUM_FRAME_SIZE;
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	683a      	ldr	r2, [r7, #0]
 8004cfa:	78d2      	ldrb	r2, [r2, #3]
 8004cfc:	701a      	strb	r2, [r3, #0]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	3301      	adds	r3, #1
 8004d02:	60fb      	str	r3, [r7, #12]

    /* SetPoint: 2 float => BUS_SETPOINT_FRAME_SIZE */
    memcpy(&buf[i], &decision->setPoint, BUS_SET_POINT_FRAME_SIZE);
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	18d0      	adds	r0, r2, r3
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	3304      	adds	r3, #4
 8004d0e:	2208      	movs	r2, #8
 8004d10:	4619      	mov	r1, r3
 8004d12:	f00a fe65 	bl	800f9e0 <memcpy>
    i += BUS_SET_POINT_FRAME_SIZE;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	3308      	adds	r3, #8
 8004d1a:	60fb      	str	r3, [r7, #12]

    /* LED: 1 byte compattato */
    buf[i++] = packLedsByte(&decision->leds);
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	f103 010c 	add.w	r1, r3, #12
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	1c5a      	adds	r2, r3, #1
 8004d26:	60fa      	str	r2, [r7, #12]
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	18d4      	adds	r4, r2, r3
 8004d2c:	4608      	mov	r0, r1
 8004d2e:	f7ff ff77 	bl	8004c20 <packLedsByte>
 8004d32:	4603      	mov	r3, r0
 8004d34:	7023      	strb	r3, [r4, #0]

    return i; /* = DECISION_FRAME_SIZE */
 8004d36:	68fb      	ldr	r3, [r7, #12]
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3714      	adds	r7, #20
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd90      	pop	{r4, r7, pc}

08004d40 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8004d44:	4b0d      	ldr	r3, [pc, #52]	@ (8004d7c <MX_CRC_Init+0x3c>)
 8004d46:	4a0e      	ldr	r2, [pc, #56]	@ (8004d80 <MX_CRC_Init+0x40>)
 8004d48:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8004d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8004d7c <MX_CRC_Init+0x3c>)
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8004d50:	4b0a      	ldr	r3, [pc, #40]	@ (8004d7c <MX_CRC_Init+0x3c>)
 8004d52:	2200      	movs	r2, #0
 8004d54:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8004d56:	4b09      	ldr	r3, [pc, #36]	@ (8004d7c <MX_CRC_Init+0x3c>)
 8004d58:	2200      	movs	r2, #0
 8004d5a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8004d5c:	4b07      	ldr	r3, [pc, #28]	@ (8004d7c <MX_CRC_Init+0x3c>)
 8004d5e:	2200      	movs	r2, #0
 8004d60:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8004d62:	4b06      	ldr	r3, [pc, #24]	@ (8004d7c <MX_CRC_Init+0x3c>)
 8004d64:	2201      	movs	r2, #1
 8004d66:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8004d68:	4804      	ldr	r0, [pc, #16]	@ (8004d7c <MX_CRC_Init+0x3c>)
 8004d6a:	f002 fb93 	bl	8007494 <HAL_CRC_Init>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d001      	beq.n	8004d78 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8004d74:	f000 fc00 	bl	8005578 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8004d78:	bf00      	nop
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	20000288 	.word	0x20000288
 8004d80:	40023000 	.word	0x40023000

08004d84 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b085      	sub	sp, #20
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a0a      	ldr	r2, [pc, #40]	@ (8004dbc <HAL_CRC_MspInit+0x38>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d10b      	bne.n	8004dae <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8004d96:	4b0a      	ldr	r3, [pc, #40]	@ (8004dc0 <HAL_CRC_MspInit+0x3c>)
 8004d98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d9a:	4a09      	ldr	r2, [pc, #36]	@ (8004dc0 <HAL_CRC_MspInit+0x3c>)
 8004d9c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004da0:	6493      	str	r3, [r2, #72]	@ 0x48
 8004da2:	4b07      	ldr	r3, [pc, #28]	@ (8004dc0 <HAL_CRC_MspInit+0x3c>)
 8004da4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004da6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004daa:	60fb      	str	r3, [r7, #12]
 8004dac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8004dae:	bf00      	nop
 8004db0:	3714      	adds	r7, #20
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr
 8004dba:	bf00      	nop
 8004dbc:	40023000 	.word	0x40023000
 8004dc0:	40021000 	.word	0x40021000

08004dc4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b088      	sub	sp, #32
 8004dc8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dca:	f107 030c 	add.w	r3, r7, #12
 8004dce:	2200      	movs	r2, #0
 8004dd0:	601a      	str	r2, [r3, #0]
 8004dd2:	605a      	str	r2, [r3, #4]
 8004dd4:	609a      	str	r2, [r3, #8]
 8004dd6:	60da      	str	r2, [r3, #12]
 8004dd8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004dda:	4b3b      	ldr	r3, [pc, #236]	@ (8004ec8 <MX_GPIO_Init+0x104>)
 8004ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dde:	4a3a      	ldr	r2, [pc, #232]	@ (8004ec8 <MX_GPIO_Init+0x104>)
 8004de0:	f043 0304 	orr.w	r3, r3, #4
 8004de4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004de6:	4b38      	ldr	r3, [pc, #224]	@ (8004ec8 <MX_GPIO_Init+0x104>)
 8004de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dea:	f003 0304 	and.w	r3, r3, #4
 8004dee:	60bb      	str	r3, [r7, #8]
 8004df0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004df2:	4b35      	ldr	r3, [pc, #212]	@ (8004ec8 <MX_GPIO_Init+0x104>)
 8004df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004df6:	4a34      	ldr	r2, [pc, #208]	@ (8004ec8 <MX_GPIO_Init+0x104>)
 8004df8:	f043 0301 	orr.w	r3, r3, #1
 8004dfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004dfe:	4b32      	ldr	r3, [pc, #200]	@ (8004ec8 <MX_GPIO_Init+0x104>)
 8004e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	607b      	str	r3, [r7, #4]
 8004e08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e0a:	4b2f      	ldr	r3, [pc, #188]	@ (8004ec8 <MX_GPIO_Init+0x104>)
 8004e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e0e:	4a2e      	ldr	r2, [pc, #184]	@ (8004ec8 <MX_GPIO_Init+0x104>)
 8004e10:	f043 0302 	orr.w	r3, r3, #2
 8004e14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e16:	4b2c      	ldr	r3, [pc, #176]	@ (8004ec8 <MX_GPIO_Init+0x104>)
 8004e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e1a:	f003 0302 	and.w	r3, r3, #2
 8004e1e:	603b      	str	r3, [r7, #0]
 8004e20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SonarRightTrig_Pin|SonarFrontTrig_Pin|LedDebug_Pin, GPIO_PIN_RESET);
 8004e22:	2200      	movs	r2, #0
 8004e24:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 8004e28:	4828      	ldr	r0, [pc, #160]	@ (8004ecc <MX_GPIO_Init+0x108>)
 8004e2a:	f002 ffa3 	bl	8007d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SonarLeftTrig_GPIO_Port, SonarLeftTrig_Pin, GPIO_PIN_RESET);
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004e34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004e38:	f002 ff9c 	bl	8007d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RTR_OUT_GPIO_Port, RTR_OUT_Pin, GPIO_PIN_RESET);
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004e42:	4823      	ldr	r0, [pc, #140]	@ (8004ed0 <MX_GPIO_Init+0x10c>)
 8004e44:	f002 ff96 	bl	8007d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SonarRightTrig_Pin SonarFrontTrig_Pin LedDebug_Pin */
  GPIO_InitStruct.Pin = SonarRightTrig_Pin|SonarFrontTrig_Pin|LedDebug_Pin;
 8004e48:	f44f 5386 	mov.w	r3, #4288	@ 0x10c0
 8004e4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e52:	2300      	movs	r3, #0
 8004e54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e56:	2300      	movs	r3, #0
 8004e58:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e5a:	f107 030c 	add.w	r3, r7, #12
 8004e5e:	4619      	mov	r1, r3
 8004e60:	481a      	ldr	r0, [pc, #104]	@ (8004ecc <MX_GPIO_Init+0x108>)
 8004e62:	f002 fded 	bl	8007a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : SonarLeftTrig_Pin */
  GPIO_InitStruct.Pin = SonarLeftTrig_Pin;
 8004e66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e70:	2300      	movs	r3, #0
 8004e72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e74:	2300      	movs	r3, #0
 8004e76:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SonarLeftTrig_GPIO_Port, &GPIO_InitStruct);
 8004e78:	f107 030c 	add.w	r3, r7, #12
 8004e7c:	4619      	mov	r1, r3
 8004e7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004e82:	f002 fddd 	bl	8007a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : RTR_IN_Pin */
  GPIO_InitStruct.Pin = RTR_IN_Pin;
 8004e86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004e90:	2302      	movs	r3, #2
 8004e92:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RTR_IN_GPIO_Port, &GPIO_InitStruct);
 8004e94:	f107 030c 	add.w	r3, r7, #12
 8004e98:	4619      	mov	r1, r3
 8004e9a:	480d      	ldr	r0, [pc, #52]	@ (8004ed0 <MX_GPIO_Init+0x10c>)
 8004e9c:	f002 fdd0 	bl	8007a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : RTR_OUT_Pin */
  GPIO_InitStruct.Pin = RTR_OUT_Pin;
 8004ea0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004ea4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RTR_OUT_GPIO_Port, &GPIO_InitStruct);
 8004eb2:	f107 030c 	add.w	r3, r7, #12
 8004eb6:	4619      	mov	r1, r3
 8004eb8:	4805      	ldr	r0, [pc, #20]	@ (8004ed0 <MX_GPIO_Init+0x10c>)
 8004eba:	f002 fdc1 	bl	8007a40 <HAL_GPIO_Init>

}
 8004ebe:	bf00      	nop
 8004ec0:	3720      	adds	r7, #32
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	40021000 	.word	0x40021000
 8004ecc:	48000400 	.word	0x48000400
 8004ed0:	48000800 	.word	0x48000800

08004ed4 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004ed8:	4b1b      	ldr	r3, [pc, #108]	@ (8004f48 <MX_I2C1_Init+0x74>)
 8004eda:	4a1c      	ldr	r2, [pc, #112]	@ (8004f4c <MX_I2C1_Init+0x78>)
 8004edc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x005086FF;
 8004ede:	4b1a      	ldr	r3, [pc, #104]	@ (8004f48 <MX_I2C1_Init+0x74>)
 8004ee0:	4a1b      	ldr	r2, [pc, #108]	@ (8004f50 <MX_I2C1_Init+0x7c>)
 8004ee2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004ee4:	4b18      	ldr	r3, [pc, #96]	@ (8004f48 <MX_I2C1_Init+0x74>)
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004eea:	4b17      	ldr	r3, [pc, #92]	@ (8004f48 <MX_I2C1_Init+0x74>)
 8004eec:	2201      	movs	r2, #1
 8004eee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004ef0:	4b15      	ldr	r3, [pc, #84]	@ (8004f48 <MX_I2C1_Init+0x74>)
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004ef6:	4b14      	ldr	r3, [pc, #80]	@ (8004f48 <MX_I2C1_Init+0x74>)
 8004ef8:	2200      	movs	r2, #0
 8004efa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004efc:	4b12      	ldr	r3, [pc, #72]	@ (8004f48 <MX_I2C1_Init+0x74>)
 8004efe:	2200      	movs	r2, #0
 8004f00:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004f02:	4b11      	ldr	r3, [pc, #68]	@ (8004f48 <MX_I2C1_Init+0x74>)
 8004f04:	2200      	movs	r2, #0
 8004f06:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004f08:	4b0f      	ldr	r3, [pc, #60]	@ (8004f48 <MX_I2C1_Init+0x74>)
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004f0e:	480e      	ldr	r0, [pc, #56]	@ (8004f48 <MX_I2C1_Init+0x74>)
 8004f10:	f002 ff48 	bl	8007da4 <HAL_I2C_Init>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d001      	beq.n	8004f1e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004f1a:	f000 fb2d 	bl	8005578 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004f1e:	2100      	movs	r1, #0
 8004f20:	4809      	ldr	r0, [pc, #36]	@ (8004f48 <MX_I2C1_Init+0x74>)
 8004f22:	f005 fac5 	bl	800a4b0 <HAL_I2CEx_ConfigAnalogFilter>
 8004f26:	4603      	mov	r3, r0
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d001      	beq.n	8004f30 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004f2c:	f000 fb24 	bl	8005578 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004f30:	2100      	movs	r1, #0
 8004f32:	4805      	ldr	r0, [pc, #20]	@ (8004f48 <MX_I2C1_Init+0x74>)
 8004f34:	f005 fb07 	bl	800a546 <HAL_I2CEx_ConfigDigitalFilter>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d001      	beq.n	8004f42 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004f3e:	f000 fb1b 	bl	8005578 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004f42:	bf00      	nop
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	200002ac 	.word	0x200002ac
 8004f4c:	40005400 	.word	0x40005400
 8004f50:	005086ff 	.word	0x005086ff

08004f54 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8004f58:	4b1b      	ldr	r3, [pc, #108]	@ (8004fc8 <MX_I2C3_Init+0x74>)
 8004f5a:	4a1c      	ldr	r2, [pc, #112]	@ (8004fcc <MX_I2C3_Init+0x78>)
 8004f5c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x005086FF;
 8004f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8004fc8 <MX_I2C3_Init+0x74>)
 8004f60:	4a1b      	ldr	r2, [pc, #108]	@ (8004fd0 <MX_I2C3_Init+0x7c>)
 8004f62:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8004f64:	4b18      	ldr	r3, [pc, #96]	@ (8004fc8 <MX_I2C3_Init+0x74>)
 8004f66:	2200      	movs	r2, #0
 8004f68:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004f6a:	4b17      	ldr	r3, [pc, #92]	@ (8004fc8 <MX_I2C3_Init+0x74>)
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004f70:	4b15      	ldr	r3, [pc, #84]	@ (8004fc8 <MX_I2C3_Init+0x74>)
 8004f72:	2200      	movs	r2, #0
 8004f74:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8004f76:	4b14      	ldr	r3, [pc, #80]	@ (8004fc8 <MX_I2C3_Init+0x74>)
 8004f78:	2200      	movs	r2, #0
 8004f7a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004f7c:	4b12      	ldr	r3, [pc, #72]	@ (8004fc8 <MX_I2C3_Init+0x74>)
 8004f7e:	2200      	movs	r2, #0
 8004f80:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004f82:	4b11      	ldr	r3, [pc, #68]	@ (8004fc8 <MX_I2C3_Init+0x74>)
 8004f84:	2200      	movs	r2, #0
 8004f86:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004f88:	4b0f      	ldr	r3, [pc, #60]	@ (8004fc8 <MX_I2C3_Init+0x74>)
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8004f8e:	480e      	ldr	r0, [pc, #56]	@ (8004fc8 <MX_I2C3_Init+0x74>)
 8004f90:	f002 ff08 	bl	8007da4 <HAL_I2C_Init>
 8004f94:	4603      	mov	r3, r0
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d001      	beq.n	8004f9e <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8004f9a:	f000 faed 	bl	8005578 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004f9e:	2100      	movs	r1, #0
 8004fa0:	4809      	ldr	r0, [pc, #36]	@ (8004fc8 <MX_I2C3_Init+0x74>)
 8004fa2:	f005 fa85 	bl	800a4b0 <HAL_I2CEx_ConfigAnalogFilter>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d001      	beq.n	8004fb0 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8004fac:	f000 fae4 	bl	8005578 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8004fb0:	2100      	movs	r1, #0
 8004fb2:	4805      	ldr	r0, [pc, #20]	@ (8004fc8 <MX_I2C3_Init+0x74>)
 8004fb4:	f005 fac7 	bl	800a546 <HAL_I2CEx_ConfigDigitalFilter>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d001      	beq.n	8004fc2 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8004fbe:	f000 fadb 	bl	8005578 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8004fc2:	bf00      	nop
 8004fc4:	bd80      	pop	{r7, pc}
 8004fc6:	bf00      	nop
 8004fc8:	20000300 	.word	0x20000300
 8004fcc:	40007800 	.word	0x40007800
 8004fd0:	005086ff 	.word	0x005086ff

08004fd4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b0a0      	sub	sp, #128	@ 0x80
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fdc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	601a      	str	r2, [r3, #0]
 8004fe4:	605a      	str	r2, [r3, #4]
 8004fe6:	609a      	str	r2, [r3, #8]
 8004fe8:	60da      	str	r2, [r3, #12]
 8004fea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004fec:	f107 0318 	add.w	r3, r7, #24
 8004ff0:	2254      	movs	r2, #84	@ 0x54
 8004ff2:	2100      	movs	r1, #0
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f00a fcbf 	bl	800f978 <memset>
  if(i2cHandle->Instance==I2C1)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a4e      	ldr	r2, [pc, #312]	@ (8005138 <HAL_I2C_MspInit+0x164>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d147      	bne.n	8005094 <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8005004:	2340      	movs	r3, #64	@ 0x40
 8005006:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005008:	2300      	movs	r3, #0
 800500a:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800500c:	f107 0318 	add.w	r3, r7, #24
 8005010:	4618      	mov	r0, r3
 8005012:	f006 f8c7 	bl	800b1a4 <HAL_RCCEx_PeriphCLKConfig>
 8005016:	4603      	mov	r3, r0
 8005018:	2b00      	cmp	r3, #0
 800501a:	d001      	beq.n	8005020 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800501c:	f000 faac 	bl	8005578 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005020:	4b46      	ldr	r3, [pc, #280]	@ (800513c <HAL_I2C_MspInit+0x168>)
 8005022:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005024:	4a45      	ldr	r2, [pc, #276]	@ (800513c <HAL_I2C_MspInit+0x168>)
 8005026:	f043 0302 	orr.w	r3, r3, #2
 800502a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800502c:	4b43      	ldr	r3, [pc, #268]	@ (800513c <HAL_I2C_MspInit+0x168>)
 800502e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005030:	f003 0302 	and.w	r3, r3, #2
 8005034:	617b      	str	r3, [r7, #20]
 8005036:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005038:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800503c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800503e:	2312      	movs	r3, #18
 8005040:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005042:	2301      	movs	r3, #1
 8005044:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005046:	2300      	movs	r3, #0
 8005048:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800504a:	2304      	movs	r3, #4
 800504c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800504e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005052:	4619      	mov	r1, r3
 8005054:	483a      	ldr	r0, [pc, #232]	@ (8005140 <HAL_I2C_MspInit+0x16c>)
 8005056:	f002 fcf3 	bl	8007a40 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800505a:	4b38      	ldr	r3, [pc, #224]	@ (800513c <HAL_I2C_MspInit+0x168>)
 800505c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800505e:	4a37      	ldr	r2, [pc, #220]	@ (800513c <HAL_I2C_MspInit+0x168>)
 8005060:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005064:	6593      	str	r3, [r2, #88]	@ 0x58
 8005066:	4b35      	ldr	r3, [pc, #212]	@ (800513c <HAL_I2C_MspInit+0x168>)
 8005068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800506a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800506e:	613b      	str	r3, [r7, #16]
 8005070:	693b      	ldr	r3, [r7, #16]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8005072:	2200      	movs	r2, #0
 8005074:	2100      	movs	r1, #0
 8005076:	201f      	movs	r0, #31
 8005078:	f002 f9d7 	bl	800742a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800507c:	201f      	movs	r0, #31
 800507e:	f002 f9ee 	bl	800745e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8005082:	2200      	movs	r2, #0
 8005084:	2100      	movs	r1, #0
 8005086:	2020      	movs	r0, #32
 8005088:	f002 f9cf 	bl	800742a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800508c:	2020      	movs	r0, #32
 800508e:	f002 f9e6 	bl	800745e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8005092:	e04c      	b.n	800512e <HAL_I2C_MspInit+0x15a>
  else if(i2cHandle->Instance==I2C3)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a2a      	ldr	r2, [pc, #168]	@ (8005144 <HAL_I2C_MspInit+0x170>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d147      	bne.n	800512e <HAL_I2C_MspInit+0x15a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800509e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80050a2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80050a4:	2300      	movs	r3, #0
 80050a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80050a8:	f107 0318 	add.w	r3, r7, #24
 80050ac:	4618      	mov	r0, r3
 80050ae:	f006 f879 	bl	800b1a4 <HAL_RCCEx_PeriphCLKConfig>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d001      	beq.n	80050bc <HAL_I2C_MspInit+0xe8>
      Error_Handler();
 80050b8:	f000 fa5e 	bl	8005578 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80050bc:	4b1f      	ldr	r3, [pc, #124]	@ (800513c <HAL_I2C_MspInit+0x168>)
 80050be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050c0:	4a1e      	ldr	r2, [pc, #120]	@ (800513c <HAL_I2C_MspInit+0x168>)
 80050c2:	f043 0304 	orr.w	r3, r3, #4
 80050c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80050c8:	4b1c      	ldr	r3, [pc, #112]	@ (800513c <HAL_I2C_MspInit+0x168>)
 80050ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050cc:	f003 0304 	and.w	r3, r3, #4
 80050d0:	60fb      	str	r3, [r7, #12]
 80050d2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80050d4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80050d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80050da:	2312      	movs	r3, #18
 80050dc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050de:	2300      	movs	r3, #0
 80050e0:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050e2:	2300      	movs	r3, #0
 80050e4:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 80050e6:	2308      	movs	r3, #8
 80050e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050ea:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80050ee:	4619      	mov	r1, r3
 80050f0:	4815      	ldr	r0, [pc, #84]	@ (8005148 <HAL_I2C_MspInit+0x174>)
 80050f2:	f002 fca5 	bl	8007a40 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80050f6:	4b11      	ldr	r3, [pc, #68]	@ (800513c <HAL_I2C_MspInit+0x168>)
 80050f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050fa:	4a10      	ldr	r2, [pc, #64]	@ (800513c <HAL_I2C_MspInit+0x168>)
 80050fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005100:	6593      	str	r3, [r2, #88]	@ 0x58
 8005102:	4b0e      	ldr	r3, [pc, #56]	@ (800513c <HAL_I2C_MspInit+0x168>)
 8005104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005106:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800510a:	60bb      	str	r3, [r7, #8]
 800510c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 800510e:	2200      	movs	r2, #0
 8005110:	2100      	movs	r1, #0
 8005112:	205c      	movs	r0, #92	@ 0x5c
 8005114:	f002 f989 	bl	800742a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8005118:	205c      	movs	r0, #92	@ 0x5c
 800511a:	f002 f9a0 	bl	800745e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 800511e:	2200      	movs	r2, #0
 8005120:	2100      	movs	r1, #0
 8005122:	205d      	movs	r0, #93	@ 0x5d
 8005124:	f002 f981 	bl	800742a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8005128:	205d      	movs	r0, #93	@ 0x5d
 800512a:	f002 f998 	bl	800745e <HAL_NVIC_EnableIRQ>
}
 800512e:	bf00      	nop
 8005130:	3780      	adds	r7, #128	@ 0x80
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	40005400 	.word	0x40005400
 800513c:	40021000 	.word	0x40021000
 8005140:	48000400 	.word	0x48000400
 8005144:	40007800 	.word	0x40007800
 8005148:	48000800 	.word	0x48000800

0800514c <HAL_I2C_MemRxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Callback per gestire il completamento della ricezione I2C
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b082      	sub	sp, #8
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
    // Verifica che l'interrupt provenga dal bus del giroscopio (I2C3)
    if (hi2c->Instance == I2C3)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a06      	ldr	r2, [pc, #24]	@ (8005174 <HAL_I2C_MemRxCpltCallback+0x28>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d105      	bne.n	800516a <HAL_I2C_MemRxCpltCallback+0x1e>
    {
        // Chiama la funzione di elaborazione dati del driver
        MPU6050_Yaw_RxCpltCallback(hi2c);
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f001 f942 	bl	80063e8 <MPU6050_Yaw_RxCpltCallback>
        
        // Segnala al main loop che i dati sono pronti
        gyro_done = 1;
 8005164:	4b04      	ldr	r3, [pc, #16]	@ (8005178 <HAL_I2C_MemRxCpltCallback+0x2c>)
 8005166:	2201      	movs	r2, #1
 8005168:	701a      	strb	r2, [r3, #0]
    }
}
 800516a:	bf00      	nop
 800516c:	3708      	adds	r7, #8
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	40007800 	.word	0x40007800
 8005178:	20000378 	.word	0x20000378

0800517c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b08e      	sub	sp, #56	@ 0x38
 8005180:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005182:	f001 ffe4 	bl	800714e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005186:	f000 f9b7 	bl	80054f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800518a:	f7ff fe1b 	bl	8004dc4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800518e:	f000 fd63 	bl	8005c58 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8005192:	f000 fdab 	bl	8005cec <MX_USART2_UART_Init>
  MX_CRC_Init();
 8005196:	f7ff fdd3 	bl	8004d40 <MX_CRC_Init>
  MX_I2C1_Init();
 800519a:	f7ff fe9b 	bl	8004ed4 <MX_I2C1_Init>
  MX_TIM2_Init();
 800519e:	f000 fbd3 	bl	8005948 <MX_TIM2_Init>
  MX_TIM1_Init();
 80051a2:	f000 fb19 	bl	80057d8 <MX_TIM1_Init>
  MX_I2C3_Init();
 80051a6:	f7ff fed5 	bl	8004f54 <MX_I2C3_Init>
  MX_TIM7_Init();
 80051aa:	f000 fc37 	bl	8005a1c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

	// --- 1. CONFIGURAZIONE PERIFERICHE ---
	setComunicationHandler(&hlpuart1);
 80051ae:	48a7      	ldr	r0, [pc, #668]	@ (800544c <main+0x2d0>)
 80051b0:	f001 faf8 	bl	80067a4 <setComunicationHandler>
#if VERBOSE_DEBUG
	setPrinterHandler(&huart2); // Imposta UART per debug
 80051b4:	48a6      	ldr	r0, [pc, #664]	@ (8005450 <main+0x2d4>)
 80051b6:	f001 fbf3 	bl	80069a0 <setPrinterHandler>
	clearScreen();
 80051ba:	f001 fc47 	bl	8006a4c <clearScreen>
#endif
	PRINT_DBG("BEGIN B2 INIT...\r\n");
 80051be:	48a5      	ldr	r0, [pc, #660]	@ (8005454 <main+0x2d8>)
 80051c0:	f001 fc39 	bl	8006a36 <printMsg_impl>

	// Init Modello Simulink
	Board2_U.continua = 0;
 80051c4:	49a4      	ldr	r1, [pc, #656]	@ (8005458 <main+0x2dc>)
 80051c6:	f04f 0200 	mov.w	r2, #0
 80051ca:	f04f 0300 	mov.w	r3, #0
 80051ce:	e9c1 2306 	strd	r2, r3, [r1, #24]
	Board2_initialize();
 80051d2:	f7ff fb2d 	bl	8004830 <Board2_initialize>

	// Init Sonar
	if (Sonar_InitAll() == 1) {
 80051d6:	f001 fa4b 	bl	8006670 <Sonar_InitAll>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d102      	bne.n	80051e6 <main+0x6a>
		PRINT_DBG("ERROR SONAR INIT\r\n");
 80051e0:	489e      	ldr	r0, [pc, #632]	@ (800545c <main+0x2e0>)
 80051e2:	f001 fc28 	bl	8006a36 <printMsg_impl>
	}
	StartSonarTimer();
 80051e6:	f001 fa7f 	bl	80066e8 <StartSonarTimer>

	// Init Gyroscope (IMU)
	if (MPU6050_Init(&hi2c3) == 1) {
 80051ea:	489d      	ldr	r0, [pc, #628]	@ (8005460 <main+0x2e4>)
 80051ec:	f001 f830 	bl	8006250 <MPU6050_Init>
 80051f0:	4603      	mov	r3, r0
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d102      	bne.n	80051fc <main+0x80>
		PRINT_DBG("ERROR GYRO INIT\r\n");
 80051f6:	489b      	ldr	r0, [pc, #620]	@ (8005464 <main+0x2e8>)
 80051f8:	f001 fc1d 	bl	8006a36 <printMsg_impl>
//		MotorControl_SetReferenceRPM(&motors[i], 0);
//		MotorControl_OpenLoopActuate(&motors[i]);
//	}

	// --- 2. VARIABILI DI CONFIGURAZIONE TEST ---
	uint8_t use_real_sensors = 0;
 80051fc:	2300      	movs	r3, #0
 80051fe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	uint8_t blocking_step_mode = 0;
 8005202:	2300      	movs	r3, #0
 8005204:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	uint8_t use_sonar = 1; // Default attivo
 8005208:	2301      	movs	r3, #1
 800520a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	flow_control_flag = 0;
 800520e:	4b96      	ldr	r3, [pc, #600]	@ (8005468 <main+0x2ec>)
 8005210:	2200      	movs	r2, #0
 8005212:	701a      	strb	r2, [r3, #0]
	switch (WHAT_TO_TEST) {
	case TEST_SONAR:
		SonarTest();
		break;
	case TEST_GYROSCOPE:
		GyroscopeTest();
 8005214:	f001 fb6a 	bl	80068ec <GyroscopeTest>
		break;
 8005218:	bf00      	nop
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

        // 1. INPUT (Sensori o Dummy)
        if (use_real_sensors) {
 800521a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800521e:	2b00      	cmp	r3, #0
 8005220:	f000 80a5 	beq.w	800536e <main+0x1f2>
            // --- JOYSTICK ---
            // Avvia ricezione e attendi completamento
            PadReceiver_Request();
 8005224:	f001 f9d4 	bl	80065d0 <PadReceiver_Request>
            uint32_t startTickPad = HAL_GetTick();
 8005228:	f001 fff6 	bl	8007218 <HAL_GetTick>
 800522c:	6338      	str	r0, [r7, #48]	@ 0x30
            while (!PadReceiver_IsDone()); // attesa attiva
 800522e:	bf00      	nop
 8005230:	f001 f9f2 	bl	8006618 <PadReceiver_IsDone>
 8005234:	4603      	mov	r3, r0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d0fa      	beq.n	8005230 <main+0xb4>
            PadReceiver_Read(&Board2_U.remoteController);
 800523a:	488c      	ldr	r0, [pc, #560]	@ (800546c <main+0x2f0>)
 800523c:	f001 f9fe 	bl	800663c <PadReceiver_Read>

            // --- GYRO ---
            gyro_done = 0; // Reset flag prima di avviare
 8005240:	4b8b      	ldr	r3, [pc, #556]	@ (8005470 <main+0x2f4>)
 8005242:	2200      	movs	r2, #0
 8005244:	701a      	strb	r2, [r3, #0]
            MPU6050_Read_Yaw_IT(&hi2c3, &MPU6050_Yaw);
 8005246:	498b      	ldr	r1, [pc, #556]	@ (8005474 <main+0x2f8>)
 8005248:	4885      	ldr	r0, [pc, #532]	@ (8005460 <main+0x2e4>)
 800524a:	f001 f8b1 	bl	80063b0 <MPU6050_Read_Yaw_IT>
            
            // Attesa con Timeout di 50ms
            uint32_t startTickGyro = HAL_GetTick();
 800524e:	f001 ffe3 	bl	8007218 <HAL_GetTick>
 8005252:	62f8      	str	r0, [r7, #44]	@ 0x2c
            while (!gyro_done && (HAL_GetTick() - startTickGyro < 50));
 8005254:	bf00      	nop
 8005256:	4b86      	ldr	r3, [pc, #536]	@ (8005470 <main+0x2f4>)
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	b2db      	uxtb	r3, r3
 800525c:	2b00      	cmp	r3, #0
 800525e:	d106      	bne.n	800526e <main+0xf2>
 8005260:	f001 ffda 	bl	8007218 <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	2b31      	cmp	r3, #49	@ 0x31
 800526c:	d9f3      	bls.n	8005256 <main+0xda>

            // Se timer scade, si prende l'ultimo valore valido
            Board2_U.gyroscope = (double)MPU6050_Yaw.KalmanAngleZ;
 800526e:	4b81      	ldr	r3, [pc, #516]	@ (8005474 <main+0x2f8>)
 8005270:	8b1b      	ldrh	r3, [r3, #24]
 8005272:	4618      	mov	r0, r3
 8005274:	f7fb f96e 	bl	8000554 <__aeabi_ui2d>
 8005278:	4602      	mov	r2, r0
 800527a:	460b      	mov	r3, r1
 800527c:	4610      	mov	r0, r2
 800527e:	4619      	mov	r1, r3
 8005280:	f7fb fc9c 	bl	8000bbc <__aeabi_d2f>
 8005284:	4603      	mov	r3, r0
 8005286:	4a74      	ldr	r2, [pc, #464]	@ (8005458 <main+0x2dc>)
 8005288:	6093      	str	r3, [r2, #8]

            // --- SONAR ---
            if (use_sonar) {
 800528a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800528e:	2b00      	cmp	r3, #0
 8005290:	d065      	beq.n	800535e <main+0x1e2>
                // Timeout per ogni singolo sensore (ms)
                // 30ms  sufficiente per ~5 metri
                const uint32_t SONAR_TIMEOUT = 30; 
 8005292:	231e      	movs	r3, #30
 8005294:	62bb      	str	r3, [r7, #40]	@ 0x28
                uint32_t startTick;

                // 1. LEFT
                sonarLeft_done = 0;
 8005296:	4b78      	ldr	r3, [pc, #480]	@ (8005478 <main+0x2fc>)
 8005298:	2200      	movs	r2, #0
 800529a:	701a      	strb	r2, [r3, #0]
                hcsr04_trigger(&sonarLeft);
 800529c:	4877      	ldr	r0, [pc, #476]	@ (800547c <main+0x300>)
 800529e:	f000 ff2a 	bl	80060f6 <hcsr04_trigger>
                startTick = HAL_GetTick();
 80052a2:	f001 ffb9 	bl	8007218 <HAL_GetTick>
 80052a6:	6278      	str	r0, [r7, #36]	@ 0x24
                while (!sonarLeft_done && (HAL_GetTick() - startTick < SONAR_TIMEOUT));
 80052a8:	bf00      	nop
 80052aa:	4b73      	ldr	r3, [pc, #460]	@ (8005478 <main+0x2fc>)
 80052ac:	781b      	ldrb	r3, [r3, #0]
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d107      	bne.n	80052c4 <main+0x148>
 80052b4:	f001 ffb0 	bl	8007218 <HAL_GetTick>
 80052b8:	4602      	mov	r2, r0
 80052ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052bc:	1ad3      	subs	r3, r2, r3
 80052be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d8f2      	bhi.n	80052aa <main+0x12e>

                // 2. FRONT
                sonarFront_done = 0;
 80052c4:	4b6e      	ldr	r3, [pc, #440]	@ (8005480 <main+0x304>)
 80052c6:	2200      	movs	r2, #0
 80052c8:	701a      	strb	r2, [r3, #0]
                hcsr04_trigger(&sonarFront);
 80052ca:	486e      	ldr	r0, [pc, #440]	@ (8005484 <main+0x308>)
 80052cc:	f000 ff13 	bl	80060f6 <hcsr04_trigger>
                startTick = HAL_GetTick();
 80052d0:	f001 ffa2 	bl	8007218 <HAL_GetTick>
 80052d4:	6278      	str	r0, [r7, #36]	@ 0x24
                while (!sonarFront_done && (HAL_GetTick() - startTick < SONAR_TIMEOUT));
 80052d6:	bf00      	nop
 80052d8:	4b69      	ldr	r3, [pc, #420]	@ (8005480 <main+0x304>)
 80052da:	781b      	ldrb	r3, [r3, #0]
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d107      	bne.n	80052f2 <main+0x176>
 80052e2:	f001 ff99 	bl	8007218 <HAL_GetTick>
 80052e6:	4602      	mov	r2, r0
 80052e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ea:	1ad3      	subs	r3, r2, r3
 80052ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d8f2      	bhi.n	80052d8 <main+0x15c>

                // 3. RIGHT
                sonarRight_done = 0;
 80052f2:	4b65      	ldr	r3, [pc, #404]	@ (8005488 <main+0x30c>)
 80052f4:	2200      	movs	r2, #0
 80052f6:	701a      	strb	r2, [r3, #0]
                hcsr04_trigger(&sonarRight);
 80052f8:	4864      	ldr	r0, [pc, #400]	@ (800548c <main+0x310>)
 80052fa:	f000 fefc 	bl	80060f6 <hcsr04_trigger>
                startTick = HAL_GetTick();
 80052fe:	f001 ff8b 	bl	8007218 <HAL_GetTick>
 8005302:	6278      	str	r0, [r7, #36]	@ 0x24
                while (!sonarRight_done && (HAL_GetTick() - startTick < SONAR_TIMEOUT));
 8005304:	bf00      	nop
 8005306:	4b60      	ldr	r3, [pc, #384]	@ (8005488 <main+0x30c>)
 8005308:	781b      	ldrb	r3, [r3, #0]
 800530a:	b2db      	uxtb	r3, r3
 800530c:	2b00      	cmp	r3, #0
 800530e:	d107      	bne.n	8005320 <main+0x1a4>
 8005310:	f001 ff82 	bl	8007218 <HAL_GetTick>
 8005314:	4602      	mov	r2, r0
 8005316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005318:	1ad3      	subs	r3, r2, r3
 800531a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800531c:	429a      	cmp	r2, r3
 800531e:	d8f2      	bhi.n	8005306 <main+0x18a>

                Board2_U.sonar = (BUS_Sonar ) { sonarLeft.distance,
 8005320:	4b56      	ldr	r3, [pc, #344]	@ (800547c <main+0x300>)
 8005322:	edd3 7a06 	vldr	s15, [r3, #24]
 8005326:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800532a:	ee17 3a90 	vmov	r3, s15
 800532e:	b298      	uxth	r0, r3
                                sonarFront.distance, sonarRight.distance };
 8005330:	4b54      	ldr	r3, [pc, #336]	@ (8005484 <main+0x308>)
 8005332:	edd3 7a06 	vldr	s15, [r3, #24]
                Board2_U.sonar = (BUS_Sonar ) { sonarLeft.distance,
 8005336:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800533a:	ee17 3a90 	vmov	r3, s15
 800533e:	b299      	uxth	r1, r3
                                sonarFront.distance, sonarRight.distance };
 8005340:	4b52      	ldr	r3, [pc, #328]	@ (800548c <main+0x310>)
 8005342:	edd3 7a06 	vldr	s15, [r3, #24]
                Board2_U.sonar = (BUS_Sonar ) { sonarLeft.distance,
 8005346:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800534a:	ee17 3a90 	vmov	r3, s15
 800534e:	b29a      	uxth	r2, r3
 8005350:	4b41      	ldr	r3, [pc, #260]	@ (8005458 <main+0x2dc>)
 8005352:	8018      	strh	r0, [r3, #0]
 8005354:	4b40      	ldr	r3, [pc, #256]	@ (8005458 <main+0x2dc>)
 8005356:	8059      	strh	r1, [r3, #2]
 8005358:	4b3f      	ldr	r3, [pc, #252]	@ (8005458 <main+0x2dc>)
 800535a:	809a      	strh	r2, [r3, #4]
 800535c:	e01a      	b.n	8005394 <main+0x218>
            } else {
                // Dummy Values se sonar disattivato
                Board2_U.sonar = (BUS_Sonar ) { 400, 400, 400 };
 800535e:	4b3e      	ldr	r3, [pc, #248]	@ (8005458 <main+0x2dc>)
 8005360:	4a4b      	ldr	r2, [pc, #300]	@ (8005490 <main+0x314>)
 8005362:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005366:	6018      	str	r0, [r3, #0]
 8005368:	3304      	adds	r3, #4
 800536a:	8019      	strh	r1, [r3, #0]
 800536c:	e012      	b.n	8005394 <main+0x218>
            }

        } else {
            // --- DUMMY ---
            // Simuliamo ostacoli o quiete
            Board2_U.sonar = (BUS_Sonar ) { 400, 400, 400 }; // Lontano ostacoli
 800536e:	4b3a      	ldr	r3, [pc, #232]	@ (8005458 <main+0x2dc>)
 8005370:	4a47      	ldr	r2, [pc, #284]	@ (8005490 <main+0x314>)
 8005372:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005376:	6018      	str	r0, [r3, #0]
 8005378:	3304      	adds	r3, #4
 800537a:	8019      	strh	r1, [r3, #0]
            Board2_U.gyroscope = (Gyroscope) 32.3f;
 800537c:	4b36      	ldr	r3, [pc, #216]	@ (8005458 <main+0x2dc>)
 800537e:	4a45      	ldr	r2, [pc, #276]	@ (8005494 <main+0x318>)
 8005380:	609a      	str	r2, [r3, #8]
            Board2_U.remoteController = (BUS_RemoteController ) { 0, 30, 0 };
 8005382:	4b35      	ldr	r3, [pc, #212]	@ (8005458 <main+0x2dc>)
 8005384:	2200      	movs	r2, #0
 8005386:	819a      	strh	r2, [r3, #12]
 8005388:	4b33      	ldr	r3, [pc, #204]	@ (8005458 <main+0x2dc>)
 800538a:	221e      	movs	r2, #30
 800538c:	81da      	strh	r2, [r3, #14]
 800538e:	4b32      	ldr	r3, [pc, #200]	@ (8005458 <main+0x2dc>)
 8005390:	2200      	movs	r2, #0
 8005392:	821a      	strh	r2, [r3, #16]
        }

		// 2. CHECK STOP/PAUSA
		if (blocking_step_mode == 0) {
 8005394:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005398:	2b00      	cmp	r3, #0
 800539a:	d116      	bne.n	80053ca <main+0x24e>
			//HAL_Delay(TIME_TO_WAIT_BEFORE_RESTART);
			if (flow_control_flag == 1) {
 800539c:	4b32      	ldr	r3, [pc, #200]	@ (8005468 <main+0x2ec>)
 800539e:	781b      	ldrb	r3, [r3, #0]
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d111      	bne.n	80053ca <main+0x24e>
				PRINT_DBG("--- B2 PAUSED ---\r\n");
 80053a6:	483c      	ldr	r0, [pc, #240]	@ (8005498 <main+0x31c>)
 80053a8:	f001 fb45 	bl	8006a36 <printMsg_impl>
				flow_control_flag = 0;
 80053ac:	4b2e      	ldr	r3, [pc, #184]	@ (8005468 <main+0x2ec>)
 80053ae:	2200      	movs	r2, #0
 80053b0:	701a      	strb	r2, [r3, #0]
				while (flow_control_flag == 0) {
 80053b2:	bf00      	nop
 80053b4:	4b2c      	ldr	r3, [pc, #176]	@ (8005468 <main+0x2ec>)
 80053b6:	781b      	ldrb	r3, [r3, #0]
 80053b8:	b2db      	uxtb	r3, r3
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d0fa      	beq.n	80053b4 <main+0x238>
					//HAL_Delay(50);
				}
				PRINT_DBG("--- B2 RESUMED ---\r\n");
 80053be:	4837      	ldr	r0, [pc, #220]	@ (800549c <main+0x320>)
 80053c0:	f001 fb39 	bl	8006a36 <printMsg_impl>
				flow_control_flag = 0;
 80053c4:	4b28      	ldr	r3, [pc, #160]	@ (8005468 <main+0x2ec>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	701a      	strb	r2, [r3, #0]
			}
		}

		PRINT_DBG("INIZIO COMUNICAZIONE B2 \r\n");
 80053ca:	4835      	ldr	r0, [pc, #212]	@ (80054a0 <main+0x324>)
 80053cc:	f001 fb33 	bl	8006a36 <printMsg_impl>

		// 3. MODEL STEP
		do {
			Board2_step();
 80053d0:	f7fe fef6 	bl	80041c0 <Board2_step>
		} while (Board2_DW.is_ExchangeDecision != Board2_IN_Execution);
 80053d4:	4b33      	ldr	r3, [pc, #204]	@ (80054a4 <main+0x328>)
 80053d6:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 80053da:	2b02      	cmp	r3, #2
 80053dc:	d1f8      	bne.n	80053d0 <main+0x254>

		// 4. Gestione LED debug per emergenze

		// Se la SA non  NONE sta rilevando qualcosa che impedisce di eseguire l'azione
		if (Board2_DW.board2Decision.safeAction != SA_NONE) {
 80053de:	4b31      	ldr	r3, [pc, #196]	@ (80054a4 <main+0x328>)
 80053e0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d00d      	beq.n	8005404 <main+0x288>
			// Subito accendo il led
			HAL_GPIO_WritePin(LedDebug_GPIO_Port, LedDebug_Pin, GPIO_PIN_SET);
 80053e8:	2201      	movs	r2, #1
 80053ea:	2180      	movs	r1, #128	@ 0x80
 80053ec:	482e      	ldr	r0, [pc, #184]	@ (80054a8 <main+0x32c>)
 80053ee:	f002 fcc1 	bl	8007d74 <HAL_GPIO_WritePin>
			// Avvio il timer che fa il toggle con la ISR
			if (htim7.State == HAL_TIM_STATE_READY) {
 80053f2:	4b2e      	ldr	r3, [pc, #184]	@ (80054ac <main+0x330>)
 80053f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d102      	bne.n	8005404 <main+0x288>
				HAL_TIM_Base_Start_IT(&htim7);
 80053fe:	482b      	ldr	r0, [pc, #172]	@ (80054ac <main+0x330>)
 8005400:	f006 f9e6 	bl	800b7d0 <HAL_TIM_Base_Start_IT>
			}
		}

		// Se la SA non  NONE non sta rilevando qualcosa che impedisce di eseguire l'azione
		// Per pu comunque star eseguendo un azione di emergenza iniziata
		if (Board2_DW.board2Decision.safeAction == SA_NONE) {
 8005404:	4b27      	ldr	r3, [pc, #156]	@ (80054a4 <main+0x328>)
 8005406:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800540a:	2b00      	cmp	r3, #0
 800540c:	d10e      	bne.n	800542c <main+0x2b0>
			// Subito spengo il led
			HAL_GPIO_WritePin(LedDebug_GPIO_Port, LedDebug_Pin, GPIO_PIN_RESET);
 800540e:	2200      	movs	r2, #0
 8005410:	2180      	movs	r1, #128	@ 0x80
 8005412:	4825      	ldr	r0, [pc, #148]	@ (80054a8 <main+0x32c>)
 8005414:	f002 fcae 	bl	8007d74 <HAL_GPIO_WritePin>
			// Fermo il timer che fa il toggle con la ISR
			if (htim7.Instance->CR1 & TIM_CR1_CEN) {
 8005418:	4b24      	ldr	r3, [pc, #144]	@ (80054ac <main+0x330>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 0301 	and.w	r3, r3, #1
 8005422:	2b00      	cmp	r3, #0
 8005424:	d002      	beq.n	800542c <main+0x2b0>
				HAL_TIM_Base_Stop_IT(&htim7);
 8005426:	4821      	ldr	r0, [pc, #132]	@ (80054ac <main+0x330>)
 8005428:	f006 fa4a 	bl	800b8c0 <HAL_TIM_Base_Stop_IT>
			}
		}

		// 5. Per permettere al modello di ripartire
		Board2_U.continua = (Board2_U.continua == 0) ? 1 : 0;
 800542c:	4b0a      	ldr	r3, [pc, #40]	@ (8005458 <main+0x2dc>)
 800542e:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8005432:	f04f 0200 	mov.w	r2, #0
 8005436:	f04f 0300 	mov.w	r3, #0
 800543a:	f7fb fb6d 	bl	8000b18 <__aeabi_dcmpeq>
 800543e:	4603      	mov	r3, r0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d037      	beq.n	80054b4 <main+0x338>
 8005444:	f04f 0200 	mov.w	r2, #0
 8005448:	4b19      	ldr	r3, [pc, #100]	@ (80054b0 <main+0x334>)
 800544a:	e037      	b.n	80054bc <main+0x340>
 800544c:	20000464 	.word	0x20000464
 8005450:	200004f8 	.word	0x200004f8
 8005454:	0801028c 	.word	0x0801028c
 8005458:	200001d8 	.word	0x200001d8
 800545c:	080102a0 	.word	0x080102a0
 8005460:	20000300 	.word	0x20000300
 8005464:	080102b4 	.word	0x080102b4
 8005468:	20000357 	.word	0x20000357
 800546c:	200001e4 	.word	0x200001e4
 8005470:	20000378 	.word	0x20000378
 8005474:	20000358 	.word	0x20000358
 8005478:	20000354 	.word	0x20000354
 800547c:	200005b0 	.word	0x200005b0
 8005480:	20000355 	.word	0x20000355
 8005484:	200005cc 	.word	0x200005cc
 8005488:	20000356 	.word	0x20000356
 800548c:	200005e8 	.word	0x200005e8
 8005490:	08010310 	.word	0x08010310
 8005494:	42013333 	.word	0x42013333
 8005498:	080102c8 	.word	0x080102c8
 800549c:	080102dc 	.word	0x080102dc
 80054a0:	080102f4 	.word	0x080102f4
 80054a4:	20000108 	.word	0x20000108
 80054a8:	48000400 	.word	0x48000400
 80054ac:	20000418 	.word	0x20000418
 80054b0:	3ff00000 	.word	0x3ff00000
 80054b4:	f04f 0200 	mov.w	r2, #0
 80054b8:	f04f 0300 	mov.w	r3, #0
 80054bc:	490b      	ldr	r1, [pc, #44]	@ (80054ec <main+0x370>)
 80054be:	e9c1 2306 	strd	r2, r3, [r1, #24]

#if VERBOSE_DEBUG
		printGlobalState(&(Board2_B.board2GlobalState));
 80054c2:	480b      	ldr	r0, [pc, #44]	@ (80054f0 <main+0x374>)
 80054c4:	f001 fc1a 	bl	8006cfc <printGlobalState>
		printDecision(&(Board2_DW.board2Decision));
 80054c8:	480a      	ldr	r0, [pc, #40]	@ (80054f4 <main+0x378>)
 80054ca:	f001 fdcb 	bl	8007064 <printDecision>
		 Inseriamo un delay per simulare il tempo di stampa. */
		//HAL_Delay(TIME_TO_WAIT_BEFORE_RESTART);
#endif

		// 6. ATTESA (Solo per RESTART)
		if (blocking_step_mode == 1) {
 80054ce:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	f47f aea1 	bne.w	800521a <main+0x9e>
#if VERBOSE_DEBUG
			uint8_t dummy;
			HAL_UART_Receive(getPrinterHandler(), &dummy, 1, HAL_MAX_DELAY);
 80054d8:	f001 fa74 	bl	80069c4 <getPrinterHandler>
 80054dc:	1cf9      	adds	r1, r7, #3
 80054de:	f04f 33ff 	mov.w	r3, #4294967295
 80054e2:	2201      	movs	r2, #1
 80054e4:	f007 fe7c 	bl	800d1e0 <HAL_UART_Receive>
        if (use_real_sensors) {
 80054e8:	e697      	b.n	800521a <main+0x9e>
 80054ea:	bf00      	nop
 80054ec:	200001d8 	.word	0x200001d8
 80054f0:	200000d8 	.word	0x200000d8
 80054f4:	20000144 	.word	0x20000144

080054f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b094      	sub	sp, #80	@ 0x50
 80054fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80054fe:	f107 0318 	add.w	r3, r7, #24
 8005502:	2238      	movs	r2, #56	@ 0x38
 8005504:	2100      	movs	r1, #0
 8005506:	4618      	mov	r0, r3
 8005508:	f00a fa36 	bl	800f978 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800550c:	1d3b      	adds	r3, r7, #4
 800550e:	2200      	movs	r2, #0
 8005510:	601a      	str	r2, [r3, #0]
 8005512:	605a      	str	r2, [r3, #4]
 8005514:	609a      	str	r2, [r3, #8]
 8005516:	60da      	str	r2, [r3, #12]
 8005518:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800551a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800551e:	f005 f85f 	bl	800a5e0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005522:	2302      	movs	r3, #2
 8005524:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005526:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800552a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800552c:	2340      	movs	r3, #64	@ 0x40
 800552e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8005530:	2300      	movs	r3, #0
 8005532:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005534:	f107 0318 	add.w	r3, r7, #24
 8005538:	4618      	mov	r0, r3
 800553a:	f005 f905 	bl	800a748 <HAL_RCC_OscConfig>
 800553e:	4603      	mov	r3, r0
 8005540:	2b00      	cmp	r3, #0
 8005542:	d001      	beq.n	8005548 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8005544:	f000 f818 	bl	8005578 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005548:	230f      	movs	r3, #15
 800554a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800554c:	2301      	movs	r3, #1
 800554e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005550:	2300      	movs	r3, #0
 8005552:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005554:	2300      	movs	r3, #0
 8005556:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005558:	2300      	movs	r3, #0
 800555a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800555c:	1d3b      	adds	r3, r7, #4
 800555e:	2100      	movs	r1, #0
 8005560:	4618      	mov	r0, r3
 8005562:	f005 fc03 	bl	800ad6c <HAL_RCC_ClockConfig>
 8005566:	4603      	mov	r3, r0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d001      	beq.n	8005570 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800556c:	f000 f804 	bl	8005578 <Error_Handler>
  }
}
 8005570:	bf00      	nop
 8005572:	3750      	adds	r7, #80	@ 0x50
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}

08005578 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005578:	b480      	push	{r7}
 800557a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800557c:	b672      	cpsid	i
}
 800557e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8005580:	bf00      	nop
 8005582:	e7fd      	b.n	8005580 <Error_Handler+0x8>

08005584 <rtIsInfF>:
  return (boolean_T)((value==rtInf || value==rtMinusInf) ? 1U : 0U);
}

/* Test if single-precision value is infinite */
boolean_T rtIsInfF(real32_T value)
{
 8005584:	b480      	push	{r7}
 8005586:	b083      	sub	sp, #12
 8005588:	af00      	add	r7, sp, #0
 800558a:	ed87 0a01 	vstr	s0, [r7, #4]
  return (boolean_T)(((value)==rtInfF || (value)==rtMinusInfF) ? 1U : 0U);
 800558e:	4b0e      	ldr	r3, [pc, #56]	@ (80055c8 <rtIsInfF+0x44>)
 8005590:	edd3 7a00 	vldr	s15, [r3]
 8005594:	ed97 7a01 	vldr	s14, [r7, #4]
 8005598:	eeb4 7a67 	vcmp.f32	s14, s15
 800559c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055a0:	d009      	beq.n	80055b6 <rtIsInfF+0x32>
 80055a2:	4b0a      	ldr	r3, [pc, #40]	@ (80055cc <rtIsInfF+0x48>)
 80055a4:	edd3 7a00 	vldr	s15, [r3]
 80055a8:	ed97 7a01 	vldr	s14, [r7, #4]
 80055ac:	eeb4 7a67 	vcmp.f32	s14, s15
 80055b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055b4:	d101      	bne.n	80055ba <rtIsInfF+0x36>
 80055b6:	2301      	movs	r3, #1
 80055b8:	e000      	b.n	80055bc <rtIsInfF+0x38>
 80055ba:	2300      	movs	r3, #0
}
 80055bc:	4618      	mov	r0, r3
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr
 80055c8:	20000000 	.word	0x20000000
 80055cc:	20000004 	.word	0x20000004

080055d0 <rtIsNaNF>:
  return (boolean_T)(isnan(value) != 0);
}

/* Test if single-precision value is not a number */
boolean_T rtIsNaNF(real32_T value)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	ed87 0a01 	vstr	s0, [r7, #4]
  return (boolean_T)(isnan(value) != 0);
 80055da:	ed97 7a01 	vldr	s14, [r7, #4]
 80055de:	edd7 7a01 	vldr	s15, [r7, #4]
 80055e2:	eeb4 7a67 	vcmp.f32	s14, s15
 80055e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055ea:	d701      	bvc.n	80055f0 <rtIsNaNF+0x20>
 80055ec:	2301      	movs	r3, #1
 80055ee:	e000      	b.n	80055f2 <rtIsNaNF+0x22>
 80055f0:	2300      	movs	r3, #0
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	370c      	adds	r7, #12
 80055f6:	46bd      	mov	sp, r7
 80055f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fc:	4770      	bx	lr
	...

08005600 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b082      	sub	sp, #8
 8005604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005606:	4b0f      	ldr	r3, [pc, #60]	@ (8005644 <HAL_MspInit+0x44>)
 8005608:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800560a:	4a0e      	ldr	r2, [pc, #56]	@ (8005644 <HAL_MspInit+0x44>)
 800560c:	f043 0301 	orr.w	r3, r3, #1
 8005610:	6613      	str	r3, [r2, #96]	@ 0x60
 8005612:	4b0c      	ldr	r3, [pc, #48]	@ (8005644 <HAL_MspInit+0x44>)
 8005614:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005616:	f003 0301 	and.w	r3, r3, #1
 800561a:	607b      	str	r3, [r7, #4]
 800561c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800561e:	4b09      	ldr	r3, [pc, #36]	@ (8005644 <HAL_MspInit+0x44>)
 8005620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005622:	4a08      	ldr	r2, [pc, #32]	@ (8005644 <HAL_MspInit+0x44>)
 8005624:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005628:	6593      	str	r3, [r2, #88]	@ 0x58
 800562a:	4b06      	ldr	r3, [pc, #24]	@ (8005644 <HAL_MspInit+0x44>)
 800562c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800562e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005632:	603b      	str	r3, [r7, #0]
 8005634:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8005636:	f005 f877 	bl	800a728 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800563a:	bf00      	nop
 800563c:	3708      	adds	r7, #8
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	bf00      	nop
 8005644:	40021000 	.word	0x40021000

08005648 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005648:	b480      	push	{r7}
 800564a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800564c:	bf00      	nop
 800564e:	e7fd      	b.n	800564c <NMI_Handler+0x4>

08005650 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005650:	b480      	push	{r7}
 8005652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005654:	bf00      	nop
 8005656:	e7fd      	b.n	8005654 <HardFault_Handler+0x4>

08005658 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005658:	b480      	push	{r7}
 800565a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800565c:	bf00      	nop
 800565e:	e7fd      	b.n	800565c <MemManage_Handler+0x4>

08005660 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005660:	b480      	push	{r7}
 8005662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005664:	bf00      	nop
 8005666:	e7fd      	b.n	8005664 <BusFault_Handler+0x4>

08005668 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005668:	b480      	push	{r7}
 800566a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800566c:	bf00      	nop
 800566e:	e7fd      	b.n	800566c <UsageFault_Handler+0x4>

08005670 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005670:	b480      	push	{r7}
 8005672:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005674:	bf00      	nop
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr

0800567e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800567e:	b480      	push	{r7}
 8005680:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005682:	bf00      	nop
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr

0800568c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800568c:	b480      	push	{r7}
 800568e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005690:	bf00      	nop
 8005692:	46bd      	mov	sp, r7
 8005694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005698:	4770      	bx	lr

0800569a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800569a:	b580      	push	{r7, lr}
 800569c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800569e:	f001 fda9 	bl	80071f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80056a2:	bf00      	nop
 80056a4:	bd80      	pop	{r7, pc}
	...

080056a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80056ac:	4802      	ldr	r0, [pc, #8]	@ (80056b8 <TIM2_IRQHandler+0x10>)
 80056ae:	f006 fae9 	bl	800bc84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80056b2:	bf00      	nop
 80056b4:	bd80      	pop	{r7, pc}
 80056b6:	bf00      	nop
 80056b8:	200003cc 	.word	0x200003cc

080056bc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80056c0:	4802      	ldr	r0, [pc, #8]	@ (80056cc <I2C1_EV_IRQHandler+0x10>)
 80056c2:	f002 ff2f 	bl	8008524 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80056c6:	bf00      	nop
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	bf00      	nop
 80056cc:	200002ac 	.word	0x200002ac

080056d0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80056d4:	4802      	ldr	r0, [pc, #8]	@ (80056e0 <I2C1_ER_IRQHandler+0x10>)
 80056d6:	f002 ff3f 	bl	8008558 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80056da:	bf00      	nop
 80056dc:	bd80      	pop	{r7, pc}
 80056de:	bf00      	nop
 80056e0:	200002ac 	.word	0x200002ac

080056e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80056e8:	4802      	ldr	r0, [pc, #8]	@ (80056f4 <USART2_IRQHandler+0x10>)
 80056ea:	f007 ff21 	bl	800d530 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80056ee:	bf00      	nop
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	200004f8 	.word	0x200004f8

080056f8 <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80056fc:	4802      	ldr	r0, [pc, #8]	@ (8005708 <TIM7_DAC_IRQHandler+0x10>)
 80056fe:	f006 fac1 	bl	800bc84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 8005702:	bf00      	nop
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	20000418 	.word	0x20000418

0800570c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8005710:	4802      	ldr	r0, [pc, #8]	@ (800571c <LPUART1_IRQHandler+0x10>)
 8005712:	f007 ff0d 	bl	800d530 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8005716:	bf00      	nop
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	20000464 	.word	0x20000464

08005720 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt / I2C3 wake-up interrupt through EXTI line 27.
  */
void I2C3_EV_IRQHandler(void)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8005724:	4802      	ldr	r0, [pc, #8]	@ (8005730 <I2C3_EV_IRQHandler+0x10>)
 8005726:	f002 fefd 	bl	8008524 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 800572a:	bf00      	nop
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	20000300 	.word	0x20000300

08005734 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8005738:	4802      	ldr	r0, [pc, #8]	@ (8005744 <I2C3_ER_IRQHandler+0x10>)
 800573a:	f002 ff0d 	bl	8008558 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 800573e:	bf00      	nop
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	20000300 	.word	0x20000300

08005748 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b086      	sub	sp, #24
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005750:	4a14      	ldr	r2, [pc, #80]	@ (80057a4 <_sbrk+0x5c>)
 8005752:	4b15      	ldr	r3, [pc, #84]	@ (80057a8 <_sbrk+0x60>)
 8005754:	1ad3      	subs	r3, r2, r3
 8005756:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800575c:	4b13      	ldr	r3, [pc, #76]	@ (80057ac <_sbrk+0x64>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d102      	bne.n	800576a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005764:	4b11      	ldr	r3, [pc, #68]	@ (80057ac <_sbrk+0x64>)
 8005766:	4a12      	ldr	r2, [pc, #72]	@ (80057b0 <_sbrk+0x68>)
 8005768:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800576a:	4b10      	ldr	r3, [pc, #64]	@ (80057ac <_sbrk+0x64>)
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	4413      	add	r3, r2
 8005772:	693a      	ldr	r2, [r7, #16]
 8005774:	429a      	cmp	r2, r3
 8005776:	d207      	bcs.n	8005788 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005778:	f00a f906 	bl	800f988 <__errno>
 800577c:	4603      	mov	r3, r0
 800577e:	220c      	movs	r2, #12
 8005780:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005782:	f04f 33ff 	mov.w	r3, #4294967295
 8005786:	e009      	b.n	800579c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005788:	4b08      	ldr	r3, [pc, #32]	@ (80057ac <_sbrk+0x64>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800578e:	4b07      	ldr	r3, [pc, #28]	@ (80057ac <_sbrk+0x64>)
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4413      	add	r3, r2
 8005796:	4a05      	ldr	r2, [pc, #20]	@ (80057ac <_sbrk+0x64>)
 8005798:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800579a:	68fb      	ldr	r3, [r7, #12]
}
 800579c:	4618      	mov	r0, r3
 800579e:	3718      	adds	r7, #24
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}
 80057a4:	20020000 	.word	0x20020000
 80057a8:	00000400 	.word	0x00000400
 80057ac:	2000037c 	.word	0x2000037c
 80057b0:	20000760 	.word	0x20000760

080057b4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80057b4:	b480      	push	{r7}
 80057b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80057b8:	4b06      	ldr	r3, [pc, #24]	@ (80057d4 <SystemInit+0x20>)
 80057ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057be:	4a05      	ldr	r2, [pc, #20]	@ (80057d4 <SystemInit+0x20>)
 80057c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80057c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80057c8:	bf00      	nop
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr
 80057d2:	bf00      	nop
 80057d4:	e000ed00 	.word	0xe000ed00

080057d8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b098      	sub	sp, #96	@ 0x60
 80057dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80057de:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80057e2:	2200      	movs	r2, #0
 80057e4:	601a      	str	r2, [r3, #0]
 80057e6:	605a      	str	r2, [r3, #4]
 80057e8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80057ea:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80057ee:	2200      	movs	r2, #0
 80057f0:	601a      	str	r2, [r3, #0]
 80057f2:	605a      	str	r2, [r3, #4]
 80057f4:	609a      	str	r2, [r3, #8]
 80057f6:	60da      	str	r2, [r3, #12]
 80057f8:	611a      	str	r2, [r3, #16]
 80057fa:	615a      	str	r2, [r3, #20]
 80057fc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80057fe:	1d3b      	adds	r3, r7, #4
 8005800:	2234      	movs	r2, #52	@ 0x34
 8005802:	2100      	movs	r1, #0
 8005804:	4618      	mov	r0, r3
 8005806:	f00a f8b7 	bl	800f978 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800580a:	4b4d      	ldr	r3, [pc, #308]	@ (8005940 <MX_TIM1_Init+0x168>)
 800580c:	4a4d      	ldr	r2, [pc, #308]	@ (8005944 <MX_TIM1_Init+0x16c>)
 800580e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005810:	4b4b      	ldr	r3, [pc, #300]	@ (8005940 <MX_TIM1_Init+0x168>)
 8005812:	2200      	movs	r2, #0
 8005814:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005816:	4b4a      	ldr	r3, [pc, #296]	@ (8005940 <MX_TIM1_Init+0x168>)
 8005818:	2200      	movs	r2, #0
 800581a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800581c:	4b48      	ldr	r3, [pc, #288]	@ (8005940 <MX_TIM1_Init+0x168>)
 800581e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005822:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005824:	4b46      	ldr	r3, [pc, #280]	@ (8005940 <MX_TIM1_Init+0x168>)
 8005826:	2200      	movs	r2, #0
 8005828:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800582a:	4b45      	ldr	r3, [pc, #276]	@ (8005940 <MX_TIM1_Init+0x168>)
 800582c:	2200      	movs	r2, #0
 800582e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005830:	4b43      	ldr	r3, [pc, #268]	@ (8005940 <MX_TIM1_Init+0x168>)
 8005832:	2200      	movs	r2, #0
 8005834:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005836:	4842      	ldr	r0, [pc, #264]	@ (8005940 <MX_TIM1_Init+0x168>)
 8005838:	f006 f871 	bl	800b91e <HAL_TIM_PWM_Init>
 800583c:	4603      	mov	r3, r0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d001      	beq.n	8005846 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8005842:	f7ff fe99 	bl	8005578 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005846:	2300      	movs	r3, #0
 8005848:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800584a:	2300      	movs	r3, #0
 800584c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800584e:	2300      	movs	r3, #0
 8005850:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005852:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005856:	4619      	mov	r1, r3
 8005858:	4839      	ldr	r0, [pc, #228]	@ (8005940 <MX_TIM1_Init+0x168>)
 800585a:	f007 fa73 	bl	800cd44 <HAL_TIMEx_MasterConfigSynchronization>
 800585e:	4603      	mov	r3, r0
 8005860:	2b00      	cmp	r3, #0
 8005862:	d001      	beq.n	8005868 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8005864:	f7ff fe88 	bl	8005578 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005868:	2360      	movs	r3, #96	@ 0x60
 800586a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 757;
 800586c:	f240 23f5 	movw	r3, #757	@ 0x2f5
 8005870:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005872:	2300      	movs	r3, #0
 8005874:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005876:	2300      	movs	r3, #0
 8005878:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800587a:	2300      	movs	r3, #0
 800587c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800587e:	2300      	movs	r3, #0
 8005880:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005882:	2300      	movs	r3, #0
 8005884:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005886:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800588a:	2200      	movs	r2, #0
 800588c:	4619      	mov	r1, r3
 800588e:	482c      	ldr	r0, [pc, #176]	@ (8005940 <MX_TIM1_Init+0x168>)
 8005890:	f006 fbe4 	bl	800c05c <HAL_TIM_PWM_ConfigChannel>
 8005894:	4603      	mov	r3, r0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d001      	beq.n	800589e <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 800589a:	f7ff fe6d 	bl	8005578 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800589e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80058a2:	2204      	movs	r2, #4
 80058a4:	4619      	mov	r1, r3
 80058a6:	4826      	ldr	r0, [pc, #152]	@ (8005940 <MX_TIM1_Init+0x168>)
 80058a8:	f006 fbd8 	bl	800c05c <HAL_TIM_PWM_ConfigChannel>
 80058ac:	4603      	mov	r3, r0
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d001      	beq.n	80058b6 <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 80058b2:	f7ff fe61 	bl	8005578 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80058b6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80058ba:	2208      	movs	r2, #8
 80058bc:	4619      	mov	r1, r3
 80058be:	4820      	ldr	r0, [pc, #128]	@ (8005940 <MX_TIM1_Init+0x168>)
 80058c0:	f006 fbcc 	bl	800c05c <HAL_TIM_PWM_ConfigChannel>
 80058c4:	4603      	mov	r3, r0
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d001      	beq.n	80058ce <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80058ca:	f7ff fe55 	bl	8005578 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80058ce:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80058d2:	220c      	movs	r2, #12
 80058d4:	4619      	mov	r1, r3
 80058d6:	481a      	ldr	r0, [pc, #104]	@ (8005940 <MX_TIM1_Init+0x168>)
 80058d8:	f006 fbc0 	bl	800c05c <HAL_TIM_PWM_ConfigChannel>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d001      	beq.n	80058e6 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 80058e2:	f7ff fe49 	bl	8005578 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80058e6:	2300      	movs	r3, #0
 80058e8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80058ea:	2300      	movs	r3, #0
 80058ec:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80058ee:	2300      	movs	r3, #0
 80058f0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80058f2:	2300      	movs	r3, #0
 80058f4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80058f6:	2300      	movs	r3, #0
 80058f8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80058fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80058fe:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005900:	2300      	movs	r3, #0
 8005902:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005904:	2300      	movs	r3, #0
 8005906:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005908:	2300      	movs	r3, #0
 800590a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800590c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005910:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005912:	2300      	movs	r3, #0
 8005914:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005916:	2300      	movs	r3, #0
 8005918:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800591a:	2300      	movs	r3, #0
 800591c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800591e:	1d3b      	adds	r3, r7, #4
 8005920:	4619      	mov	r1, r3
 8005922:	4807      	ldr	r0, [pc, #28]	@ (8005940 <MX_TIM1_Init+0x168>)
 8005924:	f007 faa4 	bl	800ce70 <HAL_TIMEx_ConfigBreakDeadTime>
 8005928:	4603      	mov	r3, r0
 800592a:	2b00      	cmp	r3, #0
 800592c:	d001      	beq.n	8005932 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 800592e:	f7ff fe23 	bl	8005578 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005932:	4803      	ldr	r0, [pc, #12]	@ (8005940 <MX_TIM1_Init+0x168>)
 8005934:	f000 f93a 	bl	8005bac <HAL_TIM_MspPostInit>

}
 8005938:	bf00      	nop
 800593a:	3760      	adds	r7, #96	@ 0x60
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}
 8005940:	20000380 	.word	0x20000380
 8005944:	40012c00 	.word	0x40012c00

08005948 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b088      	sub	sp, #32
 800594c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800594e:	f107 0314 	add.w	r3, r7, #20
 8005952:	2200      	movs	r2, #0
 8005954:	601a      	str	r2, [r3, #0]
 8005956:	605a      	str	r2, [r3, #4]
 8005958:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800595a:	1d3b      	adds	r3, r7, #4
 800595c:	2200      	movs	r2, #0
 800595e:	601a      	str	r2, [r3, #0]
 8005960:	605a      	str	r2, [r3, #4]
 8005962:	609a      	str	r2, [r3, #8]
 8005964:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005966:	4b2c      	ldr	r3, [pc, #176]	@ (8005a18 <MX_TIM2_Init+0xd0>)
 8005968:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800596c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800596e:	4b2a      	ldr	r3, [pc, #168]	@ (8005a18 <MX_TIM2_Init+0xd0>)
 8005970:	2200      	movs	r2, #0
 8005972:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005974:	4b28      	ldr	r3, [pc, #160]	@ (8005a18 <MX_TIM2_Init+0xd0>)
 8005976:	2200      	movs	r2, #0
 8005978:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800597a:	4b27      	ldr	r3, [pc, #156]	@ (8005a18 <MX_TIM2_Init+0xd0>)
 800597c:	f04f 32ff 	mov.w	r2, #4294967295
 8005980:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005982:	4b25      	ldr	r3, [pc, #148]	@ (8005a18 <MX_TIM2_Init+0xd0>)
 8005984:	2200      	movs	r2, #0
 8005986:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005988:	4b23      	ldr	r3, [pc, #140]	@ (8005a18 <MX_TIM2_Init+0xd0>)
 800598a:	2200      	movs	r2, #0
 800598c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800598e:	4822      	ldr	r0, [pc, #136]	@ (8005a18 <MX_TIM2_Init+0xd0>)
 8005990:	f006 f81c 	bl	800b9cc <HAL_TIM_IC_Init>
 8005994:	4603      	mov	r3, r0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d001      	beq.n	800599e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800599a:	f7ff fded 	bl	8005578 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800599e:	2300      	movs	r3, #0
 80059a0:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059a2:	2300      	movs	r3, #0
 80059a4:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80059a6:	f107 0314 	add.w	r3, r7, #20
 80059aa:	4619      	mov	r1, r3
 80059ac:	481a      	ldr	r0, [pc, #104]	@ (8005a18 <MX_TIM2_Init+0xd0>)
 80059ae:	f007 f9c9 	bl	800cd44 <HAL_TIMEx_MasterConfigSynchronization>
 80059b2:	4603      	mov	r3, r0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d001      	beq.n	80059bc <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80059b8:	f7ff fdde 	bl	8005578 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80059bc:	2300      	movs	r3, #0
 80059be:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80059c0:	2301      	movs	r3, #1
 80059c2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80059c4:	2300      	movs	r3, #0
 80059c6:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80059c8:	2300      	movs	r3, #0
 80059ca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80059cc:	1d3b      	adds	r3, r7, #4
 80059ce:	2204      	movs	r2, #4
 80059d0:	4619      	mov	r1, r3
 80059d2:	4811      	ldr	r0, [pc, #68]	@ (8005a18 <MX_TIM2_Init+0xd0>)
 80059d4:	f006 faa5 	bl	800bf22 <HAL_TIM_IC_ConfigChannel>
 80059d8:	4603      	mov	r3, r0
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d001      	beq.n	80059e2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80059de:	f7ff fdcb 	bl	8005578 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80059e2:	1d3b      	adds	r3, r7, #4
 80059e4:	2208      	movs	r2, #8
 80059e6:	4619      	mov	r1, r3
 80059e8:	480b      	ldr	r0, [pc, #44]	@ (8005a18 <MX_TIM2_Init+0xd0>)
 80059ea:	f006 fa9a 	bl	800bf22 <HAL_TIM_IC_ConfigChannel>
 80059ee:	4603      	mov	r3, r0
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d001      	beq.n	80059f8 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80059f4:	f7ff fdc0 	bl	8005578 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80059f8:	1d3b      	adds	r3, r7, #4
 80059fa:	220c      	movs	r2, #12
 80059fc:	4619      	mov	r1, r3
 80059fe:	4806      	ldr	r0, [pc, #24]	@ (8005a18 <MX_TIM2_Init+0xd0>)
 8005a00:	f006 fa8f 	bl	800bf22 <HAL_TIM_IC_ConfigChannel>
 8005a04:	4603      	mov	r3, r0
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d001      	beq.n	8005a0e <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8005a0a:	f7ff fdb5 	bl	8005578 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005a0e:	bf00      	nop
 8005a10:	3720      	adds	r7, #32
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	200003cc 	.word	0x200003cc

08005a1c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a22:	1d3b      	adds	r3, r7, #4
 8005a24:	2200      	movs	r2, #0
 8005a26:	601a      	str	r2, [r3, #0]
 8005a28:	605a      	str	r2, [r3, #4]
 8005a2a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005a2c:	4b15      	ldr	r3, [pc, #84]	@ (8005a84 <MX_TIM7_Init+0x68>)
 8005a2e:	4a16      	ldr	r2, [pc, #88]	@ (8005a88 <MX_TIM7_Init+0x6c>)
 8005a30:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 15999;
 8005a32:	4b14      	ldr	r3, [pc, #80]	@ (8005a84 <MX_TIM7_Init+0x68>)
 8005a34:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8005a38:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a3a:	4b12      	ldr	r3, [pc, #72]	@ (8005a84 <MX_TIM7_Init+0x68>)
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8005a40:	4b10      	ldr	r3, [pc, #64]	@ (8005a84 <MX_TIM7_Init+0x68>)
 8005a42:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005a46:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a48:	4b0e      	ldr	r3, [pc, #56]	@ (8005a84 <MX_TIM7_Init+0x68>)
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005a4e:	480d      	ldr	r0, [pc, #52]	@ (8005a84 <MX_TIM7_Init+0x68>)
 8005a50:	f005 fdf6 	bl	800b640 <HAL_TIM_Base_Init>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d001      	beq.n	8005a5e <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8005a5a:	f7ff fd8d 	bl	8005578 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a62:	2300      	movs	r3, #0
 8005a64:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005a66:	1d3b      	adds	r3, r7, #4
 8005a68:	4619      	mov	r1, r3
 8005a6a:	4806      	ldr	r0, [pc, #24]	@ (8005a84 <MX_TIM7_Init+0x68>)
 8005a6c:	f007 f96a 	bl	800cd44 <HAL_TIMEx_MasterConfigSynchronization>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d001      	beq.n	8005a7a <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8005a76:	f7ff fd7f 	bl	8005578 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8005a7a:	bf00      	nop
 8005a7c:	3710      	adds	r7, #16
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}
 8005a82:	bf00      	nop
 8005a84:	20000418 	.word	0x20000418
 8005a88:	40001400 	.word	0x40001400

08005a8c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b085      	sub	sp, #20
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a0a      	ldr	r2, [pc, #40]	@ (8005ac4 <HAL_TIM_PWM_MspInit+0x38>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d10b      	bne.n	8005ab6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005a9e:	4b0a      	ldr	r3, [pc, #40]	@ (8005ac8 <HAL_TIM_PWM_MspInit+0x3c>)
 8005aa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005aa2:	4a09      	ldr	r2, [pc, #36]	@ (8005ac8 <HAL_TIM_PWM_MspInit+0x3c>)
 8005aa4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005aa8:	6613      	str	r3, [r2, #96]	@ 0x60
 8005aaa:	4b07      	ldr	r3, [pc, #28]	@ (8005ac8 <HAL_TIM_PWM_MspInit+0x3c>)
 8005aac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005aae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ab2:	60fb      	str	r3, [r7, #12]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8005ab6:	bf00      	nop
 8005ab8:	3714      	adds	r7, #20
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
 8005ac2:	bf00      	nop
 8005ac4:	40012c00 	.word	0x40012c00
 8005ac8:	40021000 	.word	0x40021000

08005acc <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b08a      	sub	sp, #40	@ 0x28
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ad4:	f107 0314 	add.w	r3, r7, #20
 8005ad8:	2200      	movs	r2, #0
 8005ada:	601a      	str	r2, [r3, #0]
 8005adc:	605a      	str	r2, [r3, #4]
 8005ade:	609a      	str	r2, [r3, #8]
 8005ae0:	60da      	str	r2, [r3, #12]
 8005ae2:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005aec:	d130      	bne.n	8005b50 <HAL_TIM_IC_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005aee:	4b1a      	ldr	r3, [pc, #104]	@ (8005b58 <HAL_TIM_IC_MspInit+0x8c>)
 8005af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005af2:	4a19      	ldr	r2, [pc, #100]	@ (8005b58 <HAL_TIM_IC_MspInit+0x8c>)
 8005af4:	f043 0301 	orr.w	r3, r3, #1
 8005af8:	6593      	str	r3, [r2, #88]	@ 0x58
 8005afa:	4b17      	ldr	r3, [pc, #92]	@ (8005b58 <HAL_TIM_IC_MspInit+0x8c>)
 8005afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005afe:	f003 0301 	and.w	r3, r3, #1
 8005b02:	613b      	str	r3, [r7, #16]
 8005b04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005b06:	4b14      	ldr	r3, [pc, #80]	@ (8005b58 <HAL_TIM_IC_MspInit+0x8c>)
 8005b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b0a:	4a13      	ldr	r2, [pc, #76]	@ (8005b58 <HAL_TIM_IC_MspInit+0x8c>)
 8005b0c:	f043 0302 	orr.w	r3, r3, #2
 8005b10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005b12:	4b11      	ldr	r3, [pc, #68]	@ (8005b58 <HAL_TIM_IC_MspInit+0x8c>)
 8005b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b16:	f003 0302 	and.w	r3, r3, #2
 8005b1a:	60fb      	str	r3, [r7, #12]
 8005b1c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = SonarLeftEcho_Pin|SonarRightEcho_Pin|SonarFrontEcho_Pin;
 8005b1e:	f640 4308 	movw	r3, #3080	@ 0xc08
 8005b22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b24:	2302      	movs	r3, #2
 8005b26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005b30:	2301      	movs	r3, #1
 8005b32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b34:	f107 0314 	add.w	r3, r7, #20
 8005b38:	4619      	mov	r1, r3
 8005b3a:	4808      	ldr	r0, [pc, #32]	@ (8005b5c <HAL_TIM_IC_MspInit+0x90>)
 8005b3c:	f001 ff80 	bl	8007a40 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005b40:	2200      	movs	r2, #0
 8005b42:	2100      	movs	r1, #0
 8005b44:	201c      	movs	r0, #28
 8005b46:	f001 fc70 	bl	800742a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005b4a:	201c      	movs	r0, #28
 8005b4c:	f001 fc87 	bl	800745e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8005b50:	bf00      	nop
 8005b52:	3728      	adds	r7, #40	@ 0x28
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}
 8005b58:	40021000 	.word	0x40021000
 8005b5c:	48000400 	.word	0x48000400

08005b60 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a0d      	ldr	r2, [pc, #52]	@ (8005ba4 <HAL_TIM_Base_MspInit+0x44>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d113      	bne.n	8005b9a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005b72:	4b0d      	ldr	r3, [pc, #52]	@ (8005ba8 <HAL_TIM_Base_MspInit+0x48>)
 8005b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b76:	4a0c      	ldr	r2, [pc, #48]	@ (8005ba8 <HAL_TIM_Base_MspInit+0x48>)
 8005b78:	f043 0320 	orr.w	r3, r3, #32
 8005b7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b7e:	4b0a      	ldr	r3, [pc, #40]	@ (8005ba8 <HAL_TIM_Base_MspInit+0x48>)
 8005b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b82:	f003 0320 	and.w	r3, r3, #32
 8005b86:	60fb      	str	r3, [r7, #12]
 8005b88:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	2100      	movs	r1, #0
 8005b8e:	2037      	movs	r0, #55	@ 0x37
 8005b90:	f001 fc4b 	bl	800742a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8005b94:	2037      	movs	r0, #55	@ 0x37
 8005b96:	f001 fc62 	bl	800745e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8005b9a:	bf00      	nop
 8005b9c:	3710      	adds	r7, #16
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
 8005ba2:	bf00      	nop
 8005ba4:	40001400 	.word	0x40001400
 8005ba8:	40021000 	.word	0x40021000

08005bac <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b08a      	sub	sp, #40	@ 0x28
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bb4:	f107 0314 	add.w	r3, r7, #20
 8005bb8:	2200      	movs	r2, #0
 8005bba:	601a      	str	r2, [r3, #0]
 8005bbc:	605a      	str	r2, [r3, #4]
 8005bbe:	609a      	str	r2, [r3, #8]
 8005bc0:	60da      	str	r2, [r3, #12]
 8005bc2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a20      	ldr	r2, [pc, #128]	@ (8005c4c <HAL_TIM_MspPostInit+0xa0>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d139      	bne.n	8005c42 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005bce:	4b20      	ldr	r3, [pc, #128]	@ (8005c50 <HAL_TIM_MspPostInit+0xa4>)
 8005bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bd2:	4a1f      	ldr	r2, [pc, #124]	@ (8005c50 <HAL_TIM_MspPostInit+0xa4>)
 8005bd4:	f043 0304 	orr.w	r3, r3, #4
 8005bd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005bda:	4b1d      	ldr	r3, [pc, #116]	@ (8005c50 <HAL_TIM_MspPostInit+0xa4>)
 8005bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bde:	f003 0304 	and.w	r3, r3, #4
 8005be2:	613b      	str	r3, [r7, #16]
 8005be4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005be6:	4b1a      	ldr	r3, [pc, #104]	@ (8005c50 <HAL_TIM_MspPostInit+0xa4>)
 8005be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bea:	4a19      	ldr	r2, [pc, #100]	@ (8005c50 <HAL_TIM_MspPostInit+0xa4>)
 8005bec:	f043 0301 	orr.w	r3, r3, #1
 8005bf0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005bf2:	4b17      	ldr	r3, [pc, #92]	@ (8005c50 <HAL_TIM_MspPostInit+0xa4>)
 8005bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bf6:	f003 0301 	and.w	r3, r3, #1
 8005bfa:	60fb      	str	r3, [r7, #12]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Motor3_Pin|Motor4_Pin;
 8005bfe:	230c      	movs	r3, #12
 8005c00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c02:	2302      	movs	r3, #2
 8005c04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c06:	2300      	movs	r3, #0
 8005c08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8005c0e:	2302      	movs	r3, #2
 8005c10:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005c12:	f107 0314 	add.w	r3, r7, #20
 8005c16:	4619      	mov	r1, r3
 8005c18:	480e      	ldr	r0, [pc, #56]	@ (8005c54 <HAL_TIM_MspPostInit+0xa8>)
 8005c1a:	f001 ff11 	bl	8007a40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Motor1_Pin|Motor2_Pin;
 8005c1e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005c22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c24:	2302      	movs	r3, #2
 8005c26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8005c30:	2306      	movs	r3, #6
 8005c32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c34:	f107 0314 	add.w	r3, r7, #20
 8005c38:	4619      	mov	r1, r3
 8005c3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005c3e:	f001 feff 	bl	8007a40 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005c42:	bf00      	nop
 8005c44:	3728      	adds	r7, #40	@ 0x28
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	bf00      	nop
 8005c4c:	40012c00 	.word	0x40012c00
 8005c50:	40021000 	.word	0x40021000
 8005c54:	48000800 	.word	0x48000800

08005c58 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart2;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8005c5c:	4b21      	ldr	r3, [pc, #132]	@ (8005ce4 <MX_LPUART1_UART_Init+0x8c>)
 8005c5e:	4a22      	ldr	r2, [pc, #136]	@ (8005ce8 <MX_LPUART1_UART_Init+0x90>)
 8005c60:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8005c62:	4b20      	ldr	r3, [pc, #128]	@ (8005ce4 <MX_LPUART1_UART_Init+0x8c>)
 8005c64:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005c68:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005c6a:	4b1e      	ldr	r3, [pc, #120]	@ (8005ce4 <MX_LPUART1_UART_Init+0x8c>)
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8005c70:	4b1c      	ldr	r3, [pc, #112]	@ (8005ce4 <MX_LPUART1_UART_Init+0x8c>)
 8005c72:	2200      	movs	r2, #0
 8005c74:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8005c76:	4b1b      	ldr	r3, [pc, #108]	@ (8005ce4 <MX_LPUART1_UART_Init+0x8c>)
 8005c78:	2200      	movs	r2, #0
 8005c7a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8005c7c:	4b19      	ldr	r3, [pc, #100]	@ (8005ce4 <MX_LPUART1_UART_Init+0x8c>)
 8005c7e:	220c      	movs	r2, #12
 8005c80:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005c82:	4b18      	ldr	r3, [pc, #96]	@ (8005ce4 <MX_LPUART1_UART_Init+0x8c>)
 8005c84:	2200      	movs	r2, #0
 8005c86:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005c88:	4b16      	ldr	r3, [pc, #88]	@ (8005ce4 <MX_LPUART1_UART_Init+0x8c>)
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005c8e:	4b15      	ldr	r3, [pc, #84]	@ (8005ce4 <MX_LPUART1_UART_Init+0x8c>)
 8005c90:	2200      	movs	r2, #0
 8005c92:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005c94:	4b13      	ldr	r3, [pc, #76]	@ (8005ce4 <MX_LPUART1_UART_Init+0x8c>)
 8005c96:	2200      	movs	r2, #0
 8005c98:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8005c9a:	4812      	ldr	r0, [pc, #72]	@ (8005ce4 <MX_LPUART1_UART_Init+0x8c>)
 8005c9c:	f007 f9c2 	bl	800d024 <HAL_UART_Init>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d001      	beq.n	8005caa <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8005ca6:	f7ff fc67 	bl	8005578 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005caa:	2100      	movs	r1, #0
 8005cac:	480d      	ldr	r0, [pc, #52]	@ (8005ce4 <MX_LPUART1_UART_Init+0x8c>)
 8005cae:	f009 fd40 	bl	800f732 <HAL_UARTEx_SetTxFifoThreshold>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d001      	beq.n	8005cbc <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8005cb8:	f7ff fc5e 	bl	8005578 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005cbc:	2100      	movs	r1, #0
 8005cbe:	4809      	ldr	r0, [pc, #36]	@ (8005ce4 <MX_LPUART1_UART_Init+0x8c>)
 8005cc0:	f009 fd75 	bl	800f7ae <HAL_UARTEx_SetRxFifoThreshold>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d001      	beq.n	8005cce <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8005cca:	f7ff fc55 	bl	8005578 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8005cce:	4805      	ldr	r0, [pc, #20]	@ (8005ce4 <MX_LPUART1_UART_Init+0x8c>)
 8005cd0:	f009 fcf6 	bl	800f6c0 <HAL_UARTEx_DisableFifoMode>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d001      	beq.n	8005cde <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8005cda:	f7ff fc4d 	bl	8005578 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8005cde:	bf00      	nop
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop
 8005ce4:	20000464 	.word	0x20000464
 8005ce8:	40008000 	.word	0x40008000

08005cec <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005cf0:	4b22      	ldr	r3, [pc, #136]	@ (8005d7c <MX_USART2_UART_Init+0x90>)
 8005cf2:	4a23      	ldr	r2, [pc, #140]	@ (8005d80 <MX_USART2_UART_Init+0x94>)
 8005cf4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005cf6:	4b21      	ldr	r3, [pc, #132]	@ (8005d7c <MX_USART2_UART_Init+0x90>)
 8005cf8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005cfc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005cfe:	4b1f      	ldr	r3, [pc, #124]	@ (8005d7c <MX_USART2_UART_Init+0x90>)
 8005d00:	2200      	movs	r2, #0
 8005d02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005d04:	4b1d      	ldr	r3, [pc, #116]	@ (8005d7c <MX_USART2_UART_Init+0x90>)
 8005d06:	2200      	movs	r2, #0
 8005d08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005d0a:	4b1c      	ldr	r3, [pc, #112]	@ (8005d7c <MX_USART2_UART_Init+0x90>)
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005d10:	4b1a      	ldr	r3, [pc, #104]	@ (8005d7c <MX_USART2_UART_Init+0x90>)
 8005d12:	220c      	movs	r2, #12
 8005d14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005d16:	4b19      	ldr	r3, [pc, #100]	@ (8005d7c <MX_USART2_UART_Init+0x90>)
 8005d18:	2200      	movs	r2, #0
 8005d1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005d1c:	4b17      	ldr	r3, [pc, #92]	@ (8005d7c <MX_USART2_UART_Init+0x90>)
 8005d1e:	2200      	movs	r2, #0
 8005d20:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005d22:	4b16      	ldr	r3, [pc, #88]	@ (8005d7c <MX_USART2_UART_Init+0x90>)
 8005d24:	2200      	movs	r2, #0
 8005d26:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005d28:	4b14      	ldr	r3, [pc, #80]	@ (8005d7c <MX_USART2_UART_Init+0x90>)
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005d2e:	4b13      	ldr	r3, [pc, #76]	@ (8005d7c <MX_USART2_UART_Init+0x90>)
 8005d30:	2200      	movs	r2, #0
 8005d32:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005d34:	4811      	ldr	r0, [pc, #68]	@ (8005d7c <MX_USART2_UART_Init+0x90>)
 8005d36:	f007 f975 	bl	800d024 <HAL_UART_Init>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d001      	beq.n	8005d44 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8005d40:	f7ff fc1a 	bl	8005578 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005d44:	2100      	movs	r1, #0
 8005d46:	480d      	ldr	r0, [pc, #52]	@ (8005d7c <MX_USART2_UART_Init+0x90>)
 8005d48:	f009 fcf3 	bl	800f732 <HAL_UARTEx_SetTxFifoThreshold>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d001      	beq.n	8005d56 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8005d52:	f7ff fc11 	bl	8005578 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005d56:	2100      	movs	r1, #0
 8005d58:	4808      	ldr	r0, [pc, #32]	@ (8005d7c <MX_USART2_UART_Init+0x90>)
 8005d5a:	f009 fd28 	bl	800f7ae <HAL_UARTEx_SetRxFifoThreshold>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d001      	beq.n	8005d68 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005d64:	f7ff fc08 	bl	8005578 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005d68:	4804      	ldr	r0, [pc, #16]	@ (8005d7c <MX_USART2_UART_Init+0x90>)
 8005d6a:	f009 fca9 	bl	800f6c0 <HAL_UARTEx_DisableFifoMode>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d001      	beq.n	8005d78 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005d74:	f7ff fc00 	bl	8005578 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005d78:	bf00      	nop
 8005d7a:	bd80      	pop	{r7, pc}
 8005d7c:	200004f8 	.word	0x200004f8
 8005d80:	40004400 	.word	0x40004400

08005d84 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b0a0      	sub	sp, #128	@ 0x80
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d8c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005d90:	2200      	movs	r2, #0
 8005d92:	601a      	str	r2, [r3, #0]
 8005d94:	605a      	str	r2, [r3, #4]
 8005d96:	609a      	str	r2, [r3, #8]
 8005d98:	60da      	str	r2, [r3, #12]
 8005d9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005d9c:	f107 0318 	add.w	r3, r7, #24
 8005da0:	2254      	movs	r2, #84	@ 0x54
 8005da2:	2100      	movs	r1, #0
 8005da4:	4618      	mov	r0, r3
 8005da6:	f009 fde7 	bl	800f978 <memset>
  if(uartHandle->Instance==LPUART1)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a4d      	ldr	r2, [pc, #308]	@ (8005ee4 <HAL_UART_MspInit+0x160>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d14e      	bne.n	8005e52 <HAL_UART_MspInit+0xce>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8005db4:	2320      	movs	r3, #32
 8005db6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8005db8:	2300      	movs	r3, #0
 8005dba:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005dbc:	f107 0318 	add.w	r3, r7, #24
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f005 f9ef 	bl	800b1a4 <HAL_RCCEx_PeriphCLKConfig>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d001      	beq.n	8005dd0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005dcc:	f7ff fbd4 	bl	8005578 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005dd0:	4b45      	ldr	r3, [pc, #276]	@ (8005ee8 <HAL_UART_MspInit+0x164>)
 8005dd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dd4:	4a44      	ldr	r2, [pc, #272]	@ (8005ee8 <HAL_UART_MspInit+0x164>)
 8005dd6:	f043 0301 	orr.w	r3, r3, #1
 8005dda:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8005ddc:	4b42      	ldr	r3, [pc, #264]	@ (8005ee8 <HAL_UART_MspInit+0x164>)
 8005dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005de0:	f003 0301 	and.w	r3, r3, #1
 8005de4:	617b      	str	r3, [r7, #20]
 8005de6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005de8:	4b3f      	ldr	r3, [pc, #252]	@ (8005ee8 <HAL_UART_MspInit+0x164>)
 8005dea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dec:	4a3e      	ldr	r2, [pc, #248]	@ (8005ee8 <HAL_UART_MspInit+0x164>)
 8005dee:	f043 0304 	orr.w	r3, r3, #4
 8005df2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005df4:	4b3c      	ldr	r3, [pc, #240]	@ (8005ee8 <HAL_UART_MspInit+0x164>)
 8005df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005df8:	f003 0304 	and.w	r3, r3, #4
 8005dfc:	613b      	str	r3, [r7, #16]
 8005dfe:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005e00:	2301      	movs	r3, #1
 8005e02:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e04:	2302      	movs	r3, #2
 8005e06:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8005e10:	2308      	movs	r3, #8
 8005e12:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005e14:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005e18:	4619      	mov	r1, r3
 8005e1a:	4834      	ldr	r0, [pc, #208]	@ (8005eec <HAL_UART_MspInit+0x168>)
 8005e1c:	f001 fe10 	bl	8007a40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005e20:	2302      	movs	r3, #2
 8005e22:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e24:	2302      	movs	r3, #2
 8005e26:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8005e30:	2308      	movs	r3, #8
 8005e32:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005e34:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005e38:	4619      	mov	r1, r3
 8005e3a:	482c      	ldr	r0, [pc, #176]	@ (8005eec <HAL_UART_MspInit+0x168>)
 8005e3c:	f001 fe00 	bl	8007a40 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8005e40:	2200      	movs	r2, #0
 8005e42:	2100      	movs	r1, #0
 8005e44:	205b      	movs	r0, #91	@ 0x5b
 8005e46:	f001 faf0 	bl	800742a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8005e4a:	205b      	movs	r0, #91	@ 0x5b
 8005e4c:	f001 fb07 	bl	800745e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005e50:	e043      	b.n	8005eda <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART2)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a26      	ldr	r2, [pc, #152]	@ (8005ef0 <HAL_UART_MspInit+0x16c>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d13e      	bne.n	8005eda <HAL_UART_MspInit+0x156>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005e5c:	2302      	movs	r3, #2
 8005e5e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005e60:	2300      	movs	r3, #0
 8005e62:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005e64:	f107 0318 	add.w	r3, r7, #24
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f005 f99b 	bl	800b1a4 <HAL_RCCEx_PeriphCLKConfig>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d001      	beq.n	8005e78 <HAL_UART_MspInit+0xf4>
      Error_Handler();
 8005e74:	f7ff fb80 	bl	8005578 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005e78:	4b1b      	ldr	r3, [pc, #108]	@ (8005ee8 <HAL_UART_MspInit+0x164>)
 8005e7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e7c:	4a1a      	ldr	r2, [pc, #104]	@ (8005ee8 <HAL_UART_MspInit+0x164>)
 8005e7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e82:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e84:	4b18      	ldr	r3, [pc, #96]	@ (8005ee8 <HAL_UART_MspInit+0x164>)
 8005e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e8c:	60fb      	str	r3, [r7, #12]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e90:	4b15      	ldr	r3, [pc, #84]	@ (8005ee8 <HAL_UART_MspInit+0x164>)
 8005e92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e94:	4a14      	ldr	r2, [pc, #80]	@ (8005ee8 <HAL_UART_MspInit+0x164>)
 8005e96:	f043 0301 	orr.w	r3, r3, #1
 8005e9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e9c:	4b12      	ldr	r3, [pc, #72]	@ (8005ee8 <HAL_UART_MspInit+0x164>)
 8005e9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ea0:	f003 0301 	and.w	r3, r3, #1
 8005ea4:	60bb      	str	r3, [r7, #8]
 8005ea6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005ea8:	230c      	movs	r3, #12
 8005eaa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005eac:	2302      	movs	r3, #2
 8005eae:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005eb8:	2307      	movs	r3, #7
 8005eba:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ebc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005ec0:	4619      	mov	r1, r3
 8005ec2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005ec6:	f001 fdbb 	bl	8007a40 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005eca:	2200      	movs	r2, #0
 8005ecc:	2100      	movs	r1, #0
 8005ece:	2026      	movs	r0, #38	@ 0x26
 8005ed0:	f001 faab 	bl	800742a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005ed4:	2026      	movs	r0, #38	@ 0x26
 8005ed6:	f001 fac2 	bl	800745e <HAL_NVIC_EnableIRQ>
}
 8005eda:	bf00      	nop
 8005edc:	3780      	adds	r7, #128	@ 0x80
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
 8005ee2:	bf00      	nop
 8005ee4:	40008000 	.word	0x40008000
 8005ee8:	40021000 	.word	0x40021000
 8005eec:	48000800 	.word	0x48000800
 8005ef0:	40004400 	.word	0x40004400

08005ef4 <channel_to_it>:
#define SOUND_SPEED_CM_PER_US (0.0343f / 2.0f)  // 0.01715 cm/us
#define TIM2_TICKS_PER_US     (16.0f)           // 16 MHz -> 16 ticks/us
#define TRIG_PULSE_US         (10u)

static inline uint32_t channel_to_it(uint32_t ch)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b083      	sub	sp, #12
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
    switch (ch) {
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2b0c      	cmp	r3, #12
 8005f00:	d824      	bhi.n	8005f4c <channel_to_it+0x58>
 8005f02:	a201      	add	r2, pc, #4	@ (adr r2, 8005f08 <channel_to_it+0x14>)
 8005f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f08:	08005f3d 	.word	0x08005f3d
 8005f0c:	08005f4d 	.word	0x08005f4d
 8005f10:	08005f4d 	.word	0x08005f4d
 8005f14:	08005f4d 	.word	0x08005f4d
 8005f18:	08005f41 	.word	0x08005f41
 8005f1c:	08005f4d 	.word	0x08005f4d
 8005f20:	08005f4d 	.word	0x08005f4d
 8005f24:	08005f4d 	.word	0x08005f4d
 8005f28:	08005f45 	.word	0x08005f45
 8005f2c:	08005f4d 	.word	0x08005f4d
 8005f30:	08005f4d 	.word	0x08005f4d
 8005f34:	08005f4d 	.word	0x08005f4d
 8005f38:	08005f49 	.word	0x08005f49
    case TIM_CHANNEL_1: return TIM_IT_CC1;
 8005f3c:	2302      	movs	r3, #2
 8005f3e:	e006      	b.n	8005f4e <channel_to_it+0x5a>
    case TIM_CHANNEL_2: return TIM_IT_CC2;
 8005f40:	2304      	movs	r3, #4
 8005f42:	e004      	b.n	8005f4e <channel_to_it+0x5a>
    case TIM_CHANNEL_3: return TIM_IT_CC3;
 8005f44:	2308      	movs	r3, #8
 8005f46:	e002      	b.n	8005f4e <channel_to_it+0x5a>
    case TIM_CHANNEL_4: return TIM_IT_CC4;
 8005f48:	2310      	movs	r3, #16
 8005f4a:	e000      	b.n	8005f4e <channel_to_it+0x5a>
    default: return 0;
 8005f4c:	2300      	movs	r3, #0
    }
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	370c      	adds	r7, #12
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr
 8005f5a:	bf00      	nop

08005f5c <delay_ticks>:

// Busy-wait in ticks using the timer counter itself (works with wrap because unsigned subtraction).
static inline void delay_ticks(TIM_HandleTypeDef *htim, uint32_t ticks)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b085      	sub	sp, #20
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	6039      	str	r1, [r7, #0]
    uint32_t start = __HAL_TIM_GET_COUNTER(htim);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f6c:	60fb      	str	r3, [r7, #12]
    while ((uint32_t)(__HAL_TIM_GET_COUNTER(htim) - start) < ticks) { }
 8005f6e:	bf00      	nop
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	1ad3      	subs	r3, r2, r3
 8005f7a:	683a      	ldr	r2, [r7, #0]
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d8f7      	bhi.n	8005f70 <delay_ticks+0x14>
}
 8005f80:	bf00      	nop
 8005f82:	bf00      	nop
 8005f84:	3714      	adds	r7, #20
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr

08005f8e <hcsr04_init>:
}

int8_t hcsr04_init(hcsr04_t *sensor,
                   GPIO_TypeDef *trigger, uint16_t pin_trigger,
                   TIM_HandleTypeDef *echo_tim, uint16_t echo_channel)
{
 8005f8e:	b580      	push	{r7, lr}
 8005f90:	b086      	sub	sp, #24
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	60f8      	str	r0, [r7, #12]
 8005f96:	60b9      	str	r1, [r7, #8]
 8005f98:	603b      	str	r3, [r7, #0]
 8005f9a:	4613      	mov	r3, r2
 8005f9c:	80fb      	strh	r3, [r7, #6]
    if (!sensor || !trigger || !echo_tim) return HCSR04_ERR;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d005      	beq.n	8005fb0 <hcsr04_init+0x22>
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d002      	beq.n	8005fb0 <hcsr04_init+0x22>
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d102      	bne.n	8005fb6 <hcsr04_init+0x28>
 8005fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8005fb4:	e09b      	b.n	80060ee <hcsr04_init+0x160>

    sensor->gpio_port_sensor = trigger;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	68ba      	ldr	r2, [r7, #8]
 8005fba:	601a      	str	r2, [r3, #0]
    sensor->gpio_pin_sensor  = pin_trigger;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	88fa      	ldrh	r2, [r7, #6]
 8005fc0:	809a      	strh	r2, [r3, #4]
    sensor->echo_tim         = echo_tim;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	683a      	ldr	r2, [r7, #0]
 8005fc6:	609a      	str	r2, [r3, #8]
    sensor->echo_channel     = echo_channel;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	8c3a      	ldrh	r2, [r7, #32]
 8005fcc:	819a      	strh	r2, [r3, #12]

    sensor->capture_flag  = 0;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	739a      	strb	r2, [r3, #14]
    sensor->start_counter = 0;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	611a      	str	r2, [r3, #16]
    sensor->end_counter   = 0;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	615a      	str	r2, [r3, #20]
    sensor->distance      = 0.0f;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f04f 0200 	mov.w	r2, #0
 8005fe6:	619a      	str	r2, [r3, #24]

    // Trigger pin low
    HAL_GPIO_WritePin(sensor->gpio_port_sensor, sensor->gpio_pin_sensor, GPIO_PIN_RESET);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6818      	ldr	r0, [r3, #0]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	889b      	ldrh	r3, [r3, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	f001 febe 	bl	8007d74 <HAL_GPIO_WritePin>

    // Start with rising edge capture
    __HAL_TIM_SET_CAPTUREPOLARITY(sensor->echo_tim, sensor->echo_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	899b      	ldrh	r3, [r3, #12]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d10a      	bne.n	8006016 <hcsr04_init+0x88>
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	6a1a      	ldr	r2, [r3, #32]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f022 020a 	bic.w	r2, r2, #10
 8006012:	621a      	str	r2, [r3, #32]
 8006014:	e027      	b.n	8006066 <hcsr04_init+0xd8>
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	899b      	ldrh	r3, [r3, #12]
 800601a:	2b04      	cmp	r3, #4
 800601c:	d10a      	bne.n	8006034 <hcsr04_init+0xa6>
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	6a1b      	ldr	r3, [r3, #32]
 8006026:	68fa      	ldr	r2, [r7, #12]
 8006028:	6892      	ldr	r2, [r2, #8]
 800602a:	6812      	ldr	r2, [r2, #0]
 800602c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006030:	6213      	str	r3, [r2, #32]
 8006032:	e018      	b.n	8006066 <hcsr04_init+0xd8>
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	899b      	ldrh	r3, [r3, #12]
 8006038:	2b08      	cmp	r3, #8
 800603a:	d10a      	bne.n	8006052 <hcsr04_init+0xc4>
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	6a1b      	ldr	r3, [r3, #32]
 8006044:	68fa      	ldr	r2, [r7, #12]
 8006046:	6892      	ldr	r2, [r2, #8]
 8006048:	6812      	ldr	r2, [r2, #0]
 800604a:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800604e:	6213      	str	r3, [r2, #32]
 8006050:	e009      	b.n	8006066 <hcsr04_init+0xd8>
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	6a1b      	ldr	r3, [r3, #32]
 800605a:	68fa      	ldr	r2, [r7, #12]
 800605c:	6892      	ldr	r2, [r2, #8]
 800605e:	6812      	ldr	r2, [r2, #0]
 8006060:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006064:	6213      	str	r3, [r2, #32]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	899b      	ldrh	r3, [r3, #12]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d108      	bne.n	8006080 <hcsr04_init+0xf2>
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	6a12      	ldr	r2, [r2, #32]
 800607c:	621a      	str	r2, [r3, #32]
 800607e:	e021      	b.n	80060c4 <hcsr04_init+0x136>
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	899b      	ldrh	r3, [r3, #12]
 8006084:	2b04      	cmp	r3, #4
 8006086:	d108      	bne.n	800609a <hcsr04_init+0x10c>
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	68fa      	ldr	r2, [r7, #12]
 8006090:	6892      	ldr	r2, [r2, #8]
 8006092:	6812      	ldr	r2, [r2, #0]
 8006094:	6a1b      	ldr	r3, [r3, #32]
 8006096:	6213      	str	r3, [r2, #32]
 8006098:	e014      	b.n	80060c4 <hcsr04_init+0x136>
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	899b      	ldrh	r3, [r3, #12]
 800609e:	2b08      	cmp	r3, #8
 80060a0:	d108      	bne.n	80060b4 <hcsr04_init+0x126>
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	68fa      	ldr	r2, [r7, #12]
 80060aa:	6892      	ldr	r2, [r2, #8]
 80060ac:	6812      	ldr	r2, [r2, #0]
 80060ae:	6a1b      	ldr	r3, [r3, #32]
 80060b0:	6213      	str	r3, [r2, #32]
 80060b2:	e007      	b.n	80060c4 <hcsr04_init+0x136>
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	68fa      	ldr	r2, [r7, #12]
 80060bc:	6892      	ldr	r2, [r2, #8]
 80060be:	6812      	ldr	r2, [r2, #0]
 80060c0:	6a1b      	ldr	r3, [r3, #32]
 80060c2:	6213      	str	r3, [r2, #32]

    // Make sure channel interrupt is disabled until we trigger
    uint32_t it = channel_to_it(sensor->echo_channel);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	899b      	ldrh	r3, [r3, #12]
 80060c8:	4618      	mov	r0, r3
 80060ca:	f7ff ff13 	bl	8005ef4 <channel_to_it>
 80060ce:	6178      	str	r0, [r7, #20]
    if (it != 0u) __HAL_TIM_DISABLE_IT(sensor->echo_tim, it);
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d00a      	beq.n	80060ec <hcsr04_init+0x15e>
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68d9      	ldr	r1, [r3, #12]
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	43da      	mvns	r2, r3
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	400a      	ands	r2, r1
 80060ea:	60da      	str	r2, [r3, #12]

    return HCSR04_OK;
 80060ec:	2301      	movs	r3, #1
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3718      	adds	r7, #24
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bd80      	pop	{r7, pc}

080060f6 <hcsr04_trigger>:

int8_t hcsr04_trigger(hcsr04_t *sensor)
{
 80060f6:	b580      	push	{r7, lr}
 80060f8:	b084      	sub	sp, #16
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	6078      	str	r0, [r7, #4]
    if (!sensor) return HCSR04_ERR;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d102      	bne.n	800610a <hcsr04_trigger+0x14>
 8006104:	f04f 33ff 	mov.w	r3, #4294967295
 8006108:	e09b      	b.n	8006242 <hcsr04_trigger+0x14c>

    // Prepare state for a fresh measurement
    sensor->capture_flag = 0;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	739a      	strb	r2, [r3, #14]
    __HAL_TIM_SET_CAPTUREPOLARITY(sensor->echo_tim, sensor->echo_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	899b      	ldrh	r3, [r3, #12]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d10a      	bne.n	800612e <hcsr04_trigger+0x38>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	6a1a      	ldr	r2, [r3, #32]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f022 020a 	bic.w	r2, r2, #10
 800612a:	621a      	str	r2, [r3, #32]
 800612c:	e027      	b.n	800617e <hcsr04_trigger+0x88>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	899b      	ldrh	r3, [r3, #12]
 8006132:	2b04      	cmp	r3, #4
 8006134:	d10a      	bne.n	800614c <hcsr04_trigger+0x56>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	6a1b      	ldr	r3, [r3, #32]
 800613e:	687a      	ldr	r2, [r7, #4]
 8006140:	6892      	ldr	r2, [r2, #8]
 8006142:	6812      	ldr	r2, [r2, #0]
 8006144:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006148:	6213      	str	r3, [r2, #32]
 800614a:	e018      	b.n	800617e <hcsr04_trigger+0x88>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	899b      	ldrh	r3, [r3, #12]
 8006150:	2b08      	cmp	r3, #8
 8006152:	d10a      	bne.n	800616a <hcsr04_trigger+0x74>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	6a1b      	ldr	r3, [r3, #32]
 800615c:	687a      	ldr	r2, [r7, #4]
 800615e:	6892      	ldr	r2, [r2, #8]
 8006160:	6812      	ldr	r2, [r2, #0]
 8006162:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006166:	6213      	str	r3, [r2, #32]
 8006168:	e009      	b.n	800617e <hcsr04_trigger+0x88>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	6a1b      	ldr	r3, [r3, #32]
 8006172:	687a      	ldr	r2, [r7, #4]
 8006174:	6892      	ldr	r2, [r2, #8]
 8006176:	6812      	ldr	r2, [r2, #0]
 8006178:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800617c:	6213      	str	r3, [r2, #32]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	899b      	ldrh	r3, [r3, #12]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d108      	bne.n	8006198 <hcsr04_trigger+0xa2>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	6a12      	ldr	r2, [r2, #32]
 8006194:	621a      	str	r2, [r3, #32]
 8006196:	e021      	b.n	80061dc <hcsr04_trigger+0xe6>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	899b      	ldrh	r3, [r3, #12]
 800619c:	2b04      	cmp	r3, #4
 800619e:	d108      	bne.n	80061b2 <hcsr04_trigger+0xbc>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	687a      	ldr	r2, [r7, #4]
 80061a8:	6892      	ldr	r2, [r2, #8]
 80061aa:	6812      	ldr	r2, [r2, #0]
 80061ac:	6a1b      	ldr	r3, [r3, #32]
 80061ae:	6213      	str	r3, [r2, #32]
 80061b0:	e014      	b.n	80061dc <hcsr04_trigger+0xe6>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	899b      	ldrh	r3, [r3, #12]
 80061b6:	2b08      	cmp	r3, #8
 80061b8:	d108      	bne.n	80061cc <hcsr04_trigger+0xd6>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	6892      	ldr	r2, [r2, #8]
 80061c4:	6812      	ldr	r2, [r2, #0]
 80061c6:	6a1b      	ldr	r3, [r3, #32]
 80061c8:	6213      	str	r3, [r2, #32]
 80061ca:	e007      	b.n	80061dc <hcsr04_trigger+0xe6>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	6892      	ldr	r2, [r2, #8]
 80061d6:	6812      	ldr	r2, [r2, #0]
 80061d8:	6a1b      	ldr	r3, [r3, #32]
 80061da:	6213      	str	r3, [r2, #32]

    // 10us pulse on TRIG (TIM2 @ 16MHz => 160 ticks)
    HAL_GPIO_WritePin(sensor->gpio_port_sensor, sensor->gpio_pin_sensor, GPIO_PIN_SET);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6818      	ldr	r0, [r3, #0]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	889b      	ldrh	r3, [r3, #4]
 80061e4:	2201      	movs	r2, #1
 80061e6:	4619      	mov	r1, r3
 80061e8:	f001 fdc4 	bl	8007d74 <HAL_GPIO_WritePin>
    delay_ticks(sensor->echo_tim, TRIG_PULSE_US * (uint32_t)TIM2_TICKS_PER_US);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	21a0      	movs	r1, #160	@ 0xa0
 80061f2:	4618      	mov	r0, r3
 80061f4:	f7ff feb2 	bl	8005f5c <delay_ticks>
    HAL_GPIO_WritePin(sensor->gpio_port_sensor, sensor->gpio_pin_sensor, GPIO_PIN_RESET);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6818      	ldr	r0, [r3, #0]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	889b      	ldrh	r3, [r3, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	4619      	mov	r1, r3
 8006204:	f001 fdb6 	bl	8007d74 <HAL_GPIO_WritePin>

    // Enable the correct capture interrupt for this channel
    uint32_t it = channel_to_it(sensor->echo_channel);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	899b      	ldrh	r3, [r3, #12]
 800620c:	4618      	mov	r0, r3
 800620e:	f7ff fe71 	bl	8005ef4 <channel_to_it>
 8006212:	60f8      	str	r0, [r7, #12]
    if (it == 0u) return HCSR04_ERR;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d102      	bne.n	8006220 <hcsr04_trigger+0x12a>
 800621a:	f04f 33ff 	mov.w	r3, #4294967295
 800621e:	e010      	b.n	8006242 <hcsr04_trigger+0x14c>

    __HAL_TIM_CLEAR_IT(sensor->echo_tim, it);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	68fa      	ldr	r2, [r7, #12]
 8006228:	43d2      	mvns	r2, r2
 800622a:	611a      	str	r2, [r3, #16]
    __HAL_TIM_ENABLE_IT(sensor->echo_tim, it);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	68d9      	ldr	r1, [r3, #12]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	68fa      	ldr	r2, [r7, #12]
 800623c:	430a      	orrs	r2, r1
 800623e:	60da      	str	r2, [r3, #12]
    return HCSR04_OK;
 8006240:	2301      	movs	r3, #1
}
 8006242:	4618      	mov	r0, r3
 8006244:	3710      	adds	r7, #16
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}
 800624a:	0000      	movs	r0, r0
 800624c:	0000      	movs	r0, r0
	...

08006250 <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8006250:	b5b0      	push	{r4, r5, r7, lr}
 8006252:	b08c      	sub	sp, #48	@ 0x30
 8006254:	af04      	add	r7, sp, #16
 8006256:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8006258:	2364      	movs	r3, #100	@ 0x64
 800625a:	9302      	str	r3, [sp, #8]
 800625c:	2301      	movs	r3, #1
 800625e:	9301      	str	r3, [sp, #4]
 8006260:	f107 0311 	add.w	r3, r7, #17
 8006264:	9300      	str	r3, [sp, #0]
 8006266:	2301      	movs	r3, #1
 8006268:	2275      	movs	r2, #117	@ 0x75
 800626a:	21d0      	movs	r1, #208	@ 0xd0
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f001 ffb9 	bl	80081e4 <HAL_I2C_Mem_Read>

    if (check == 104 || check == 112) // 0x68 will be returned by the sensor if everything goes well
 8006272:	7c7b      	ldrb	r3, [r7, #17]
 8006274:	2b68      	cmp	r3, #104	@ 0x68
 8006276:	d003      	beq.n	8006280 <MPU6050_Init+0x30>
 8006278:	7c7b      	ldrb	r3, [r7, #17]
 800627a:	2b70      	cmp	r3, #112	@ 0x70
 800627c:	f040 808b 	bne.w	8006396 <MPU6050_Init+0x146>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8006280:	2300      	movs	r3, #0
 8006282:	743b      	strb	r3, [r7, #16]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8006284:	2364      	movs	r3, #100	@ 0x64
 8006286:	9302      	str	r3, [sp, #8]
 8006288:	2301      	movs	r3, #1
 800628a:	9301      	str	r3, [sp, #4]
 800628c:	f107 0310 	add.w	r3, r7, #16
 8006290:	9300      	str	r3, [sp, #0]
 8006292:	2301      	movs	r3, #1
 8006294:	226b      	movs	r2, #107	@ 0x6b
 8006296:	21d0      	movs	r1, #208	@ 0xd0
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f001 fe8f 	bl	8007fbc <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 800629e:	2307      	movs	r3, #7
 80062a0:	743b      	strb	r3, [r7, #16]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 80062a2:	2364      	movs	r3, #100	@ 0x64
 80062a4:	9302      	str	r3, [sp, #8]
 80062a6:	2301      	movs	r3, #1
 80062a8:	9301      	str	r3, [sp, #4]
 80062aa:	f107 0310 	add.w	r3, r7, #16
 80062ae:	9300      	str	r3, [sp, #0]
 80062b0:	2301      	movs	r3, #1
 80062b2:	2219      	movs	r2, #25
 80062b4:	21d0      	movs	r1, #208	@ 0xd0
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f001 fe80 	bl	8007fbc <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        Data = 0x00;
 80062bc:	2300      	movs	r3, #0
 80062be:	743b      	strb	r3, [r7, #16]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80062c0:	2364      	movs	r3, #100	@ 0x64
 80062c2:	9302      	str	r3, [sp, #8]
 80062c4:	2301      	movs	r3, #1
 80062c6:	9301      	str	r3, [sp, #4]
 80062c8:	f107 0310 	add.w	r3, r7, #16
 80062cc:	9300      	str	r3, [sp, #0]
 80062ce:	2301      	movs	r3, #1
 80062d0:	221c      	movs	r2, #28
 80062d2:	21d0      	movs	r1, #208	@ 0xd0
 80062d4:	6878      	ldr	r0, [r7, #4]
 80062d6:	f001 fe71 	bl	8007fbc <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        Data = 0x00;
 80062da:	2300      	movs	r3, #0
 80062dc:	743b      	strb	r3, [r7, #16]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80062de:	2364      	movs	r3, #100	@ 0x64
 80062e0:	9302      	str	r3, [sp, #8]
 80062e2:	2301      	movs	r3, #1
 80062e4:	9301      	str	r3, [sp, #4]
 80062e6:	f107 0310 	add.w	r3, r7, #16
 80062ea:	9300      	str	r3, [sp, #0]
 80062ec:	2301      	movs	r3, #1
 80062ee:	221b      	movs	r2, #27
 80062f0:	21d0      	movs	r1, #208	@ 0xd0
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	f001 fe62 	bl	8007fbc <HAL_I2C_Mem_Write>

        // --- GYRO Z BIAS CALIBRATION (blocking, a few hundred samples) ---
        {
            const int samples = 500;
 80062f8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80062fc:	617b      	str	r3, [r7, #20]
            int32_t sum_gz = 0;
 80062fe:	2300      	movs	r3, #0
 8006300:	61fb      	str	r3, [r7, #28]
            uint8_t buf[6];
            for (int i = 0; i < samples; ++i)
 8006302:	2300      	movs	r3, #0
 8006304:	61bb      	str	r3, [r7, #24]
 8006306:	e01f      	b.n	8006348 <MPU6050_Init+0xf8>
            {
                HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, buf, 6, i2c_timeout);
 8006308:	2364      	movs	r3, #100	@ 0x64
 800630a:	9302      	str	r3, [sp, #8]
 800630c:	2306      	movs	r3, #6
 800630e:	9301      	str	r3, [sp, #4]
 8006310:	f107 0308 	add.w	r3, r7, #8
 8006314:	9300      	str	r3, [sp, #0]
 8006316:	2301      	movs	r3, #1
 8006318:	2243      	movs	r2, #67	@ 0x43
 800631a:	21d0      	movs	r1, #208	@ 0xd0
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f001 ff61 	bl	80081e4 <HAL_I2C_Mem_Read>
                int16_t gz_raw = (int16_t)(buf[4] << 8 | buf[5]);
 8006322:	7b3b      	ldrb	r3, [r7, #12]
 8006324:	b21b      	sxth	r3, r3
 8006326:	021b      	lsls	r3, r3, #8
 8006328:	b21a      	sxth	r2, r3
 800632a:	7b7b      	ldrb	r3, [r7, #13]
 800632c:	b21b      	sxth	r3, r3
 800632e:	4313      	orrs	r3, r2
 8006330:	827b      	strh	r3, [r7, #18]
                sum_gz += gz_raw;
 8006332:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006336:	69fa      	ldr	r2, [r7, #28]
 8006338:	4413      	add	r3, r2
 800633a:	61fb      	str	r3, [r7, #28]
                HAL_Delay(2); // ~2 ms between reads -> ~1s total for 500 samples
 800633c:	2002      	movs	r0, #2
 800633e:	f000 ff77 	bl	8007230 <HAL_Delay>
            for (int i = 0; i < samples; ++i)
 8006342:	69bb      	ldr	r3, [r7, #24]
 8006344:	3301      	adds	r3, #1
 8006346:	61bb      	str	r3, [r7, #24]
 8006348:	69ba      	ldr	r2, [r7, #24]
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	429a      	cmp	r2, r3
 800634e:	dbdb      	blt.n	8006308 <MPU6050_Init+0xb8>
            }
            gyroZ_bias = (double)sum_gz / (double)samples / 131.0; // convert to dps
 8006350:	69f8      	ldr	r0, [r7, #28]
 8006352:	f7fa f90f 	bl	8000574 <__aeabi_i2d>
 8006356:	4604      	mov	r4, r0
 8006358:	460d      	mov	r5, r1
 800635a:	6978      	ldr	r0, [r7, #20]
 800635c:	f7fa f90a 	bl	8000574 <__aeabi_i2d>
 8006360:	4602      	mov	r2, r0
 8006362:	460b      	mov	r3, r1
 8006364:	4620      	mov	r0, r4
 8006366:	4629      	mov	r1, r5
 8006368:	f7fa fa98 	bl	800089c <__aeabi_ddiv>
 800636c:	4602      	mov	r2, r0
 800636e:	460b      	mov	r3, r1
 8006370:	4610      	mov	r0, r2
 8006372:	4619      	mov	r1, r3
 8006374:	a30c      	add	r3, pc, #48	@ (adr r3, 80063a8 <MPU6050_Init+0x158>)
 8006376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800637a:	f7fa fa8f 	bl	800089c <__aeabi_ddiv>
 800637e:	4602      	mov	r2, r0
 8006380:	460b      	mov	r3, r1
 8006382:	4907      	ldr	r1, [pc, #28]	@ (80063a0 <MPU6050_Init+0x150>)
 8006384:	e9c1 2300 	strd	r2, r3, [r1]
        }

        timer = HAL_GetTick(); // initialize timer to avoid huge first dt
 8006388:	f000 ff46 	bl	8007218 <HAL_GetTick>
 800638c:	4603      	mov	r3, r0
 800638e:	4a05      	ldr	r2, [pc, #20]	@ (80063a4 <MPU6050_Init+0x154>)
 8006390:	6013      	str	r3, [r2, #0]

        return 0;
 8006392:	2300      	movs	r3, #0
 8006394:	e000      	b.n	8006398 <MPU6050_Init+0x148>
    }
    return 1;
 8006396:	2301      	movs	r3, #1
}
 8006398:	4618      	mov	r0, r3
 800639a:	3720      	adds	r7, #32
 800639c:	46bd      	mov	sp, r7
 800639e:	bdb0      	pop	{r4, r5, r7, pc}
 80063a0:	20000590 	.word	0x20000590
 80063a4:	2000058c 	.word	0x2000058c
 80063a8:	00000000 	.word	0x00000000
 80063ac:	40606000 	.word	0x40606000

080063b0 <MPU6050_Read_Yaw_IT>:
/**
 * @brief Avvia la lettura dello Yaw in modalit Interrupt.
 *        Non blocca il processore. I calcoli avvengono nella Callback.
 */
void MPU6050_Read_Yaw_IT(I2C_HandleTypeDef *I2Cx, MPU6050_Yaw_t *DataStruct)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af02      	add	r7, sp, #8
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	6039      	str	r1, [r7, #0]
    // Salviamo il puntatore alla struct per usarlo nella callback
    pYawStruct = DataStruct;
 80063ba:	4a08      	ldr	r2, [pc, #32]	@ (80063dc <MPU6050_Read_Yaw_IT+0x2c>)
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	6013      	str	r3, [r2, #0]

    // Avvia la lettura di 2 byte dal registro Z in modalit interrupt
    // I dati verranno salvati in 'yaw_buffer'
    HAL_I2C_Mem_Read_IT(I2Cx, MPU6050_ADDR, GYRO_ZOUT_H_REG, 1, yaw_buffer, 2);
 80063c0:	2302      	movs	r3, #2
 80063c2:	9301      	str	r3, [sp, #4]
 80063c4:	4b06      	ldr	r3, [pc, #24]	@ (80063e0 <MPU6050_Read_Yaw_IT+0x30>)
 80063c6:	9300      	str	r3, [sp, #0]
 80063c8:	2301      	movs	r3, #1
 80063ca:	2247      	movs	r2, #71	@ 0x47
 80063cc:	21d0      	movs	r1, #208	@ 0xd0
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f002 f822 	bl	8008418 <HAL_I2C_Mem_Read_IT>
}
 80063d4:	bf00      	nop
 80063d6:	3708      	adds	r7, #8
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}
 80063dc:	2000059c 	.word	0x2000059c
 80063e0:	20000598 	.word	0x20000598
 80063e4:	00000000 	.word	0x00000000

080063e8 <MPU6050_Yaw_RxCpltCallback>:
/**
 * @brief Questa funzione DEVE essere chiamata dall'utente all'interno
 *        di HAL_I2C_MemRxCpltCallback() nel file main.c o i2c.c
 */
void MPU6050_Yaw_RxCpltCallback(I2C_HandleTypeDef *I2Cx)
{
 80063e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063ea:	b085      	sub	sp, #20
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
    // Verifica di sicurezza (opzionale: controllare se I2Cx->Instance == I2C_MPU)
    if (pYawStruct != NULL)
 80063f0:	4b55      	ldr	r3, [pc, #340]	@ (8006548 <MPU6050_Yaw_RxCpltCallback+0x160>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	f000 809c 	beq.w	8006532 <MPU6050_Yaw_RxCpltCallback+0x14a>
    {
        // 1. Ricostruzione dato RAW dal buffer
        pYawStruct->Gyro_Z_RAW = (int16_t)(yaw_buffer[0] << 8 | yaw_buffer[1]);
 80063fa:	4b54      	ldr	r3, [pc, #336]	@ (800654c <MPU6050_Yaw_RxCpltCallback+0x164>)
 80063fc:	781b      	ldrb	r3, [r3, #0]
 80063fe:	b21b      	sxth	r3, r3
 8006400:	021b      	lsls	r3, r3, #8
 8006402:	b219      	sxth	r1, r3
 8006404:	4b51      	ldr	r3, [pc, #324]	@ (800654c <MPU6050_Yaw_RxCpltCallback+0x164>)
 8006406:	785b      	ldrb	r3, [r3, #1]
 8006408:	b21a      	sxth	r2, r3
 800640a:	4b4f      	ldr	r3, [pc, #316]	@ (8006548 <MPU6050_Yaw_RxCpltCallback+0x160>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	430a      	orrs	r2, r1
 8006410:	b212      	sxth	r2, r2
 8006412:	801a      	strh	r2, [r3, #0]

        // 2. Conversione in dps
        pYawStruct->Gz = pYawStruct->Gyro_Z_RAW / 131.0 - gyroZ_bias;
 8006414:	4b4c      	ldr	r3, [pc, #304]	@ (8006548 <MPU6050_Yaw_RxCpltCallback+0x160>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f9b3 3000 	ldrsh.w	r3, [r3]
 800641c:	4618      	mov	r0, r3
 800641e:	f7fa f8a9 	bl	8000574 <__aeabi_i2d>
 8006422:	a347      	add	r3, pc, #284	@ (adr r3, 8006540 <MPU6050_Yaw_RxCpltCallback+0x158>)
 8006424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006428:	f7fa fa38 	bl	800089c <__aeabi_ddiv>
 800642c:	4602      	mov	r2, r0
 800642e:	460b      	mov	r3, r1
 8006430:	4610      	mov	r0, r2
 8006432:	4619      	mov	r1, r3
 8006434:	4b46      	ldr	r3, [pc, #280]	@ (8006550 <MPU6050_Yaw_RxCpltCallback+0x168>)
 8006436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800643a:	4c43      	ldr	r4, [pc, #268]	@ (8006548 <MPU6050_Yaw_RxCpltCallback+0x160>)
 800643c:	6824      	ldr	r4, [r4, #0]
 800643e:	f7f9 ff4b 	bl	80002d8 <__aeabi_dsub>
 8006442:	4602      	mov	r2, r0
 8006444:	460b      	mov	r3, r1
 8006446:	e9c4 2302 	strd	r2, r3, [r4, #8]

        // 3. Calcolo DT
        double dt = (double)(HAL_GetTick() - timer) / 1000;
 800644a:	f000 fee5 	bl	8007218 <HAL_GetTick>
 800644e:	4602      	mov	r2, r0
 8006450:	4b40      	ldr	r3, [pc, #256]	@ (8006554 <MPU6050_Yaw_RxCpltCallback+0x16c>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	1ad3      	subs	r3, r2, r3
 8006456:	4618      	mov	r0, r3
 8006458:	f7fa f87c 	bl	8000554 <__aeabi_ui2d>
 800645c:	f04f 0200 	mov.w	r2, #0
 8006460:	4b3d      	ldr	r3, [pc, #244]	@ (8006558 <MPU6050_Yaw_RxCpltCallback+0x170>)
 8006462:	f7fa fa1b 	bl	800089c <__aeabi_ddiv>
 8006466:	4602      	mov	r2, r0
 8006468:	460b      	mov	r3, r1
 800646a:	e9c7 2302 	strd	r2, r3, [r7, #8]
        timer = HAL_GetTick();
 800646e:	f000 fed3 	bl	8007218 <HAL_GetTick>
 8006472:	4603      	mov	r3, r0
 8006474:	4a37      	ldr	r2, [pc, #220]	@ (8006554 <MPU6050_Yaw_RxCpltCallback+0x16c>)
 8006476:	6013      	str	r3, [r2, #0]

        // 4. Integrazione sull'accumulatore double
        pYawStruct->_YawAcc += pYawStruct->Gz * dt;
 8006478:	4b33      	ldr	r3, [pc, #204]	@ (8006548 <MPU6050_Yaw_RxCpltCallback+0x160>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8006480:	4b31      	ldr	r3, [pc, #196]	@ (8006548 <MPU6050_Yaw_RxCpltCallback+0x160>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8006488:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800648c:	f7fa f8dc 	bl	8000648 <__aeabi_dmul>
 8006490:	4602      	mov	r2, r0
 8006492:	460b      	mov	r3, r1
 8006494:	492c      	ldr	r1, [pc, #176]	@ (8006548 <MPU6050_Yaw_RxCpltCallback+0x160>)
 8006496:	680e      	ldr	r6, [r1, #0]
 8006498:	4620      	mov	r0, r4
 800649a:	4629      	mov	r1, r5
 800649c:	f7f9 ff1e 	bl	80002dc <__adddf3>
 80064a0:	4602      	mov	r2, r0
 80064a2:	460b      	mov	r3, r1
 80064a4:	e9c6 2304 	strd	r2, r3, [r6, #16]

        // 5. Normalizzazione 0-360
        if (pYawStruct->_YawAcc >= 360.0) {
 80064a8:	4b27      	ldr	r3, [pc, #156]	@ (8006548 <MPU6050_Yaw_RxCpltCallback+0x160>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80064b0:	f04f 0200 	mov.w	r2, #0
 80064b4:	4b29      	ldr	r3, [pc, #164]	@ (800655c <MPU6050_Yaw_RxCpltCallback+0x174>)
 80064b6:	f7fa fb4d 	bl	8000b54 <__aeabi_dcmpge>
 80064ba:	4603      	mov	r3, r0
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d00f      	beq.n	80064e0 <MPU6050_Yaw_RxCpltCallback+0xf8>
            pYawStruct->_YawAcc -= 360.0;
 80064c0:	4b21      	ldr	r3, [pc, #132]	@ (8006548 <MPU6050_Yaw_RxCpltCallback+0x160>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80064c8:	4b1f      	ldr	r3, [pc, #124]	@ (8006548 <MPU6050_Yaw_RxCpltCallback+0x160>)
 80064ca:	681c      	ldr	r4, [r3, #0]
 80064cc:	f04f 0200 	mov.w	r2, #0
 80064d0:	4b22      	ldr	r3, [pc, #136]	@ (800655c <MPU6050_Yaw_RxCpltCallback+0x174>)
 80064d2:	f7f9 ff01 	bl	80002d8 <__aeabi_dsub>
 80064d6:	4602      	mov	r2, r0
 80064d8:	460b      	mov	r3, r1
 80064da:	e9c4 2304 	strd	r2, r3, [r4, #16]
 80064de:	e01b      	b.n	8006518 <MPU6050_Yaw_RxCpltCallback+0x130>
        } else if (pYawStruct->_YawAcc < 0.0) {
 80064e0:	4b19      	ldr	r3, [pc, #100]	@ (8006548 <MPU6050_Yaw_RxCpltCallback+0x160>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80064e8:	f04f 0200 	mov.w	r2, #0
 80064ec:	f04f 0300 	mov.w	r3, #0
 80064f0:	f7fa fb1c 	bl	8000b2c <__aeabi_dcmplt>
 80064f4:	4603      	mov	r3, r0
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d00e      	beq.n	8006518 <MPU6050_Yaw_RxCpltCallback+0x130>
            pYawStruct->_YawAcc += 360.0;
 80064fa:	4b13      	ldr	r3, [pc, #76]	@ (8006548 <MPU6050_Yaw_RxCpltCallback+0x160>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8006502:	4b11      	ldr	r3, [pc, #68]	@ (8006548 <MPU6050_Yaw_RxCpltCallback+0x160>)
 8006504:	681c      	ldr	r4, [r3, #0]
 8006506:	f04f 0200 	mov.w	r2, #0
 800650a:	4b14      	ldr	r3, [pc, #80]	@ (800655c <MPU6050_Yaw_RxCpltCallback+0x174>)
 800650c:	f7f9 fee6 	bl	80002dc <__adddf3>
 8006510:	4602      	mov	r2, r0
 8006512:	460b      	mov	r3, r1
 8006514:	e9c4 2304 	strd	r2, r3, [r4, #16]
        }

        // 6. Output finale uint16
        pYawStruct->KalmanAngleZ = (uint16_t)(pYawStruct->_YawAcc);
 8006518:	4b0b      	ldr	r3, [pc, #44]	@ (8006548 <MPU6050_Yaw_RxCpltCallback+0x160>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8006520:	4909      	ldr	r1, [pc, #36]	@ (8006548 <MPU6050_Yaw_RxCpltCallback+0x160>)
 8006522:	680c      	ldr	r4, [r1, #0]
 8006524:	4610      	mov	r0, r2
 8006526:	4619      	mov	r1, r3
 8006528:	f7fa fb28 	bl	8000b7c <__aeabi_d2uiz>
 800652c:	4603      	mov	r3, r0
 800652e:	b29b      	uxth	r3, r3
 8006530:	8323      	strh	r3, [r4, #24]
    }
}
 8006532:	bf00      	nop
 8006534:	3714      	adds	r7, #20
 8006536:	46bd      	mov	sp, r7
 8006538:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800653a:	bf00      	nop
 800653c:	f3af 8000 	nop.w
 8006540:	00000000 	.word	0x00000000
 8006544:	40606000 	.word	0x40606000
 8006548:	2000059c 	.word	0x2000059c
 800654c:	20000598 	.word	0x20000598
 8006550:	20000590 	.word	0x20000590
 8006554:	2000058c 	.word	0x2000058c
 8006558:	408f4000 	.word	0x408f4000
 800655c:	40768000 	.word	0x40768000

08006560 <HAL_I2C_MasterRxCpltCallback>:
static PacketData rx_buffer;   // Buffer di ricezione
static PacketData valid_data;  // Ultimo dato valido
static volatile uint8_t rx_active = 0; // Flag stato ricezione

// Callback ricezione completata
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a09      	ldr	r2, [pc, #36]	@ (8006594 <HAL_I2C_MasterRxCpltCallback+0x34>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d109      	bne.n	8006586 <HAL_I2C_MasterRxCpltCallback+0x26>
        valid_data = rx_buffer; // Aggiorna dato valido
 8006572:	4b09      	ldr	r3, [pc, #36]	@ (8006598 <HAL_I2C_MasterRxCpltCallback+0x38>)
 8006574:	4a09      	ldr	r2, [pc, #36]	@ (800659c <HAL_I2C_MasterRxCpltCallback+0x3c>)
 8006576:	e892 0003 	ldmia.w	r2, {r0, r1}
 800657a:	6018      	str	r0, [r3, #0]
 800657c:	3304      	adds	r3, #4
 800657e:	8019      	strh	r1, [r3, #0]
        rx_active = 0;          // Segnala fine
 8006580:	4b07      	ldr	r3, [pc, #28]	@ (80065a0 <HAL_I2C_MasterRxCpltCallback+0x40>)
 8006582:	2200      	movs	r2, #0
 8006584:	701a      	strb	r2, [r3, #0]
    }
}
 8006586:	bf00      	nop
 8006588:	370c      	adds	r7, #12
 800658a:	46bd      	mov	sp, r7
 800658c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006590:	4770      	bx	lr
 8006592:	bf00      	nop
 8006594:	40005400 	.word	0x40005400
 8006598:	200005a8 	.word	0x200005a8
 800659c:	200005a0 	.word	0x200005a0
 80065a0:	200005ae 	.word	0x200005ae

080065a4 <HAL_I2C_ErrorCallback>:

// Callback errore
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a05      	ldr	r2, [pc, #20]	@ (80065c8 <HAL_I2C_ErrorCallback+0x24>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d102      	bne.n	80065bc <HAL_I2C_ErrorCallback+0x18>
        // In caso di errore NON aggiorniamo valid_data (mantiene ultimo valore)
        rx_active = 0;          // Segnala fine (per sbloccare il main)
 80065b6:	4b05      	ldr	r3, [pc, #20]	@ (80065cc <HAL_I2C_ErrorCallback+0x28>)
 80065b8:	2200      	movs	r2, #0
 80065ba:	701a      	strb	r2, [r3, #0]
    }
}
 80065bc:	bf00      	nop
 80065be:	370c      	adds	r7, #12
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr
 80065c8:	40005400 	.word	0x40005400
 80065cc:	200005ae 	.word	0x200005ae

080065d0 <PadReceiver_Request>:

void PadReceiver_Request(void) {
 80065d0:	b580      	push	{r7, lr}
 80065d2:	af00      	add	r7, sp, #0
    if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_READY) {
 80065d4:	480d      	ldr	r0, [pc, #52]	@ (800660c <PadReceiver_Request+0x3c>)
 80065d6:	f002 f86a 	bl	80086ae <HAL_I2C_GetState>
 80065da:	4603      	mov	r3, r0
 80065dc:	2b20      	cmp	r3, #32
 80065de:	d10f      	bne.n	8006600 <PadReceiver_Request+0x30>
        rx_active = 1;
 80065e0:	4b0b      	ldr	r3, [pc, #44]	@ (8006610 <PadReceiver_Request+0x40>)
 80065e2:	2201      	movs	r2, #1
 80065e4:	701a      	strb	r2, [r3, #0]
        // Avvia ricezione interrupt (Indirizzo 0x60)
        if (HAL_I2C_Master_Receive_IT(&hi2c1, 0x60, (uint8_t*) &rx_buffer, sizeof(PacketData)) != HAL_OK) {
 80065e6:	2306      	movs	r3, #6
 80065e8:	4a0a      	ldr	r2, [pc, #40]	@ (8006614 <PadReceiver_Request+0x44>)
 80065ea:	2160      	movs	r1, #96	@ 0x60
 80065ec:	4807      	ldr	r0, [pc, #28]	@ (800660c <PadReceiver_Request+0x3c>)
 80065ee:	f001 fc75 	bl	8007edc <HAL_I2C_Master_Receive_IT>
 80065f2:	4603      	mov	r3, r0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d006      	beq.n	8006606 <PadReceiver_Request+0x36>
            rx_active = 0; // Errore avvio, sblocca subito
 80065f8:	4b05      	ldr	r3, [pc, #20]	@ (8006610 <PadReceiver_Request+0x40>)
 80065fa:	2200      	movs	r2, #0
 80065fc:	701a      	strb	r2, [r3, #0]
        }
    } else {
        rx_active = 0; // Periferica occupata
    }
}
 80065fe:	e002      	b.n	8006606 <PadReceiver_Request+0x36>
        rx_active = 0; // Periferica occupata
 8006600:	4b03      	ldr	r3, [pc, #12]	@ (8006610 <PadReceiver_Request+0x40>)
 8006602:	2200      	movs	r2, #0
 8006604:	701a      	strb	r2, [r3, #0]
}
 8006606:	bf00      	nop
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	200002ac 	.word	0x200002ac
 8006610:	200005ae 	.word	0x200005ae
 8006614:	200005a0 	.word	0x200005a0

08006618 <PadReceiver_IsDone>:

uint8_t PadReceiver_IsDone(void) {
 8006618:	b480      	push	{r7}
 800661a:	af00      	add	r7, sp, #0
    return (rx_active == 0);
 800661c:	4b06      	ldr	r3, [pc, #24]	@ (8006638 <PadReceiver_IsDone+0x20>)
 800661e:	781b      	ldrb	r3, [r3, #0]
 8006620:	b2db      	uxtb	r3, r3
 8006622:	2b00      	cmp	r3, #0
 8006624:	bf0c      	ite	eq
 8006626:	2301      	moveq	r3, #1
 8006628:	2300      	movne	r3, #0
 800662a:	b2db      	uxtb	r3, r3
}
 800662c:	4618      	mov	r0, r3
 800662e:	46bd      	mov	sp, r7
 8006630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006634:	4770      	bx	lr
 8006636:	bf00      	nop
 8006638:	200005ae 	.word	0x200005ae

0800663c <PadReceiver_Read>:

void PadReceiver_Read(BUS_RemoteController* bus_rc) {
 800663c:	b480      	push	{r7}
 800663e:	b083      	sub	sp, #12
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
    bus_rc->x_lever = valid_data.rx;
 8006644:	4b09      	ldr	r3, [pc, #36]	@ (800666c <PadReceiver_Read+0x30>)
 8006646:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	801a      	strh	r2, [r3, #0]
    bus_rc->y_lever = valid_data.ly;
 800664e:	4b07      	ldr	r3, [pc, #28]	@ (800666c <PadReceiver_Read+0x30>)
 8006650:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	805a      	strh	r2, [r3, #2]
    bus_rc->buttons = valid_data.buttons;
 8006658:	4b04      	ldr	r3, [pc, #16]	@ (800666c <PadReceiver_Read+0x30>)
 800665a:	889a      	ldrh	r2, [r3, #4]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	809a      	strh	r2, [r3, #4]
 8006660:	bf00      	nop
 8006662:	370c      	adds	r7, #12
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr
 800666c:	200005a8 	.word	0x200005a8

08006670 <Sonar_InitAll>:

extern TIM_HandleTypeDef htim2;

hcsr04_t sonarLeft, sonarFront, sonarRight;

uint8_t Sonar_InitAll(void) {
 8006670:	b580      	push	{r7, lr}
 8006672:	b082      	sub	sp, #8
 8006674:	af02      	add	r7, sp, #8
	if (hcsr04_init(&sonarLeft, SonarLeftTrig_GPIO_Port, SonarLeftTrig_Pin, &htim2,
 8006676:	2308      	movs	r3, #8
 8006678:	9300      	str	r3, [sp, #0]
 800667a:	4b16      	ldr	r3, [pc, #88]	@ (80066d4 <Sonar_InitAll+0x64>)
 800667c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006680:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8006684:	4814      	ldr	r0, [pc, #80]	@ (80066d8 <Sonar_InitAll+0x68>)
 8006686:	f7ff fc82 	bl	8005f8e <hcsr04_init>
 800668a:	4603      	mov	r3, r0
 800668c:	2b01      	cmp	r3, #1
 800668e:	d001      	beq.n	8006694 <Sonar_InitAll+0x24>
			SONAR_LEFT_CHANNEL) != HCSR04_OK) return 1;
 8006690:	2301      	movs	r3, #1
 8006692:	e01b      	b.n	80066cc <Sonar_InitAll+0x5c>
	if (hcsr04_init(&sonarFront, SonarFrontTrig_GPIO_Port, SonarFrontTrig_Pin, &htim2,
 8006694:	2304      	movs	r3, #4
 8006696:	9300      	str	r3, [sp, #0]
 8006698:	4b0e      	ldr	r3, [pc, #56]	@ (80066d4 <Sonar_InitAll+0x64>)
 800669a:	2240      	movs	r2, #64	@ 0x40
 800669c:	490f      	ldr	r1, [pc, #60]	@ (80066dc <Sonar_InitAll+0x6c>)
 800669e:	4810      	ldr	r0, [pc, #64]	@ (80066e0 <Sonar_InitAll+0x70>)
 80066a0:	f7ff fc75 	bl	8005f8e <hcsr04_init>
 80066a4:	4603      	mov	r3, r0
 80066a6:	2b01      	cmp	r3, #1
 80066a8:	d001      	beq.n	80066ae <Sonar_InitAll+0x3e>
			SONAR_FRONT_CHANNEL) != HCSR04_OK) return 1 ;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e00e      	b.n	80066cc <Sonar_InitAll+0x5c>
	if (hcsr04_init(&sonarRight, SonarRightTrig_GPIO_Port, SonarRightTrig_Pin, &htim2,
 80066ae:	230c      	movs	r3, #12
 80066b0:	9300      	str	r3, [sp, #0]
 80066b2:	4b08      	ldr	r3, [pc, #32]	@ (80066d4 <Sonar_InitAll+0x64>)
 80066b4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80066b8:	4908      	ldr	r1, [pc, #32]	@ (80066dc <Sonar_InitAll+0x6c>)
 80066ba:	480a      	ldr	r0, [pc, #40]	@ (80066e4 <Sonar_InitAll+0x74>)
 80066bc:	f7ff fc67 	bl	8005f8e <hcsr04_init>
 80066c0:	4603      	mov	r3, r0
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d001      	beq.n	80066ca <Sonar_InitAll+0x5a>
			SONAR_RIGHT_CHANNEL) != HCSR04_OK) return 1;
 80066c6:	2301      	movs	r3, #1
 80066c8:	e000      	b.n	80066cc <Sonar_InitAll+0x5c>
	return 0;
 80066ca:	2300      	movs	r3, #0
}
 80066cc:	4618      	mov	r0, r3
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bd80      	pop	{r7, pc}
 80066d2:	bf00      	nop
 80066d4:	200003cc 	.word	0x200003cc
 80066d8:	200005b0 	.word	0x200005b0
 80066dc:	48000400 	.word	0x48000400
 80066e0:	200005cc 	.word	0x200005cc
 80066e4:	200005e8 	.word	0x200005e8

080066e8 <StartSonarTimer>:

void StartSonarTimer(void) {
 80066e8:	b580      	push	{r7, lr}
 80066ea:	af00      	add	r7, sp, #0
    // Avvia il contatore base senza interruzioni di update (non servono per HCSR04 standard)
    HAL_TIM_Base_Start(sonarLeft.echo_tim);
 80066ec:	4b0f      	ldr	r3, [pc, #60]	@ (800672c <StartSonarTimer+0x44>)
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	4618      	mov	r0, r3
 80066f2:	f004 fffd 	bl	800b6f0 <HAL_TIM_Base_Start>

    // Avvia i canali di Input Capture MA mantiene le interruzioni DISABILITATE.
    // Sar hcsr04_trigger() ad abilitare l'interrupt specifico "on demand".
    HAL_TIM_IC_Start(sonarLeft.echo_tim, sonarLeft.echo_channel);
 80066f6:	4b0d      	ldr	r3, [pc, #52]	@ (800672c <StartSonarTimer+0x44>)
 80066f8:	689b      	ldr	r3, [r3, #8]
 80066fa:	4a0c      	ldr	r2, [pc, #48]	@ (800672c <StartSonarTimer+0x44>)
 80066fc:	8992      	ldrh	r2, [r2, #12]
 80066fe:	4611      	mov	r1, r2
 8006700:	4618      	mov	r0, r3
 8006702:	f005 f9bb 	bl	800ba7c <HAL_TIM_IC_Start>
    HAL_TIM_IC_Start(sonarFront.echo_tim, sonarFront.echo_channel);
 8006706:	4b0a      	ldr	r3, [pc, #40]	@ (8006730 <StartSonarTimer+0x48>)
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	4a09      	ldr	r2, [pc, #36]	@ (8006730 <StartSonarTimer+0x48>)
 800670c:	8992      	ldrh	r2, [r2, #12]
 800670e:	4611      	mov	r1, r2
 8006710:	4618      	mov	r0, r3
 8006712:	f005 f9b3 	bl	800ba7c <HAL_TIM_IC_Start>
    HAL_TIM_IC_Start(sonarRight.echo_tim, sonarRight.echo_channel);
 8006716:	4b07      	ldr	r3, [pc, #28]	@ (8006734 <StartSonarTimer+0x4c>)
 8006718:	689b      	ldr	r3, [r3, #8]
 800671a:	4a06      	ldr	r2, [pc, #24]	@ (8006734 <StartSonarTimer+0x4c>)
 800671c:	8992      	ldrh	r2, [r2, #12]
 800671e:	4611      	mov	r1, r2
 8006720:	4618      	mov	r0, r3
 8006722:	f005 f9ab 	bl	800ba7c <HAL_TIM_IC_Start>
}
 8006726:	bf00      	nop
 8006728:	bd80      	pop	{r7, pc}
 800672a:	bf00      	nop
 800672c:	200005b0 	.word	0x200005b0
 8006730:	200005cc 	.word	0x200005cc
 8006734:	200005e8 	.word	0x200005e8

08006738 <computeCRC>:
/* ---------------------------- */

extern CRC_HandleTypeDef hcrc;


void computeCRC(uint8_t* buffer, uint32_t bufferLength){
 8006738:	b580      	push	{r7, lr}
 800673a:	b084      	sub	sp, #16
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	6039      	str	r1, [r7, #0]
    uint32_t crc;

    crc = HAL_CRC_Calculate(&hcrc, (uint32_t*) buffer, bufferLength);
 8006742:	683a      	ldr	r2, [r7, #0]
 8006744:	6879      	ldr	r1, [r7, #4]
 8006746:	4807      	ldr	r0, [pc, #28]	@ (8006764 <computeCRC+0x2c>)
 8006748:	f000 ff08 	bl	800755c <HAL_CRC_Calculate>
 800674c:	4603      	mov	r3, r0
 800674e:	60fb      	str	r3, [r7, #12]
    //crc =  0x41424344; //per rompere la board 1

    memcpy(&(buffer[bufferLength]), &crc, CRC_SIZE);
 8006750:	687a      	ldr	r2, [r7, #4]
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	4413      	add	r3, r2
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	601a      	str	r2, [r3, #0]
}
 800675a:	bf00      	nop
 800675c:	3710      	adds	r7, #16
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}
 8006762:	bf00      	nop
 8006764:	20000288 	.word	0x20000288

08006768 <compareCRC>:

uint8_t compareCRC(uint8_t* buffer, uint32_t bufferLength){
 8006768:	b580      	push	{r7, lr}
 800676a:	b084      	sub	sp, #16
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	6039      	str	r1, [r7, #0]
    uint32_t crc_received;
    memcpy(&crc_received, &(buffer[bufferLength]), CRC_SIZE);
 8006772:	687a      	ldr	r2, [r7, #4]
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	4413      	add	r3, r2
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	60bb      	str	r3, [r7, #8]

    uint32_t crc_computed;
    crc_computed = HAL_CRC_Calculate(&hcrc, (uint32_t*) buffer, bufferLength);
 800677c:	683a      	ldr	r2, [r7, #0]
 800677e:	6879      	ldr	r1, [r7, #4]
 8006780:	4807      	ldr	r0, [pc, #28]	@ (80067a0 <compareCRC+0x38>)
 8006782:	f000 feeb 	bl	800755c <HAL_CRC_Calculate>
 8006786:	60f8      	str	r0, [r7, #12]

        sprintf(msg, "CRC received: 0x%08lX\r\n", crc_received);
        UART_PRINT(msg);
    #endif

    if (crc_computed == crc_received){
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	68fa      	ldr	r2, [r7, #12]
 800678c:	429a      	cmp	r2, r3
 800678e:	d101      	bne.n	8006794 <compareCRC+0x2c>
        return 1;
 8006790:	2301      	movs	r3, #1
 8006792:	e000      	b.n	8006796 <compareCRC+0x2e>
    }
    PRINT_DBG("Mismatch\n\r");
    return 0;
 8006794:	2300      	movs	r3, #0
}
 8006796:	4618      	mov	r0, r3
 8006798:	3710      	adds	r7, #16
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
 800679e:	bf00      	nop
 80067a0:	20000288 	.word	0x20000288

080067a4 <setComunicationHandler>:
static uint8_t received_ack; 	  				// variabile di ricezione per l'ack

static UART_HandleTypeDef *current_handler; 	// Handler comunicazione

/* Handler */
void setComunicationHandler(UART_HandleTypeDef *uart_handler) {
 80067a4:	b480      	push	{r7}
 80067a6:	b083      	sub	sp, #12
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
    current_handler = uart_handler;
 80067ac:	4a04      	ldr	r2, [pc, #16]	@ (80067c0 <setComunicationHandler+0x1c>)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6013      	str	r3, [r2, #0]
}
 80067b2:	bf00      	nop
 80067b4:	370c      	adds	r7, #12
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr
 80067be:	bf00      	nop
 80067c0:	20000608 	.word	0x20000608

080067c4 <checkRTR>:
}

/* Trasmissione */

//ritorna GPIO_PIN_RESET oppure GPIO_PIN_SET. Rispettivamente 0 o 1.
uint8_t checkRTR(void) {
 80067c4:	b580      	push	{r7, lr}
 80067c6:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(RTR_IN_GPIO_Port, RTR_IN_Pin);
 80067c8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80067cc:	4802      	ldr	r0, [pc, #8]	@ (80067d8 <checkRTR+0x14>)
 80067ce:	f001 fab9 	bl	8007d44 <HAL_GPIO_ReadPin>
 80067d2:	4603      	mov	r3, r0
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	bd80      	pop	{r7, pc}
 80067d8:	48000800 	.word	0x48000800

080067dc <UART_TransmitIT>:

void UART_TransmitIT(uint8_t *pData, size_t size) {
 80067dc:	b580      	push	{r7, lr}
 80067de:	b082      	sub	sp, #8
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
 80067e4:	6039      	str	r1, [r7, #0]
    PRINT_DBG("B2 Transmitted\n\r\r\n");
    //HAL_UART_Transmit(current_handler, pData, size, HAL_MAX_DELAY);
    HAL_UART_Transmit_IT(current_handler, pData, size);
 80067e6:	4b06      	ldr	r3, [pc, #24]	@ (8006800 <UART_TransmitIT+0x24>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	683a      	ldr	r2, [r7, #0]
 80067ec:	b292      	uxth	r2, r2
 80067ee:	6879      	ldr	r1, [r7, #4]
 80067f0:	4618      	mov	r0, r3
 80067f2:	f006 fdbd 	bl	800d370 <HAL_UART_Transmit_IT>
}
 80067f6:	bf00      	nop
 80067f8:	3708      	adds	r7, #8
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
 80067fe:	bf00      	nop
 8006800:	20000608 	.word	0x20000608

08006804 <setRTR>:

/* Ricezione */

void setRTR(void) {
 8006804:	b580      	push	{r7, lr}
 8006806:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RTR_OUT_GPIO_Port, RTR_OUT_Pin, GPIO_PIN_SET);
 8006808:	2201      	movs	r2, #1
 800680a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800680e:	4802      	ldr	r0, [pc, #8]	@ (8006818 <setRTR+0x14>)
 8006810:	f001 fab0 	bl	8007d74 <HAL_GPIO_WritePin>
}
 8006814:	bf00      	nop
 8006816:	bd80      	pop	{r7, pc}
 8006818:	48000800 	.word	0x48000800

0800681c <resetRTR>:

void resetRTR() {
 800681c:	b580      	push	{r7, lr}
 800681e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RTR_OUT_GPIO_Port, RTR_OUT_Pin, GPIO_PIN_RESET);
 8006820:	2200      	movs	r2, #0
 8006822:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006826:	4802      	ldr	r0, [pc, #8]	@ (8006830 <resetRTR+0x14>)
 8006828:	f001 faa4 	bl	8007d74 <HAL_GPIO_WritePin>
}
 800682c:	bf00      	nop
 800682e:	bd80      	pop	{r7, pc}
 8006830:	48000800 	.word	0x48000800

08006834 <UART_ReceiveIT>:

void UART_ReceiveIT(uint8_t *pData, size_t size) {
 8006834:	b580      	push	{r7, lr}
 8006836:	b082      	sub	sp, #8
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
    receivedFlag = 0;             //pulisco il falg
 800683e:	4b0b      	ldr	r3, [pc, #44]	@ (800686c <UART_ReceiveIT+0x38>)
 8006840:	2200      	movs	r2, #0
 8006842:	701a      	strb	r2, [r3, #0]
    PRINT_DBG("B2 Wait receive\n\r");

    if (HAL_UART_Receive_IT(current_handler, pData, size) != HAL_OK) {
 8006844:	4b0a      	ldr	r3, [pc, #40]	@ (8006870 <UART_ReceiveIT+0x3c>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	683a      	ldr	r2, [r7, #0]
 800684a:	b292      	uxth	r2, r2
 800684c:	6879      	ldr	r1, [r7, #4]
 800684e:	4618      	mov	r0, r3
 8006850:	f006 fe22 	bl	800d498 <HAL_UART_Receive_IT>
 8006854:	4603      	mov	r3, r0
 8006856:	2b00      	cmp	r3, #0
 8006858:	d004      	beq.n	8006864 <UART_ReceiveIT+0x30>
    	HAL_GPIO_WritePin(LedDebug_GPIO_Port, LedDebug_Pin, GPIO_PIN_SET);
 800685a:	2201      	movs	r2, #1
 800685c:	2180      	movs	r1, #128	@ 0x80
 800685e:	4805      	ldr	r0, [pc, #20]	@ (8006874 <UART_ReceiveIT+0x40>)
 8006860:	f001 fa88 	bl	8007d74 <HAL_GPIO_WritePin>
        PRINT_DBG("B2 RECEVE_INIT_ERR\n\r");
    }
}
 8006864:	bf00      	nop
 8006866:	3708      	adds	r7, #8
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}
 800686c:	20000604 	.word	0x20000604
 8006870:	20000608 	.word	0x20000608
 8006874:	48000400 	.word	0x48000400

08006878 <hasReceived>:

uint8_t hasReceived(void) {
 8006878:	b480      	push	{r7}
 800687a:	af00      	add	r7, sp, #0
    return receivedFlag;
 800687c:	4b03      	ldr	r3, [pc, #12]	@ (800688c <hasReceived+0x14>)
 800687e:	781b      	ldrb	r3, [r3, #0]
 8006880:	b2db      	uxtb	r3, r3
}
 8006882:	4618      	mov	r0, r3
 8006884:	46bd      	mov	sp, r7
 8006886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688a:	4770      	bx	lr
 800688c:	20000604 	.word	0x20000604

08006890 <UART_ReceiveAck>:

void UART_ReceiveAck(void) {
 8006890:	b580      	push	{r7, lr}
 8006892:	af00      	add	r7, sp, #0
    received_ack = 0; // Pulizia
 8006894:	4b04      	ldr	r3, [pc, #16]	@ (80068a8 <UART_ReceiveAck+0x18>)
 8006896:	2200      	movs	r2, #0
 8006898:	701a      	strb	r2, [r3, #0]
    UART_ReceiveIT(&received_ack, 1);
 800689a:	2101      	movs	r1, #1
 800689c:	4802      	ldr	r0, [pc, #8]	@ (80068a8 <UART_ReceiveAck+0x18>)
 800689e:	f7ff ffc9 	bl	8006834 <UART_ReceiveIT>
}
 80068a2:	bf00      	nop
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	20000605 	.word	0x20000605

080068ac <UART_CheckAck>:

uint8_t UART_CheckAck(void) {
 80068ac:	b480      	push	{r7}
 80068ae:	af00      	add	r7, sp, #0
    return received_ack;
 80068b0:	4b03      	ldr	r3, [pc, #12]	@ (80068c0 <UART_CheckAck+0x14>)
 80068b2:	781b      	ldrb	r3, [r3, #0]
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr
 80068be:	bf00      	nop
 80068c0:	20000605 	.word	0x20000605

080068c4 <UART_SendAck>:

void UART_SendAck(void) {
 80068c4:	b580      	push	{r7, lr}
 80068c6:	af00      	add	r7, sp, #0
    UART_TransmitIT((uint8_t*) &ack, 1);
 80068c8:	2101      	movs	r1, #1
 80068ca:	4802      	ldr	r0, [pc, #8]	@ (80068d4 <UART_SendAck+0x10>)
 80068cc:	f7ff ff86 	bl	80067dc <UART_TransmitIT>
}
 80068d0:	bf00      	nop
 80068d2:	bd80      	pop	{r7, pc}
 80068d4:	080107dc 	.word	0x080107dc

080068d8 <UART_SendNack>:

void UART_SendNack(void) {
 80068d8:	b580      	push	{r7, lr}
 80068da:	af00      	add	r7, sp, #0
    UART_TransmitIT((uint8_t*) &nack, 1);
 80068dc:	2101      	movs	r1, #1
 80068de:	4802      	ldr	r0, [pc, #8]	@ (80068e8 <UART_SendNack+0x10>)
 80068e0:	f7ff ff7c 	bl	80067dc <UART_TransmitIT>
}
 80068e4:	bf00      	nop
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	080107dd 	.word	0x080107dd

080068ec <GyroscopeTest>:
uint8_t dummyReceiveGyro;

// Flag gestito in stm32g4xx_it.c (Printer UART Callback)
extern volatile uint8_t flow_control_flag;

void GyroscopeTest(void) {
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b094      	sub	sp, #80	@ 0x50
 80068f0:	af02      	add	r7, sp, #8

    // Abilita interrupt ricezione UART per uscire dal loop alla pressione di un tasto
    // L'interrupt handler in stm32g4xx_it.c imposter flow_control_flag = 1
    HAL_UART_Receive_IT(&huart2, &dummyReceiveGyro, 1);
 80068f2:	2201      	movs	r2, #1
 80068f4:	4920      	ldr	r1, [pc, #128]	@ (8006978 <GyroscopeTest+0x8c>)
 80068f6:	4821      	ldr	r0, [pc, #132]	@ (800697c <GyroscopeTest+0x90>)
 80068f8:	f006 fdce 	bl	800d498 <HAL_UART_Receive_IT>
    
    printMsg("\r\n--- START Gyroscope Test ---\r\n");
 80068fc:	4820      	ldr	r0, [pc, #128]	@ (8006980 <GyroscopeTest+0x94>)
 80068fe:	f000 f89a 	bl	8006a36 <printMsg_impl>
    printMsg("Press any key to exit.\r\n");
 8006902:	4820      	ldr	r0, [pc, #128]	@ (8006984 <GyroscopeTest+0x98>)
 8006904:	f000 f897 	bl	8006a36 <printMsg_impl>

    while (1) {
        // Controllo uscita
        if (flow_control_flag) {
 8006908:	4b1f      	ldr	r3, [pc, #124]	@ (8006988 <GyroscopeTest+0x9c>)
 800690a:	781b      	ldrb	r3, [r3, #0]
 800690c:	b2db      	uxtb	r3, r3
 800690e:	2b00      	cmp	r3, #0
 8006910:	d006      	beq.n	8006920 <GyroscopeTest+0x34>
            flow_control_flag = 0;
 8006912:	4b1d      	ldr	r3, [pc, #116]	@ (8006988 <GyroscopeTest+0x9c>)
 8006914:	2200      	movs	r2, #0
 8006916:	701a      	strb	r2, [r3, #0]
            printMsg("\r\n--- END Gyroscope Test ---\r\n");
 8006918:	481c      	ldr	r0, [pc, #112]	@ (800698c <GyroscopeTest+0xa0>)
 800691a:	f000 f88c 	bl	8006a36 <printMsg_impl>
        printMsg(buf);

        // Delay leggibile (10 Hz)
        HAL_Delay(100);
    }
}
 800691e:	e028      	b.n	8006972 <GyroscopeTest+0x86>
        gyro_done = 0;
 8006920:	4b1b      	ldr	r3, [pc, #108]	@ (8006990 <GyroscopeTest+0xa4>)
 8006922:	2200      	movs	r2, #0
 8006924:	701a      	strb	r2, [r3, #0]
        MPU6050_Read_Yaw_IT(&hi2c3, &MPU6050_Yaw);
 8006926:	491b      	ldr	r1, [pc, #108]	@ (8006994 <GyroscopeTest+0xa8>)
 8006928:	481b      	ldr	r0, [pc, #108]	@ (8006998 <GyroscopeTest+0xac>)
 800692a:	f7ff fd41 	bl	80063b0 <MPU6050_Read_Yaw_IT>
        uint32_t startTick = HAL_GetTick();
 800692e:	f000 fc73 	bl	8007218 <HAL_GetTick>
 8006932:	6478      	str	r0, [r7, #68]	@ 0x44
        while (!gyro_done && (HAL_GetTick() - startTick < 50));
 8006934:	bf00      	nop
 8006936:	4b16      	ldr	r3, [pc, #88]	@ (8006990 <GyroscopeTest+0xa4>)
 8006938:	781b      	ldrb	r3, [r3, #0]
 800693a:	b2db      	uxtb	r3, r3
 800693c:	2b00      	cmp	r3, #0
 800693e:	d106      	bne.n	800694e <GyroscopeTest+0x62>
 8006940:	f000 fc6a 	bl	8007218 <HAL_GetTick>
 8006944:	4602      	mov	r2, r0
 8006946:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006948:	1ad3      	subs	r3, r2, r3
 800694a:	2b31      	cmp	r3, #49	@ 0x31
 800694c:	d9f3      	bls.n	8006936 <GyroscopeTest+0x4a>
        sprintf(buf, "YAW (Raw/Angle): %.2f / %u\r\n",
 800694e:	4b11      	ldr	r3, [pc, #68]	@ (8006994 <GyroscopeTest+0xa8>)
 8006950:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
                MPU6050_Yaw.KalmanAngleZ);
 8006954:	490f      	ldr	r1, [pc, #60]	@ (8006994 <GyroscopeTest+0xa8>)
 8006956:	8b09      	ldrh	r1, [r1, #24]
        sprintf(buf, "YAW (Raw/Angle): %.2f / %u\r\n",
 8006958:	1d38      	adds	r0, r7, #4
 800695a:	9100      	str	r1, [sp, #0]
 800695c:	490f      	ldr	r1, [pc, #60]	@ (800699c <GyroscopeTest+0xb0>)
 800695e:	f008 ffe9 	bl	800f934 <siprintf>
        printMsg(buf);
 8006962:	1d3b      	adds	r3, r7, #4
 8006964:	4618      	mov	r0, r3
 8006966:	f000 f866 	bl	8006a36 <printMsg_impl>
        HAL_Delay(100);
 800696a:	2064      	movs	r0, #100	@ 0x64
 800696c:	f000 fc60 	bl	8007230 <HAL_Delay>
    while (1) {
 8006970:	e7ca      	b.n	8006908 <GyroscopeTest+0x1c>
}
 8006972:	3748      	adds	r7, #72	@ 0x48
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}
 8006978:	2000060c 	.word	0x2000060c
 800697c:	200004f8 	.word	0x200004f8
 8006980:	08010318 	.word	0x08010318
 8006984:	0801033c 	.word	0x0801033c
 8006988:	20000357 	.word	0x20000357
 800698c:	08010358 	.word	0x08010358
 8006990:	20000378 	.word	0x20000378
 8006994:	20000358 	.word	0x20000358
 8006998:	20000300 	.word	0x20000300
 800699c:	08010378 	.word	0x08010378

080069a0 <setPrinterHandler>:
/* UART corrente                                      */
/* -------------------------------------------------- */
static UART_HandleTypeDef *current_printer;

void setPrinterHandler(UART_HandleTypeDef *huart)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
    if (huart != NULL) {
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d002      	beq.n	80069b4 <setPrinterHandler+0x14>
        current_printer = huart;
 80069ae:	4a04      	ldr	r2, [pc, #16]	@ (80069c0 <setPrinterHandler+0x20>)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6013      	str	r3, [r2, #0]
    }
}
 80069b4:	bf00      	nop
 80069b6:	370c      	adds	r7, #12
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr
 80069c0:	20000610 	.word	0x20000610

080069c4 <getPrinterHandler>:

UART_HandleTypeDef* getPrinterHandler(void) {
 80069c4:	b480      	push	{r7}
 80069c6:	af00      	add	r7, sp, #0
    return current_printer; // O il nome della variabile statica usata in setPrinter
 80069c8:	4b03      	ldr	r3, [pc, #12]	@ (80069d8 <getPrinterHandler+0x14>)
 80069ca:	681b      	ldr	r3, [r3, #0]
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	46bd      	mov	sp, r7
 80069d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d4:	4770      	bx	lr
 80069d6:	bf00      	nop
 80069d8:	20000610 	.word	0x20000610

080069dc <prv_tx_str>:

/* Utility interna: trasmette una stringa gi pronta */
static void prv_tx_str(const char *s)
{
 80069dc:	b590      	push	{r4, r7, lr}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d011      	beq.n	8006a0e <prv_tx_str+0x32>
    if (current_printer == NULL) return;
 80069ea:	4b0c      	ldr	r3, [pc, #48]	@ (8006a1c <prv_tx_str+0x40>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d00f      	beq.n	8006a12 <prv_tx_str+0x36>

    HAL_UART_Transmit(current_printer, (uint8_t*)s, (uint16_t)strlen(s), HAL_MAX_DELAY);
 80069f2:	4b0a      	ldr	r3, [pc, #40]	@ (8006a1c <prv_tx_str+0x40>)
 80069f4:	681c      	ldr	r4, [r3, #0]
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f7f9 fc12 	bl	8000220 <strlen>
 80069fc:	4603      	mov	r3, r0
 80069fe:	b29a      	uxth	r2, r3
 8006a00:	f04f 33ff 	mov.w	r3, #4294967295
 8006a04:	6879      	ldr	r1, [r7, #4]
 8006a06:	4620      	mov	r0, r4
 8006a08:	f006 fb5c 	bl	800d0c4 <HAL_UART_Transmit>
 8006a0c:	e002      	b.n	8006a14 <prv_tx_str+0x38>
    if (s == NULL) return;
 8006a0e:	bf00      	nop
 8006a10:	e000      	b.n	8006a14 <prv_tx_str+0x38>
    if (current_printer == NULL) return;
 8006a12:	bf00      	nop
}
 8006a14:	370c      	adds	r7, #12
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd90      	pop	{r4, r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	20000610 	.word	0x20000610

08006a20 <uartPrint>:

/* -------------------------------------------------- */
/* Base / low-level                                   */
/* -------------------------------------------------- */
void uartPrint(const char *msg)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b082      	sub	sp, #8
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
    prv_tx_str(msg);
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f7ff ffd7 	bl	80069dc <prv_tx_str>
}
 8006a2e:	bf00      	nop
 8006a30:	3708      	adds	r7, #8
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}

08006a36 <printMsg_impl>:

void printMsg_impl(const char *pData)
{
 8006a36:	b580      	push	{r7, lr}
 8006a38:	b082      	sub	sp, #8
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	6078      	str	r0, [r7, #4]
    prv_tx_str(pData);
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f7ff ffcc 	bl	80069dc <prv_tx_str>
}
 8006a44:	bf00      	nop
 8006a46:	3708      	adds	r7, #8
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	bd80      	pop	{r7, pc}

08006a4c <clearScreen>:

void clearScreen(void)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	af00      	add	r7, sp, #0
    printMsg(CLRSCR);
 8006a50:	4802      	ldr	r0, [pc, #8]	@ (8006a5c <clearScreen+0x10>)
 8006a52:	f7ff fff0 	bl	8006a36 <printMsg_impl>
}
 8006a56:	bf00      	nop
 8006a58:	bd80      	pop	{r7, pc}
 8006a5a:	bf00      	nop
 8006a5c:	08010398 	.word	0x08010398

08006a60 <printHeader>:

/* -------------------------------------------------- */
/* Strutture complesse (costruite con elementari)      */
/* -------------------------------------------------- */
void printHeader(const char *title)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b082      	sub	sp, #8
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
    printMsg(title);
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f7ff ffe4 	bl	8006a36 <printMsg_impl>
    printMsg("\r\n");
 8006a6e:	4803      	ldr	r0, [pc, #12]	@ (8006a7c <printHeader+0x1c>)
 8006a70:	f7ff ffe1 	bl	8006a36 <printMsg_impl>
}
 8006a74:	bf00      	nop
 8006a76:	3708      	adds	r7, #8
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}
 8006a7c:	080104e0 	.word	0x080104e0

08006a80 <printLabel>:

void printLabel(const char *label)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b082      	sub	sp, #8
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
    printMsg("  ");
 8006a88:	4806      	ldr	r0, [pc, #24]	@ (8006aa4 <printLabel+0x24>)
 8006a8a:	f7ff ffd4 	bl	8006a36 <printMsg_impl>
    printMsg(label);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f7ff ffd1 	bl	8006a36 <printMsg_impl>
    printMsg(": ");
 8006a94:	4804      	ldr	r0, [pc, #16]	@ (8006aa8 <printLabel+0x28>)
 8006a96:	f7ff ffce 	bl	8006a36 <printMsg_impl>
}
 8006a9a:	bf00      	nop
 8006a9c:	3708      	adds	r7, #8
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop
 8006aa4:	080104e4 	.word	0x080104e4
 8006aa8:	080104e8 	.word	0x080104e8

08006aac <printNewLine>:

void printNewLine(void)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	af00      	add	r7, sp, #0
    printMsg("\r\n");
 8006ab0:	4802      	ldr	r0, [pc, #8]	@ (8006abc <printNewLine+0x10>)
 8006ab2:	f7ff ffc0 	bl	8006a36 <printMsg_impl>
}
 8006ab6:	bf00      	nop
 8006ab8:	bd80      	pop	{r7, pc}
 8006aba:	bf00      	nop
 8006abc:	080104e0 	.word	0x080104e0

08006ac0 <printMotorSpeeds>:

/* ---- LocalStateB1 ---- */
void printMotorSpeeds(const BUS_Speed *sp)
{
 8006ac0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ac4:	b0aa      	sub	sp, #168	@ 0xa8
 8006ac6:	af08      	add	r7, sp, #32
 8006ac8:	6078      	str	r0, [r7, #4]
    char msg[128];
    snprintf(msg, sizeof(msg),
             "  Speed: %.2f %.2f %.2f %.2f\r\n",
             sp->motor1, sp->motor2, sp->motor3, sp->motor4);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
    snprintf(msg, sizeof(msg),
 8006ace:	4618      	mov	r0, r3
 8006ad0:	f7f9 fd62 	bl	8000598 <__aeabi_f2d>
 8006ad4:	4604      	mov	r4, r0
 8006ad6:	460d      	mov	r5, r1
             sp->motor1, sp->motor2, sp->motor3, sp->motor4);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	685b      	ldr	r3, [r3, #4]
    snprintf(msg, sizeof(msg),
 8006adc:	4618      	mov	r0, r3
 8006ade:	f7f9 fd5b 	bl	8000598 <__aeabi_f2d>
 8006ae2:	4680      	mov	r8, r0
 8006ae4:	4689      	mov	r9, r1
             sp->motor1, sp->motor2, sp->motor3, sp->motor4);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	689b      	ldr	r3, [r3, #8]
    snprintf(msg, sizeof(msg),
 8006aea:	4618      	mov	r0, r3
 8006aec:	f7f9 fd54 	bl	8000598 <__aeabi_f2d>
 8006af0:	4682      	mov	sl, r0
 8006af2:	468b      	mov	fp, r1
             sp->motor1, sp->motor2, sp->motor3, sp->motor4);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	68db      	ldr	r3, [r3, #12]
    snprintf(msg, sizeof(msg),
 8006af8:	4618      	mov	r0, r3
 8006afa:	f7f9 fd4d 	bl	8000598 <__aeabi_f2d>
 8006afe:	4602      	mov	r2, r0
 8006b00:	460b      	mov	r3, r1
 8006b02:	f107 0008 	add.w	r0, r7, #8
 8006b06:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006b0a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8006b0e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006b12:	e9cd 4500 	strd	r4, r5, [sp]
 8006b16:	4a07      	ldr	r2, [pc, #28]	@ (8006b34 <printMotorSpeeds+0x74>)
 8006b18:	2180      	movs	r1, #128	@ 0x80
 8006b1a:	f008 fed5 	bl	800f8c8 <sniprintf>
    uartPrint(msg);
 8006b1e:	f107 0308 	add.w	r3, r7, #8
 8006b22:	4618      	mov	r0, r3
 8006b24:	f7ff ff7c 	bl	8006a20 <uartPrint>
}
 8006b28:	bf00      	nop
 8006b2a:	3788      	adds	r7, #136	@ 0x88
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b32:	bf00      	nop
 8006b34:	080104ec 	.word	0x080104ec

08006b38 <printTemperature>:

void printTemperature(float t)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b094      	sub	sp, #80	@ 0x50
 8006b3c:	af02      	add	r7, sp, #8
 8006b3e:	ed87 0a01 	vstr	s0, [r7, #4]
    char msg[64];
    snprintf(msg, sizeof(msg), "  Temperature: %.2f C\r\n", (double)t);
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f7f9 fd28 	bl	8000598 <__aeabi_f2d>
 8006b48:	4602      	mov	r2, r0
 8006b4a:	460b      	mov	r3, r1
 8006b4c:	f107 0008 	add.w	r0, r7, #8
 8006b50:	e9cd 2300 	strd	r2, r3, [sp]
 8006b54:	4a06      	ldr	r2, [pc, #24]	@ (8006b70 <printTemperature+0x38>)
 8006b56:	2140      	movs	r1, #64	@ 0x40
 8006b58:	f008 feb6 	bl	800f8c8 <sniprintf>
    uartPrint(msg);
 8006b5c:	f107 0308 	add.w	r3, r7, #8
 8006b60:	4618      	mov	r0, r3
 8006b62:	f7ff ff5d 	bl	8006a20 <uartPrint>
}
 8006b66:	bf00      	nop
 8006b68:	3748      	adds	r7, #72	@ 0x48
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	bf00      	nop
 8006b70:	0801050c 	.word	0x0801050c

08006b74 <printBattery>:

void printBattery(float b)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b094      	sub	sp, #80	@ 0x50
 8006b78:	af02      	add	r7, sp, #8
 8006b7a:	ed87 0a01 	vstr	s0, [r7, #4]
    char msg[64];
    snprintf(msg, sizeof(msg), "  Battery: %.2f %%\r\n", (double)b);
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f7f9 fd0a 	bl	8000598 <__aeabi_f2d>
 8006b84:	4602      	mov	r2, r0
 8006b86:	460b      	mov	r3, r1
 8006b88:	f107 0008 	add.w	r0, r7, #8
 8006b8c:	e9cd 2300 	strd	r2, r3, [sp]
 8006b90:	4a06      	ldr	r2, [pc, #24]	@ (8006bac <printBattery+0x38>)
 8006b92:	2140      	movs	r1, #64	@ 0x40
 8006b94:	f008 fe98 	bl	800f8c8 <sniprintf>
    uartPrint(msg);
 8006b98:	f107 0308 	add.w	r3, r7, #8
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f7ff ff3f 	bl	8006a20 <uartPrint>
}
 8006ba2:	bf00      	nop
 8006ba4:	3748      	adds	r7, #72	@ 0x48
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}
 8006baa:	bf00      	nop
 8006bac:	08010524 	.word	0x08010524

08006bb0 <printLocalStateB1>:

void printLocalStateB1(const BUS_LocalStateB1 *s)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b082      	sub	sp, #8
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d015      	beq.n	8006bea <printLocalStateB1+0x3a>

    printHeader("LocalStateB1");
 8006bbe:	480d      	ldr	r0, [pc, #52]	@ (8006bf4 <printLocalStateB1+0x44>)
 8006bc0:	f7ff ff4e 	bl	8006a60 <printHeader>
    printMotorSpeeds(&s->speed);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f7ff ff7a 	bl	8006ac0 <printMotorSpeeds>
    printTemperature(s->temperature);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	edd3 7a04 	vldr	s15, [r3, #16]
 8006bd2:	eeb0 0a67 	vmov.f32	s0, s15
 8006bd6:	f7ff ffaf 	bl	8006b38 <printTemperature>
    printBattery(s->batteryLevel);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	edd3 7a05 	vldr	s15, [r3, #20]
 8006be0:	eeb0 0a67 	vmov.f32	s0, s15
 8006be4:	f7ff ffc6 	bl	8006b74 <printBattery>
 8006be8:	e000      	b.n	8006bec <printLocalStateB1+0x3c>
    if (s == NULL) return;
 8006bea:	bf00      	nop
}
 8006bec:	3708      	adds	r7, #8
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	0801053c 	.word	0x0801053c

08006bf8 <printSonar>:

/* ---- LocalStateB2 ---- */
void printSonar(const BUS_Sonar *sn)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b09c      	sub	sp, #112	@ 0x70
 8006bfc:	af02      	add	r7, sp, #8
 8006bfe:	6078      	str	r0, [r7, #4]
    char msg[96];
    snprintf(msg, sizeof(msg), "  Sonar: L=%d F=%d R=%d\r\n",
             sn->left, sn->front, sn->right);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	881b      	ldrh	r3, [r3, #0]
    snprintf(msg, sizeof(msg), "  Sonar: L=%d F=%d R=%d\r\n",
 8006c04:	4619      	mov	r1, r3
             sn->left, sn->front, sn->right);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	885b      	ldrh	r3, [r3, #2]
    snprintf(msg, sizeof(msg), "  Sonar: L=%d F=%d R=%d\r\n",
 8006c0a:	461a      	mov	r2, r3
             sn->left, sn->front, sn->right);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	889b      	ldrh	r3, [r3, #4]
    snprintf(msg, sizeof(msg), "  Sonar: L=%d F=%d R=%d\r\n",
 8006c10:	f107 0008 	add.w	r0, r7, #8
 8006c14:	9301      	str	r3, [sp, #4]
 8006c16:	9200      	str	r2, [sp, #0]
 8006c18:	460b      	mov	r3, r1
 8006c1a:	4a06      	ldr	r2, [pc, #24]	@ (8006c34 <printSonar+0x3c>)
 8006c1c:	2160      	movs	r1, #96	@ 0x60
 8006c1e:	f008 fe53 	bl	800f8c8 <sniprintf>
    uartPrint(msg);
 8006c22:	f107 0308 	add.w	r3, r7, #8
 8006c26:	4618      	mov	r0, r3
 8006c28:	f7ff fefa 	bl	8006a20 <uartPrint>
}
 8006c2c:	bf00      	nop
 8006c2e:	3768      	adds	r7, #104	@ 0x68
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}
 8006c34:	0801054c 	.word	0x0801054c

08006c38 <printGyroscope>:

void printGyroscope(float g)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b094      	sub	sp, #80	@ 0x50
 8006c3c:	af02      	add	r7, sp, #8
 8006c3e:	ed87 0a01 	vstr	s0, [r7, #4]
    char msg[64];
    snprintf(msg, sizeof(msg), "  Gyroscope: %.2f\r\n", (double)g);
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f7f9 fca8 	bl	8000598 <__aeabi_f2d>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	460b      	mov	r3, r1
 8006c4c:	f107 0008 	add.w	r0, r7, #8
 8006c50:	e9cd 2300 	strd	r2, r3, [sp]
 8006c54:	4a06      	ldr	r2, [pc, #24]	@ (8006c70 <printGyroscope+0x38>)
 8006c56:	2140      	movs	r1, #64	@ 0x40
 8006c58:	f008 fe36 	bl	800f8c8 <sniprintf>
    uartPrint(msg);
 8006c5c:	f107 0308 	add.w	r3, r7, #8
 8006c60:	4618      	mov	r0, r3
 8006c62:	f7ff fedd 	bl	8006a20 <uartPrint>
}
 8006c66:	bf00      	nop
 8006c68:	3748      	adds	r7, #72	@ 0x48
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}
 8006c6e:	bf00      	nop
 8006c70:	08010568 	.word	0x08010568

08006c74 <printRemoteController>:

void printRemoteController(const BUS_RemoteController *rc)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b0a4      	sub	sp, #144	@ 0x90
 8006c78:	af02      	add	r7, sp, #8
 8006c7a:	6078      	str	r0, [r7, #4]
    char msg[128];
    snprintf(msg, sizeof(msg),
             "  RemoteController: x_lever=%d y_lever=%d buttons=%d\r\n",
             rc->x_lever, rc->y_lever, rc->buttons);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f9b3 3000 	ldrsh.w	r3, [r3]
    snprintf(msg, sizeof(msg),
 8006c82:	4619      	mov	r1, r3
             rc->x_lever, rc->y_lever, rc->buttons);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
    snprintf(msg, sizeof(msg),
 8006c8a:	461a      	mov	r2, r3
             rc->x_lever, rc->y_lever, rc->buttons);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	889b      	ldrh	r3, [r3, #4]
    snprintf(msg, sizeof(msg),
 8006c90:	f107 0008 	add.w	r0, r7, #8
 8006c94:	9301      	str	r3, [sp, #4]
 8006c96:	9200      	str	r2, [sp, #0]
 8006c98:	460b      	mov	r3, r1
 8006c9a:	4a06      	ldr	r2, [pc, #24]	@ (8006cb4 <printRemoteController+0x40>)
 8006c9c:	2180      	movs	r1, #128	@ 0x80
 8006c9e:	f008 fe13 	bl	800f8c8 <sniprintf>
    uartPrint(msg);
 8006ca2:	f107 0308 	add.w	r3, r7, #8
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	f7ff feba 	bl	8006a20 <uartPrint>
}
 8006cac:	bf00      	nop
 8006cae:	3788      	adds	r7, #136	@ 0x88
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	0801057c 	.word	0x0801057c

08006cb8 <printLocalStateB2>:

void printLocalStateB2(const BUS_LocalStateB2 *s)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b082      	sub	sp, #8
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d013      	beq.n	8006cee <printLocalStateB2+0x36>

    printHeader("LocalStateB2");
 8006cc6:	480c      	ldr	r0, [pc, #48]	@ (8006cf8 <printLocalStateB2+0x40>)
 8006cc8:	f7ff feca 	bl	8006a60 <printHeader>
    printSonar(&s->sonar);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f7ff ff92 	bl	8006bf8 <printSonar>
    printGyroscope(s->gyroscope);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	edd3 7a02 	vldr	s15, [r3, #8]
 8006cda:	eeb0 0a67 	vmov.f32	s0, s15
 8006cde:	f7ff ffab 	bl	8006c38 <printGyroscope>
    printRemoteController(&s->remoteController);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	330c      	adds	r3, #12
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	f7ff ffc4 	bl	8006c74 <printRemoteController>
 8006cec:	e000      	b.n	8006cf0 <printLocalStateB2+0x38>
    if (s == NULL) return;
 8006cee:	bf00      	nop
}
 8006cf0:	3708      	adds	r7, #8
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}
 8006cf6:	bf00      	nop
 8006cf8:	080105b4 	.word	0x080105b4

08006cfc <printGlobalState>:

/* ---- GlobalState ---- */
void printGlobalState(const BUS_GlobalState *g)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b082      	sub	sp, #8
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
    if (g == NULL) return;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d00c      	beq.n	8006d24 <printGlobalState+0x28>

    printHeader("GlobalState");
 8006d0a:	4808      	ldr	r0, [pc, #32]	@ (8006d2c <printGlobalState+0x30>)
 8006d0c:	f7ff fea8 	bl	8006a60 <printHeader>
    printLocalStateB1(&g->localStateB1);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	4618      	mov	r0, r3
 8006d14:	f7ff ff4c 	bl	8006bb0 <printLocalStateB1>
    printLocalStateB2(&g->localStateB2);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	3318      	adds	r3, #24
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f7ff ffcb 	bl	8006cb8 <printLocalStateB2>
 8006d22:	e000      	b.n	8006d26 <printGlobalState+0x2a>
    if (g == NULL) return;
 8006d24:	bf00      	nop
}
 8006d26:	3708      	adds	r7, #8
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}
 8006d2c:	080105c4 	.word	0x080105c4

08006d30 <printSetPoint>:
    printInt(v);
    printNewLine();
}

void printSetPoint(const BUS_SetPoint *sp)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b09c      	sub	sp, #112	@ 0x70
 8006d34:	af02      	add	r7, sp, #8
 8006d36:	6078      	str	r0, [r7, #4]
    char msg[96];
    snprintf(msg, sizeof(msg), "  setPoint(Left)=%.3f\r\n", (double)sp->leftAxis);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f7f9 fc2b 	bl	8000598 <__aeabi_f2d>
 8006d42:	4602      	mov	r2, r0
 8006d44:	460b      	mov	r3, r1
 8006d46:	f107 0008 	add.w	r0, r7, #8
 8006d4a:	e9cd 2300 	strd	r2, r3, [sp]
 8006d4e:	4a10      	ldr	r2, [pc, #64]	@ (8006d90 <printSetPoint+0x60>)
 8006d50:	2160      	movs	r1, #96	@ 0x60
 8006d52:	f008 fdb9 	bl	800f8c8 <sniprintf>
    uartPrint(msg);
 8006d56:	f107 0308 	add.w	r3, r7, #8
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f7ff fe60 	bl	8006a20 <uartPrint>
    snprintf(msg, sizeof(msg), "  setPoint(Right)=%.3f\r\n", (double)sp->rightAxis);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	4618      	mov	r0, r3
 8006d66:	f7f9 fc17 	bl	8000598 <__aeabi_f2d>
 8006d6a:	4602      	mov	r2, r0
 8006d6c:	460b      	mov	r3, r1
 8006d6e:	f107 0008 	add.w	r0, r7, #8
 8006d72:	e9cd 2300 	strd	r2, r3, [sp]
 8006d76:	4a07      	ldr	r2, [pc, #28]	@ (8006d94 <printSetPoint+0x64>)
 8006d78:	2160      	movs	r1, #96	@ 0x60
 8006d7a:	f008 fda5 	bl	800f8c8 <sniprintf>
    uartPrint(msg);
 8006d7e:	f107 0308 	add.w	r3, r7, #8
 8006d82:	4618      	mov	r0, r3
 8006d84:	f7ff fe4c 	bl	8006a20 <uartPrint>
}
 8006d88:	bf00      	nop
 8006d8a:	3768      	adds	r7, #104	@ 0x68
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}
 8006d90:	080105d0 	.word	0x080105d0
 8006d94:	080105e8 	.word	0x080105e8

08006d98 <getStatusWhiteLedName>:

static const char* getStatusWhiteLedName(ENUM_StatusWhiteLed v) {
 8006d98:	b480      	push	{r7}
 8006d9a:	b083      	sub	sp, #12
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	4603      	mov	r3, r0
 8006da0:	71fb      	strb	r3, [r7, #7]
    switch (v) {
 8006da2:	79fb      	ldrb	r3, [r7, #7]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d002      	beq.n	8006dae <getStatusWhiteLedName+0x16>
 8006da8:	2b01      	cmp	r3, #1
 8006daa:	d002      	beq.n	8006db2 <getStatusWhiteLedName+0x1a>
 8006dac:	e003      	b.n	8006db6 <getStatusWhiteLedName+0x1e>
        case WHITE_OFF: return "WHITE_OFF";
 8006dae:	4b05      	ldr	r3, [pc, #20]	@ (8006dc4 <getStatusWhiteLedName+0x2c>)
 8006db0:	e002      	b.n	8006db8 <getStatusWhiteLedName+0x20>
        case WHITE_ON: return "WHITE_ON";
 8006db2:	4b05      	ldr	r3, [pc, #20]	@ (8006dc8 <getStatusWhiteLedName+0x30>)
 8006db4:	e000      	b.n	8006db8 <getStatusWhiteLedName+0x20>
        default: return "UNKNOWN";
 8006db6:	4b05      	ldr	r3, [pc, #20]	@ (8006dcc <getStatusWhiteLedName+0x34>)
    }
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	370c      	adds	r7, #12
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr
 8006dc4:	08010604 	.word	0x08010604
 8006dc8:	08010610 	.word	0x08010610
 8006dcc:	0801061c 	.word	0x0801061c

08006dd0 <getStatusRedLedName>:

static const char* getStatusRedLedName(ENUM_StatusRedLed v) {
 8006dd0:	b480      	push	{r7}
 8006dd2:	b083      	sub	sp, #12
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	71fb      	strb	r3, [r7, #7]
    switch (v) {
 8006dda:	79fb      	ldrb	r3, [r7, #7]
 8006ddc:	2b02      	cmp	r3, #2
 8006dde:	d00a      	beq.n	8006df6 <getStatusRedLedName+0x26>
 8006de0:	2b02      	cmp	r3, #2
 8006de2:	dc0a      	bgt.n	8006dfa <getStatusRedLedName+0x2a>
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d002      	beq.n	8006dee <getStatusRedLedName+0x1e>
 8006de8:	2b01      	cmp	r3, #1
 8006dea:	d002      	beq.n	8006df2 <getStatusRedLedName+0x22>
 8006dec:	e005      	b.n	8006dfa <getStatusRedLedName+0x2a>
        case RED_OFF: return "RED_OFF";
 8006dee:	4b06      	ldr	r3, [pc, #24]	@ (8006e08 <getStatusRedLedName+0x38>)
 8006df0:	e004      	b.n	8006dfc <getStatusRedLedName+0x2c>
        case RED_BLINKING: return "RED_BLINKING";
 8006df2:	4b06      	ldr	r3, [pc, #24]	@ (8006e0c <getStatusRedLedName+0x3c>)
 8006df4:	e002      	b.n	8006dfc <getStatusRedLedName+0x2c>
        case RED_ON: return "RED_ON";
 8006df6:	4b06      	ldr	r3, [pc, #24]	@ (8006e10 <getStatusRedLedName+0x40>)
 8006df8:	e000      	b.n	8006dfc <getStatusRedLedName+0x2c>
        default: return "UNKNOWN";
 8006dfa:	4b06      	ldr	r3, [pc, #24]	@ (8006e14 <getStatusRedLedName+0x44>)
    }
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	370c      	adds	r7, #12
 8006e00:	46bd      	mov	sp, r7
 8006e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e06:	4770      	bx	lr
 8006e08:	08010624 	.word	0x08010624
 8006e0c:	0801062c 	.word	0x0801062c
 8006e10:	0801063c 	.word	0x0801063c
 8006e14:	0801061c 	.word	0x0801061c

08006e18 <printLeds>:

void printLeds(const BUS_Leds *leds)
{
 8006e18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e1a:	b0c7      	sub	sp, #284	@ 0x11c
 8006e1c:	af04      	add	r7, sp, #16
 8006e1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e22:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e26:	6018      	str	r0, [r3, #0]
    char msg[256];
    snprintf(msg, sizeof(msg),
             "  Leds: White[L=%s R=%s] Red[L=%s R=%s]\r\n",
             getStatusWhiteLedName(leds->white.left),
 8006e28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e2c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	781b      	ldrb	r3, [r3, #0]
    snprintf(msg, sizeof(msg),
 8006e34:	4618      	mov	r0, r3
 8006e36:	f7ff ffaf 	bl	8006d98 <getStatusWhiteLedName>
 8006e3a:	4606      	mov	r6, r0
             getStatusWhiteLedName(leds->white.right),
 8006e3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e40:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	785b      	ldrb	r3, [r3, #1]
    snprintf(msg, sizeof(msg),
 8006e48:	4618      	mov	r0, r3
 8006e4a:	f7ff ffa5 	bl	8006d98 <getStatusWhiteLedName>
 8006e4e:	4604      	mov	r4, r0
             getStatusRedLedName(leds->red.left),
 8006e50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e54:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	789b      	ldrb	r3, [r3, #2]
    snprintf(msg, sizeof(msg),
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f7ff ffb7 	bl	8006dd0 <getStatusRedLedName>
 8006e62:	4605      	mov	r5, r0
             getStatusRedLedName(leds->red.right));
 8006e64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e68:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	78db      	ldrb	r3, [r3, #3]
    snprintf(msg, sizeof(msg),
 8006e70:	4618      	mov	r0, r3
 8006e72:	f7ff ffad 	bl	8006dd0 <getStatusRedLedName>
 8006e76:	4603      	mov	r3, r0
 8006e78:	f107 0008 	add.w	r0, r7, #8
 8006e7c:	9302      	str	r3, [sp, #8]
 8006e7e:	9501      	str	r5, [sp, #4]
 8006e80:	9400      	str	r4, [sp, #0]
 8006e82:	4633      	mov	r3, r6
 8006e84:	4a07      	ldr	r2, [pc, #28]	@ (8006ea4 <printLeds+0x8c>)
 8006e86:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006e8a:	f008 fd1d 	bl	800f8c8 <sniprintf>
    uartPrint(msg);
 8006e8e:	f107 0308 	add.w	r3, r7, #8
 8006e92:	4618      	mov	r0, r3
 8006e94:	f7ff fdc4 	bl	8006a20 <uartPrint>
}
 8006e98:	bf00      	nop
 8006e9a:	f507 7786 	add.w	r7, r7, #268	@ 0x10c
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	08010644 	.word	0x08010644

08006ea8 <getActuatorName>:

static const char* getActuatorName(ENUM_Actuator v) {
 8006ea8:	b480      	push	{r7}
 8006eaa:	b083      	sub	sp, #12
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	4603      	mov	r3, r0
 8006eb0:	71fb      	strb	r3, [r7, #7]
    switch (v) {
 8006eb2:	79fb      	ldrb	r3, [r7, #7]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d002      	beq.n	8006ebe <getActuatorName+0x16>
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	d002      	beq.n	8006ec2 <getActuatorName+0x1a>
 8006ebc:	e003      	b.n	8006ec6 <getActuatorName+0x1e>
        case BOARD1: return "BOARD1";
 8006ebe:	4b05      	ldr	r3, [pc, #20]	@ (8006ed4 <getActuatorName+0x2c>)
 8006ec0:	e002      	b.n	8006ec8 <getActuatorName+0x20>
        case BOARD2: return "BOARD2";
 8006ec2:	4b05      	ldr	r3, [pc, #20]	@ (8006ed8 <getActuatorName+0x30>)
 8006ec4:	e000      	b.n	8006ec8 <getActuatorName+0x20>
        default: return "UNKNOWN";
 8006ec6:	4b05      	ldr	r3, [pc, #20]	@ (8006edc <getActuatorName+0x34>)
    }
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	370c      	adds	r7, #12
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed2:	4770      	bx	lr
 8006ed4:	08010670 	.word	0x08010670
 8006ed8:	08010678 	.word	0x08010678
 8006edc:	0801061c 	.word	0x0801061c

08006ee0 <getUserActionName>:

static const char* getUserActionName(ENUM_UserAction v) {
 8006ee0:	b480      	push	{r7}
 8006ee2:	b083      	sub	sp, #12
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	71fb      	strb	r3, [r7, #7]
    switch (v) {
 8006eea:	79fb      	ldrb	r3, [r7, #7]
 8006eec:	2b06      	cmp	r3, #6
 8006eee:	d81f      	bhi.n	8006f30 <getUserActionName+0x50>
 8006ef0:	a201      	add	r2, pc, #4	@ (adr r2, 8006ef8 <getUserActionName+0x18>)
 8006ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ef6:	bf00      	nop
 8006ef8:	08006f15 	.word	0x08006f15
 8006efc:	08006f19 	.word	0x08006f19
 8006f00:	08006f1d 	.word	0x08006f1d
 8006f04:	08006f21 	.word	0x08006f21
 8006f08:	08006f25 	.word	0x08006f25
 8006f0c:	08006f29 	.word	0x08006f29
 8006f10:	08006f2d 	.word	0x08006f2d
        case UA_NONE: return "UA_NONE";
 8006f14:	4b0a      	ldr	r3, [pc, #40]	@ (8006f40 <getUserActionName+0x60>)
 8006f16:	e00c      	b.n	8006f32 <getUserActionName+0x52>
        case UA_FORWARD: return "UA_FORWARD";
 8006f18:	4b0a      	ldr	r3, [pc, #40]	@ (8006f44 <getUserActionName+0x64>)
 8006f1a:	e00a      	b.n	8006f32 <getUserActionName+0x52>
        case UA_ROTATE_LEFT: return "UA_ROTATE_LEFT";
 8006f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8006f48 <getUserActionName+0x68>)
 8006f1e:	e008      	b.n	8006f32 <getUserActionName+0x52>
        case UA_ROTATE_RIGHT: return "UA_ROTATE_RIGHT";
 8006f20:	4b0a      	ldr	r3, [pc, #40]	@ (8006f4c <getUserActionName+0x6c>)
 8006f22:	e006      	b.n	8006f32 <getUserActionName+0x52>
        case UA_BACKWARD: return "UA_BACKWARD";
 8006f24:	4b0a      	ldr	r3, [pc, #40]	@ (8006f50 <getUserActionName+0x70>)
 8006f26:	e004      	b.n	8006f32 <getUserActionName+0x52>
        case UA_BRAKING_HARD: return "UA_BRAKING_HARD";
 8006f28:	4b0a      	ldr	r3, [pc, #40]	@ (8006f54 <getUserActionName+0x74>)
 8006f2a:	e002      	b.n	8006f32 <getUserActionName+0x52>
        case UA_BRAKING_SMOOTH: return "UA_BRAKING_SMOOTH";
 8006f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006f58 <getUserActionName+0x78>)
 8006f2e:	e000      	b.n	8006f32 <getUserActionName+0x52>
        default: return "UNKNOWN";
 8006f30:	4b0a      	ldr	r3, [pc, #40]	@ (8006f5c <getUserActionName+0x7c>)
    }
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	370c      	adds	r7, #12
 8006f36:	46bd      	mov	sp, r7
 8006f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3c:	4770      	bx	lr
 8006f3e:	bf00      	nop
 8006f40:	08010680 	.word	0x08010680
 8006f44:	08010688 	.word	0x08010688
 8006f48:	08010694 	.word	0x08010694
 8006f4c:	080106a4 	.word	0x080106a4
 8006f50:	080106b4 	.word	0x080106b4
 8006f54:	080106c0 	.word	0x080106c0
 8006f58:	080106d0 	.word	0x080106d0
 8006f5c:	0801061c 	.word	0x0801061c

08006f60 <getRoverActionName>:

static const char* getRoverActionName(ENUM_RoverAction v) {
 8006f60:	b480      	push	{r7}
 8006f62:	b083      	sub	sp, #12
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	4603      	mov	r3, r0
 8006f68:	71fb      	strb	r3, [r7, #7]
    switch (v) {
 8006f6a:	79fb      	ldrb	r3, [r7, #7]
 8006f6c:	2b06      	cmp	r3, #6
 8006f6e:	d81d      	bhi.n	8006fac <getRoverActionName+0x4c>
 8006f70:	a201      	add	r2, pc, #4	@ (adr r2, 8006f78 <getRoverActionName+0x18>)
 8006f72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f76:	bf00      	nop
 8006f78:	08006f95 	.word	0x08006f95
 8006f7c:	08006f99 	.word	0x08006f99
 8006f80:	08006f9d 	.word	0x08006f9d
 8006f84:	08006fa1 	.word	0x08006fa1
 8006f88:	08006fad 	.word	0x08006fad
 8006f8c:	08006fa5 	.word	0x08006fa5
 8006f90:	08006fa9 	.word	0x08006fa9
        case RA_IDLE: return "RA_IDLE";
 8006f94:	4b09      	ldr	r3, [pc, #36]	@ (8006fbc <getRoverActionName+0x5c>)
 8006f96:	e00a      	b.n	8006fae <getRoverActionName+0x4e>
        case RA_FORWARD: return "RA_FORWARD";
 8006f98:	4b09      	ldr	r3, [pc, #36]	@ (8006fc0 <getRoverActionName+0x60>)
 8006f9a:	e008      	b.n	8006fae <getRoverActionName+0x4e>
        case RA_ROTATE_LEFT: return "RA_ROTATE_LEFT";
 8006f9c:	4b09      	ldr	r3, [pc, #36]	@ (8006fc4 <getRoverActionName+0x64>)
 8006f9e:	e006      	b.n	8006fae <getRoverActionName+0x4e>
        case RA_ROTATE_RIGHT: return "RA_ROTATE_RIGHT";
 8006fa0:	4b09      	ldr	r3, [pc, #36]	@ (8006fc8 <getRoverActionName+0x68>)
 8006fa2:	e004      	b.n	8006fae <getRoverActionName+0x4e>
        case RA_BRAKING_HARD: return "RA_BRAKING_HARD";
 8006fa4:	4b09      	ldr	r3, [pc, #36]	@ (8006fcc <getRoverActionName+0x6c>)
 8006fa6:	e002      	b.n	8006fae <getRoverActionName+0x4e>
        case RA_BRAKING_SMOOTH: return "RA_BRAKING_SMOOTH";
 8006fa8:	4b09      	ldr	r3, [pc, #36]	@ (8006fd0 <getRoverActionName+0x70>)
 8006faa:	e000      	b.n	8006fae <getRoverActionName+0x4e>
        default: return "UNKNOWN";
 8006fac:	4b09      	ldr	r3, [pc, #36]	@ (8006fd4 <getRoverActionName+0x74>)
    }
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	370c      	adds	r7, #12
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb8:	4770      	bx	lr
 8006fba:	bf00      	nop
 8006fbc:	080106e4 	.word	0x080106e4
 8006fc0:	080106ec 	.word	0x080106ec
 8006fc4:	080106f8 	.word	0x080106f8
 8006fc8:	08010708 	.word	0x08010708
 8006fcc:	08010718 	.word	0x08010718
 8006fd0:	08010728 	.word	0x08010728
 8006fd4:	0801061c 	.word	0x0801061c

08006fd8 <getSafeActionName>:

static const char* getSafeActionName(ENUM_SafeAction v) {
 8006fd8:	b480      	push	{r7}
 8006fda:	b083      	sub	sp, #12
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	4603      	mov	r3, r0
 8006fe0:	71fb      	strb	r3, [r7, #7]
    switch (v) {
 8006fe2:	79fb      	ldrb	r3, [r7, #7]
 8006fe4:	2b04      	cmp	r3, #4
 8006fe6:	d817      	bhi.n	8007018 <getSafeActionName+0x40>
 8006fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8006ff0 <getSafeActionName+0x18>)
 8006fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fee:	bf00      	nop
 8006ff0:	08007005 	.word	0x08007005
 8006ff4:	08007009 	.word	0x08007009
 8006ff8:	0800700d 	.word	0x0800700d
 8006ffc:	08007011 	.word	0x08007011
 8007000:	08007015 	.word	0x08007015
        case SA_NONE: return "SA_NONE";
 8007004:	4b08      	ldr	r3, [pc, #32]	@ (8007028 <getSafeActionName+0x50>)
 8007006:	e008      	b.n	800701a <getSafeActionName+0x42>
        case SA_SWERVE_LEFT: return "SA_SWERVE_LEFT";
 8007008:	4b08      	ldr	r3, [pc, #32]	@ (800702c <getSafeActionName+0x54>)
 800700a:	e006      	b.n	800701a <getSafeActionName+0x42>
        case SA_SWERVE_RIGHT: return "SA_SWERVE_RIGHT";
 800700c:	4b08      	ldr	r3, [pc, #32]	@ (8007030 <getSafeActionName+0x58>)
 800700e:	e004      	b.n	800701a <getSafeActionName+0x42>
        case SA_BRAKING_HARD: return "SA_BRAKING_HARD";
 8007010:	4b08      	ldr	r3, [pc, #32]	@ (8007034 <getSafeActionName+0x5c>)
 8007012:	e002      	b.n	800701a <getSafeActionName+0x42>
        case SA_BRAKING_SMOOTH: return "SA_BRAKING_SMOOTH";
 8007014:	4b08      	ldr	r3, [pc, #32]	@ (8007038 <getSafeActionName+0x60>)
 8007016:	e000      	b.n	800701a <getSafeActionName+0x42>
        default: return "UNKNOWN";
 8007018:	4b08      	ldr	r3, [pc, #32]	@ (800703c <getSafeActionName+0x64>)
    }
}
 800701a:	4618      	mov	r0, r3
 800701c:	370c      	adds	r7, #12
 800701e:	46bd      	mov	sp, r7
 8007020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007024:	4770      	bx	lr
 8007026:	bf00      	nop
 8007028:	0801073c 	.word	0x0801073c
 800702c:	08010744 	.word	0x08010744
 8007030:	08010754 	.word	0x08010754
 8007034:	08010764 	.word	0x08010764
 8007038:	08010774 	.word	0x08010774
 800703c:	0801061c 	.word	0x0801061c

08007040 <printEnumLineStr>:

static void printEnumLineStr(const char *label, const char *v)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b082      	sub	sp, #8
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
 8007048:	6039      	str	r1, [r7, #0]
    printLabel(label);
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f7ff fd18 	bl	8006a80 <printLabel>
    uartPrint(v);
 8007050:	6838      	ldr	r0, [r7, #0]
 8007052:	f7ff fce5 	bl	8006a20 <uartPrint>
    printNewLine();
 8007056:	f7ff fd29 	bl	8006aac <printNewLine>
}
 800705a:	bf00      	nop
 800705c:	3708      	adds	r7, #8
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}
	...

08007064 <printDecision>:

void printDecision(const BUS_Decision *d)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b082      	sub	sp, #8
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
    if (d == NULL) return;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d035      	beq.n	80070de <printDecision+0x7a>

    printHeader("Decision");
 8007072:	481d      	ldr	r0, [pc, #116]	@ (80070e8 <printDecision+0x84>)
 8007074:	f7ff fcf4 	bl	8006a60 <printHeader>

    printEnumLineStr("actuator",    getActuatorName(d->actuator));
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	781b      	ldrb	r3, [r3, #0]
 800707c:	4618      	mov	r0, r3
 800707e:	f7ff ff13 	bl	8006ea8 <getActuatorName>
 8007082:	4603      	mov	r3, r0
 8007084:	4619      	mov	r1, r3
 8007086:	4819      	ldr	r0, [pc, #100]	@ (80070ec <printDecision+0x88>)
 8007088:	f7ff ffda 	bl	8007040 <printEnumLineStr>
    printEnumLineStr("userAction",  getUserActionName(d->userAction));
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	785b      	ldrb	r3, [r3, #1]
 8007090:	4618      	mov	r0, r3
 8007092:	f7ff ff25 	bl	8006ee0 <getUserActionName>
 8007096:	4603      	mov	r3, r0
 8007098:	4619      	mov	r1, r3
 800709a:	4815      	ldr	r0, [pc, #84]	@ (80070f0 <printDecision+0x8c>)
 800709c:	f7ff ffd0 	bl	8007040 <printEnumLineStr>
    printEnumLineStr("roverAction", getRoverActionName(d->roverAction));
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	789b      	ldrb	r3, [r3, #2]
 80070a4:	4618      	mov	r0, r3
 80070a6:	f7ff ff5b 	bl	8006f60 <getRoverActionName>
 80070aa:	4603      	mov	r3, r0
 80070ac:	4619      	mov	r1, r3
 80070ae:	4811      	ldr	r0, [pc, #68]	@ (80070f4 <printDecision+0x90>)
 80070b0:	f7ff ffc6 	bl	8007040 <printEnumLineStr>
    printEnumLineStr("safeAction",  getSafeActionName(d->safeAction));
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	78db      	ldrb	r3, [r3, #3]
 80070b8:	4618      	mov	r0, r3
 80070ba:	f7ff ff8d 	bl	8006fd8 <getSafeActionName>
 80070be:	4603      	mov	r3, r0
 80070c0:	4619      	mov	r1, r3
 80070c2:	480d      	ldr	r0, [pc, #52]	@ (80070f8 <printDecision+0x94>)
 80070c4:	f7ff ffbc 	bl	8007040 <printEnumLineStr>

    printSetPoint(&d->setPoint);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	3304      	adds	r3, #4
 80070cc:	4618      	mov	r0, r3
 80070ce:	f7ff fe2f 	bl	8006d30 <printSetPoint>
    printLeds(&d->leds);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	330c      	adds	r3, #12
 80070d6:	4618      	mov	r0, r3
 80070d8:	f7ff fe9e 	bl	8006e18 <printLeds>
 80070dc:	e000      	b.n	80070e0 <printDecision+0x7c>
    if (d == NULL) return;
 80070de:	bf00      	nop
}
 80070e0:	3708      	adds	r7, #8
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}
 80070e6:	bf00      	nop
 80070e8:	08010788 	.word	0x08010788
 80070ec:	08010794 	.word	0x08010794
 80070f0:	080107a0 	.word	0x080107a0
 80070f4:	080107ac 	.word	0x080107ac
 80070f8:	080107b8 	.word	0x080107b8

080070fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80070fc:	480d      	ldr	r0, [pc, #52]	@ (8007134 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80070fe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8007100:	f7fe fb58 	bl	80057b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007104:	480c      	ldr	r0, [pc, #48]	@ (8007138 <LoopForever+0x6>)
  ldr r1, =_edata
 8007106:	490d      	ldr	r1, [pc, #52]	@ (800713c <LoopForever+0xa>)
  ldr r2, =_sidata
 8007108:	4a0d      	ldr	r2, [pc, #52]	@ (8007140 <LoopForever+0xe>)
  movs r3, #0
 800710a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800710c:	e002      	b.n	8007114 <LoopCopyDataInit>

0800710e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800710e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007110:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007112:	3304      	adds	r3, #4

08007114 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007114:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007116:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007118:	d3f9      	bcc.n	800710e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800711a:	4a0a      	ldr	r2, [pc, #40]	@ (8007144 <LoopForever+0x12>)
  ldr r4, =_ebss
 800711c:	4c0a      	ldr	r4, [pc, #40]	@ (8007148 <LoopForever+0x16>)
  movs r3, #0
 800711e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007120:	e001      	b.n	8007126 <LoopFillZerobss>

08007122 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007122:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007124:	3204      	adds	r2, #4

08007126 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007126:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007128:	d3fb      	bcc.n	8007122 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800712a:	f008 fc33 	bl	800f994 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800712e:	f7fe f825 	bl	800517c <main>

08007132 <LoopForever>:

LoopForever:
    b LoopForever
 8007132:	e7fe      	b.n	8007132 <LoopForever>
  ldr   r0, =_estack
 8007134:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8007138:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800713c:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8007140:	0801084c 	.word	0x0801084c
  ldr r2, =_sbss
 8007144:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8007148:	20000760 	.word	0x20000760

0800714c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800714c:	e7fe      	b.n	800714c <ADC1_2_IRQHandler>

0800714e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800714e:	b580      	push	{r7, lr}
 8007150:	b082      	sub	sp, #8
 8007152:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007154:	2300      	movs	r3, #0
 8007156:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007158:	2003      	movs	r0, #3
 800715a:	f000 f95b 	bl	8007414 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800715e:	200f      	movs	r0, #15
 8007160:	f000 f80e 	bl	8007180 <HAL_InitTick>
 8007164:	4603      	mov	r3, r0
 8007166:	2b00      	cmp	r3, #0
 8007168:	d002      	beq.n	8007170 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800716a:	2301      	movs	r3, #1
 800716c:	71fb      	strb	r3, [r7, #7]
 800716e:	e001      	b.n	8007174 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007170:	f7fe fa46 	bl	8005600 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007174:	79fb      	ldrb	r3, [r7, #7]

}
 8007176:	4618      	mov	r0, r3
 8007178:	3708      	adds	r7, #8
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}
	...

08007180 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b084      	sub	sp, #16
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007188:	2300      	movs	r3, #0
 800718a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800718c:	4b16      	ldr	r3, [pc, #88]	@ (80071e8 <HAL_InitTick+0x68>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d022      	beq.n	80071da <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8007194:	4b15      	ldr	r3, [pc, #84]	@ (80071ec <HAL_InitTick+0x6c>)
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	4b13      	ldr	r3, [pc, #76]	@ (80071e8 <HAL_InitTick+0x68>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80071a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80071a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80071a8:	4618      	mov	r0, r3
 80071aa:	f000 f966 	bl	800747a <HAL_SYSTICK_Config>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d10f      	bne.n	80071d4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2b0f      	cmp	r3, #15
 80071b8:	d809      	bhi.n	80071ce <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80071ba:	2200      	movs	r2, #0
 80071bc:	6879      	ldr	r1, [r7, #4]
 80071be:	f04f 30ff 	mov.w	r0, #4294967295
 80071c2:	f000 f932 	bl	800742a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80071c6:	4a0a      	ldr	r2, [pc, #40]	@ (80071f0 <HAL_InitTick+0x70>)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6013      	str	r3, [r2, #0]
 80071cc:	e007      	b.n	80071de <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	73fb      	strb	r3, [r7, #15]
 80071d2:	e004      	b.n	80071de <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	73fb      	strb	r3, [r7, #15]
 80071d8:	e001      	b.n	80071de <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80071de:	7bfb      	ldrb	r3, [r7, #15]
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3710      	adds	r7, #16
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	20000010 	.word	0x20000010
 80071ec:	20000008 	.word	0x20000008
 80071f0:	2000000c 	.word	0x2000000c

080071f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80071f4:	b480      	push	{r7}
 80071f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80071f8:	4b05      	ldr	r3, [pc, #20]	@ (8007210 <HAL_IncTick+0x1c>)
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	4b05      	ldr	r3, [pc, #20]	@ (8007214 <HAL_IncTick+0x20>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4413      	add	r3, r2
 8007202:	4a03      	ldr	r2, [pc, #12]	@ (8007210 <HAL_IncTick+0x1c>)
 8007204:	6013      	str	r3, [r2, #0]
}
 8007206:	bf00      	nop
 8007208:	46bd      	mov	sp, r7
 800720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720e:	4770      	bx	lr
 8007210:	20000614 	.word	0x20000614
 8007214:	20000010 	.word	0x20000010

08007218 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007218:	b480      	push	{r7}
 800721a:	af00      	add	r7, sp, #0
  return uwTick;
 800721c:	4b03      	ldr	r3, [pc, #12]	@ (800722c <HAL_GetTick+0x14>)
 800721e:	681b      	ldr	r3, [r3, #0]
}
 8007220:	4618      	mov	r0, r3
 8007222:	46bd      	mov	sp, r7
 8007224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007228:	4770      	bx	lr
 800722a:	bf00      	nop
 800722c:	20000614 	.word	0x20000614

08007230 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b084      	sub	sp, #16
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007238:	f7ff ffee 	bl	8007218 <HAL_GetTick>
 800723c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007248:	d004      	beq.n	8007254 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800724a:	4b09      	ldr	r3, [pc, #36]	@ (8007270 <HAL_Delay+0x40>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68fa      	ldr	r2, [r7, #12]
 8007250:	4413      	add	r3, r2
 8007252:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007254:	bf00      	nop
 8007256:	f7ff ffdf 	bl	8007218 <HAL_GetTick>
 800725a:	4602      	mov	r2, r0
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	1ad3      	subs	r3, r2, r3
 8007260:	68fa      	ldr	r2, [r7, #12]
 8007262:	429a      	cmp	r2, r3
 8007264:	d8f7      	bhi.n	8007256 <HAL_Delay+0x26>
  {
  }
}
 8007266:	bf00      	nop
 8007268:	bf00      	nop
 800726a:	3710      	adds	r7, #16
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}
 8007270:	20000010 	.word	0x20000010

08007274 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007274:	b480      	push	{r7}
 8007276:	b085      	sub	sp, #20
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	f003 0307 	and.w	r3, r3, #7
 8007282:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007284:	4b0c      	ldr	r3, [pc, #48]	@ (80072b8 <__NVIC_SetPriorityGrouping+0x44>)
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800728a:	68ba      	ldr	r2, [r7, #8]
 800728c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007290:	4013      	ands	r3, r2
 8007292:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800729c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80072a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80072a6:	4a04      	ldr	r2, [pc, #16]	@ (80072b8 <__NVIC_SetPriorityGrouping+0x44>)
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	60d3      	str	r3, [r2, #12]
}
 80072ac:	bf00      	nop
 80072ae:	3714      	adds	r7, #20
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr
 80072b8:	e000ed00 	.word	0xe000ed00

080072bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80072bc:	b480      	push	{r7}
 80072be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80072c0:	4b04      	ldr	r3, [pc, #16]	@ (80072d4 <__NVIC_GetPriorityGrouping+0x18>)
 80072c2:	68db      	ldr	r3, [r3, #12]
 80072c4:	0a1b      	lsrs	r3, r3, #8
 80072c6:	f003 0307 	and.w	r3, r3, #7
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr
 80072d4:	e000ed00 	.word	0xe000ed00

080072d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80072d8:	b480      	push	{r7}
 80072da:	b083      	sub	sp, #12
 80072dc:	af00      	add	r7, sp, #0
 80072de:	4603      	mov	r3, r0
 80072e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80072e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	db0b      	blt.n	8007302 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80072ea:	79fb      	ldrb	r3, [r7, #7]
 80072ec:	f003 021f 	and.w	r2, r3, #31
 80072f0:	4907      	ldr	r1, [pc, #28]	@ (8007310 <__NVIC_EnableIRQ+0x38>)
 80072f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072f6:	095b      	lsrs	r3, r3, #5
 80072f8:	2001      	movs	r0, #1
 80072fa:	fa00 f202 	lsl.w	r2, r0, r2
 80072fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007302:	bf00      	nop
 8007304:	370c      	adds	r7, #12
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr
 800730e:	bf00      	nop
 8007310:	e000e100 	.word	0xe000e100

08007314 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	4603      	mov	r3, r0
 800731c:	6039      	str	r1, [r7, #0]
 800731e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007324:	2b00      	cmp	r3, #0
 8007326:	db0a      	blt.n	800733e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	b2da      	uxtb	r2, r3
 800732c:	490c      	ldr	r1, [pc, #48]	@ (8007360 <__NVIC_SetPriority+0x4c>)
 800732e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007332:	0112      	lsls	r2, r2, #4
 8007334:	b2d2      	uxtb	r2, r2
 8007336:	440b      	add	r3, r1
 8007338:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800733c:	e00a      	b.n	8007354 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	b2da      	uxtb	r2, r3
 8007342:	4908      	ldr	r1, [pc, #32]	@ (8007364 <__NVIC_SetPriority+0x50>)
 8007344:	79fb      	ldrb	r3, [r7, #7]
 8007346:	f003 030f 	and.w	r3, r3, #15
 800734a:	3b04      	subs	r3, #4
 800734c:	0112      	lsls	r2, r2, #4
 800734e:	b2d2      	uxtb	r2, r2
 8007350:	440b      	add	r3, r1
 8007352:	761a      	strb	r2, [r3, #24]
}
 8007354:	bf00      	nop
 8007356:	370c      	adds	r7, #12
 8007358:	46bd      	mov	sp, r7
 800735a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735e:	4770      	bx	lr
 8007360:	e000e100 	.word	0xe000e100
 8007364:	e000ed00 	.word	0xe000ed00

08007368 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007368:	b480      	push	{r7}
 800736a:	b089      	sub	sp, #36	@ 0x24
 800736c:	af00      	add	r7, sp, #0
 800736e:	60f8      	str	r0, [r7, #12]
 8007370:	60b9      	str	r1, [r7, #8]
 8007372:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	f003 0307 	and.w	r3, r3, #7
 800737a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800737c:	69fb      	ldr	r3, [r7, #28]
 800737e:	f1c3 0307 	rsb	r3, r3, #7
 8007382:	2b04      	cmp	r3, #4
 8007384:	bf28      	it	cs
 8007386:	2304      	movcs	r3, #4
 8007388:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800738a:	69fb      	ldr	r3, [r7, #28]
 800738c:	3304      	adds	r3, #4
 800738e:	2b06      	cmp	r3, #6
 8007390:	d902      	bls.n	8007398 <NVIC_EncodePriority+0x30>
 8007392:	69fb      	ldr	r3, [r7, #28]
 8007394:	3b03      	subs	r3, #3
 8007396:	e000      	b.n	800739a <NVIC_EncodePriority+0x32>
 8007398:	2300      	movs	r3, #0
 800739a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800739c:	f04f 32ff 	mov.w	r2, #4294967295
 80073a0:	69bb      	ldr	r3, [r7, #24]
 80073a2:	fa02 f303 	lsl.w	r3, r2, r3
 80073a6:	43da      	mvns	r2, r3
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	401a      	ands	r2, r3
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80073b0:	f04f 31ff 	mov.w	r1, #4294967295
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	fa01 f303 	lsl.w	r3, r1, r3
 80073ba:	43d9      	mvns	r1, r3
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80073c0:	4313      	orrs	r3, r2
         );
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3724      	adds	r7, #36	@ 0x24
 80073c6:	46bd      	mov	sp, r7
 80073c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073cc:	4770      	bx	lr
	...

080073d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b082      	sub	sp, #8
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	3b01      	subs	r3, #1
 80073dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80073e0:	d301      	bcc.n	80073e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80073e2:	2301      	movs	r3, #1
 80073e4:	e00f      	b.n	8007406 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80073e6:	4a0a      	ldr	r2, [pc, #40]	@ (8007410 <SysTick_Config+0x40>)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	3b01      	subs	r3, #1
 80073ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80073ee:	210f      	movs	r1, #15
 80073f0:	f04f 30ff 	mov.w	r0, #4294967295
 80073f4:	f7ff ff8e 	bl	8007314 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80073f8:	4b05      	ldr	r3, [pc, #20]	@ (8007410 <SysTick_Config+0x40>)
 80073fa:	2200      	movs	r2, #0
 80073fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80073fe:	4b04      	ldr	r3, [pc, #16]	@ (8007410 <SysTick_Config+0x40>)
 8007400:	2207      	movs	r2, #7
 8007402:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007404:	2300      	movs	r3, #0
}
 8007406:	4618      	mov	r0, r3
 8007408:	3708      	adds	r7, #8
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}
 800740e:	bf00      	nop
 8007410:	e000e010 	.word	0xe000e010

08007414 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b082      	sub	sp, #8
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f7ff ff29 	bl	8007274 <__NVIC_SetPriorityGrouping>
}
 8007422:	bf00      	nop
 8007424:	3708      	adds	r7, #8
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}

0800742a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800742a:	b580      	push	{r7, lr}
 800742c:	b086      	sub	sp, #24
 800742e:	af00      	add	r7, sp, #0
 8007430:	4603      	mov	r3, r0
 8007432:	60b9      	str	r1, [r7, #8]
 8007434:	607a      	str	r2, [r7, #4]
 8007436:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007438:	f7ff ff40 	bl	80072bc <__NVIC_GetPriorityGrouping>
 800743c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800743e:	687a      	ldr	r2, [r7, #4]
 8007440:	68b9      	ldr	r1, [r7, #8]
 8007442:	6978      	ldr	r0, [r7, #20]
 8007444:	f7ff ff90 	bl	8007368 <NVIC_EncodePriority>
 8007448:	4602      	mov	r2, r0
 800744a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800744e:	4611      	mov	r1, r2
 8007450:	4618      	mov	r0, r3
 8007452:	f7ff ff5f 	bl	8007314 <__NVIC_SetPriority>
}
 8007456:	bf00      	nop
 8007458:	3718      	adds	r7, #24
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}

0800745e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800745e:	b580      	push	{r7, lr}
 8007460:	b082      	sub	sp, #8
 8007462:	af00      	add	r7, sp, #0
 8007464:	4603      	mov	r3, r0
 8007466:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007468:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800746c:	4618      	mov	r0, r3
 800746e:	f7ff ff33 	bl	80072d8 <__NVIC_EnableIRQ>
}
 8007472:	bf00      	nop
 8007474:	3708      	adds	r7, #8
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}

0800747a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800747a:	b580      	push	{r7, lr}
 800747c:	b082      	sub	sp, #8
 800747e:	af00      	add	r7, sp, #0
 8007480:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f7ff ffa4 	bl	80073d0 <SysTick_Config>
 8007488:	4603      	mov	r3, r0
}
 800748a:	4618      	mov	r0, r3
 800748c:	3708      	adds	r7, #8
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}
	...

08007494 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b082      	sub	sp, #8
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d101      	bne.n	80074a6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80074a2:	2301      	movs	r3, #1
 80074a4:	e054      	b.n	8007550 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	7f5b      	ldrb	r3, [r3, #29]
 80074aa:	b2db      	uxtb	r3, r3
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d105      	bne.n	80074bc <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2200      	movs	r2, #0
 80074b4:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f7fd fc64 	bl	8004d84 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2202      	movs	r2, #2
 80074c0:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	791b      	ldrb	r3, [r3, #4]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d10c      	bne.n	80074e4 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4a22      	ldr	r2, [pc, #136]	@ (8007558 <HAL_CRC_Init+0xc4>)
 80074d0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	689a      	ldr	r2, [r3, #8]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f022 0218 	bic.w	r2, r2, #24
 80074e0:	609a      	str	r2, [r3, #8]
 80074e2:	e00c      	b.n	80074fe <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6899      	ldr	r1, [r3, #8]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	68db      	ldr	r3, [r3, #12]
 80074ec:	461a      	mov	r2, r3
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f000 f94a 	bl	8007788 <HAL_CRCEx_Polynomial_Set>
 80074f4:	4603      	mov	r3, r0
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d001      	beq.n	80074fe <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80074fa:	2301      	movs	r3, #1
 80074fc:	e028      	b.n	8007550 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	795b      	ldrb	r3, [r3, #5]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d105      	bne.n	8007512 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f04f 32ff 	mov.w	r2, #4294967295
 800750e:	611a      	str	r2, [r3, #16]
 8007510:	e004      	b.n	800751c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	687a      	ldr	r2, [r7, #4]
 8007518:	6912      	ldr	r2, [r2, #16]
 800751a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	689b      	ldr	r3, [r3, #8]
 8007522:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	695a      	ldr	r2, [r3, #20]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	430a      	orrs	r2, r1
 8007530:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	689b      	ldr	r3, [r3, #8]
 8007538:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	699a      	ldr	r2, [r3, #24]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	430a      	orrs	r2, r1
 8007546:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2201      	movs	r2, #1
 800754c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800754e:	2300      	movs	r3, #0
}
 8007550:	4618      	mov	r0, r3
 8007552:	3708      	adds	r7, #8
 8007554:	46bd      	mov	sp, r7
 8007556:	bd80      	pop	{r7, pc}
 8007558:	04c11db7 	.word	0x04c11db7

0800755c <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b086      	sub	sp, #24
 8007560:	af00      	add	r7, sp, #0
 8007562:	60f8      	str	r0, [r7, #12]
 8007564:	60b9      	str	r1, [r7, #8]
 8007566:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8007568:	2300      	movs	r3, #0
 800756a:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2202      	movs	r2, #2
 8007570:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	689a      	ldr	r2, [r3, #8]
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f042 0201 	orr.w	r2, r2, #1
 8007580:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	6a1b      	ldr	r3, [r3, #32]
 8007586:	2b03      	cmp	r3, #3
 8007588:	d006      	beq.n	8007598 <HAL_CRC_Calculate+0x3c>
 800758a:	2b03      	cmp	r3, #3
 800758c:	d829      	bhi.n	80075e2 <HAL_CRC_Calculate+0x86>
 800758e:	2b01      	cmp	r3, #1
 8007590:	d019      	beq.n	80075c6 <HAL_CRC_Calculate+0x6a>
 8007592:	2b02      	cmp	r3, #2
 8007594:	d01e      	beq.n	80075d4 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8007596:	e024      	b.n	80075e2 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 8007598:	2300      	movs	r3, #0
 800759a:	617b      	str	r3, [r7, #20]
 800759c:	e00a      	b.n	80075b4 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	68ba      	ldr	r2, [r7, #8]
 80075a4:	441a      	add	r2, r3
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	6812      	ldr	r2, [r2, #0]
 80075ac:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	3301      	adds	r3, #1
 80075b2:	617b      	str	r3, [r7, #20]
 80075b4:	697a      	ldr	r2, [r7, #20]
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	429a      	cmp	r2, r3
 80075ba:	d3f0      	bcc.n	800759e <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	613b      	str	r3, [r7, #16]
      break;
 80075c4:	e00e      	b.n	80075e4 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 80075c6:	687a      	ldr	r2, [r7, #4]
 80075c8:	68b9      	ldr	r1, [r7, #8]
 80075ca:	68f8      	ldr	r0, [r7, #12]
 80075cc:	f000 f812 	bl	80075f4 <CRC_Handle_8>
 80075d0:	6138      	str	r0, [r7, #16]
      break;
 80075d2:	e007      	b.n	80075e4 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	68b9      	ldr	r1, [r7, #8]
 80075d8:	68f8      	ldr	r0, [r7, #12]
 80075da:	f000 f89b 	bl	8007714 <CRC_Handle_16>
 80075de:	6138      	str	r0, [r7, #16]
      break;
 80075e0:	e000      	b.n	80075e4 <HAL_CRC_Calculate+0x88>
      break;
 80075e2:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2201      	movs	r2, #1
 80075e8:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 80075ea:	693b      	ldr	r3, [r7, #16]
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	3718      	adds	r7, #24
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bd80      	pop	{r7, pc}

080075f4 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b089      	sub	sp, #36	@ 0x24
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	60f8      	str	r0, [r7, #12]
 80075fc:	60b9      	str	r1, [r7, #8]
 80075fe:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8007600:	2300      	movs	r3, #0
 8007602:	61fb      	str	r3, [r7, #28]
 8007604:	e023      	b.n	800764e <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8007606:	69fb      	ldr	r3, [r7, #28]
 8007608:	009b      	lsls	r3, r3, #2
 800760a:	68ba      	ldr	r2, [r7, #8]
 800760c:	4413      	add	r3, r2
 800760e:	781b      	ldrb	r3, [r3, #0]
 8007610:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8007612:	69fb      	ldr	r3, [r7, #28]
 8007614:	009b      	lsls	r3, r3, #2
 8007616:	3301      	adds	r3, #1
 8007618:	68b9      	ldr	r1, [r7, #8]
 800761a:	440b      	add	r3, r1
 800761c:	781b      	ldrb	r3, [r3, #0]
 800761e:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8007620:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8007622:	69fb      	ldr	r3, [r7, #28]
 8007624:	009b      	lsls	r3, r3, #2
 8007626:	3302      	adds	r3, #2
 8007628:	68b9      	ldr	r1, [r7, #8]
 800762a:	440b      	add	r3, r1
 800762c:	781b      	ldrb	r3, [r3, #0]
 800762e:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8007630:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8007632:	69fb      	ldr	r3, [r7, #28]
 8007634:	009b      	lsls	r3, r3, #2
 8007636:	3303      	adds	r3, #3
 8007638:	68b9      	ldr	r1, [r7, #8]
 800763a:	440b      	add	r3, r1
 800763c:	781b      	ldrb	r3, [r3, #0]
 800763e:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8007644:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8007646:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8007648:	69fb      	ldr	r3, [r7, #28]
 800764a:	3301      	adds	r3, #1
 800764c:	61fb      	str	r3, [r7, #28]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	089b      	lsrs	r3, r3, #2
 8007652:	69fa      	ldr	r2, [r7, #28]
 8007654:	429a      	cmp	r2, r3
 8007656:	d3d6      	bcc.n	8007606 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f003 0303 	and.w	r3, r3, #3
 800765e:	2b00      	cmp	r3, #0
 8007660:	d04f      	beq.n	8007702 <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f003 0303 	and.w	r3, r3, #3
 8007668:	2b01      	cmp	r3, #1
 800766a:	d107      	bne.n	800767c <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 800766c:	69fb      	ldr	r3, [r7, #28]
 800766e:	009b      	lsls	r3, r3, #2
 8007670:	68ba      	ldr	r2, [r7, #8]
 8007672:	4413      	add	r3, r2
 8007674:	68fa      	ldr	r2, [r7, #12]
 8007676:	6812      	ldr	r2, [r2, #0]
 8007678:	781b      	ldrb	r3, [r3, #0]
 800767a:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f003 0303 	and.w	r3, r3, #3
 8007682:	2b02      	cmp	r3, #2
 8007684:	d117      	bne.n	80076b6 <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8007686:	69fb      	ldr	r3, [r7, #28]
 8007688:	009b      	lsls	r3, r3, #2
 800768a:	68ba      	ldr	r2, [r7, #8]
 800768c:	4413      	add	r3, r2
 800768e:	781b      	ldrb	r3, [r3, #0]
 8007690:	b21b      	sxth	r3, r3
 8007692:	021b      	lsls	r3, r3, #8
 8007694:	b21a      	sxth	r2, r3
 8007696:	69fb      	ldr	r3, [r7, #28]
 8007698:	009b      	lsls	r3, r3, #2
 800769a:	3301      	adds	r3, #1
 800769c:	68b9      	ldr	r1, [r7, #8]
 800769e:	440b      	add	r3, r1
 80076a0:	781b      	ldrb	r3, [r3, #0]
 80076a2:	b21b      	sxth	r3, r3
 80076a4:	4313      	orrs	r3, r2
 80076a6:	b21b      	sxth	r3, r3
 80076a8:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	8b7a      	ldrh	r2, [r7, #26]
 80076b4:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	f003 0303 	and.w	r3, r3, #3
 80076bc:	2b03      	cmp	r3, #3
 80076be:	d120      	bne.n	8007702 <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80076c0:	69fb      	ldr	r3, [r7, #28]
 80076c2:	009b      	lsls	r3, r3, #2
 80076c4:	68ba      	ldr	r2, [r7, #8]
 80076c6:	4413      	add	r3, r2
 80076c8:	781b      	ldrb	r3, [r3, #0]
 80076ca:	b21b      	sxth	r3, r3
 80076cc:	021b      	lsls	r3, r3, #8
 80076ce:	b21a      	sxth	r2, r3
 80076d0:	69fb      	ldr	r3, [r7, #28]
 80076d2:	009b      	lsls	r3, r3, #2
 80076d4:	3301      	adds	r3, #1
 80076d6:	68b9      	ldr	r1, [r7, #8]
 80076d8:	440b      	add	r3, r1
 80076da:	781b      	ldrb	r3, [r3, #0]
 80076dc:	b21b      	sxth	r3, r3
 80076de:	4313      	orrs	r3, r2
 80076e0:	b21b      	sxth	r3, r3
 80076e2:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80076ea:	697b      	ldr	r3, [r7, #20]
 80076ec:	8b7a      	ldrh	r2, [r7, #26]
 80076ee:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 80076f0:	69fb      	ldr	r3, [r7, #28]
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	3302      	adds	r3, #2
 80076f6:	68ba      	ldr	r2, [r7, #8]
 80076f8:	4413      	add	r3, r2
 80076fa:	68fa      	ldr	r2, [r7, #12]
 80076fc:	6812      	ldr	r2, [r2, #0]
 80076fe:	781b      	ldrb	r3, [r3, #0]
 8007700:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	681b      	ldr	r3, [r3, #0]
}
 8007708:	4618      	mov	r0, r3
 800770a:	3724      	adds	r7, #36	@ 0x24
 800770c:	46bd      	mov	sp, r7
 800770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007712:	4770      	bx	lr

08007714 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8007714:	b480      	push	{r7}
 8007716:	b087      	sub	sp, #28
 8007718:	af00      	add	r7, sp, #0
 800771a:	60f8      	str	r0, [r7, #12]
 800771c:	60b9      	str	r1, [r7, #8]
 800771e:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8007720:	2300      	movs	r3, #0
 8007722:	617b      	str	r3, [r7, #20]
 8007724:	e013      	b.n	800774e <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	009b      	lsls	r3, r3, #2
 800772a:	68ba      	ldr	r2, [r7, #8]
 800772c:	4413      	add	r3, r2
 800772e:	881b      	ldrh	r3, [r3, #0]
 8007730:	041a      	lsls	r2, r3, #16
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	009b      	lsls	r3, r3, #2
 8007736:	3302      	adds	r3, #2
 8007738:	68b9      	ldr	r1, [r7, #8]
 800773a:	440b      	add	r3, r1
 800773c:	881b      	ldrh	r3, [r3, #0]
 800773e:	4619      	mov	r1, r3
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	430a      	orrs	r2, r1
 8007746:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	3301      	adds	r3, #1
 800774c:	617b      	str	r3, [r7, #20]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	085b      	lsrs	r3, r3, #1
 8007752:	697a      	ldr	r2, [r7, #20]
 8007754:	429a      	cmp	r2, r3
 8007756:	d3e6      	bcc.n	8007726 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f003 0301 	and.w	r3, r3, #1
 800775e:	2b00      	cmp	r3, #0
 8007760:	d009      	beq.n	8007776 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	009b      	lsls	r3, r3, #2
 800776c:	68ba      	ldr	r2, [r7, #8]
 800776e:	4413      	add	r3, r2
 8007770:	881a      	ldrh	r2, [r3, #0]
 8007772:	693b      	ldr	r3, [r7, #16]
 8007774:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	681b      	ldr	r3, [r3, #0]
}
 800777c:	4618      	mov	r0, r3
 800777e:	371c      	adds	r7, #28
 8007780:	46bd      	mov	sp, r7
 8007782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007786:	4770      	bx	lr

08007788 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8007788:	b480      	push	{r7}
 800778a:	b087      	sub	sp, #28
 800778c:	af00      	add	r7, sp, #0
 800778e:	60f8      	str	r0, [r7, #12]
 8007790:	60b9      	str	r1, [r7, #8]
 8007792:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007794:	2300      	movs	r3, #0
 8007796:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8007798:	231f      	movs	r3, #31
 800779a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	f003 0301 	and.w	r3, r3, #1
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d102      	bne.n	80077ac <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 80077a6:	2301      	movs	r3, #1
 80077a8:	75fb      	strb	r3, [r7, #23]
 80077aa:	e063      	b.n	8007874 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80077ac:	bf00      	nop
 80077ae:	693b      	ldr	r3, [r7, #16]
 80077b0:	1e5a      	subs	r2, r3, #1
 80077b2:	613a      	str	r2, [r7, #16]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d009      	beq.n	80077cc <HAL_CRCEx_Polynomial_Set+0x44>
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	f003 031f 	and.w	r3, r3, #31
 80077be:	68ba      	ldr	r2, [r7, #8]
 80077c0:	fa22 f303 	lsr.w	r3, r2, r3
 80077c4:	f003 0301 	and.w	r3, r3, #1
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d0f0      	beq.n	80077ae <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2b18      	cmp	r3, #24
 80077d0:	d846      	bhi.n	8007860 <HAL_CRCEx_Polynomial_Set+0xd8>
 80077d2:	a201      	add	r2, pc, #4	@ (adr r2, 80077d8 <HAL_CRCEx_Polynomial_Set+0x50>)
 80077d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077d8:	08007867 	.word	0x08007867
 80077dc:	08007861 	.word	0x08007861
 80077e0:	08007861 	.word	0x08007861
 80077e4:	08007861 	.word	0x08007861
 80077e8:	08007861 	.word	0x08007861
 80077ec:	08007861 	.word	0x08007861
 80077f0:	08007861 	.word	0x08007861
 80077f4:	08007861 	.word	0x08007861
 80077f8:	08007855 	.word	0x08007855
 80077fc:	08007861 	.word	0x08007861
 8007800:	08007861 	.word	0x08007861
 8007804:	08007861 	.word	0x08007861
 8007808:	08007861 	.word	0x08007861
 800780c:	08007861 	.word	0x08007861
 8007810:	08007861 	.word	0x08007861
 8007814:	08007861 	.word	0x08007861
 8007818:	08007849 	.word	0x08007849
 800781c:	08007861 	.word	0x08007861
 8007820:	08007861 	.word	0x08007861
 8007824:	08007861 	.word	0x08007861
 8007828:	08007861 	.word	0x08007861
 800782c:	08007861 	.word	0x08007861
 8007830:	08007861 	.word	0x08007861
 8007834:	08007861 	.word	0x08007861
 8007838:	0800783d 	.word	0x0800783d
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	2b06      	cmp	r3, #6
 8007840:	d913      	bls.n	800786a <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8007846:	e010      	b.n	800786a <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	2b07      	cmp	r3, #7
 800784c:	d90f      	bls.n	800786e <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8007852:	e00c      	b.n	800786e <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	2b0f      	cmp	r3, #15
 8007858:	d90b      	bls.n	8007872 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800785e:	e008      	b.n	8007872 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8007860:	2301      	movs	r3, #1
 8007862:	75fb      	strb	r3, [r7, #23]
        break;
 8007864:	e006      	b.n	8007874 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8007866:	bf00      	nop
 8007868:	e004      	b.n	8007874 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800786a:	bf00      	nop
 800786c:	e002      	b.n	8007874 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800786e:	bf00      	nop
 8007870:	e000      	b.n	8007874 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8007872:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8007874:	7dfb      	ldrb	r3, [r7, #23]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d10d      	bne.n	8007896 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	68ba      	ldr	r2, [r7, #8]
 8007880:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	f023 0118 	bic.w	r1, r3, #24
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	687a      	ldr	r2, [r7, #4]
 8007892:	430a      	orrs	r2, r1
 8007894:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8007896:	7dfb      	ldrb	r3, [r7, #23]
}
 8007898:	4618      	mov	r0, r3
 800789a:	371c      	adds	r7, #28
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr

080078a4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b085      	sub	sp, #20
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80078ac:	2300      	movs	r3, #0
 80078ae:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80078b6:	b2db      	uxtb	r3, r3
 80078b8:	2b02      	cmp	r3, #2
 80078ba:	d005      	beq.n	80078c8 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2204      	movs	r2, #4
 80078c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	73fb      	strb	r3, [r7, #15]
 80078c6:	e037      	b.n	8007938 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	681a      	ldr	r2, [r3, #0]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f022 020e 	bic.w	r2, r2, #14
 80078d6:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078e2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80078e6:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	681a      	ldr	r2, [r3, #0]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f022 0201 	bic.w	r2, r2, #1
 80078f6:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078fc:	f003 021f 	and.w	r2, r3, #31
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007904:	2101      	movs	r1, #1
 8007906:	fa01 f202 	lsl.w	r2, r1, r2
 800790a:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007910:	687a      	ldr	r2, [r7, #4]
 8007912:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007914:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800791a:	2b00      	cmp	r3, #0
 800791c:	d00c      	beq.n	8007938 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007922:	681a      	ldr	r2, [r3, #0]
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007928:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800792c:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007932:	687a      	ldr	r2, [r7, #4]
 8007934:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007936:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2201      	movs	r2, #1
 800793c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2200      	movs	r2, #0
 8007944:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8007948:	7bfb      	ldrb	r3, [r7, #15]
}
 800794a:	4618      	mov	r0, r3
 800794c:	3714      	adds	r7, #20
 800794e:	46bd      	mov	sp, r7
 8007950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007954:	4770      	bx	lr

08007956 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007956:	b580      	push	{r7, lr}
 8007958:	b084      	sub	sp, #16
 800795a:	af00      	add	r7, sp, #0
 800795c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800795e:	2300      	movs	r3, #0
 8007960:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007968:	b2db      	uxtb	r3, r3
 800796a:	2b02      	cmp	r3, #2
 800796c:	d00d      	beq.n	800798a <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2204      	movs	r2, #4
 8007972:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2201      	movs	r2, #1
 8007978:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2200      	movs	r2, #0
 8007980:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8007984:	2301      	movs	r3, #1
 8007986:	73fb      	strb	r3, [r7, #15]
 8007988:	e047      	b.n	8007a1a <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	681a      	ldr	r2, [r3, #0]
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f022 020e 	bic.w	r2, r2, #14
 8007998:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f022 0201 	bic.w	r2, r2, #1
 80079a8:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80079b8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079be:	f003 021f 	and.w	r2, r3, #31
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079c6:	2101      	movs	r1, #1
 80079c8:	fa01 f202 	lsl.w	r2, r1, r2
 80079cc:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079d2:	687a      	ldr	r2, [r7, #4]
 80079d4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80079d6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d00c      	beq.n	80079fa <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079ea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80079ee:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80079f8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2201      	movs	r2, #1
 80079fe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2200      	movs	r2, #0
 8007a06:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d003      	beq.n	8007a1a <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	4798      	blx	r3
    }
  }
  return status;
 8007a1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	3710      	adds	r7, #16
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}

08007a24 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b083      	sub	sp, #12
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007a32:	b2db      	uxtb	r3, r3
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	370c      	adds	r7, #12
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3e:	4770      	bx	lr

08007a40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b087      	sub	sp, #28
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007a4e:	e15a      	b.n	8007d06 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	2101      	movs	r1, #1
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	fa01 f303 	lsl.w	r3, r1, r3
 8007a5c:	4013      	ands	r3, r2
 8007a5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	f000 814c 	beq.w	8007d00 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	685b      	ldr	r3, [r3, #4]
 8007a6c:	f003 0303 	and.w	r3, r3, #3
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d005      	beq.n	8007a80 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007a7c:	2b02      	cmp	r3, #2
 8007a7e:	d130      	bne.n	8007ae2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	005b      	lsls	r3, r3, #1
 8007a8a:	2203      	movs	r2, #3
 8007a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a90:	43db      	mvns	r3, r3
 8007a92:	693a      	ldr	r2, [r7, #16]
 8007a94:	4013      	ands	r3, r2
 8007a96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	68da      	ldr	r2, [r3, #12]
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	005b      	lsls	r3, r3, #1
 8007aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8007aa4:	693a      	ldr	r2, [r7, #16]
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	693a      	ldr	r2, [r7, #16]
 8007aae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	fa02 f303 	lsl.w	r3, r2, r3
 8007abe:	43db      	mvns	r3, r3
 8007ac0:	693a      	ldr	r2, [r7, #16]
 8007ac2:	4013      	ands	r3, r2
 8007ac4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	091b      	lsrs	r3, r3, #4
 8007acc:	f003 0201 	and.w	r2, r3, #1
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ad6:	693a      	ldr	r2, [r7, #16]
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	693a      	ldr	r2, [r7, #16]
 8007ae0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	f003 0303 	and.w	r3, r3, #3
 8007aea:	2b03      	cmp	r3, #3
 8007aec:	d017      	beq.n	8007b1e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	005b      	lsls	r3, r3, #1
 8007af8:	2203      	movs	r2, #3
 8007afa:	fa02 f303 	lsl.w	r3, r2, r3
 8007afe:	43db      	mvns	r3, r3
 8007b00:	693a      	ldr	r2, [r7, #16]
 8007b02:	4013      	ands	r3, r2
 8007b04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	689a      	ldr	r2, [r3, #8]
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	005b      	lsls	r3, r3, #1
 8007b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b12:	693a      	ldr	r2, [r7, #16]
 8007b14:	4313      	orrs	r3, r2
 8007b16:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	693a      	ldr	r2, [r7, #16]
 8007b1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	685b      	ldr	r3, [r3, #4]
 8007b22:	f003 0303 	and.w	r3, r3, #3
 8007b26:	2b02      	cmp	r3, #2
 8007b28:	d123      	bne.n	8007b72 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	08da      	lsrs	r2, r3, #3
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	3208      	adds	r2, #8
 8007b32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	f003 0307 	and.w	r3, r3, #7
 8007b3e:	009b      	lsls	r3, r3, #2
 8007b40:	220f      	movs	r2, #15
 8007b42:	fa02 f303 	lsl.w	r3, r2, r3
 8007b46:	43db      	mvns	r3, r3
 8007b48:	693a      	ldr	r2, [r7, #16]
 8007b4a:	4013      	ands	r3, r2
 8007b4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	691a      	ldr	r2, [r3, #16]
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	f003 0307 	and.w	r3, r3, #7
 8007b58:	009b      	lsls	r3, r3, #2
 8007b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b5e:	693a      	ldr	r2, [r7, #16]
 8007b60:	4313      	orrs	r3, r2
 8007b62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	08da      	lsrs	r2, r3, #3
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	3208      	adds	r2, #8
 8007b6c:	6939      	ldr	r1, [r7, #16]
 8007b6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	005b      	lsls	r3, r3, #1
 8007b7c:	2203      	movs	r2, #3
 8007b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b82:	43db      	mvns	r3, r3
 8007b84:	693a      	ldr	r2, [r7, #16]
 8007b86:	4013      	ands	r3, r2
 8007b88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	685b      	ldr	r3, [r3, #4]
 8007b8e:	f003 0203 	and.w	r2, r3, #3
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	005b      	lsls	r3, r3, #1
 8007b96:	fa02 f303 	lsl.w	r3, r2, r3
 8007b9a:	693a      	ldr	r2, [r7, #16]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	693a      	ldr	r2, [r7, #16]
 8007ba4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	685b      	ldr	r3, [r3, #4]
 8007baa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	f000 80a6 	beq.w	8007d00 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007bb4:	4b5b      	ldr	r3, [pc, #364]	@ (8007d24 <HAL_GPIO_Init+0x2e4>)
 8007bb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bb8:	4a5a      	ldr	r2, [pc, #360]	@ (8007d24 <HAL_GPIO_Init+0x2e4>)
 8007bba:	f043 0301 	orr.w	r3, r3, #1
 8007bbe:	6613      	str	r3, [r2, #96]	@ 0x60
 8007bc0:	4b58      	ldr	r3, [pc, #352]	@ (8007d24 <HAL_GPIO_Init+0x2e4>)
 8007bc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bc4:	f003 0301 	and.w	r3, r3, #1
 8007bc8:	60bb      	str	r3, [r7, #8]
 8007bca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007bcc:	4a56      	ldr	r2, [pc, #344]	@ (8007d28 <HAL_GPIO_Init+0x2e8>)
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	089b      	lsrs	r3, r3, #2
 8007bd2:	3302      	adds	r3, #2
 8007bd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007bd8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	f003 0303 	and.w	r3, r3, #3
 8007be0:	009b      	lsls	r3, r3, #2
 8007be2:	220f      	movs	r2, #15
 8007be4:	fa02 f303 	lsl.w	r3, r2, r3
 8007be8:	43db      	mvns	r3, r3
 8007bea:	693a      	ldr	r2, [r7, #16]
 8007bec:	4013      	ands	r3, r2
 8007bee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007bf6:	d01f      	beq.n	8007c38 <HAL_GPIO_Init+0x1f8>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4a4c      	ldr	r2, [pc, #304]	@ (8007d2c <HAL_GPIO_Init+0x2ec>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d019      	beq.n	8007c34 <HAL_GPIO_Init+0x1f4>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	4a4b      	ldr	r2, [pc, #300]	@ (8007d30 <HAL_GPIO_Init+0x2f0>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d013      	beq.n	8007c30 <HAL_GPIO_Init+0x1f0>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	4a4a      	ldr	r2, [pc, #296]	@ (8007d34 <HAL_GPIO_Init+0x2f4>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d00d      	beq.n	8007c2c <HAL_GPIO_Init+0x1ec>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	4a49      	ldr	r2, [pc, #292]	@ (8007d38 <HAL_GPIO_Init+0x2f8>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d007      	beq.n	8007c28 <HAL_GPIO_Init+0x1e8>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	4a48      	ldr	r2, [pc, #288]	@ (8007d3c <HAL_GPIO_Init+0x2fc>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d101      	bne.n	8007c24 <HAL_GPIO_Init+0x1e4>
 8007c20:	2305      	movs	r3, #5
 8007c22:	e00a      	b.n	8007c3a <HAL_GPIO_Init+0x1fa>
 8007c24:	2306      	movs	r3, #6
 8007c26:	e008      	b.n	8007c3a <HAL_GPIO_Init+0x1fa>
 8007c28:	2304      	movs	r3, #4
 8007c2a:	e006      	b.n	8007c3a <HAL_GPIO_Init+0x1fa>
 8007c2c:	2303      	movs	r3, #3
 8007c2e:	e004      	b.n	8007c3a <HAL_GPIO_Init+0x1fa>
 8007c30:	2302      	movs	r3, #2
 8007c32:	e002      	b.n	8007c3a <HAL_GPIO_Init+0x1fa>
 8007c34:	2301      	movs	r3, #1
 8007c36:	e000      	b.n	8007c3a <HAL_GPIO_Init+0x1fa>
 8007c38:	2300      	movs	r3, #0
 8007c3a:	697a      	ldr	r2, [r7, #20]
 8007c3c:	f002 0203 	and.w	r2, r2, #3
 8007c40:	0092      	lsls	r2, r2, #2
 8007c42:	4093      	lsls	r3, r2
 8007c44:	693a      	ldr	r2, [r7, #16]
 8007c46:	4313      	orrs	r3, r2
 8007c48:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007c4a:	4937      	ldr	r1, [pc, #220]	@ (8007d28 <HAL_GPIO_Init+0x2e8>)
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	089b      	lsrs	r3, r3, #2
 8007c50:	3302      	adds	r3, #2
 8007c52:	693a      	ldr	r2, [r7, #16]
 8007c54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007c58:	4b39      	ldr	r3, [pc, #228]	@ (8007d40 <HAL_GPIO_Init+0x300>)
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	43db      	mvns	r3, r3
 8007c62:	693a      	ldr	r2, [r7, #16]
 8007c64:	4013      	ands	r3, r2
 8007c66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	685b      	ldr	r3, [r3, #4]
 8007c6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d003      	beq.n	8007c7c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007c74:	693a      	ldr	r2, [r7, #16]
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	4313      	orrs	r3, r2
 8007c7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007c7c:	4a30      	ldr	r2, [pc, #192]	@ (8007d40 <HAL_GPIO_Init+0x300>)
 8007c7e:	693b      	ldr	r3, [r7, #16]
 8007c80:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007c82:	4b2f      	ldr	r3, [pc, #188]	@ (8007d40 <HAL_GPIO_Init+0x300>)
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	43db      	mvns	r3, r3
 8007c8c:	693a      	ldr	r2, [r7, #16]
 8007c8e:	4013      	ands	r3, r2
 8007c90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d003      	beq.n	8007ca6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007c9e:	693a      	ldr	r2, [r7, #16]
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007ca6:	4a26      	ldr	r2, [pc, #152]	@ (8007d40 <HAL_GPIO_Init+0x300>)
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8007cac:	4b24      	ldr	r3, [pc, #144]	@ (8007d40 <HAL_GPIO_Init+0x300>)
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	43db      	mvns	r3, r3
 8007cb6:	693a      	ldr	r2, [r7, #16]
 8007cb8:	4013      	ands	r3, r2
 8007cba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	685b      	ldr	r3, [r3, #4]
 8007cc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d003      	beq.n	8007cd0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007cc8:	693a      	ldr	r2, [r7, #16]
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007cd0:	4a1b      	ldr	r2, [pc, #108]	@ (8007d40 <HAL_GPIO_Init+0x300>)
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007cd6:	4b1a      	ldr	r3, [pc, #104]	@ (8007d40 <HAL_GPIO_Init+0x300>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	43db      	mvns	r3, r3
 8007ce0:	693a      	ldr	r2, [r7, #16]
 8007ce2:	4013      	ands	r3, r2
 8007ce4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d003      	beq.n	8007cfa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8007cf2:	693a      	ldr	r2, [r7, #16]
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007cfa:	4a11      	ldr	r2, [pc, #68]	@ (8007d40 <HAL_GPIO_Init+0x300>)
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	3301      	adds	r3, #1
 8007d04:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	fa22 f303 	lsr.w	r3, r2, r3
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	f47f ae9d 	bne.w	8007a50 <HAL_GPIO_Init+0x10>
  }
}
 8007d16:	bf00      	nop
 8007d18:	bf00      	nop
 8007d1a:	371c      	adds	r7, #28
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr
 8007d24:	40021000 	.word	0x40021000
 8007d28:	40010000 	.word	0x40010000
 8007d2c:	48000400 	.word	0x48000400
 8007d30:	48000800 	.word	0x48000800
 8007d34:	48000c00 	.word	0x48000c00
 8007d38:	48001000 	.word	0x48001000
 8007d3c:	48001400 	.word	0x48001400
 8007d40:	40010400 	.word	0x40010400

08007d44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b085      	sub	sp, #20
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	460b      	mov	r3, r1
 8007d4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	691a      	ldr	r2, [r3, #16]
 8007d54:	887b      	ldrh	r3, [r7, #2]
 8007d56:	4013      	ands	r3, r2
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d002      	beq.n	8007d62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	73fb      	strb	r3, [r7, #15]
 8007d60:	e001      	b.n	8007d66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007d62:	2300      	movs	r3, #0
 8007d64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007d66:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3714      	adds	r7, #20
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr

08007d74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b083      	sub	sp, #12
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	460b      	mov	r3, r1
 8007d7e:	807b      	strh	r3, [r7, #2]
 8007d80:	4613      	mov	r3, r2
 8007d82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007d84:	787b      	ldrb	r3, [r7, #1]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d003      	beq.n	8007d92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007d8a:	887a      	ldrh	r2, [r7, #2]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007d90:	e002      	b.n	8007d98 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007d92:	887a      	ldrh	r2, [r7, #2]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007d98:	bf00      	nop
 8007d9a:	370c      	adds	r7, #12
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr

08007da4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b082      	sub	sp, #8
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d101      	bne.n	8007db6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007db2:	2301      	movs	r3, #1
 8007db4:	e08d      	b.n	8007ed2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d106      	bne.n	8007dd0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f7fd f902 	bl	8004fd4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2224      	movs	r2, #36	@ 0x24
 8007dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	681a      	ldr	r2, [r3, #0]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f022 0201 	bic.w	r2, r2, #1
 8007de6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	685a      	ldr	r2, [r3, #4]
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007df4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	689a      	ldr	r2, [r3, #8]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007e04:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	68db      	ldr	r3, [r3, #12]
 8007e0a:	2b01      	cmp	r3, #1
 8007e0c:	d107      	bne.n	8007e1e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	689a      	ldr	r2, [r3, #8]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007e1a:	609a      	str	r2, [r3, #8]
 8007e1c:	e006      	b.n	8007e2c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	689a      	ldr	r2, [r3, #8]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007e2a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	68db      	ldr	r3, [r3, #12]
 8007e30:	2b02      	cmp	r3, #2
 8007e32:	d108      	bne.n	8007e46 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	685a      	ldr	r2, [r3, #4]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007e42:	605a      	str	r2, [r3, #4]
 8007e44:	e007      	b.n	8007e56 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	685a      	ldr	r2, [r3, #4]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007e54:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	685b      	ldr	r3, [r3, #4]
 8007e5c:	687a      	ldr	r2, [r7, #4]
 8007e5e:	6812      	ldr	r2, [r2, #0]
 8007e60:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007e64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e68:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	68da      	ldr	r2, [r3, #12]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007e78:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	691a      	ldr	r2, [r3, #16]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	695b      	ldr	r3, [r3, #20]
 8007e82:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	699b      	ldr	r3, [r3, #24]
 8007e8a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	430a      	orrs	r2, r1
 8007e92:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	69d9      	ldr	r1, [r3, #28]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6a1a      	ldr	r2, [r3, #32]
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	430a      	orrs	r2, r1
 8007ea2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	681a      	ldr	r2, [r3, #0]
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f042 0201 	orr.w	r2, r2, #1
 8007eb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2220      	movs	r2, #32
 8007ebe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007ed0:	2300      	movs	r3, #0
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3708      	adds	r7, #8
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}
	...

08007edc <HAL_I2C_Master_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                            uint16_t Size)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b088      	sub	sp, #32
 8007ee0:	af02      	add	r7, sp, #8
 8007ee2:	60f8      	str	r0, [r7, #12]
 8007ee4:	607a      	str	r2, [r7, #4]
 8007ee6:	461a      	mov	r2, r3
 8007ee8:	460b      	mov	r3, r1
 8007eea:	817b      	strh	r3, [r7, #10]
 8007eec:	4613      	mov	r3, r2
 8007eee:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ef6:	b2db      	uxtb	r3, r3
 8007ef8:	2b20      	cmp	r3, #32
 8007efa:	d153      	bne.n	8007fa4 <HAL_I2C_Master_Receive_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	699b      	ldr	r3, [r3, #24]
 8007f02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f0a:	d101      	bne.n	8007f10 <HAL_I2C_Master_Receive_IT+0x34>
    {
      return HAL_BUSY;
 8007f0c:	2302      	movs	r3, #2
 8007f0e:	e04a      	b.n	8007fa6 <HAL_I2C_Master_Receive_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007f16:	2b01      	cmp	r3, #1
 8007f18:	d101      	bne.n	8007f1e <HAL_I2C_Master_Receive_IT+0x42>
 8007f1a:	2302      	movs	r3, #2
 8007f1c:	e043      	b.n	8007fa6 <HAL_I2C_Master_Receive_IT+0xca>
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2201      	movs	r2, #1
 8007f22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2222      	movs	r2, #34	@ 0x22
 8007f2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2210      	movs	r2, #16
 8007f32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	687a      	ldr	r2, [r7, #4]
 8007f40:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	893a      	ldrh	r2, [r7, #8]
 8007f46:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	4a19      	ldr	r2, [pc, #100]	@ (8007fb0 <HAL_I2C_Master_Receive_IT+0xd4>)
 8007f4c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	4a18      	ldr	r2, [pc, #96]	@ (8007fb4 <HAL_I2C_Master_Receive_IT+0xd8>)
 8007f52:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f58:	b29b      	uxth	r3, r3
 8007f5a:	2bff      	cmp	r3, #255	@ 0xff
 8007f5c:	d906      	bls.n	8007f6c <HAL_I2C_Master_Receive_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	22ff      	movs	r2, #255	@ 0xff
 8007f62:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8007f64:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007f68:	617b      	str	r3, [r7, #20]
 8007f6a:	e007      	b.n	8007f7c <HAL_I2C_Master_Receive_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f70:	b29a      	uxth	r2, r3
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007f76:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007f7a:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f80:	b2da      	uxtb	r2, r3
 8007f82:	8979      	ldrh	r1, [r7, #10]
 8007f84:	4b0c      	ldr	r3, [pc, #48]	@ (8007fb8 <HAL_I2C_Master_Receive_IT+0xdc>)
 8007f86:	9300      	str	r3, [sp, #0]
 8007f88:	697b      	ldr	r3, [r7, #20]
 8007f8a:	68f8      	ldr	r0, [r7, #12]
 8007f8c:	f002 f97c 	bl	800a288 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	2200      	movs	r2, #0
 8007f94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007f98:	2102      	movs	r1, #2
 8007f9a:	68f8      	ldr	r0, [r7, #12]
 8007f9c:	f002 f9a6 	bl	800a2ec <I2C_Enable_IRQ>

    return HAL_OK;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	e000      	b.n	8007fa6 <HAL_I2C_Master_Receive_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8007fa4:	2302      	movs	r3, #2
  }
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	3718      	adds	r7, #24
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}
 8007fae:	bf00      	nop
 8007fb0:	ffff0000 	.word	0xffff0000
 8007fb4:	080086cb 	.word	0x080086cb
 8007fb8:	80002400 	.word	0x80002400

08007fbc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b088      	sub	sp, #32
 8007fc0:	af02      	add	r7, sp, #8
 8007fc2:	60f8      	str	r0, [r7, #12]
 8007fc4:	4608      	mov	r0, r1
 8007fc6:	4611      	mov	r1, r2
 8007fc8:	461a      	mov	r2, r3
 8007fca:	4603      	mov	r3, r0
 8007fcc:	817b      	strh	r3, [r7, #10]
 8007fce:	460b      	mov	r3, r1
 8007fd0:	813b      	strh	r3, [r7, #8]
 8007fd2:	4613      	mov	r3, r2
 8007fd4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fdc:	b2db      	uxtb	r3, r3
 8007fde:	2b20      	cmp	r3, #32
 8007fe0:	f040 80f9 	bne.w	80081d6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007fe4:	6a3b      	ldr	r3, [r7, #32]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d002      	beq.n	8007ff0 <HAL_I2C_Mem_Write+0x34>
 8007fea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d105      	bne.n	8007ffc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007ff6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	e0ed      	b.n	80081d8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008002:	2b01      	cmp	r3, #1
 8008004:	d101      	bne.n	800800a <HAL_I2C_Mem_Write+0x4e>
 8008006:	2302      	movs	r3, #2
 8008008:	e0e6      	b.n	80081d8 <HAL_I2C_Mem_Write+0x21c>
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2201      	movs	r2, #1
 800800e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008012:	f7ff f901 	bl	8007218 <HAL_GetTick>
 8008016:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	9300      	str	r3, [sp, #0]
 800801c:	2319      	movs	r3, #25
 800801e:	2201      	movs	r2, #1
 8008020:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008024:	68f8      	ldr	r0, [r7, #12]
 8008026:	f001 ff6c 	bl	8009f02 <I2C_WaitOnFlagUntilTimeout>
 800802a:	4603      	mov	r3, r0
 800802c:	2b00      	cmp	r3, #0
 800802e:	d001      	beq.n	8008034 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008030:	2301      	movs	r3, #1
 8008032:	e0d1      	b.n	80081d8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2221      	movs	r2, #33	@ 0x21
 8008038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2240      	movs	r2, #64	@ 0x40
 8008040:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	2200      	movs	r2, #0
 8008048:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	6a3a      	ldr	r2, [r7, #32]
 800804e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008054:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2200      	movs	r2, #0
 800805a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800805c:	88f8      	ldrh	r0, [r7, #6]
 800805e:	893a      	ldrh	r2, [r7, #8]
 8008060:	8979      	ldrh	r1, [r7, #10]
 8008062:	697b      	ldr	r3, [r7, #20]
 8008064:	9301      	str	r3, [sp, #4]
 8008066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008068:	9300      	str	r3, [sp, #0]
 800806a:	4603      	mov	r3, r0
 800806c:	68f8      	ldr	r0, [r7, #12]
 800806e:	f001 f99d 	bl	80093ac <I2C_RequestMemoryWrite>
 8008072:	4603      	mov	r3, r0
 8008074:	2b00      	cmp	r3, #0
 8008076:	d005      	beq.n	8008084 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2200      	movs	r2, #0
 800807c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008080:	2301      	movs	r3, #1
 8008082:	e0a9      	b.n	80081d8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008088:	b29b      	uxth	r3, r3
 800808a:	2bff      	cmp	r3, #255	@ 0xff
 800808c:	d90e      	bls.n	80080ac <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	22ff      	movs	r2, #255	@ 0xff
 8008092:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008098:	b2da      	uxtb	r2, r3
 800809a:	8979      	ldrh	r1, [r7, #10]
 800809c:	2300      	movs	r3, #0
 800809e:	9300      	str	r3, [sp, #0]
 80080a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80080a4:	68f8      	ldr	r0, [r7, #12]
 80080a6:	f002 f8ef 	bl	800a288 <I2C_TransferConfig>
 80080aa:	e00f      	b.n	80080cc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080b0:	b29a      	uxth	r2, r3
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080ba:	b2da      	uxtb	r2, r3
 80080bc:	8979      	ldrh	r1, [r7, #10]
 80080be:	2300      	movs	r3, #0
 80080c0:	9300      	str	r3, [sp, #0]
 80080c2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80080c6:	68f8      	ldr	r0, [r7, #12]
 80080c8:	f002 f8de 	bl	800a288 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80080cc:	697a      	ldr	r2, [r7, #20]
 80080ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80080d0:	68f8      	ldr	r0, [r7, #12]
 80080d2:	f001 ff6f 	bl	8009fb4 <I2C_WaitOnTXISFlagUntilTimeout>
 80080d6:	4603      	mov	r3, r0
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d001      	beq.n	80080e0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80080dc:	2301      	movs	r3, #1
 80080de:	e07b      	b.n	80081d8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080e4:	781a      	ldrb	r2, [r3, #0]
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080f0:	1c5a      	adds	r2, r3, #1
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080fa:	b29b      	uxth	r3, r3
 80080fc:	3b01      	subs	r3, #1
 80080fe:	b29a      	uxth	r2, r3
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008108:	3b01      	subs	r3, #1
 800810a:	b29a      	uxth	r2, r3
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008114:	b29b      	uxth	r3, r3
 8008116:	2b00      	cmp	r3, #0
 8008118:	d034      	beq.n	8008184 <HAL_I2C_Mem_Write+0x1c8>
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800811e:	2b00      	cmp	r3, #0
 8008120:	d130      	bne.n	8008184 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	9300      	str	r3, [sp, #0]
 8008126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008128:	2200      	movs	r2, #0
 800812a:	2180      	movs	r1, #128	@ 0x80
 800812c:	68f8      	ldr	r0, [r7, #12]
 800812e:	f001 fee8 	bl	8009f02 <I2C_WaitOnFlagUntilTimeout>
 8008132:	4603      	mov	r3, r0
 8008134:	2b00      	cmp	r3, #0
 8008136:	d001      	beq.n	800813c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008138:	2301      	movs	r3, #1
 800813a:	e04d      	b.n	80081d8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008140:	b29b      	uxth	r3, r3
 8008142:	2bff      	cmp	r3, #255	@ 0xff
 8008144:	d90e      	bls.n	8008164 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	22ff      	movs	r2, #255	@ 0xff
 800814a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008150:	b2da      	uxtb	r2, r3
 8008152:	8979      	ldrh	r1, [r7, #10]
 8008154:	2300      	movs	r3, #0
 8008156:	9300      	str	r3, [sp, #0]
 8008158:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	f002 f893 	bl	800a288 <I2C_TransferConfig>
 8008162:	e00f      	b.n	8008184 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008168:	b29a      	uxth	r2, r3
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008172:	b2da      	uxtb	r2, r3
 8008174:	8979      	ldrh	r1, [r7, #10]
 8008176:	2300      	movs	r3, #0
 8008178:	9300      	str	r3, [sp, #0]
 800817a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800817e:	68f8      	ldr	r0, [r7, #12]
 8008180:	f002 f882 	bl	800a288 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008188:	b29b      	uxth	r3, r3
 800818a:	2b00      	cmp	r3, #0
 800818c:	d19e      	bne.n	80080cc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800818e:	697a      	ldr	r2, [r7, #20]
 8008190:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008192:	68f8      	ldr	r0, [r7, #12]
 8008194:	f001 ff55 	bl	800a042 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008198:	4603      	mov	r3, r0
 800819a:	2b00      	cmp	r3, #0
 800819c:	d001      	beq.n	80081a2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800819e:	2301      	movs	r3, #1
 80081a0:	e01a      	b.n	80081d8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	2220      	movs	r2, #32
 80081a8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	6859      	ldr	r1, [r3, #4]
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681a      	ldr	r2, [r3, #0]
 80081b4:	4b0a      	ldr	r3, [pc, #40]	@ (80081e0 <HAL_I2C_Mem_Write+0x224>)
 80081b6:	400b      	ands	r3, r1
 80081b8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2220      	movs	r2, #32
 80081be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2200      	movs	r2, #0
 80081c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2200      	movs	r2, #0
 80081ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80081d2:	2300      	movs	r3, #0
 80081d4:	e000      	b.n	80081d8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80081d6:	2302      	movs	r3, #2
  }
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3718      	adds	r7, #24
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}
 80081e0:	fe00e800 	.word	0xfe00e800

080081e4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b088      	sub	sp, #32
 80081e8:	af02      	add	r7, sp, #8
 80081ea:	60f8      	str	r0, [r7, #12]
 80081ec:	4608      	mov	r0, r1
 80081ee:	4611      	mov	r1, r2
 80081f0:	461a      	mov	r2, r3
 80081f2:	4603      	mov	r3, r0
 80081f4:	817b      	strh	r3, [r7, #10]
 80081f6:	460b      	mov	r3, r1
 80081f8:	813b      	strh	r3, [r7, #8]
 80081fa:	4613      	mov	r3, r2
 80081fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008204:	b2db      	uxtb	r3, r3
 8008206:	2b20      	cmp	r3, #32
 8008208:	f040 80fd 	bne.w	8008406 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800820c:	6a3b      	ldr	r3, [r7, #32]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d002      	beq.n	8008218 <HAL_I2C_Mem_Read+0x34>
 8008212:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008214:	2b00      	cmp	r3, #0
 8008216:	d105      	bne.n	8008224 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800821e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008220:	2301      	movs	r3, #1
 8008222:	e0f1      	b.n	8008408 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800822a:	2b01      	cmp	r3, #1
 800822c:	d101      	bne.n	8008232 <HAL_I2C_Mem_Read+0x4e>
 800822e:	2302      	movs	r3, #2
 8008230:	e0ea      	b.n	8008408 <HAL_I2C_Mem_Read+0x224>
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2201      	movs	r2, #1
 8008236:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800823a:	f7fe ffed 	bl	8007218 <HAL_GetTick>
 800823e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008240:	697b      	ldr	r3, [r7, #20]
 8008242:	9300      	str	r3, [sp, #0]
 8008244:	2319      	movs	r3, #25
 8008246:	2201      	movs	r2, #1
 8008248:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800824c:	68f8      	ldr	r0, [r7, #12]
 800824e:	f001 fe58 	bl	8009f02 <I2C_WaitOnFlagUntilTimeout>
 8008252:	4603      	mov	r3, r0
 8008254:	2b00      	cmp	r3, #0
 8008256:	d001      	beq.n	800825c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008258:	2301      	movs	r3, #1
 800825a:	e0d5      	b.n	8008408 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	2222      	movs	r2, #34	@ 0x22
 8008260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	2240      	movs	r2, #64	@ 0x40
 8008268:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2200      	movs	r2, #0
 8008270:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	6a3a      	ldr	r2, [r7, #32]
 8008276:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800827c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	2200      	movs	r2, #0
 8008282:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008284:	88f8      	ldrh	r0, [r7, #6]
 8008286:	893a      	ldrh	r2, [r7, #8]
 8008288:	8979      	ldrh	r1, [r7, #10]
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	9301      	str	r3, [sp, #4]
 800828e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008290:	9300      	str	r3, [sp, #0]
 8008292:	4603      	mov	r3, r0
 8008294:	68f8      	ldr	r0, [r7, #12]
 8008296:	f001 f8dd 	bl	8009454 <I2C_RequestMemoryRead>
 800829a:	4603      	mov	r3, r0
 800829c:	2b00      	cmp	r3, #0
 800829e:	d005      	beq.n	80082ac <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	2200      	movs	r2, #0
 80082a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80082a8:	2301      	movs	r3, #1
 80082aa:	e0ad      	b.n	8008408 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082b0:	b29b      	uxth	r3, r3
 80082b2:	2bff      	cmp	r3, #255	@ 0xff
 80082b4:	d90e      	bls.n	80082d4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	22ff      	movs	r2, #255	@ 0xff
 80082ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082c0:	b2da      	uxtb	r2, r3
 80082c2:	8979      	ldrh	r1, [r7, #10]
 80082c4:	4b52      	ldr	r3, [pc, #328]	@ (8008410 <HAL_I2C_Mem_Read+0x22c>)
 80082c6:	9300      	str	r3, [sp, #0]
 80082c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80082cc:	68f8      	ldr	r0, [r7, #12]
 80082ce:	f001 ffdb 	bl	800a288 <I2C_TransferConfig>
 80082d2:	e00f      	b.n	80082f4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082d8:	b29a      	uxth	r2, r3
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082e2:	b2da      	uxtb	r2, r3
 80082e4:	8979      	ldrh	r1, [r7, #10]
 80082e6:	4b4a      	ldr	r3, [pc, #296]	@ (8008410 <HAL_I2C_Mem_Read+0x22c>)
 80082e8:	9300      	str	r3, [sp, #0]
 80082ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80082ee:	68f8      	ldr	r0, [r7, #12]
 80082f0:	f001 ffca 	bl	800a288 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	9300      	str	r3, [sp, #0]
 80082f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082fa:	2200      	movs	r2, #0
 80082fc:	2104      	movs	r1, #4
 80082fe:	68f8      	ldr	r0, [r7, #12]
 8008300:	f001 fdff 	bl	8009f02 <I2C_WaitOnFlagUntilTimeout>
 8008304:	4603      	mov	r3, r0
 8008306:	2b00      	cmp	r3, #0
 8008308:	d001      	beq.n	800830e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800830a:	2301      	movs	r3, #1
 800830c:	e07c      	b.n	8008408 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008318:	b2d2      	uxtb	r2, r2
 800831a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008320:	1c5a      	adds	r2, r3, #1
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800832a:	3b01      	subs	r3, #1
 800832c:	b29a      	uxth	r2, r3
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008336:	b29b      	uxth	r3, r3
 8008338:	3b01      	subs	r3, #1
 800833a:	b29a      	uxth	r2, r3
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008344:	b29b      	uxth	r3, r3
 8008346:	2b00      	cmp	r3, #0
 8008348:	d034      	beq.n	80083b4 <HAL_I2C_Mem_Read+0x1d0>
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800834e:	2b00      	cmp	r3, #0
 8008350:	d130      	bne.n	80083b4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	9300      	str	r3, [sp, #0]
 8008356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008358:	2200      	movs	r2, #0
 800835a:	2180      	movs	r1, #128	@ 0x80
 800835c:	68f8      	ldr	r0, [r7, #12]
 800835e:	f001 fdd0 	bl	8009f02 <I2C_WaitOnFlagUntilTimeout>
 8008362:	4603      	mov	r3, r0
 8008364:	2b00      	cmp	r3, #0
 8008366:	d001      	beq.n	800836c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008368:	2301      	movs	r3, #1
 800836a:	e04d      	b.n	8008408 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008370:	b29b      	uxth	r3, r3
 8008372:	2bff      	cmp	r3, #255	@ 0xff
 8008374:	d90e      	bls.n	8008394 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	22ff      	movs	r2, #255	@ 0xff
 800837a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008380:	b2da      	uxtb	r2, r3
 8008382:	8979      	ldrh	r1, [r7, #10]
 8008384:	2300      	movs	r3, #0
 8008386:	9300      	str	r3, [sp, #0]
 8008388:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800838c:	68f8      	ldr	r0, [r7, #12]
 800838e:	f001 ff7b 	bl	800a288 <I2C_TransferConfig>
 8008392:	e00f      	b.n	80083b4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008398:	b29a      	uxth	r2, r3
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083a2:	b2da      	uxtb	r2, r3
 80083a4:	8979      	ldrh	r1, [r7, #10]
 80083a6:	2300      	movs	r3, #0
 80083a8:	9300      	str	r3, [sp, #0]
 80083aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80083ae:	68f8      	ldr	r0, [r7, #12]
 80083b0:	f001 ff6a 	bl	800a288 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083b8:	b29b      	uxth	r3, r3
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d19a      	bne.n	80082f4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80083be:	697a      	ldr	r2, [r7, #20]
 80083c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083c2:	68f8      	ldr	r0, [r7, #12]
 80083c4:	f001 fe3d 	bl	800a042 <I2C_WaitOnSTOPFlagUntilTimeout>
 80083c8:	4603      	mov	r3, r0
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d001      	beq.n	80083d2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80083ce:	2301      	movs	r3, #1
 80083d0:	e01a      	b.n	8008408 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	2220      	movs	r2, #32
 80083d8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	6859      	ldr	r1, [r3, #4]
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681a      	ldr	r2, [r3, #0]
 80083e4:	4b0b      	ldr	r3, [pc, #44]	@ (8008414 <HAL_I2C_Mem_Read+0x230>)
 80083e6:	400b      	ands	r3, r1
 80083e8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2220      	movs	r2, #32
 80083ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	2200      	movs	r2, #0
 80083f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	2200      	movs	r2, #0
 80083fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008402:	2300      	movs	r3, #0
 8008404:	e000      	b.n	8008408 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8008406:	2302      	movs	r3, #2
  }
}
 8008408:	4618      	mov	r0, r3
 800840a:	3718      	adds	r7, #24
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}
 8008410:	80002400 	.word	0x80002400
 8008414:	fe00e800 	.word	0xfe00e800

08008418 <HAL_I2C_Mem_Read_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                      uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b086      	sub	sp, #24
 800841c:	af02      	add	r7, sp, #8
 800841e:	60f8      	str	r0, [r7, #12]
 8008420:	4608      	mov	r0, r1
 8008422:	4611      	mov	r1, r2
 8008424:	461a      	mov	r2, r3
 8008426:	4603      	mov	r3, r0
 8008428:	817b      	strh	r3, [r7, #10]
 800842a:	460b      	mov	r3, r1
 800842c:	813b      	strh	r3, [r7, #8]
 800842e:	4613      	mov	r3, r2
 8008430:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008438:	b2db      	uxtb	r3, r3
 800843a:	2b20      	cmp	r3, #32
 800843c:	d166      	bne.n	800850c <HAL_I2C_Mem_Read_IT+0xf4>
  {
    if ((pData == NULL) || (Size == 0U))
 800843e:	69bb      	ldr	r3, [r7, #24]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d002      	beq.n	800844a <HAL_I2C_Mem_Read_IT+0x32>
 8008444:	8bbb      	ldrh	r3, [r7, #28]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d105      	bne.n	8008456 <HAL_I2C_Mem_Read_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008450:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008452:	2301      	movs	r3, #1
 8008454:	e05b      	b.n	800850e <HAL_I2C_Mem_Read_IT+0xf6>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	699b      	ldr	r3, [r3, #24]
 800845c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008460:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008464:	d101      	bne.n	800846a <HAL_I2C_Mem_Read_IT+0x52>
    {
      return HAL_BUSY;
 8008466:	2302      	movs	r3, #2
 8008468:	e051      	b.n	800850e <HAL_I2C_Mem_Read_IT+0xf6>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008470:	2b01      	cmp	r3, #1
 8008472:	d101      	bne.n	8008478 <HAL_I2C_Mem_Read_IT+0x60>
 8008474:	2302      	movs	r3, #2
 8008476:	e04a      	b.n	800850e <HAL_I2C_Mem_Read_IT+0xf6>
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	2201      	movs	r2, #1
 800847c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	2222      	movs	r2, #34	@ 0x22
 8008484:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	2240      	movs	r2, #64	@ 0x40
 800848c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	2200      	movs	r2, #0
 8008494:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	69ba      	ldr	r2, [r7, #24]
 800849a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	8bba      	ldrh	r2, [r7, #28]
 80084a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	4a1c      	ldr	r2, [pc, #112]	@ (8008518 <HAL_I2C_Mem_Read_IT+0x100>)
 80084a6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	4a1c      	ldr	r2, [pc, #112]	@ (800851c <HAL_I2C_Mem_Read_IT+0x104>)
 80084ac:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 80084ae:	897a      	ldrh	r2, [r7, #10]
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80084b4:	88fb      	ldrh	r3, [r7, #6]
 80084b6:	2b01      	cmp	r3, #1
 80084b8:	d109      	bne.n	80084ce <HAL_I2C_Mem_Read_IT+0xb6>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80084ba:	893b      	ldrh	r3, [r7, #8]
 80084bc:	b2da      	uxtb	r2, r3
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f04f 32ff 	mov.w	r2, #4294967295
 80084ca:	651a      	str	r2, [r3, #80]	@ 0x50
 80084cc:	e00b      	b.n	80084e6 <HAL_I2C_Mem_Read_IT+0xce>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80084ce:	893b      	ldrh	r3, [r7, #8]
 80084d0:	0a1b      	lsrs	r3, r3, #8
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	b2da      	uxtb	r2, r3
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 80084dc:	893b      	ldrh	r3, [r7, #8]
 80084de:	b2db      	uxtb	r3, r3
 80084e0:	461a      	mov	r2, r3
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80084e6:	88fb      	ldrh	r3, [r7, #6]
 80084e8:	b2da      	uxtb	r2, r3
 80084ea:	8979      	ldrh	r1, [r7, #10]
 80084ec:	4b0c      	ldr	r3, [pc, #48]	@ (8008520 <HAL_I2C_Mem_Read_IT+0x108>)
 80084ee:	9300      	str	r3, [sp, #0]
 80084f0:	2300      	movs	r3, #0
 80084f2:	68f8      	ldr	r0, [r7, #12]
 80084f4:	f001 fec8 	bl	800a288 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	2200      	movs	r2, #0
 80084fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008500:	2101      	movs	r1, #1
 8008502:	68f8      	ldr	r0, [r7, #12]
 8008504:	f001 fef2 	bl	800a2ec <I2C_Enable_IRQ>

    return HAL_OK;
 8008508:	2300      	movs	r3, #0
 800850a:	e000      	b.n	800850e <HAL_I2C_Mem_Read_IT+0xf6>
  }
  else
  {
    return HAL_BUSY;
 800850c:	2302      	movs	r3, #2
  }
}
 800850e:	4618      	mov	r0, r3
 8008510:	3710      	adds	r7, #16
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}
 8008516:	bf00      	nop
 8008518:	ffff0000 	.word	0xffff0000
 800851c:	08008935 	.word	0x08008935
 8008520:	80002000 	.word	0x80002000

08008524 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b084      	sub	sp, #16
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	699b      	ldr	r3, [r3, #24]
 8008532:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008540:	2b00      	cmp	r3, #0
 8008542:	d005      	beq.n	8008550 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008548:	68ba      	ldr	r2, [r7, #8]
 800854a:	68f9      	ldr	r1, [r7, #12]
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	4798      	blx	r3
  }
}
 8008550:	bf00      	nop
 8008552:	3710      	adds	r7, #16
 8008554:	46bd      	mov	sp, r7
 8008556:	bd80      	pop	{r7, pc}

08008558 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b086      	sub	sp, #24
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	699b      	ldr	r3, [r3, #24]
 8008566:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	0a1b      	lsrs	r3, r3, #8
 8008574:	f003 0301 	and.w	r3, r3, #1
 8008578:	2b00      	cmp	r3, #0
 800857a:	d010      	beq.n	800859e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800857c:	693b      	ldr	r3, [r7, #16]
 800857e:	09db      	lsrs	r3, r3, #7
 8008580:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8008584:	2b00      	cmp	r3, #0
 8008586:	d00a      	beq.n	800859e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800858c:	f043 0201 	orr.w	r2, r3, #1
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800859c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800859e:	697b      	ldr	r3, [r7, #20]
 80085a0:	0a9b      	lsrs	r3, r3, #10
 80085a2:	f003 0301 	and.w	r3, r3, #1
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d010      	beq.n	80085cc <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80085aa:	693b      	ldr	r3, [r7, #16]
 80085ac:	09db      	lsrs	r3, r3, #7
 80085ae:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d00a      	beq.n	80085cc <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085ba:	f043 0208 	orr.w	r2, r3, #8
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80085ca:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	0a5b      	lsrs	r3, r3, #9
 80085d0:	f003 0301 	and.w	r3, r3, #1
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d010      	beq.n	80085fa <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80085d8:	693b      	ldr	r3, [r7, #16]
 80085da:	09db      	lsrs	r3, r3, #7
 80085dc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d00a      	beq.n	80085fa <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085e8:	f043 0202 	orr.w	r2, r3, #2
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80085f8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085fe:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f003 030b 	and.w	r3, r3, #11
 8008606:	2b00      	cmp	r3, #0
 8008608:	d003      	beq.n	8008612 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800860a:	68f9      	ldr	r1, [r7, #12]
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f001 fb1f 	bl	8009c50 <I2C_ITError>
  }
}
 8008612:	bf00      	nop
 8008614:	3718      	adds	r7, #24
 8008616:	46bd      	mov	sp, r7
 8008618:	bd80      	pop	{r7, pc}

0800861a <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800861a:	b480      	push	{r7}
 800861c:	b083      	sub	sp, #12
 800861e:	af00      	add	r7, sp, #0
 8008620:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8008622:	bf00      	nop
 8008624:	370c      	adds	r7, #12
 8008626:	46bd      	mov	sp, r7
 8008628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862c:	4770      	bx	lr

0800862e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800862e:	b480      	push	{r7}
 8008630:	b083      	sub	sp, #12
 8008632:	af00      	add	r7, sp, #0
 8008634:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008636:	bf00      	nop
 8008638:	370c      	adds	r7, #12
 800863a:	46bd      	mov	sp, r7
 800863c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008640:	4770      	bx	lr

08008642 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008642:	b480      	push	{r7}
 8008644:	b083      	sub	sp, #12
 8008646:	af00      	add	r7, sp, #0
 8008648:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800864a:	bf00      	nop
 800864c:	370c      	adds	r7, #12
 800864e:	46bd      	mov	sp, r7
 8008650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008654:	4770      	bx	lr

08008656 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008656:	b480      	push	{r7}
 8008658:	b083      	sub	sp, #12
 800865a:	af00      	add	r7, sp, #0
 800865c:	6078      	str	r0, [r7, #4]
 800865e:	460b      	mov	r3, r1
 8008660:	70fb      	strb	r3, [r7, #3]
 8008662:	4613      	mov	r3, r2
 8008664:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8008666:	bf00      	nop
 8008668:	370c      	adds	r7, #12
 800866a:	46bd      	mov	sp, r7
 800866c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008670:	4770      	bx	lr

08008672 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008672:	b480      	push	{r7}
 8008674:	b083      	sub	sp, #12
 8008676:	af00      	add	r7, sp, #0
 8008678:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800867a:	bf00      	nop
 800867c:	370c      	adds	r7, #12
 800867e:	46bd      	mov	sp, r7
 8008680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008684:	4770      	bx	lr

08008686 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008686:	b480      	push	{r7}
 8008688:	b083      	sub	sp, #12
 800868a:	af00      	add	r7, sp, #0
 800868c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800868e:	bf00      	nop
 8008690:	370c      	adds	r7, #12
 8008692:	46bd      	mov	sp, r7
 8008694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008698:	4770      	bx	lr

0800869a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800869a:	b480      	push	{r7}
 800869c:	b083      	sub	sp, #12
 800869e:	af00      	add	r7, sp, #0
 80086a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80086a2:	bf00      	nop
 80086a4:	370c      	adds	r7, #12
 80086a6:	46bd      	mov	sp, r7
 80086a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ac:	4770      	bx	lr

080086ae <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 80086ae:	b480      	push	{r7}
 80086b0:	b083      	sub	sp, #12
 80086b2:	af00      	add	r7, sp, #0
 80086b4:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086bc:	b2db      	uxtb	r3, r3
}
 80086be:	4618      	mov	r0, r3
 80086c0:	370c      	adds	r7, #12
 80086c2:	46bd      	mov	sp, r7
 80086c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c8:	4770      	bx	lr

080086ca <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80086ca:	b580      	push	{r7, lr}
 80086cc:	b088      	sub	sp, #32
 80086ce:	af02      	add	r7, sp, #8
 80086d0:	60f8      	str	r0, [r7, #12]
 80086d2:	60b9      	str	r1, [r7, #8]
 80086d4:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80086d6:	68bb      	ldr	r3, [r7, #8]
 80086d8:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d101      	bne.n	80086e8 <I2C_Master_ISR_IT+0x1e>
 80086e4:	2302      	movs	r3, #2
 80086e6:	e120      	b.n	800892a <I2C_Master_ISR_IT+0x260>
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2201      	movs	r2, #1
 80086ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80086f0:	697b      	ldr	r3, [r7, #20]
 80086f2:	091b      	lsrs	r3, r3, #4
 80086f4:	f003 0301 	and.w	r3, r3, #1
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d013      	beq.n	8008724 <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	091b      	lsrs	r3, r3, #4
 8008700:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008704:	2b00      	cmp	r3, #0
 8008706:	d00d      	beq.n	8008724 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	2210      	movs	r2, #16
 800870e:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008714:	f043 0204 	orr.w	r2, r3, #4
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800871c:	68f8      	ldr	r0, [r7, #12]
 800871e:	f001 fbae 	bl	8009e7e <I2C_Flush_TXDR>
 8008722:	e0ed      	b.n	8008900 <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	089b      	lsrs	r3, r3, #2
 8008728:	f003 0301 	and.w	r3, r3, #1
 800872c:	2b00      	cmp	r3, #0
 800872e:	d023      	beq.n	8008778 <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	089b      	lsrs	r3, r3, #2
 8008734:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008738:	2b00      	cmp	r3, #0
 800873a:	d01d      	beq.n	8008778 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	f023 0304 	bic.w	r3, r3, #4
 8008742:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800874e:	b2d2      	uxtb	r2, r2
 8008750:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008756:	1c5a      	adds	r2, r3, #1
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008760:	3b01      	subs	r3, #1
 8008762:	b29a      	uxth	r2, r3
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800876c:	b29b      	uxth	r3, r3
 800876e:	3b01      	subs	r3, #1
 8008770:	b29a      	uxth	r2, r3
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008776:	e0c3      	b.n	8008900 <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	099b      	lsrs	r3, r3, #6
 800877c:	f003 0301 	and.w	r3, r3, #1
 8008780:	2b00      	cmp	r3, #0
 8008782:	d12a      	bne.n	80087da <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008784:	697b      	ldr	r3, [r7, #20]
 8008786:	085b      	lsrs	r3, r3, #1
 8008788:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800878c:	2b00      	cmp	r3, #0
 800878e:	d024      	beq.n	80087da <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	085b      	lsrs	r3, r3, #1
 8008794:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008798:	2b00      	cmp	r3, #0
 800879a:	d01e      	beq.n	80087da <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087a0:	b29b      	uxth	r3, r3
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	f000 80ac 	beq.w	8008900 <I2C_Master_ISR_IT+0x236>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087ac:	781a      	ldrb	r2, [r3, #0]
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087b8:	1c5a      	adds	r2, r3, #1
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80087c2:	3b01      	subs	r3, #1
 80087c4:	b29a      	uxth	r2, r3
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	3b01      	subs	r3, #1
 80087d2:	b29a      	uxth	r2, r3
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 80087d8:	e092      	b.n	8008900 <I2C_Master_ISR_IT+0x236>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	09db      	lsrs	r3, r3, #7
 80087de:	f003 0301 	and.w	r3, r3, #1
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d05d      	beq.n	80088a2 <I2C_Master_ISR_IT+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	099b      	lsrs	r3, r3, #6
 80087ea:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d057      	beq.n	80088a2 <I2C_Master_ISR_IT+0x1d8>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087f6:	b29b      	uxth	r3, r3
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d040      	beq.n	800887e <I2C_Master_ISR_IT+0x1b4>
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008800:	2b00      	cmp	r3, #0
 8008802:	d13c      	bne.n	800887e <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	b29b      	uxth	r3, r3
 800880c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008810:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008816:	b29b      	uxth	r3, r3
 8008818:	2bff      	cmp	r3, #255	@ 0xff
 800881a:	d90e      	bls.n	800883a <I2C_Master_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	22ff      	movs	r2, #255	@ 0xff
 8008820:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008826:	b2da      	uxtb	r2, r3
 8008828:	8a79      	ldrh	r1, [r7, #18]
 800882a:	2300      	movs	r3, #0
 800882c:	9300      	str	r3, [sp, #0]
 800882e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008832:	68f8      	ldr	r0, [r7, #12]
 8008834:	f001 fd28 	bl	800a288 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008838:	e032      	b.n	80088a0 <I2C_Master_ISR_IT+0x1d6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800883e:	b29a      	uxth	r2, r3
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008848:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800884c:	d00b      	beq.n	8008866 <I2C_Master_ISR_IT+0x19c>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008852:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8008858:	8a79      	ldrh	r1, [r7, #18]
 800885a:	2000      	movs	r0, #0
 800885c:	9000      	str	r0, [sp, #0]
 800885e:	68f8      	ldr	r0, [r7, #12]
 8008860:	f001 fd12 	bl	800a288 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008864:	e01c      	b.n	80088a0 <I2C_Master_ISR_IT+0x1d6>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800886a:	b2da      	uxtb	r2, r3
 800886c:	8a79      	ldrh	r1, [r7, #18]
 800886e:	2300      	movs	r3, #0
 8008870:	9300      	str	r3, [sp, #0]
 8008872:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008876:	68f8      	ldr	r0, [r7, #12]
 8008878:	f001 fd06 	bl	800a288 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800887c:	e010      	b.n	80088a0 <I2C_Master_ISR_IT+0x1d6>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	685b      	ldr	r3, [r3, #4]
 8008884:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008888:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800888c:	d003      	beq.n	8008896 <I2C_Master_ISR_IT+0x1cc>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800888e:	68f8      	ldr	r0, [r7, #12]
 8008890:	f000 feb8 	bl	8009604 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008894:	e034      	b.n	8008900 <I2C_Master_ISR_IT+0x236>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008896:	2140      	movs	r1, #64	@ 0x40
 8008898:	68f8      	ldr	r0, [r7, #12]
 800889a:	f001 f9d9 	bl	8009c50 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800889e:	e02f      	b.n	8008900 <I2C_Master_ISR_IT+0x236>
 80088a0:	e02e      	b.n	8008900 <I2C_Master_ISR_IT+0x236>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	099b      	lsrs	r3, r3, #6
 80088a6:	f003 0301 	and.w	r3, r3, #1
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d028      	beq.n	8008900 <I2C_Master_ISR_IT+0x236>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	099b      	lsrs	r3, r3, #6
 80088b2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d022      	beq.n	8008900 <I2C_Master_ISR_IT+0x236>
  {
    if (hi2c->XferCount == 0U)
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088be:	b29b      	uxth	r3, r3
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d119      	bne.n	80088f8 <I2C_Master_ISR_IT+0x22e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	685b      	ldr	r3, [r3, #4]
 80088ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80088d2:	d015      	beq.n	8008900 <I2C_Master_ISR_IT+0x236>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088d8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80088dc:	d108      	bne.n	80088f0 <I2C_Master_ISR_IT+0x226>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	685a      	ldr	r2, [r3, #4]
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80088ec:	605a      	str	r2, [r3, #4]
 80088ee:	e007      	b.n	8008900 <I2C_Master_ISR_IT+0x236>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80088f0:	68f8      	ldr	r0, [r7, #12]
 80088f2:	f000 fe87 	bl	8009604 <I2C_ITMasterSeqCplt>
 80088f6:	e003      	b.n	8008900 <I2C_Master_ISR_IT+0x236>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80088f8:	2140      	movs	r1, #64	@ 0x40
 80088fa:	68f8      	ldr	r0, [r7, #12]
 80088fc:	f001 f9a8 	bl	8009c50 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	095b      	lsrs	r3, r3, #5
 8008904:	f003 0301 	and.w	r3, r3, #1
 8008908:	2b00      	cmp	r3, #0
 800890a:	d009      	beq.n	8008920 <I2C_Master_ISR_IT+0x256>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	095b      	lsrs	r3, r3, #5
 8008910:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008914:	2b00      	cmp	r3, #0
 8008916:	d003      	beq.n	8008920 <I2C_Master_ISR_IT+0x256>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8008918:	6979      	ldr	r1, [r7, #20]
 800891a:	68f8      	ldr	r0, [r7, #12]
 800891c:	f000 ff0e 	bl	800973c <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	2200      	movs	r2, #0
 8008924:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008928:	2300      	movs	r3, #0
}
 800892a:	4618      	mov	r0, r3
 800892c:	3718      	adds	r7, #24
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}
	...

08008934 <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b088      	sub	sp, #32
 8008938:	af02      	add	r7, sp, #8
 800893a:	60f8      	str	r0, [r7, #12]
 800893c:	60b9      	str	r1, [r7, #8]
 800893e:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8008940:	4b93      	ldr	r3, [pc, #588]	@ (8008b90 <I2C_Mem_ISR_IT+0x25c>)
 8008942:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800894e:	2b01      	cmp	r3, #1
 8008950:	d101      	bne.n	8008956 <I2C_Mem_ISR_IT+0x22>
 8008952:	2302      	movs	r3, #2
 8008954:	e118      	b.n	8008b88 <I2C_Mem_ISR_IT+0x254>
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	2201      	movs	r2, #1
 800895a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	091b      	lsrs	r3, r3, #4
 8008962:	f003 0301 	and.w	r3, r3, #1
 8008966:	2b00      	cmp	r3, #0
 8008968:	d013      	beq.n	8008992 <I2C_Mem_ISR_IT+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	091b      	lsrs	r3, r3, #4
 800896e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008972:	2b00      	cmp	r3, #0
 8008974:	d00d      	beq.n	8008992 <I2C_Mem_ISR_IT+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	2210      	movs	r2, #16
 800897c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008982:	f043 0204 	orr.w	r2, r3, #4
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800898a:	68f8      	ldr	r0, [r7, #12]
 800898c:	f001 fa77 	bl	8009e7e <I2C_Flush_TXDR>
 8008990:	e0e5      	b.n	8008b5e <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	089b      	lsrs	r3, r3, #2
 8008996:	f003 0301 	and.w	r3, r3, #1
 800899a:	2b00      	cmp	r3, #0
 800899c:	d023      	beq.n	80089e6 <I2C_Mem_ISR_IT+0xb2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	089b      	lsrs	r3, r3, #2
 80089a2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d01d      	beq.n	80089e6 <I2C_Mem_ISR_IT+0xb2>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	f023 0304 	bic.w	r3, r3, #4
 80089b0:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089bc:	b2d2      	uxtb	r2, r2
 80089be:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089c4:	1c5a      	adds	r2, r3, #1
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089ce:	3b01      	subs	r3, #1
 80089d0:	b29a      	uxth	r2, r3
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089da:	b29b      	uxth	r3, r3
 80089dc:	3b01      	subs	r3, #1
 80089de:	b29a      	uxth	r2, r3
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80089e4:	e0bb      	b.n	8008b5e <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	085b      	lsrs	r3, r3, #1
 80089ea:	f003 0301 	and.w	r3, r3, #1
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d02d      	beq.n	8008a4e <I2C_Mem_ISR_IT+0x11a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	085b      	lsrs	r3, r3, #1
 80089f6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d027      	beq.n	8008a4e <I2C_Mem_ISR_IT+0x11a>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a06:	d118      	bne.n	8008a3a <I2C_Mem_ISR_IT+0x106>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a0c:	781a      	ldrb	r2, [r3, #0]
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a18:	1c5a      	adds	r2, r3, #1
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a22:	3b01      	subs	r3, #1
 8008a24:	b29a      	uxth	r2, r3
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a2e:	b29b      	uxth	r3, r3
 8008a30:	3b01      	subs	r3, #1
 8008a32:	b29a      	uxth	r2, r3
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8008a38:	e091      	b.n	8008b5e <I2C_Mem_ISR_IT+0x22a>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	68fa      	ldr	r2, [r7, #12]
 8008a40:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008a42:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	f04f 32ff 	mov.w	r2, #4294967295
 8008a4a:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8008a4c:	e087      	b.n	8008b5e <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8008a4e:	693b      	ldr	r3, [r7, #16]
 8008a50:	09db      	lsrs	r3, r3, #7
 8008a52:	f003 0301 	and.w	r3, r3, #1
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d03d      	beq.n	8008ad6 <I2C_Mem_ISR_IT+0x1a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	099b      	lsrs	r3, r3, #6
 8008a5e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d037      	beq.n	8008ad6 <I2C_Mem_ISR_IT+0x1a2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a6a:	b29b      	uxth	r3, r3
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d02c      	beq.n	8008aca <I2C_Mem_ISR_IT+0x196>
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d128      	bne.n	8008aca <I2C_Mem_ISR_IT+0x196>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a7c:	b29b      	uxth	r3, r3
 8008a7e:	2bff      	cmp	r3, #255	@ 0xff
 8008a80:	d910      	bls.n	8008aa4 <I2C_Mem_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	22ff      	movs	r2, #255	@ 0xff
 8008a86:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a8c:	b299      	uxth	r1, r3
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a92:	b2da      	uxtb	r2, r3
 8008a94:	2300      	movs	r3, #0
 8008a96:	9300      	str	r3, [sp, #0]
 8008a98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008a9c:	68f8      	ldr	r0, [r7, #12]
 8008a9e:	f001 fbf3 	bl	800a288 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008aa2:	e017      	b.n	8008ad4 <I2C_Mem_ISR_IT+0x1a0>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008aa8:	b29a      	uxth	r2, r3
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ab2:	b299      	uxth	r1, r3
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ab8:	b2da      	uxtb	r2, r3
 8008aba:	2300      	movs	r3, #0
 8008abc:	9300      	str	r3, [sp, #0]
 8008abe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008ac2:	68f8      	ldr	r0, [r7, #12]
 8008ac4:	f001 fbe0 	bl	800a288 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008ac8:	e004      	b.n	8008ad4 <I2C_Mem_ISR_IT+0x1a0>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008aca:	2140      	movs	r1, #64	@ 0x40
 8008acc:	68f8      	ldr	r0, [r7, #12]
 8008ace:	f001 f8bf 	bl	8009c50 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008ad2:	e044      	b.n	8008b5e <I2C_Mem_ISR_IT+0x22a>
 8008ad4:	e043      	b.n	8008b5e <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	099b      	lsrs	r3, r3, #6
 8008ada:	f003 0301 	and.w	r3, r3, #1
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d03d      	beq.n	8008b5e <I2C_Mem_ISR_IT+0x22a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	099b      	lsrs	r3, r3, #6
 8008ae6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d037      	beq.n	8008b5e <I2C_Mem_ISR_IT+0x22a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008aee:	2101      	movs	r1, #1
 8008af0:	68f8      	ldr	r0, [r7, #12]
 8008af2:	f001 fc7f 	bl	800a3f4 <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008af6:	2102      	movs	r1, #2
 8008af8:	68f8      	ldr	r0, [r7, #12]
 8008afa:	f001 fbf7 	bl	800a2ec <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b04:	b2db      	uxtb	r3, r3
 8008b06:	2b22      	cmp	r3, #34	@ 0x22
 8008b08:	d101      	bne.n	8008b0e <I2C_Mem_ISR_IT+0x1da>
    {
      direction = I2C_GENERATE_START_READ;
 8008b0a:	4b22      	ldr	r3, [pc, #136]	@ (8008b94 <I2C_Mem_ISR_IT+0x260>)
 8008b0c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b12:	b29b      	uxth	r3, r3
 8008b14:	2bff      	cmp	r3, #255	@ 0xff
 8008b16:	d910      	bls.n	8008b3a <I2C_Mem_ISR_IT+0x206>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	22ff      	movs	r2, #255	@ 0xff
 8008b1c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b22:	b299      	uxth	r1, r3
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b28:	b2da      	uxtb	r2, r3
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	9300      	str	r3, [sp, #0]
 8008b2e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008b32:	68f8      	ldr	r0, [r7, #12]
 8008b34:	f001 fba8 	bl	800a288 <I2C_TransferConfig>
 8008b38:	e011      	b.n	8008b5e <I2C_Mem_ISR_IT+0x22a>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b3e:	b29a      	uxth	r2, r3
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b48:	b299      	uxth	r1, r3
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b4e:	b2da      	uxtb	r2, r3
 8008b50:	697b      	ldr	r3, [r7, #20]
 8008b52:	9300      	str	r3, [sp, #0]
 8008b54:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008b58:	68f8      	ldr	r0, [r7, #12]
 8008b5a:	f001 fb95 	bl	800a288 <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008b5e:	693b      	ldr	r3, [r7, #16]
 8008b60:	095b      	lsrs	r3, r3, #5
 8008b62:	f003 0301 	and.w	r3, r3, #1
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d009      	beq.n	8008b7e <I2C_Mem_ISR_IT+0x24a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	095b      	lsrs	r3, r3, #5
 8008b6e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d003      	beq.n	8008b7e <I2C_Mem_ISR_IT+0x24a>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8008b76:	6939      	ldr	r1, [r7, #16]
 8008b78:	68f8      	ldr	r0, [r7, #12]
 8008b7a:	f000 fddf 	bl	800973c <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2200      	movs	r2, #0
 8008b82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008b86:	2300      	movs	r3, #0
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3718      	adds	r7, #24
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}
 8008b90:	80002000 	.word	0x80002000
 8008b94:	80002400 	.word	0x80002400

08008b98 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b086      	sub	sp, #24
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	60f8      	str	r0, [r7, #12]
 8008ba0:	60b9      	str	r1, [r7, #8]
 8008ba2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ba8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8008baa:	68bb      	ldr	r3, [r7, #8]
 8008bac:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008bb4:	2b01      	cmp	r3, #1
 8008bb6:	d101      	bne.n	8008bbc <I2C_Slave_ISR_IT+0x24>
 8008bb8:	2302      	movs	r3, #2
 8008bba:	e0ed      	b.n	8008d98 <I2C_Slave_ISR_IT+0x200>
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	2201      	movs	r2, #1
 8008bc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008bc4:	693b      	ldr	r3, [r7, #16]
 8008bc6:	095b      	lsrs	r3, r3, #5
 8008bc8:	f003 0301 	and.w	r3, r3, #1
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d00a      	beq.n	8008be6 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	095b      	lsrs	r3, r3, #5
 8008bd4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d004      	beq.n	8008be6 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8008bdc:	6939      	ldr	r1, [r7, #16]
 8008bde:	68f8      	ldr	r0, [r7, #12]
 8008be0:	f000 fe76 	bl	80098d0 <I2C_ITSlaveCplt>
 8008be4:	e0d3      	b.n	8008d8e <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	091b      	lsrs	r3, r3, #4
 8008bea:	f003 0301 	and.w	r3, r3, #1
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d04d      	beq.n	8008c8e <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	091b      	lsrs	r3, r3, #4
 8008bf6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d047      	beq.n	8008c8e <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c02:	b29b      	uxth	r3, r3
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d128      	bne.n	8008c5a <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c0e:	b2db      	uxtb	r3, r3
 8008c10:	2b28      	cmp	r3, #40	@ 0x28
 8008c12:	d108      	bne.n	8008c26 <I2C_Slave_ISR_IT+0x8e>
 8008c14:	697b      	ldr	r3, [r7, #20]
 8008c16:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008c1a:	d104      	bne.n	8008c26 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8008c1c:	6939      	ldr	r1, [r7, #16]
 8008c1e:	68f8      	ldr	r0, [r7, #12]
 8008c20:	f000 ffc0 	bl	8009ba4 <I2C_ITListenCplt>
 8008c24:	e032      	b.n	8008c8c <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c2c:	b2db      	uxtb	r3, r3
 8008c2e:	2b29      	cmp	r3, #41	@ 0x29
 8008c30:	d10e      	bne.n	8008c50 <I2C_Slave_ISR_IT+0xb8>
 8008c32:	697b      	ldr	r3, [r7, #20]
 8008c34:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008c38:	d00a      	beq.n	8008c50 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	2210      	movs	r2, #16
 8008c40:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8008c42:	68f8      	ldr	r0, [r7, #12]
 8008c44:	f001 f91b 	bl	8009e7e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008c48:	68f8      	ldr	r0, [r7, #12]
 8008c4a:	f000 fd18 	bl	800967e <I2C_ITSlaveSeqCplt>
 8008c4e:	e01d      	b.n	8008c8c <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	2210      	movs	r2, #16
 8008c56:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8008c58:	e096      	b.n	8008d88 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	2210      	movs	r2, #16
 8008c60:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c66:	f043 0204 	orr.w	r2, r3, #4
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d004      	beq.n	8008c7e <I2C_Slave_ISR_IT+0xe6>
 8008c74:	697b      	ldr	r3, [r7, #20]
 8008c76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008c7a:	f040 8085 	bne.w	8008d88 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c82:	4619      	mov	r1, r3
 8008c84:	68f8      	ldr	r0, [r7, #12]
 8008c86:	f000 ffe3 	bl	8009c50 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008c8a:	e07d      	b.n	8008d88 <I2C_Slave_ISR_IT+0x1f0>
 8008c8c:	e07c      	b.n	8008d88 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	089b      	lsrs	r3, r3, #2
 8008c92:	f003 0301 	and.w	r3, r3, #1
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d030      	beq.n	8008cfc <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	089b      	lsrs	r3, r3, #2
 8008c9e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d02a      	beq.n	8008cfc <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008caa:	b29b      	uxth	r3, r3
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d018      	beq.n	8008ce2 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cba:	b2d2      	uxtb	r2, r2
 8008cbc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cc2:	1c5a      	adds	r2, r3, #1
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ccc:	3b01      	subs	r3, #1
 8008cce:	b29a      	uxth	r2, r3
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cd8:	b29b      	uxth	r3, r3
 8008cda:	3b01      	subs	r3, #1
 8008cdc:	b29a      	uxth	r2, r3
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ce6:	b29b      	uxth	r3, r3
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d14f      	bne.n	8008d8c <I2C_Slave_ISR_IT+0x1f4>
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008cf2:	d04b      	beq.n	8008d8c <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8008cf4:	68f8      	ldr	r0, [r7, #12]
 8008cf6:	f000 fcc2 	bl	800967e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8008cfa:	e047      	b.n	8008d8c <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	08db      	lsrs	r3, r3, #3
 8008d00:	f003 0301 	and.w	r3, r3, #1
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d00a      	beq.n	8008d1e <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	08db      	lsrs	r3, r3, #3
 8008d0c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d004      	beq.n	8008d1e <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8008d14:	6939      	ldr	r1, [r7, #16]
 8008d16:	68f8      	ldr	r0, [r7, #12]
 8008d18:	f000 fbf0 	bl	80094fc <I2C_ITAddrCplt>
 8008d1c:	e037      	b.n	8008d8e <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008d1e:	693b      	ldr	r3, [r7, #16]
 8008d20:	085b      	lsrs	r3, r3, #1
 8008d22:	f003 0301 	and.w	r3, r3, #1
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d031      	beq.n	8008d8e <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	085b      	lsrs	r3, r3, #1
 8008d2e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d02b      	beq.n	8008d8e <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d3a:	b29b      	uxth	r3, r3
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d018      	beq.n	8008d72 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d44:	781a      	ldrb	r2, [r3, #0]
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d50:	1c5a      	adds	r2, r3, #1
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d5a:	b29b      	uxth	r3, r3
 8008d5c:	3b01      	subs	r3, #1
 8008d5e:	b29a      	uxth	r2, r3
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d68:	3b01      	subs	r3, #1
 8008d6a:	b29a      	uxth	r2, r3
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8008d70:	e00d      	b.n	8008d8e <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8008d72:	697b      	ldr	r3, [r7, #20]
 8008d74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008d78:	d002      	beq.n	8008d80 <I2C_Slave_ISR_IT+0x1e8>
 8008d7a:	697b      	ldr	r3, [r7, #20]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d106      	bne.n	8008d8e <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008d80:	68f8      	ldr	r0, [r7, #12]
 8008d82:	f000 fc7c 	bl	800967e <I2C_ITSlaveSeqCplt>
 8008d86:	e002      	b.n	8008d8e <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8008d88:	bf00      	nop
 8008d8a:	e000      	b.n	8008d8e <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8008d8c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	2200      	movs	r2, #0
 8008d92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008d96:	2300      	movs	r3, #0
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	3718      	adds	r7, #24
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bd80      	pop	{r7, pc}

08008da0 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b088      	sub	sp, #32
 8008da4:	af02      	add	r7, sp, #8
 8008da6:	60f8      	str	r0, [r7, #12]
 8008da8:	60b9      	str	r1, [r7, #8]
 8008daa:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	d101      	bne.n	8008dba <I2C_Master_ISR_DMA+0x1a>
 8008db6:	2302      	movs	r3, #2
 8008db8:	e0e1      	b.n	8008f7e <I2C_Master_ISR_DMA+0x1de>
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	2201      	movs	r2, #1
 8008dbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	091b      	lsrs	r3, r3, #4
 8008dc6:	f003 0301 	and.w	r3, r3, #1
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d017      	beq.n	8008dfe <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	091b      	lsrs	r3, r3, #4
 8008dd2:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d011      	beq.n	8008dfe <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	2210      	movs	r2, #16
 8008de0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008de6:	f043 0204 	orr.w	r2, r3, #4
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008dee:	2120      	movs	r1, #32
 8008df0:	68f8      	ldr	r0, [r7, #12]
 8008df2:	f001 fa7b 	bl	800a2ec <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008df6:	68f8      	ldr	r0, [r7, #12]
 8008df8:	f001 f841 	bl	8009e7e <I2C_Flush_TXDR>
 8008dfc:	e0ba      	b.n	8008f74 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	09db      	lsrs	r3, r3, #7
 8008e02:	f003 0301 	and.w	r3, r3, #1
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d072      	beq.n	8008ef0 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	099b      	lsrs	r3, r3, #6
 8008e0e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d06c      	beq.n	8008ef0 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	681a      	ldr	r2, [r3, #0]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008e24:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e2a:	b29b      	uxth	r3, r3
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d04e      	beq.n	8008ece <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	685b      	ldr	r3, [r3, #4]
 8008e36:	b29b      	uxth	r3, r3
 8008e38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e3c:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e42:	b29b      	uxth	r3, r3
 8008e44:	2bff      	cmp	r3, #255	@ 0xff
 8008e46:	d906      	bls.n	8008e56 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	22ff      	movs	r2, #255	@ 0xff
 8008e4c:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8008e4e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008e52:	617b      	str	r3, [r7, #20]
 8008e54:	e010      	b.n	8008e78 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e5a:	b29a      	uxth	r2, r3
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e64:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008e68:	d003      	beq.n	8008e72 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e6e:	617b      	str	r3, [r7, #20]
 8008e70:	e002      	b.n	8008e78 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8008e72:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008e76:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e7c:	b2da      	uxtb	r2, r3
 8008e7e:	8a79      	ldrh	r1, [r7, #18]
 8008e80:	2300      	movs	r3, #0
 8008e82:	9300      	str	r3, [sp, #0]
 8008e84:	697b      	ldr	r3, [r7, #20]
 8008e86:	68f8      	ldr	r0, [r7, #12]
 8008e88:	f001 f9fe 	bl	800a288 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e90:	b29a      	uxth	r2, r3
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e96:	1ad3      	subs	r3, r2, r3
 8008e98:	b29a      	uxth	r2, r3
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ea4:	b2db      	uxtb	r3, r3
 8008ea6:	2b22      	cmp	r3, #34	@ 0x22
 8008ea8:	d108      	bne.n	8008ebc <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	681a      	ldr	r2, [r3, #0]
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008eb8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008eba:	e05b      	b.n	8008f74 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	681a      	ldr	r2, [r3, #0]
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008eca:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008ecc:	e052      	b.n	8008f74 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ed8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008edc:	d003      	beq.n	8008ee6 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8008ede:	68f8      	ldr	r0, [r7, #12]
 8008ee0:	f000 fb90 	bl	8009604 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8008ee4:	e046      	b.n	8008f74 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008ee6:	2140      	movs	r1, #64	@ 0x40
 8008ee8:	68f8      	ldr	r0, [r7, #12]
 8008eea:	f000 feb1 	bl	8009c50 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8008eee:	e041      	b.n	8008f74 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	099b      	lsrs	r3, r3, #6
 8008ef4:	f003 0301 	and.w	r3, r3, #1
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d029      	beq.n	8008f50 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	099b      	lsrs	r3, r3, #6
 8008f00:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d023      	beq.n	8008f50 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f0c:	b29b      	uxth	r3, r3
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d119      	bne.n	8008f46 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f1c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f20:	d027      	beq.n	8008f72 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f26:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008f2a:	d108      	bne.n	8008f3e <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	685a      	ldr	r2, [r3, #4]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008f3a:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8008f3c:	e019      	b.n	8008f72 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8008f3e:	68f8      	ldr	r0, [r7, #12]
 8008f40:	f000 fb60 	bl	8009604 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8008f44:	e015      	b.n	8008f72 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008f46:	2140      	movs	r1, #64	@ 0x40
 8008f48:	68f8      	ldr	r0, [r7, #12]
 8008f4a:	f000 fe81 	bl	8009c50 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008f4e:	e010      	b.n	8008f72 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	095b      	lsrs	r3, r3, #5
 8008f54:	f003 0301 	and.w	r3, r3, #1
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d00b      	beq.n	8008f74 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	095b      	lsrs	r3, r3, #5
 8008f60:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d005      	beq.n	8008f74 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8008f68:	68b9      	ldr	r1, [r7, #8]
 8008f6a:	68f8      	ldr	r0, [r7, #12]
 8008f6c:	f000 fbe6 	bl	800973c <I2C_ITMasterCplt>
 8008f70:	e000      	b.n	8008f74 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8008f72:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	2200      	movs	r2, #0
 8008f78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008f7c:	2300      	movs	r3, #0
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	3718      	adds	r7, #24
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bd80      	pop	{r7, pc}
	...

08008f88 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b088      	sub	sp, #32
 8008f8c:	af02      	add	r7, sp, #8
 8008f8e:	60f8      	str	r0, [r7, #12]
 8008f90:	60b9      	str	r1, [r7, #8]
 8008f92:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8008f94:	4b92      	ldr	r3, [pc, #584]	@ (80091e0 <I2C_Mem_ISR_DMA+0x258>)
 8008f96:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	d101      	bne.n	8008fa6 <I2C_Mem_ISR_DMA+0x1e>
 8008fa2:	2302      	movs	r3, #2
 8008fa4:	e118      	b.n	80091d8 <I2C_Mem_ISR_DMA+0x250>
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2201      	movs	r2, #1
 8008faa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	091b      	lsrs	r3, r3, #4
 8008fb2:	f003 0301 	and.w	r3, r3, #1
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d017      	beq.n	8008fea <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	091b      	lsrs	r3, r3, #4
 8008fbe:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d011      	beq.n	8008fea <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	2210      	movs	r2, #16
 8008fcc:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fd2:	f043 0204 	orr.w	r2, r3, #4
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008fda:	2120      	movs	r1, #32
 8008fdc:	68f8      	ldr	r0, [r7, #12]
 8008fde:	f001 f985 	bl	800a2ec <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008fe2:	68f8      	ldr	r0, [r7, #12]
 8008fe4:	f000 ff4b 	bl	8009e7e <I2C_Flush_TXDR>
 8008fe8:	e0f1      	b.n	80091ce <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	085b      	lsrs	r3, r3, #1
 8008fee:	f003 0301 	and.w	r3, r3, #1
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d00f      	beq.n	8009016 <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	085b      	lsrs	r3, r3, #1
 8008ffa:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d009      	beq.n	8009016 <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	68fa      	ldr	r2, [r7, #12]
 8009008:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800900a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	f04f 32ff 	mov.w	r2, #4294967295
 8009012:	651a      	str	r2, [r3, #80]	@ 0x50
 8009014:	e0db      	b.n	80091ce <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	09db      	lsrs	r3, r3, #7
 800901a:	f003 0301 	and.w	r3, r3, #1
 800901e:	2b00      	cmp	r3, #0
 8009020:	d060      	beq.n	80090e4 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	099b      	lsrs	r3, r3, #6
 8009026:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800902a:	2b00      	cmp	r3, #0
 800902c:	d05a      	beq.n	80090e4 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800902e:	2101      	movs	r1, #1
 8009030:	68f8      	ldr	r0, [r7, #12]
 8009032:	f001 f9df 	bl	800a3f4 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8009036:	2110      	movs	r1, #16
 8009038:	68f8      	ldr	r0, [r7, #12]
 800903a:	f001 f957 	bl	800a2ec <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009042:	b29b      	uxth	r3, r3
 8009044:	2b00      	cmp	r3, #0
 8009046:	d048      	beq.n	80090da <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800904c:	b29b      	uxth	r3, r3
 800904e:	2bff      	cmp	r3, #255	@ 0xff
 8009050:	d910      	bls.n	8009074 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	22ff      	movs	r2, #255	@ 0xff
 8009056:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800905c:	b299      	uxth	r1, r3
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009062:	b2da      	uxtb	r2, r3
 8009064:	2300      	movs	r3, #0
 8009066:	9300      	str	r3, [sp, #0]
 8009068:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800906c:	68f8      	ldr	r0, [r7, #12]
 800906e:	f001 f90b 	bl	800a288 <I2C_TransferConfig>
 8009072:	e011      	b.n	8009098 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009078:	b29a      	uxth	r2, r3
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009082:	b299      	uxth	r1, r3
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009088:	b2da      	uxtb	r2, r3
 800908a:	2300      	movs	r3, #0
 800908c:	9300      	str	r3, [sp, #0]
 800908e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009092:	68f8      	ldr	r0, [r7, #12]
 8009094:	f001 f8f8 	bl	800a288 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800909c:	b29a      	uxth	r2, r3
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090a2:	1ad3      	subs	r3, r2, r3
 80090a4:	b29a      	uxth	r2, r3
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090b0:	b2db      	uxtb	r3, r3
 80090b2:	2b22      	cmp	r3, #34	@ 0x22
 80090b4:	d108      	bne.n	80090c8 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	681a      	ldr	r2, [r3, #0]
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80090c4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80090c6:	e082      	b.n	80091ce <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	681a      	ldr	r2, [r3, #0]
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80090d6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80090d8:	e079      	b.n	80091ce <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80090da:	2140      	movs	r1, #64	@ 0x40
 80090dc:	68f8      	ldr	r0, [r7, #12]
 80090de:	f000 fdb7 	bl	8009c50 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80090e2:	e074      	b.n	80091ce <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	099b      	lsrs	r3, r3, #6
 80090e8:	f003 0301 	and.w	r3, r3, #1
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d05e      	beq.n	80091ae <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	099b      	lsrs	r3, r3, #6
 80090f4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d058      	beq.n	80091ae <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80090fc:	2101      	movs	r1, #1
 80090fe:	68f8      	ldr	r0, [r7, #12]
 8009100:	f001 f978 	bl	800a3f4 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8009104:	2110      	movs	r1, #16
 8009106:	68f8      	ldr	r0, [r7, #12]
 8009108:	f001 f8f0 	bl	800a2ec <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009112:	b2db      	uxtb	r3, r3
 8009114:	2b22      	cmp	r3, #34	@ 0x22
 8009116:	d101      	bne.n	800911c <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 8009118:	4b32      	ldr	r3, [pc, #200]	@ (80091e4 <I2C_Mem_ISR_DMA+0x25c>)
 800911a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009120:	b29b      	uxth	r3, r3
 8009122:	2bff      	cmp	r3, #255	@ 0xff
 8009124:	d910      	bls.n	8009148 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	22ff      	movs	r2, #255	@ 0xff
 800912a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009130:	b299      	uxth	r1, r3
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009136:	b2da      	uxtb	r2, r3
 8009138:	697b      	ldr	r3, [r7, #20]
 800913a:	9300      	str	r3, [sp, #0]
 800913c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009140:	68f8      	ldr	r0, [r7, #12]
 8009142:	f001 f8a1 	bl	800a288 <I2C_TransferConfig>
 8009146:	e011      	b.n	800916c <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800914c:	b29a      	uxth	r2, r3
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009156:	b299      	uxth	r1, r3
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800915c:	b2da      	uxtb	r2, r3
 800915e:	697b      	ldr	r3, [r7, #20]
 8009160:	9300      	str	r3, [sp, #0]
 8009162:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009166:	68f8      	ldr	r0, [r7, #12]
 8009168:	f001 f88e 	bl	800a288 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009170:	b29a      	uxth	r2, r3
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009176:	1ad3      	subs	r3, r2, r3
 8009178:	b29a      	uxth	r2, r3
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009184:	b2db      	uxtb	r3, r3
 8009186:	2b22      	cmp	r3, #34	@ 0x22
 8009188:	d108      	bne.n	800919c <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	681a      	ldr	r2, [r3, #0]
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009198:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800919a:	e018      	b.n	80091ce <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	681a      	ldr	r2, [r3, #0]
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80091aa:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80091ac:	e00f      	b.n	80091ce <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	095b      	lsrs	r3, r3, #5
 80091b2:	f003 0301 	and.w	r3, r3, #1
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d009      	beq.n	80091ce <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	095b      	lsrs	r3, r3, #5
 80091be:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d003      	beq.n	80091ce <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80091c6:	68b9      	ldr	r1, [r7, #8]
 80091c8:	68f8      	ldr	r0, [r7, #12]
 80091ca:	f000 fab7 	bl	800973c <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	2200      	movs	r2, #0
 80091d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80091d6:	2300      	movs	r3, #0
}
 80091d8:	4618      	mov	r0, r3
 80091da:	3718      	adds	r7, #24
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd80      	pop	{r7, pc}
 80091e0:	80002000 	.word	0x80002000
 80091e4:	80002400 	.word	0x80002400

080091e8 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b088      	sub	sp, #32
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	60f8      	str	r0, [r7, #12]
 80091f0:	60b9      	str	r1, [r7, #8]
 80091f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091f8:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80091fa:	2300      	movs	r3, #0
 80091fc:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009204:	2b01      	cmp	r3, #1
 8009206:	d101      	bne.n	800920c <I2C_Slave_ISR_DMA+0x24>
 8009208:	2302      	movs	r3, #2
 800920a:	e0ca      	b.n	80093a2 <I2C_Slave_ISR_DMA+0x1ba>
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	2201      	movs	r2, #1
 8009210:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	095b      	lsrs	r3, r3, #5
 8009218:	f003 0301 	and.w	r3, r3, #1
 800921c:	2b00      	cmp	r3, #0
 800921e:	d00a      	beq.n	8009236 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	095b      	lsrs	r3, r3, #5
 8009224:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009228:	2b00      	cmp	r3, #0
 800922a:	d004      	beq.n	8009236 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800922c:	68b9      	ldr	r1, [r7, #8]
 800922e:	68f8      	ldr	r0, [r7, #12]
 8009230:	f000 fb4e 	bl	80098d0 <I2C_ITSlaveCplt>
 8009234:	e0b0      	b.n	8009398 <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	091b      	lsrs	r3, r3, #4
 800923a:	f003 0301 	and.w	r3, r3, #1
 800923e:	2b00      	cmp	r3, #0
 8009240:	f000 809a 	beq.w	8009378 <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	091b      	lsrs	r3, r3, #4
 8009248:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800924c:	2b00      	cmp	r3, #0
 800924e:	f000 8093 	beq.w	8009378 <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	0b9b      	lsrs	r3, r3, #14
 8009256:	f003 0301 	and.w	r3, r3, #1
 800925a:	2b00      	cmp	r3, #0
 800925c:	d105      	bne.n	800926a <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	0bdb      	lsrs	r3, r3, #15
 8009262:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009266:	2b00      	cmp	r3, #0
 8009268:	d07f      	beq.n	800936a <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800926e:	2b00      	cmp	r3, #0
 8009270:	d00d      	beq.n	800928e <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	0bdb      	lsrs	r3, r3, #15
 8009276:	f003 0301 	and.w	r3, r3, #1
 800927a:	2b00      	cmp	r3, #0
 800927c:	d007      	beq.n	800928e <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	685b      	ldr	r3, [r3, #4]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d101      	bne.n	800928e <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 800928a:	2301      	movs	r3, #1
 800928c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009292:	2b00      	cmp	r3, #0
 8009294:	d00d      	beq.n	80092b2 <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	0b9b      	lsrs	r3, r3, #14
 800929a:	f003 0301 	and.w	r3, r3, #1
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d007      	beq.n	80092b2 <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	685b      	ldr	r3, [r3, #4]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d101      	bne.n	80092b2 <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 80092ae:	2301      	movs	r3, #1
 80092b0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80092b2:	69fb      	ldr	r3, [r7, #28]
 80092b4:	2b01      	cmp	r3, #1
 80092b6:	d128      	bne.n	800930a <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	2b28      	cmp	r3, #40	@ 0x28
 80092c2:	d108      	bne.n	80092d6 <I2C_Slave_ISR_DMA+0xee>
 80092c4:	69bb      	ldr	r3, [r7, #24]
 80092c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80092ca:	d104      	bne.n	80092d6 <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80092cc:	68b9      	ldr	r1, [r7, #8]
 80092ce:	68f8      	ldr	r0, [r7, #12]
 80092d0:	f000 fc68 	bl	8009ba4 <I2C_ITListenCplt>
 80092d4:	e048      	b.n	8009368 <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092dc:	b2db      	uxtb	r3, r3
 80092de:	2b29      	cmp	r3, #41	@ 0x29
 80092e0:	d10e      	bne.n	8009300 <I2C_Slave_ISR_DMA+0x118>
 80092e2:	69bb      	ldr	r3, [r7, #24]
 80092e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80092e8:	d00a      	beq.n	8009300 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	2210      	movs	r2, #16
 80092f0:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80092f2:	68f8      	ldr	r0, [r7, #12]
 80092f4:	f000 fdc3 	bl	8009e7e <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80092f8:	68f8      	ldr	r0, [r7, #12]
 80092fa:	f000 f9c0 	bl	800967e <I2C_ITSlaveSeqCplt>
 80092fe:	e033      	b.n	8009368 <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	2210      	movs	r2, #16
 8009306:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8009308:	e034      	b.n	8009374 <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	2210      	movs	r2, #16
 8009310:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009316:	f043 0204 	orr.w	r2, r3, #4
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009324:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009326:	69bb      	ldr	r3, [r7, #24]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d003      	beq.n	8009334 <I2C_Slave_ISR_DMA+0x14c>
 800932c:	69bb      	ldr	r3, [r7, #24]
 800932e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009332:	d11f      	bne.n	8009374 <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009334:	7dfb      	ldrb	r3, [r7, #23]
 8009336:	2b21      	cmp	r3, #33	@ 0x21
 8009338:	d002      	beq.n	8009340 <I2C_Slave_ISR_DMA+0x158>
 800933a:	7dfb      	ldrb	r3, [r7, #23]
 800933c:	2b29      	cmp	r3, #41	@ 0x29
 800933e:	d103      	bne.n	8009348 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2221      	movs	r2, #33	@ 0x21
 8009344:	631a      	str	r2, [r3, #48]	@ 0x30
 8009346:	e008      	b.n	800935a <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009348:	7dfb      	ldrb	r3, [r7, #23]
 800934a:	2b22      	cmp	r3, #34	@ 0x22
 800934c:	d002      	beq.n	8009354 <I2C_Slave_ISR_DMA+0x16c>
 800934e:	7dfb      	ldrb	r3, [r7, #23]
 8009350:	2b2a      	cmp	r3, #42	@ 0x2a
 8009352:	d102      	bne.n	800935a <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	2222      	movs	r2, #34	@ 0x22
 8009358:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800935e:	4619      	mov	r1, r3
 8009360:	68f8      	ldr	r0, [r7, #12]
 8009362:	f000 fc75 	bl	8009c50 <I2C_ITError>
      if (treatdmanack == 1U)
 8009366:	e005      	b.n	8009374 <I2C_Slave_ISR_DMA+0x18c>
 8009368:	e004      	b.n	8009374 <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	2210      	movs	r2, #16
 8009370:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009372:	e011      	b.n	8009398 <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 8009374:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009376:	e00f      	b.n	8009398 <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	08db      	lsrs	r3, r3, #3
 800937c:	f003 0301 	and.w	r3, r3, #1
 8009380:	2b00      	cmp	r3, #0
 8009382:	d009      	beq.n	8009398 <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	08db      	lsrs	r3, r3, #3
 8009388:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800938c:	2b00      	cmp	r3, #0
 800938e:	d003      	beq.n	8009398 <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8009390:	68b9      	ldr	r1, [r7, #8]
 8009392:	68f8      	ldr	r0, [r7, #12]
 8009394:	f000 f8b2 	bl	80094fc <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	2200      	movs	r2, #0
 800939c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80093a0:	2300      	movs	r3, #0
}
 80093a2:	4618      	mov	r0, r3
 80093a4:	3720      	adds	r7, #32
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}
	...

080093ac <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b086      	sub	sp, #24
 80093b0:	af02      	add	r7, sp, #8
 80093b2:	60f8      	str	r0, [r7, #12]
 80093b4:	4608      	mov	r0, r1
 80093b6:	4611      	mov	r1, r2
 80093b8:	461a      	mov	r2, r3
 80093ba:	4603      	mov	r3, r0
 80093bc:	817b      	strh	r3, [r7, #10]
 80093be:	460b      	mov	r3, r1
 80093c0:	813b      	strh	r3, [r7, #8]
 80093c2:	4613      	mov	r3, r2
 80093c4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80093c6:	88fb      	ldrh	r3, [r7, #6]
 80093c8:	b2da      	uxtb	r2, r3
 80093ca:	8979      	ldrh	r1, [r7, #10]
 80093cc:	4b20      	ldr	r3, [pc, #128]	@ (8009450 <I2C_RequestMemoryWrite+0xa4>)
 80093ce:	9300      	str	r3, [sp, #0]
 80093d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80093d4:	68f8      	ldr	r0, [r7, #12]
 80093d6:	f000 ff57 	bl	800a288 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80093da:	69fa      	ldr	r2, [r7, #28]
 80093dc:	69b9      	ldr	r1, [r7, #24]
 80093de:	68f8      	ldr	r0, [r7, #12]
 80093e0:	f000 fde8 	bl	8009fb4 <I2C_WaitOnTXISFlagUntilTimeout>
 80093e4:	4603      	mov	r3, r0
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d001      	beq.n	80093ee <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80093ea:	2301      	movs	r3, #1
 80093ec:	e02c      	b.n	8009448 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80093ee:	88fb      	ldrh	r3, [r7, #6]
 80093f0:	2b01      	cmp	r3, #1
 80093f2:	d105      	bne.n	8009400 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80093f4:	893b      	ldrh	r3, [r7, #8]
 80093f6:	b2da      	uxtb	r2, r3
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	629a      	str	r2, [r3, #40]	@ 0x28
 80093fe:	e015      	b.n	800942c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009400:	893b      	ldrh	r3, [r7, #8]
 8009402:	0a1b      	lsrs	r3, r3, #8
 8009404:	b29b      	uxth	r3, r3
 8009406:	b2da      	uxtb	r2, r3
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800940e:	69fa      	ldr	r2, [r7, #28]
 8009410:	69b9      	ldr	r1, [r7, #24]
 8009412:	68f8      	ldr	r0, [r7, #12]
 8009414:	f000 fdce 	bl	8009fb4 <I2C_WaitOnTXISFlagUntilTimeout>
 8009418:	4603      	mov	r3, r0
 800941a:	2b00      	cmp	r3, #0
 800941c:	d001      	beq.n	8009422 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800941e:	2301      	movs	r3, #1
 8009420:	e012      	b.n	8009448 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009422:	893b      	ldrh	r3, [r7, #8]
 8009424:	b2da      	uxtb	r2, r3
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800942c:	69fb      	ldr	r3, [r7, #28]
 800942e:	9300      	str	r3, [sp, #0]
 8009430:	69bb      	ldr	r3, [r7, #24]
 8009432:	2200      	movs	r2, #0
 8009434:	2180      	movs	r1, #128	@ 0x80
 8009436:	68f8      	ldr	r0, [r7, #12]
 8009438:	f000 fd63 	bl	8009f02 <I2C_WaitOnFlagUntilTimeout>
 800943c:	4603      	mov	r3, r0
 800943e:	2b00      	cmp	r3, #0
 8009440:	d001      	beq.n	8009446 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009442:	2301      	movs	r3, #1
 8009444:	e000      	b.n	8009448 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009446:	2300      	movs	r3, #0
}
 8009448:	4618      	mov	r0, r3
 800944a:	3710      	adds	r7, #16
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}
 8009450:	80002000 	.word	0x80002000

08009454 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b086      	sub	sp, #24
 8009458:	af02      	add	r7, sp, #8
 800945a:	60f8      	str	r0, [r7, #12]
 800945c:	4608      	mov	r0, r1
 800945e:	4611      	mov	r1, r2
 8009460:	461a      	mov	r2, r3
 8009462:	4603      	mov	r3, r0
 8009464:	817b      	strh	r3, [r7, #10]
 8009466:	460b      	mov	r3, r1
 8009468:	813b      	strh	r3, [r7, #8]
 800946a:	4613      	mov	r3, r2
 800946c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800946e:	88fb      	ldrh	r3, [r7, #6]
 8009470:	b2da      	uxtb	r2, r3
 8009472:	8979      	ldrh	r1, [r7, #10]
 8009474:	4b20      	ldr	r3, [pc, #128]	@ (80094f8 <I2C_RequestMemoryRead+0xa4>)
 8009476:	9300      	str	r3, [sp, #0]
 8009478:	2300      	movs	r3, #0
 800947a:	68f8      	ldr	r0, [r7, #12]
 800947c:	f000 ff04 	bl	800a288 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009480:	69fa      	ldr	r2, [r7, #28]
 8009482:	69b9      	ldr	r1, [r7, #24]
 8009484:	68f8      	ldr	r0, [r7, #12]
 8009486:	f000 fd95 	bl	8009fb4 <I2C_WaitOnTXISFlagUntilTimeout>
 800948a:	4603      	mov	r3, r0
 800948c:	2b00      	cmp	r3, #0
 800948e:	d001      	beq.n	8009494 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009490:	2301      	movs	r3, #1
 8009492:	e02c      	b.n	80094ee <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009494:	88fb      	ldrh	r3, [r7, #6]
 8009496:	2b01      	cmp	r3, #1
 8009498:	d105      	bne.n	80094a6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800949a:	893b      	ldrh	r3, [r7, #8]
 800949c:	b2da      	uxtb	r2, r3
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	629a      	str	r2, [r3, #40]	@ 0x28
 80094a4:	e015      	b.n	80094d2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80094a6:	893b      	ldrh	r3, [r7, #8]
 80094a8:	0a1b      	lsrs	r3, r3, #8
 80094aa:	b29b      	uxth	r3, r3
 80094ac:	b2da      	uxtb	r2, r3
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80094b4:	69fa      	ldr	r2, [r7, #28]
 80094b6:	69b9      	ldr	r1, [r7, #24]
 80094b8:	68f8      	ldr	r0, [r7, #12]
 80094ba:	f000 fd7b 	bl	8009fb4 <I2C_WaitOnTXISFlagUntilTimeout>
 80094be:	4603      	mov	r3, r0
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d001      	beq.n	80094c8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80094c4:	2301      	movs	r3, #1
 80094c6:	e012      	b.n	80094ee <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80094c8:	893b      	ldrh	r3, [r7, #8]
 80094ca:	b2da      	uxtb	r2, r3
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80094d2:	69fb      	ldr	r3, [r7, #28]
 80094d4:	9300      	str	r3, [sp, #0]
 80094d6:	69bb      	ldr	r3, [r7, #24]
 80094d8:	2200      	movs	r2, #0
 80094da:	2140      	movs	r1, #64	@ 0x40
 80094dc:	68f8      	ldr	r0, [r7, #12]
 80094de:	f000 fd10 	bl	8009f02 <I2C_WaitOnFlagUntilTimeout>
 80094e2:	4603      	mov	r3, r0
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d001      	beq.n	80094ec <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80094e8:	2301      	movs	r3, #1
 80094ea:	e000      	b.n	80094ee <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80094ec:	2300      	movs	r3, #0
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3710      	adds	r7, #16
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}
 80094f6:	bf00      	nop
 80094f8:	80002000 	.word	0x80002000

080094fc <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b084      	sub	sp, #16
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
 8009504:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800950c:	b2db      	uxtb	r3, r3
 800950e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009512:	2b28      	cmp	r3, #40	@ 0x28
 8009514:	d16a      	bne.n	80095ec <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	699b      	ldr	r3, [r3, #24]
 800951c:	0c1b      	lsrs	r3, r3, #16
 800951e:	b2db      	uxtb	r3, r3
 8009520:	f003 0301 	and.w	r3, r3, #1
 8009524:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	699b      	ldr	r3, [r3, #24]
 800952c:	0c1b      	lsrs	r3, r3, #16
 800952e:	b29b      	uxth	r3, r3
 8009530:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8009534:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	689b      	ldr	r3, [r3, #8]
 800953c:	b29b      	uxth	r3, r3
 800953e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009542:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	68db      	ldr	r3, [r3, #12]
 800954a:	b29b      	uxth	r3, r3
 800954c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8009550:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	68db      	ldr	r3, [r3, #12]
 8009556:	2b02      	cmp	r3, #2
 8009558:	d138      	bne.n	80095cc <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800955a:	897b      	ldrh	r3, [r7, #10]
 800955c:	09db      	lsrs	r3, r3, #7
 800955e:	b29a      	uxth	r2, r3
 8009560:	89bb      	ldrh	r3, [r7, #12]
 8009562:	4053      	eors	r3, r2
 8009564:	b29b      	uxth	r3, r3
 8009566:	f003 0306 	and.w	r3, r3, #6
 800956a:	2b00      	cmp	r3, #0
 800956c:	d11c      	bne.n	80095a8 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800956e:	897b      	ldrh	r3, [r7, #10]
 8009570:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009576:	1c5a      	adds	r2, r3, #1
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009580:	2b02      	cmp	r3, #2
 8009582:	d13b      	bne.n	80095fc <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2200      	movs	r2, #0
 8009588:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	2208      	movs	r2, #8
 8009590:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2200      	movs	r2, #0
 8009596:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800959a:	89ba      	ldrh	r2, [r7, #12]
 800959c:	7bfb      	ldrb	r3, [r7, #15]
 800959e:	4619      	mov	r1, r3
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f7ff f858 	bl	8008656 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80095a6:	e029      	b.n	80095fc <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80095a8:	893b      	ldrh	r3, [r7, #8]
 80095aa:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80095ac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80095b0:	6878      	ldr	r0, [r7, #4]
 80095b2:	f000 ff1f 	bl	800a3f4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2200      	movs	r2, #0
 80095ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80095be:	89ba      	ldrh	r2, [r7, #12]
 80095c0:	7bfb      	ldrb	r3, [r7, #15]
 80095c2:	4619      	mov	r1, r3
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f7ff f846 	bl	8008656 <HAL_I2C_AddrCallback>
}
 80095ca:	e017      	b.n	80095fc <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80095cc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f000 ff0f 	bl	800a3f4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2200      	movs	r2, #0
 80095da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80095de:	89ba      	ldrh	r2, [r7, #12]
 80095e0:	7bfb      	ldrb	r3, [r7, #15]
 80095e2:	4619      	mov	r1, r3
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f7ff f836 	bl	8008656 <HAL_I2C_AddrCallback>
}
 80095ea:	e007      	b.n	80095fc <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	2208      	movs	r2, #8
 80095f2:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2200      	movs	r2, #0
 80095f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 80095fc:	bf00      	nop
 80095fe:	3710      	adds	r7, #16
 8009600:	46bd      	mov	sp, r7
 8009602:	bd80      	pop	{r7, pc}

08009604 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b082      	sub	sp, #8
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2200      	movs	r2, #0
 8009610:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800961a:	b2db      	uxtb	r3, r3
 800961c:	2b21      	cmp	r3, #33	@ 0x21
 800961e:	d115      	bne.n	800964c <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2220      	movs	r2, #32
 8009624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2211      	movs	r2, #17
 800962c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2200      	movs	r2, #0
 8009632:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009634:	2101      	movs	r1, #1
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f000 fedc 	bl	800a3f4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2200      	movs	r2, #0
 8009640:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f7fe ffe8 	bl	800861a <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800964a:	e014      	b.n	8009676 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2220      	movs	r2, #32
 8009650:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2212      	movs	r2, #18
 8009658:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2200      	movs	r2, #0
 800965e:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009660:	2102      	movs	r1, #2
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f000 fec6 	bl	800a3f4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2200      	movs	r2, #0
 800966c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8009670:	6878      	ldr	r0, [r7, #4]
 8009672:	f7fc ff75 	bl	8006560 <HAL_I2C_MasterRxCpltCallback>
}
 8009676:	bf00      	nop
 8009678:	3708      	adds	r7, #8
 800967a:	46bd      	mov	sp, r7
 800967c:	bd80      	pop	{r7, pc}

0800967e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800967e:	b580      	push	{r7, lr}
 8009680:	b084      	sub	sp, #16
 8009682:	af00      	add	r7, sp, #0
 8009684:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	2200      	movs	r2, #0
 8009692:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	0b9b      	lsrs	r3, r3, #14
 800969a:	f003 0301 	and.w	r3, r3, #1
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d008      	beq.n	80096b4 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	681a      	ldr	r2, [r3, #0]
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80096b0:	601a      	str	r2, [r3, #0]
 80096b2:	e00d      	b.n	80096d0 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	0bdb      	lsrs	r3, r3, #15
 80096b8:	f003 0301 	and.w	r3, r3, #1
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d007      	beq.n	80096d0 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	681a      	ldr	r2, [r3, #0]
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80096ce:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80096d6:	b2db      	uxtb	r3, r3
 80096d8:	2b29      	cmp	r3, #41	@ 0x29
 80096da:	d112      	bne.n	8009702 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	2228      	movs	r2, #40	@ 0x28
 80096e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2221      	movs	r2, #33	@ 0x21
 80096e8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80096ea:	2101      	movs	r1, #1
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f000 fe81 	bl	800a3f4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2200      	movs	r2, #0
 80096f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f7fe ff97 	bl	800862e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009700:	e017      	b.n	8009732 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009708:	b2db      	uxtb	r3, r3
 800970a:	2b2a      	cmp	r3, #42	@ 0x2a
 800970c:	d111      	bne.n	8009732 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	2228      	movs	r2, #40	@ 0x28
 8009712:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	2222      	movs	r2, #34	@ 0x22
 800971a:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800971c:	2102      	movs	r1, #2
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	f000 fe68 	bl	800a3f4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2200      	movs	r2, #0
 8009728:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	f7fe ff88 	bl	8008642 <HAL_I2C_SlaveRxCpltCallback>
}
 8009732:	bf00      	nop
 8009734:	3710      	adds	r7, #16
 8009736:	46bd      	mov	sp, r7
 8009738:	bd80      	pop	{r7, pc}
	...

0800973c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b086      	sub	sp, #24
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
 8009744:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	2220      	movs	r2, #32
 8009750:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009758:	b2db      	uxtb	r3, r3
 800975a:	2b21      	cmp	r3, #33	@ 0x21
 800975c:	d107      	bne.n	800976e <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800975e:	2101      	movs	r1, #1
 8009760:	6878      	ldr	r0, [r7, #4]
 8009762:	f000 fe47 	bl	800a3f4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2211      	movs	r2, #17
 800976a:	631a      	str	r2, [r3, #48]	@ 0x30
 800976c:	e00c      	b.n	8009788 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009774:	b2db      	uxtb	r3, r3
 8009776:	2b22      	cmp	r3, #34	@ 0x22
 8009778:	d106      	bne.n	8009788 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800977a:	2102      	movs	r1, #2
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f000 fe39 	bl	800a3f4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2212      	movs	r2, #18
 8009786:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	6859      	ldr	r1, [r3, #4]
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681a      	ldr	r2, [r3, #0]
 8009792:	4b4d      	ldr	r3, [pc, #308]	@ (80098c8 <I2C_ITMasterCplt+0x18c>)
 8009794:	400b      	ands	r3, r1
 8009796:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2200      	movs	r2, #0
 800979c:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	4a4a      	ldr	r2, [pc, #296]	@ (80098cc <I2C_ITMasterCplt+0x190>)
 80097a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80097a4:	697b      	ldr	r3, [r7, #20]
 80097a6:	091b      	lsrs	r3, r3, #4
 80097a8:	f003 0301 	and.w	r3, r3, #1
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d009      	beq.n	80097c4 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	2210      	movs	r2, #16
 80097b6:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097bc:	f043 0204 	orr.w	r2, r3, #4
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097ca:	b2db      	uxtb	r3, r3
 80097cc:	2b60      	cmp	r3, #96	@ 0x60
 80097ce:	d10b      	bne.n	80097e8 <I2C_ITMasterCplt+0xac>
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	089b      	lsrs	r3, r3, #2
 80097d4:	f003 0301 	and.w	r3, r3, #1
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d005      	beq.n	80097e8 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097e2:	b2db      	uxtb	r3, r3
 80097e4:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80097e6:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80097e8:	6878      	ldr	r0, [r7, #4]
 80097ea:	f000 fb48 	bl	8009e7e <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097f2:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097fa:	b2db      	uxtb	r3, r3
 80097fc:	2b60      	cmp	r3, #96	@ 0x60
 80097fe:	d002      	beq.n	8009806 <I2C_ITMasterCplt+0xca>
 8009800:	693b      	ldr	r3, [r7, #16]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d006      	beq.n	8009814 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800980a:	4619      	mov	r1, r3
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f000 fa1f 	bl	8009c50 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009812:	e054      	b.n	80098be <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800981a:	b2db      	uxtb	r3, r3
 800981c:	2b21      	cmp	r3, #33	@ 0x21
 800981e:	d124      	bne.n	800986a <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2220      	movs	r2, #32
 8009824:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2200      	movs	r2, #0
 800982c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009834:	b2db      	uxtb	r3, r3
 8009836:	2b40      	cmp	r3, #64	@ 0x40
 8009838:	d10b      	bne.n	8009852 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2200      	movs	r2, #0
 800983e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2200      	movs	r2, #0
 8009846:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800984a:	6878      	ldr	r0, [r7, #4]
 800984c:	f7fe ff1b 	bl	8008686 <HAL_I2C_MemTxCpltCallback>
}
 8009850:	e035      	b.n	80098be <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	2200      	movs	r2, #0
 8009856:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	2200      	movs	r2, #0
 800985e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8009862:	6878      	ldr	r0, [r7, #4]
 8009864:	f7fe fed9 	bl	800861a <HAL_I2C_MasterTxCpltCallback>
}
 8009868:	e029      	b.n	80098be <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009870:	b2db      	uxtb	r3, r3
 8009872:	2b22      	cmp	r3, #34	@ 0x22
 8009874:	d123      	bne.n	80098be <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2220      	movs	r2, #32
 800987a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2200      	movs	r2, #0
 8009882:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800988a:	b2db      	uxtb	r3, r3
 800988c:	2b40      	cmp	r3, #64	@ 0x40
 800988e:	d10b      	bne.n	80098a8 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2200      	movs	r2, #0
 8009894:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2200      	movs	r2, #0
 800989c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 80098a0:	6878      	ldr	r0, [r7, #4]
 80098a2:	f7fb fc53 	bl	800514c <HAL_I2C_MemRxCpltCallback>
}
 80098a6:	e00a      	b.n	80098be <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2200      	movs	r2, #0
 80098ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2200      	movs	r2, #0
 80098b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f7fc fe51 	bl	8006560 <HAL_I2C_MasterRxCpltCallback>
}
 80098be:	bf00      	nop
 80098c0:	3718      	adds	r7, #24
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bd80      	pop	{r7, pc}
 80098c6:	bf00      	nop
 80098c8:	fe00e800 	.word	0xfe00e800
 80098cc:	ffff0000 	.word	0xffff0000

080098d0 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b086      	sub	sp, #24
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
 80098d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098ea:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80098f2:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	2220      	movs	r2, #32
 80098fa:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80098fc:	7afb      	ldrb	r3, [r7, #11]
 80098fe:	2b21      	cmp	r3, #33	@ 0x21
 8009900:	d002      	beq.n	8009908 <I2C_ITSlaveCplt+0x38>
 8009902:	7afb      	ldrb	r3, [r7, #11]
 8009904:	2b29      	cmp	r3, #41	@ 0x29
 8009906:	d108      	bne.n	800991a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8009908:	f248 0101 	movw	r1, #32769	@ 0x8001
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f000 fd71 	bl	800a3f4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2221      	movs	r2, #33	@ 0x21
 8009916:	631a      	str	r2, [r3, #48]	@ 0x30
 8009918:	e019      	b.n	800994e <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800991a:	7afb      	ldrb	r3, [r7, #11]
 800991c:	2b22      	cmp	r3, #34	@ 0x22
 800991e:	d002      	beq.n	8009926 <I2C_ITSlaveCplt+0x56>
 8009920:	7afb      	ldrb	r3, [r7, #11]
 8009922:	2b2a      	cmp	r3, #42	@ 0x2a
 8009924:	d108      	bne.n	8009938 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8009926:	f248 0102 	movw	r1, #32770	@ 0x8002
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f000 fd62 	bl	800a3f4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2222      	movs	r2, #34	@ 0x22
 8009934:	631a      	str	r2, [r3, #48]	@ 0x30
 8009936:	e00a      	b.n	800994e <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8009938:	7afb      	ldrb	r3, [r7, #11]
 800993a:	2b28      	cmp	r3, #40	@ 0x28
 800993c:	d107      	bne.n	800994e <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800993e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f000 fd56 	bl	800a3f4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2200      	movs	r2, #0
 800994c:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	685a      	ldr	r2, [r3, #4]
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800995c:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	6859      	ldr	r1, [r3, #4]
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681a      	ldr	r2, [r3, #0]
 8009968:	4b8c      	ldr	r3, [pc, #560]	@ (8009b9c <I2C_ITSlaveCplt+0x2cc>)
 800996a:	400b      	ands	r3, r1
 800996c:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800996e:	6878      	ldr	r0, [r7, #4]
 8009970:	f000 fa85 	bl	8009e7e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009974:	693b      	ldr	r3, [r7, #16]
 8009976:	0b9b      	lsrs	r3, r3, #14
 8009978:	f003 0301 	and.w	r3, r3, #1
 800997c:	2b00      	cmp	r3, #0
 800997e:	d013      	beq.n	80099a8 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	681a      	ldr	r2, [r3, #0]
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800998e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009994:	2b00      	cmp	r3, #0
 8009996:	d020      	beq.n	80099da <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	685b      	ldr	r3, [r3, #4]
 80099a0:	b29a      	uxth	r2, r3
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80099a6:	e018      	b.n	80099da <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	0bdb      	lsrs	r3, r3, #15
 80099ac:	f003 0301 	and.w	r3, r3, #1
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d012      	beq.n	80099da <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	681a      	ldr	r2, [r3, #0]
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80099c2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d006      	beq.n	80099da <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	685b      	ldr	r3, [r3, #4]
 80099d4:	b29a      	uxth	r2, r3
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	089b      	lsrs	r3, r3, #2
 80099de:	f003 0301 	and.w	r3, r3, #1
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d020      	beq.n	8009a28 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	f023 0304 	bic.w	r3, r3, #4
 80099ec:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099f8:	b2d2      	uxtb	r2, r2
 80099fa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a00:	1c5a      	adds	r2, r3, #1
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d00c      	beq.n	8009a28 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a12:	3b01      	subs	r3, #1
 8009a14:	b29a      	uxth	r2, r3
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a1e:	b29b      	uxth	r3, r3
 8009a20:	3b01      	subs	r3, #1
 8009a22:	b29a      	uxth	r2, r3
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a2c:	b29b      	uxth	r3, r3
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d005      	beq.n	8009a3e <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a36:	f043 0204 	orr.w	r2, r3, #4
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	091b      	lsrs	r3, r3, #4
 8009a42:	f003 0301 	and.w	r3, r3, #1
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d04a      	beq.n	8009ae0 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	091b      	lsrs	r3, r3, #4
 8009a4e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d044      	beq.n	8009ae0 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a5a:	b29b      	uxth	r3, r3
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d128      	bne.n	8009ab2 <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a66:	b2db      	uxtb	r3, r3
 8009a68:	2b28      	cmp	r3, #40	@ 0x28
 8009a6a:	d108      	bne.n	8009a7e <I2C_ITSlaveCplt+0x1ae>
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009a72:	d104      	bne.n	8009a7e <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8009a74:	6979      	ldr	r1, [r7, #20]
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f000 f894 	bl	8009ba4 <I2C_ITListenCplt>
 8009a7c:	e030      	b.n	8009ae0 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a84:	b2db      	uxtb	r3, r3
 8009a86:	2b29      	cmp	r3, #41	@ 0x29
 8009a88:	d10e      	bne.n	8009aa8 <I2C_ITSlaveCplt+0x1d8>
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009a90:	d00a      	beq.n	8009aa8 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	2210      	movs	r2, #16
 8009a98:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f000 f9ef 	bl	8009e7e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009aa0:	6878      	ldr	r0, [r7, #4]
 8009aa2:	f7ff fdec 	bl	800967e <I2C_ITSlaveSeqCplt>
 8009aa6:	e01b      	b.n	8009ae0 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	2210      	movs	r2, #16
 8009aae:	61da      	str	r2, [r3, #28]
 8009ab0:	e016      	b.n	8009ae0 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	2210      	movs	r2, #16
 8009ab8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009abe:	f043 0204 	orr.w	r2, r3, #4
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d003      	beq.n	8009ad4 <I2C_ITSlaveCplt+0x204>
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009ad2:	d105      	bne.n	8009ae0 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ad8:	4619      	mov	r1, r3
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	f000 f8b8 	bl	8009c50 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2200      	movs	r2, #0
 8009aec:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d010      	beq.n	8009b18 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009afa:	4619      	mov	r1, r3
 8009afc:	6878      	ldr	r0, [r7, #4]
 8009afe:	f000 f8a7 	bl	8009c50 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b08:	b2db      	uxtb	r3, r3
 8009b0a:	2b28      	cmp	r3, #40	@ 0x28
 8009b0c:	d141      	bne.n	8009b92 <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8009b0e:	6979      	ldr	r1, [r7, #20]
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f000 f847 	bl	8009ba4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009b16:	e03c      	b.n	8009b92 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b1c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009b20:	d014      	beq.n	8009b4c <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f7ff fdab 	bl	800967e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	4a1d      	ldr	r2, [pc, #116]	@ (8009ba0 <I2C_ITSlaveCplt+0x2d0>)
 8009b2c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2220      	movs	r2, #32
 8009b32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	2200      	movs	r2, #0
 8009b3a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8009b44:	6878      	ldr	r0, [r7, #4]
 8009b46:	f7fe fd94 	bl	8008672 <HAL_I2C_ListenCpltCallback>
}
 8009b4a:	e022      	b.n	8009b92 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b52:	b2db      	uxtb	r3, r3
 8009b54:	2b22      	cmp	r3, #34	@ 0x22
 8009b56:	d10e      	bne.n	8009b76 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2220      	movs	r2, #32
 8009b5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2200      	movs	r2, #0
 8009b64:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	2200      	movs	r2, #0
 8009b6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009b6e:	6878      	ldr	r0, [r7, #4]
 8009b70:	f7fe fd67 	bl	8008642 <HAL_I2C_SlaveRxCpltCallback>
}
 8009b74:	e00d      	b.n	8009b92 <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2220      	movs	r2, #32
 8009b7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2200      	movs	r2, #0
 8009b82:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2200      	movs	r2, #0
 8009b88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009b8c:	6878      	ldr	r0, [r7, #4]
 8009b8e:	f7fe fd4e 	bl	800862e <HAL_I2C_SlaveTxCpltCallback>
}
 8009b92:	bf00      	nop
 8009b94:	3718      	adds	r7, #24
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}
 8009b9a:	bf00      	nop
 8009b9c:	fe00e800 	.word	0xfe00e800
 8009ba0:	ffff0000 	.word	0xffff0000

08009ba4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b082      	sub	sp, #8
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	4a26      	ldr	r2, [pc, #152]	@ (8009c4c <I2C_ITListenCplt+0xa8>)
 8009bb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2220      	movs	r2, #32
 8009bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2200      	movs	r2, #0
 8009bce:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	089b      	lsrs	r3, r3, #2
 8009bd4:	f003 0301 	and.w	r3, r3, #1
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d022      	beq.n	8009c22 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009be6:	b2d2      	uxtb	r2, r2
 8009be8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bee:	1c5a      	adds	r2, r3, #1
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d012      	beq.n	8009c22 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c00:	3b01      	subs	r3, #1
 8009c02:	b29a      	uxth	r2, r3
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c0c:	b29b      	uxth	r3, r3
 8009c0e:	3b01      	subs	r3, #1
 8009c10:	b29a      	uxth	r2, r3
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c1a:	f043 0204 	orr.w	r2, r3, #4
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009c22:	f248 0103 	movw	r1, #32771	@ 0x8003
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f000 fbe4 	bl	800a3f4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	2210      	movs	r2, #16
 8009c32:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	f7fe fd18 	bl	8008672 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8009c42:	bf00      	nop
 8009c44:	3708      	adds	r7, #8
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd80      	pop	{r7, pc}
 8009c4a:	bf00      	nop
 8009c4c:	ffff0000 	.word	0xffff0000

08009c50 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b084      	sub	sp, #16
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
 8009c58:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c60:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	2200      	movs	r2, #0
 8009c66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	4a6d      	ldr	r2, [pc, #436]	@ (8009e24 <I2C_ITError+0x1d4>)
 8009c6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2200      	movs	r2, #0
 8009c74:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009c7a:	683b      	ldr	r3, [r7, #0]
 8009c7c:	431a      	orrs	r2, r3
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8009c82:	7bfb      	ldrb	r3, [r7, #15]
 8009c84:	2b28      	cmp	r3, #40	@ 0x28
 8009c86:	d005      	beq.n	8009c94 <I2C_ITError+0x44>
 8009c88:	7bfb      	ldrb	r3, [r7, #15]
 8009c8a:	2b29      	cmp	r3, #41	@ 0x29
 8009c8c:	d002      	beq.n	8009c94 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8009c8e:	7bfb      	ldrb	r3, [r7, #15]
 8009c90:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c92:	d10b      	bne.n	8009cac <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009c94:	2103      	movs	r1, #3
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f000 fbac 	bl	800a3f4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2228      	movs	r2, #40	@ 0x28
 8009ca0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	4a60      	ldr	r2, [pc, #384]	@ (8009e28 <I2C_ITError+0x1d8>)
 8009ca8:	635a      	str	r2, [r3, #52]	@ 0x34
 8009caa:	e030      	b.n	8009d0e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009cac:	f248 0103 	movw	r1, #32771	@ 0x8003
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f000 fb9f 	bl	800a3f4 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009cb6:	6878      	ldr	r0, [r7, #4]
 8009cb8:	f000 f8e1 	bl	8009e7e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009cc2:	b2db      	uxtb	r3, r3
 8009cc4:	2b60      	cmp	r3, #96	@ 0x60
 8009cc6:	d01f      	beq.n	8009d08 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2220      	movs	r2, #32
 8009ccc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	699b      	ldr	r3, [r3, #24]
 8009cd6:	f003 0320 	and.w	r3, r3, #32
 8009cda:	2b20      	cmp	r3, #32
 8009cdc:	d114      	bne.n	8009d08 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	699b      	ldr	r3, [r3, #24]
 8009ce4:	f003 0310 	and.w	r3, r3, #16
 8009ce8:	2b10      	cmp	r3, #16
 8009cea:	d109      	bne.n	8009d00 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	2210      	movs	r2, #16
 8009cf2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cf8:	f043 0204 	orr.w	r2, r3, #4
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	2220      	movs	r2, #32
 8009d06:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d12:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d039      	beq.n	8009d90 <I2C_ITError+0x140>
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	2b11      	cmp	r3, #17
 8009d20:	d002      	beq.n	8009d28 <I2C_ITError+0xd8>
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	2b21      	cmp	r3, #33	@ 0x21
 8009d26:	d133      	bne.n	8009d90 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009d32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009d36:	d107      	bne.n	8009d48 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	681a      	ldr	r2, [r3, #0]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009d46:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	f7fd fe69 	bl	8007a24 <HAL_DMA_GetState>
 8009d52:	4603      	mov	r3, r0
 8009d54:	2b01      	cmp	r3, #1
 8009d56:	d017      	beq.n	8009d88 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d5c:	4a33      	ldr	r2, [pc, #204]	@ (8009e2c <I2C_ITError+0x1dc>)
 8009d5e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2200      	movs	r2, #0
 8009d64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	f7fd fdf2 	bl	8007956 <HAL_DMA_Abort_IT>
 8009d72:	4603      	mov	r3, r0
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d04d      	beq.n	8009e14 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d7e:	687a      	ldr	r2, [r7, #4]
 8009d80:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009d82:	4610      	mov	r0, r2
 8009d84:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009d86:	e045      	b.n	8009e14 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f000 f851 	bl	8009e30 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009d8e:	e041      	b.n	8009e14 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d039      	beq.n	8009e0c <I2C_ITError+0x1bc>
 8009d98:	68bb      	ldr	r3, [r7, #8]
 8009d9a:	2b12      	cmp	r3, #18
 8009d9c:	d002      	beq.n	8009da4 <I2C_ITError+0x154>
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	2b22      	cmp	r3, #34	@ 0x22
 8009da2:	d133      	bne.n	8009e0c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009dae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009db2:	d107      	bne.n	8009dc4 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	681a      	ldr	r2, [r3, #0]
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009dc2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dc8:	4618      	mov	r0, r3
 8009dca:	f7fd fe2b 	bl	8007a24 <HAL_DMA_GetState>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	2b01      	cmp	r3, #1
 8009dd2:	d017      	beq.n	8009e04 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dd8:	4a14      	ldr	r2, [pc, #80]	@ (8009e2c <I2C_ITError+0x1dc>)
 8009dda:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2200      	movs	r2, #0
 8009de0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009de8:	4618      	mov	r0, r3
 8009dea:	f7fd fdb4 	bl	8007956 <HAL_DMA_Abort_IT>
 8009dee:	4603      	mov	r3, r0
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d011      	beq.n	8009e18 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dfa:	687a      	ldr	r2, [r7, #4]
 8009dfc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009dfe:	4610      	mov	r0, r2
 8009e00:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009e02:	e009      	b.n	8009e18 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	f000 f813 	bl	8009e30 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009e0a:	e005      	b.n	8009e18 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f000 f80f 	bl	8009e30 <I2C_TreatErrorCallback>
  }
}
 8009e12:	e002      	b.n	8009e1a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009e14:	bf00      	nop
 8009e16:	e000      	b.n	8009e1a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009e18:	bf00      	nop
}
 8009e1a:	bf00      	nop
 8009e1c:	3710      	adds	r7, #16
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}
 8009e22:	bf00      	nop
 8009e24:	ffff0000 	.word	0xffff0000
 8009e28:	08008b99 	.word	0x08008b99
 8009e2c:	08009ec7 	.word	0x08009ec7

08009e30 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b082      	sub	sp, #8
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e3e:	b2db      	uxtb	r3, r3
 8009e40:	2b60      	cmp	r3, #96	@ 0x60
 8009e42:	d10e      	bne.n	8009e62 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2220      	movs	r2, #32
 8009e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2200      	movs	r2, #0
 8009e56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f7fe fc1d 	bl	800869a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009e60:	e009      	b.n	8009e76 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	2200      	movs	r2, #0
 8009e66:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8009e70:	6878      	ldr	r0, [r7, #4]
 8009e72:	f7fc fb97 	bl	80065a4 <HAL_I2C_ErrorCallback>
}
 8009e76:	bf00      	nop
 8009e78:	3708      	adds	r7, #8
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}

08009e7e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009e7e:	b480      	push	{r7}
 8009e80:	b083      	sub	sp, #12
 8009e82:	af00      	add	r7, sp, #0
 8009e84:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	699b      	ldr	r3, [r3, #24]
 8009e8c:	f003 0302 	and.w	r3, r3, #2
 8009e90:	2b02      	cmp	r3, #2
 8009e92:	d103      	bne.n	8009e9c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	2200      	movs	r2, #0
 8009e9a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	699b      	ldr	r3, [r3, #24]
 8009ea2:	f003 0301 	and.w	r3, r3, #1
 8009ea6:	2b01      	cmp	r3, #1
 8009ea8:	d007      	beq.n	8009eba <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	699a      	ldr	r2, [r3, #24]
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	f042 0201 	orr.w	r2, r2, #1
 8009eb8:	619a      	str	r2, [r3, #24]
  }
}
 8009eba:	bf00      	nop
 8009ebc:	370c      	adds	r7, #12
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec4:	4770      	bx	lr

08009ec6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009ec6:	b580      	push	{r7, lr}
 8009ec8:	b084      	sub	sp, #16
 8009eca:	af00      	add	r7, sp, #0
 8009ecc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ed2:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d003      	beq.n	8009ee4 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d003      	beq.n	8009ef4 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8009ef4:	68f8      	ldr	r0, [r7, #12]
 8009ef6:	f7ff ff9b 	bl	8009e30 <I2C_TreatErrorCallback>
}
 8009efa:	bf00      	nop
 8009efc:	3710      	adds	r7, #16
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}

08009f02 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009f02:	b580      	push	{r7, lr}
 8009f04:	b084      	sub	sp, #16
 8009f06:	af00      	add	r7, sp, #0
 8009f08:	60f8      	str	r0, [r7, #12]
 8009f0a:	60b9      	str	r1, [r7, #8]
 8009f0c:	603b      	str	r3, [r7, #0]
 8009f0e:	4613      	mov	r3, r2
 8009f10:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009f12:	e03b      	b.n	8009f8c <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009f14:	69ba      	ldr	r2, [r7, #24]
 8009f16:	6839      	ldr	r1, [r7, #0]
 8009f18:	68f8      	ldr	r0, [r7, #12]
 8009f1a:	f000 f8d5 	bl	800a0c8 <I2C_IsErrorOccurred>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d001      	beq.n	8009f28 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009f24:	2301      	movs	r3, #1
 8009f26:	e041      	b.n	8009fac <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f28:	683b      	ldr	r3, [r7, #0]
 8009f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f2e:	d02d      	beq.n	8009f8c <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f30:	f7fd f972 	bl	8007218 <HAL_GetTick>
 8009f34:	4602      	mov	r2, r0
 8009f36:	69bb      	ldr	r3, [r7, #24]
 8009f38:	1ad3      	subs	r3, r2, r3
 8009f3a:	683a      	ldr	r2, [r7, #0]
 8009f3c:	429a      	cmp	r2, r3
 8009f3e:	d302      	bcc.n	8009f46 <I2C_WaitOnFlagUntilTimeout+0x44>
 8009f40:	683b      	ldr	r3, [r7, #0]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d122      	bne.n	8009f8c <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	699a      	ldr	r2, [r3, #24]
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	4013      	ands	r3, r2
 8009f50:	68ba      	ldr	r2, [r7, #8]
 8009f52:	429a      	cmp	r2, r3
 8009f54:	bf0c      	ite	eq
 8009f56:	2301      	moveq	r3, #1
 8009f58:	2300      	movne	r3, #0
 8009f5a:	b2db      	uxtb	r3, r3
 8009f5c:	461a      	mov	r2, r3
 8009f5e:	79fb      	ldrb	r3, [r7, #7]
 8009f60:	429a      	cmp	r2, r3
 8009f62:	d113      	bne.n	8009f8c <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f68:	f043 0220 	orr.w	r2, r3, #32
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	2220      	movs	r2, #32
 8009f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	2200      	movs	r2, #0
 8009f84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8009f88:	2301      	movs	r3, #1
 8009f8a:	e00f      	b.n	8009fac <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	699a      	ldr	r2, [r3, #24]
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	4013      	ands	r3, r2
 8009f96:	68ba      	ldr	r2, [r7, #8]
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	bf0c      	ite	eq
 8009f9c:	2301      	moveq	r3, #1
 8009f9e:	2300      	movne	r3, #0
 8009fa0:	b2db      	uxtb	r3, r3
 8009fa2:	461a      	mov	r2, r3
 8009fa4:	79fb      	ldrb	r3, [r7, #7]
 8009fa6:	429a      	cmp	r2, r3
 8009fa8:	d0b4      	beq.n	8009f14 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009faa:	2300      	movs	r3, #0
}
 8009fac:	4618      	mov	r0, r3
 8009fae:	3710      	adds	r7, #16
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bd80      	pop	{r7, pc}

08009fb4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b084      	sub	sp, #16
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	60f8      	str	r0, [r7, #12]
 8009fbc:	60b9      	str	r1, [r7, #8]
 8009fbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009fc0:	e033      	b.n	800a02a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009fc2:	687a      	ldr	r2, [r7, #4]
 8009fc4:	68b9      	ldr	r1, [r7, #8]
 8009fc6:	68f8      	ldr	r0, [r7, #12]
 8009fc8:	f000 f87e 	bl	800a0c8 <I2C_IsErrorOccurred>
 8009fcc:	4603      	mov	r3, r0
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d001      	beq.n	8009fd6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009fd2:	2301      	movs	r3, #1
 8009fd4:	e031      	b.n	800a03a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fdc:	d025      	beq.n	800a02a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009fde:	f7fd f91b 	bl	8007218 <HAL_GetTick>
 8009fe2:	4602      	mov	r2, r0
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	1ad3      	subs	r3, r2, r3
 8009fe8:	68ba      	ldr	r2, [r7, #8]
 8009fea:	429a      	cmp	r2, r3
 8009fec:	d302      	bcc.n	8009ff4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d11a      	bne.n	800a02a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	699b      	ldr	r3, [r3, #24]
 8009ffa:	f003 0302 	and.w	r3, r3, #2
 8009ffe:	2b02      	cmp	r3, #2
 800a000:	d013      	beq.n	800a02a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a006:	f043 0220 	orr.w	r2, r3, #32
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	2220      	movs	r2, #32
 800a012:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	2200      	movs	r2, #0
 800a01a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	2200      	movs	r2, #0
 800a022:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a026:	2301      	movs	r3, #1
 800a028:	e007      	b.n	800a03a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	699b      	ldr	r3, [r3, #24]
 800a030:	f003 0302 	and.w	r3, r3, #2
 800a034:	2b02      	cmp	r3, #2
 800a036:	d1c4      	bne.n	8009fc2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a038:	2300      	movs	r3, #0
}
 800a03a:	4618      	mov	r0, r3
 800a03c:	3710      	adds	r7, #16
 800a03e:	46bd      	mov	sp, r7
 800a040:	bd80      	pop	{r7, pc}

0800a042 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a042:	b580      	push	{r7, lr}
 800a044:	b084      	sub	sp, #16
 800a046:	af00      	add	r7, sp, #0
 800a048:	60f8      	str	r0, [r7, #12]
 800a04a:	60b9      	str	r1, [r7, #8]
 800a04c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a04e:	e02f      	b.n	800a0b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a050:	687a      	ldr	r2, [r7, #4]
 800a052:	68b9      	ldr	r1, [r7, #8]
 800a054:	68f8      	ldr	r0, [r7, #12]
 800a056:	f000 f837 	bl	800a0c8 <I2C_IsErrorOccurred>
 800a05a:	4603      	mov	r3, r0
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d001      	beq.n	800a064 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a060:	2301      	movs	r3, #1
 800a062:	e02d      	b.n	800a0c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a064:	f7fd f8d8 	bl	8007218 <HAL_GetTick>
 800a068:	4602      	mov	r2, r0
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	1ad3      	subs	r3, r2, r3
 800a06e:	68ba      	ldr	r2, [r7, #8]
 800a070:	429a      	cmp	r2, r3
 800a072:	d302      	bcc.n	800a07a <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a074:	68bb      	ldr	r3, [r7, #8]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d11a      	bne.n	800a0b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	699b      	ldr	r3, [r3, #24]
 800a080:	f003 0320 	and.w	r3, r3, #32
 800a084:	2b20      	cmp	r3, #32
 800a086:	d013      	beq.n	800a0b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a08c:	f043 0220 	orr.w	r2, r3, #32
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	2220      	movs	r2, #32
 800a098:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800a0ac:	2301      	movs	r3, #1
 800a0ae:	e007      	b.n	800a0c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	699b      	ldr	r3, [r3, #24]
 800a0b6:	f003 0320 	and.w	r3, r3, #32
 800a0ba:	2b20      	cmp	r3, #32
 800a0bc:	d1c8      	bne.n	800a050 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a0be:	2300      	movs	r3, #0
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3710      	adds	r7, #16
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}

0800a0c8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b08a      	sub	sp, #40	@ 0x28
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	60f8      	str	r0, [r7, #12]
 800a0d0:	60b9      	str	r1, [r7, #8]
 800a0d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	699b      	ldr	r3, [r3, #24]
 800a0e0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a0ea:	69bb      	ldr	r3, [r7, #24]
 800a0ec:	f003 0310 	and.w	r3, r3, #16
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d068      	beq.n	800a1c6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	2210      	movs	r2, #16
 800a0fa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a0fc:	e049      	b.n	800a192 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a104:	d045      	beq.n	800a192 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a106:	f7fd f887 	bl	8007218 <HAL_GetTick>
 800a10a:	4602      	mov	r2, r0
 800a10c:	69fb      	ldr	r3, [r7, #28]
 800a10e:	1ad3      	subs	r3, r2, r3
 800a110:	68ba      	ldr	r2, [r7, #8]
 800a112:	429a      	cmp	r2, r3
 800a114:	d302      	bcc.n	800a11c <I2C_IsErrorOccurred+0x54>
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d13a      	bne.n	800a192 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	685b      	ldr	r3, [r3, #4]
 800a122:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a126:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a12e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	699b      	ldr	r3, [r3, #24]
 800a136:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a13a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a13e:	d121      	bne.n	800a184 <I2C_IsErrorOccurred+0xbc>
 800a140:	697b      	ldr	r3, [r7, #20]
 800a142:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a146:	d01d      	beq.n	800a184 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800a148:	7cfb      	ldrb	r3, [r7, #19]
 800a14a:	2b20      	cmp	r3, #32
 800a14c:	d01a      	beq.n	800a184 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	685a      	ldr	r2, [r3, #4]
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a15c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a15e:	f7fd f85b 	bl	8007218 <HAL_GetTick>
 800a162:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a164:	e00e      	b.n	800a184 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a166:	f7fd f857 	bl	8007218 <HAL_GetTick>
 800a16a:	4602      	mov	r2, r0
 800a16c:	69fb      	ldr	r3, [r7, #28]
 800a16e:	1ad3      	subs	r3, r2, r3
 800a170:	2b19      	cmp	r3, #25
 800a172:	d907      	bls.n	800a184 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a174:	6a3b      	ldr	r3, [r7, #32]
 800a176:	f043 0320 	orr.w	r3, r3, #32
 800a17a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a17c:	2301      	movs	r3, #1
 800a17e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800a182:	e006      	b.n	800a192 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	699b      	ldr	r3, [r3, #24]
 800a18a:	f003 0320 	and.w	r3, r3, #32
 800a18e:	2b20      	cmp	r3, #32
 800a190:	d1e9      	bne.n	800a166 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	699b      	ldr	r3, [r3, #24]
 800a198:	f003 0320 	and.w	r3, r3, #32
 800a19c:	2b20      	cmp	r3, #32
 800a19e:	d003      	beq.n	800a1a8 <I2C_IsErrorOccurred+0xe0>
 800a1a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d0aa      	beq.n	800a0fe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a1a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d103      	bne.n	800a1b8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	2220      	movs	r2, #32
 800a1b6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a1b8:	6a3b      	ldr	r3, [r7, #32]
 800a1ba:	f043 0304 	orr.w	r3, r3, #4
 800a1be:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	699b      	ldr	r3, [r3, #24]
 800a1cc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a1ce:	69bb      	ldr	r3, [r7, #24]
 800a1d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d00b      	beq.n	800a1f0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a1d8:	6a3b      	ldr	r3, [r7, #32]
 800a1da:	f043 0301 	orr.w	r3, r3, #1
 800a1de:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a1e8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a1ea:	2301      	movs	r3, #1
 800a1ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a1f0:	69bb      	ldr	r3, [r7, #24]
 800a1f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d00b      	beq.n	800a212 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a1fa:	6a3b      	ldr	r3, [r7, #32]
 800a1fc:	f043 0308 	orr.w	r3, r3, #8
 800a200:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a20a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a20c:	2301      	movs	r3, #1
 800a20e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a212:	69bb      	ldr	r3, [r7, #24]
 800a214:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d00b      	beq.n	800a234 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a21c:	6a3b      	ldr	r3, [r7, #32]
 800a21e:	f043 0302 	orr.w	r3, r3, #2
 800a222:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a22c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a22e:	2301      	movs	r3, #1
 800a230:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800a234:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d01c      	beq.n	800a276 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a23c:	68f8      	ldr	r0, [r7, #12]
 800a23e:	f7ff fe1e 	bl	8009e7e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	6859      	ldr	r1, [r3, #4]
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	681a      	ldr	r2, [r3, #0]
 800a24c:	4b0d      	ldr	r3, [pc, #52]	@ (800a284 <I2C_IsErrorOccurred+0x1bc>)
 800a24e:	400b      	ands	r3, r1
 800a250:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a256:	6a3b      	ldr	r3, [r7, #32]
 800a258:	431a      	orrs	r2, r3
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	2220      	movs	r2, #32
 800a262:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	2200      	movs	r2, #0
 800a26a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	2200      	movs	r2, #0
 800a272:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800a276:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a27a:	4618      	mov	r0, r3
 800a27c:	3728      	adds	r7, #40	@ 0x28
 800a27e:	46bd      	mov	sp, r7
 800a280:	bd80      	pop	{r7, pc}
 800a282:	bf00      	nop
 800a284:	fe00e800 	.word	0xfe00e800

0800a288 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a288:	b480      	push	{r7}
 800a28a:	b087      	sub	sp, #28
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	60f8      	str	r0, [r7, #12]
 800a290:	607b      	str	r3, [r7, #4]
 800a292:	460b      	mov	r3, r1
 800a294:	817b      	strh	r3, [r7, #10]
 800a296:	4613      	mov	r3, r2
 800a298:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a29a:	897b      	ldrh	r3, [r7, #10]
 800a29c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a2a0:	7a7b      	ldrb	r3, [r7, #9]
 800a2a2:	041b      	lsls	r3, r3, #16
 800a2a4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a2a8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a2ae:	6a3b      	ldr	r3, [r7, #32]
 800a2b0:	4313      	orrs	r3, r2
 800a2b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a2b6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	685a      	ldr	r2, [r3, #4]
 800a2be:	6a3b      	ldr	r3, [r7, #32]
 800a2c0:	0d5b      	lsrs	r3, r3, #21
 800a2c2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a2c6:	4b08      	ldr	r3, [pc, #32]	@ (800a2e8 <I2C_TransferConfig+0x60>)
 800a2c8:	430b      	orrs	r3, r1
 800a2ca:	43db      	mvns	r3, r3
 800a2cc:	ea02 0103 	and.w	r1, r2, r3
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	697a      	ldr	r2, [r7, #20]
 800a2d6:	430a      	orrs	r2, r1
 800a2d8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a2da:	bf00      	nop
 800a2dc:	371c      	adds	r7, #28
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e4:	4770      	bx	lr
 800a2e6:	bf00      	nop
 800a2e8:	03ff63ff 	.word	0x03ff63ff

0800a2ec <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	b085      	sub	sp, #20
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
 800a2f4:	460b      	mov	r3, r1
 800a2f6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a300:	4a39      	ldr	r2, [pc, #228]	@ (800a3e8 <I2C_Enable_IRQ+0xfc>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d032      	beq.n	800a36c <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800a30a:	4a38      	ldr	r2, [pc, #224]	@ (800a3ec <I2C_Enable_IRQ+0x100>)
 800a30c:	4293      	cmp	r3, r2
 800a30e:	d02d      	beq.n	800a36c <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800a314:	4a36      	ldr	r2, [pc, #216]	@ (800a3f0 <I2C_Enable_IRQ+0x104>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d028      	beq.n	800a36c <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a31a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	da03      	bge.n	800a32a <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800a328:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a32a:	887b      	ldrh	r3, [r7, #2]
 800a32c:	f003 0301 	and.w	r3, r3, #1
 800a330:	2b00      	cmp	r3, #0
 800a332:	d003      	beq.n	800a33c <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800a33a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a33c:	887b      	ldrh	r3, [r7, #2]
 800a33e:	f003 0302 	and.w	r3, r3, #2
 800a342:	2b00      	cmp	r3, #0
 800a344:	d003      	beq.n	800a34e <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800a34c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a34e:	887b      	ldrh	r3, [r7, #2]
 800a350:	2b10      	cmp	r3, #16
 800a352:	d103      	bne.n	800a35c <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800a35a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a35c:	887b      	ldrh	r3, [r7, #2]
 800a35e:	2b20      	cmp	r3, #32
 800a360:	d133      	bne.n	800a3ca <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	f043 0320 	orr.w	r3, r3, #32
 800a368:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a36a:	e02e      	b.n	800a3ca <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a36c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a370:	2b00      	cmp	r3, #0
 800a372:	da03      	bge.n	800a37c <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800a37a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a37c:	887b      	ldrh	r3, [r7, #2]
 800a37e:	f003 0301 	and.w	r3, r3, #1
 800a382:	2b00      	cmp	r3, #0
 800a384:	d003      	beq.n	800a38e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800a38c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a38e:	887b      	ldrh	r3, [r7, #2]
 800a390:	f003 0302 	and.w	r3, r3, #2
 800a394:	2b00      	cmp	r3, #0
 800a396:	d003      	beq.n	800a3a0 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800a39e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a3a0:	887b      	ldrh	r3, [r7, #2]
 800a3a2:	2b10      	cmp	r3, #16
 800a3a4:	d103      	bne.n	800a3ae <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800a3ac:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a3ae:	887b      	ldrh	r3, [r7, #2]
 800a3b0:	2b20      	cmp	r3, #32
 800a3b2:	d103      	bne.n	800a3bc <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a3ba:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a3bc:	887b      	ldrh	r3, [r7, #2]
 800a3be:	2b40      	cmp	r3, #64	@ 0x40
 800a3c0:	d103      	bne.n	800a3ca <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3c8:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	6819      	ldr	r1, [r3, #0]
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	68fa      	ldr	r2, [r7, #12]
 800a3d6:	430a      	orrs	r2, r1
 800a3d8:	601a      	str	r2, [r3, #0]
}
 800a3da:	bf00      	nop
 800a3dc:	3714      	adds	r7, #20
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e4:	4770      	bx	lr
 800a3e6:	bf00      	nop
 800a3e8:	08008da1 	.word	0x08008da1
 800a3ec:	080091e9 	.word	0x080091e9
 800a3f0:	08008f89 	.word	0x08008f89

0800a3f4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a3f4:	b480      	push	{r7}
 800a3f6:	b085      	sub	sp, #20
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
 800a3fc:	460b      	mov	r3, r1
 800a3fe:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800a400:	2300      	movs	r3, #0
 800a402:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a404:	887b      	ldrh	r3, [r7, #2]
 800a406:	f003 0301 	and.w	r3, r3, #1
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d00f      	beq.n	800a42e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800a414:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a41c:	b2db      	uxtb	r3, r3
 800a41e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a422:	2b28      	cmp	r3, #40	@ 0x28
 800a424:	d003      	beq.n	800a42e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800a42c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a42e:	887b      	ldrh	r3, [r7, #2]
 800a430:	f003 0302 	and.w	r3, r3, #2
 800a434:	2b00      	cmp	r3, #0
 800a436:	d00f      	beq.n	800a458 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800a43e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a446:	b2db      	uxtb	r3, r3
 800a448:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a44c:	2b28      	cmp	r3, #40	@ 0x28
 800a44e:	d003      	beq.n	800a458 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800a456:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a458:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	da03      	bge.n	800a468 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800a466:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a468:	887b      	ldrh	r3, [r7, #2]
 800a46a:	2b10      	cmp	r3, #16
 800a46c:	d103      	bne.n	800a476 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800a474:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a476:	887b      	ldrh	r3, [r7, #2]
 800a478:	2b20      	cmp	r3, #32
 800a47a:	d103      	bne.n	800a484 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	f043 0320 	orr.w	r3, r3, #32
 800a482:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a484:	887b      	ldrh	r3, [r7, #2]
 800a486:	2b40      	cmp	r3, #64	@ 0x40
 800a488:	d103      	bne.n	800a492 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a490:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	6819      	ldr	r1, [r3, #0]
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	43da      	mvns	r2, r3
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	400a      	ands	r2, r1
 800a4a2:	601a      	str	r2, [r3, #0]
}
 800a4a4:	bf00      	nop
 800a4a6:	3714      	adds	r7, #20
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ae:	4770      	bx	lr

0800a4b0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a4b0:	b480      	push	{r7}
 800a4b2:	b083      	sub	sp, #12
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	6078      	str	r0, [r7, #4]
 800a4b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4c0:	b2db      	uxtb	r3, r3
 800a4c2:	2b20      	cmp	r3, #32
 800a4c4:	d138      	bne.n	800a538 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a4cc:	2b01      	cmp	r3, #1
 800a4ce:	d101      	bne.n	800a4d4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a4d0:	2302      	movs	r3, #2
 800a4d2:	e032      	b.n	800a53a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2224      	movs	r2, #36	@ 0x24
 800a4e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	681a      	ldr	r2, [r3, #0]
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f022 0201 	bic.w	r2, r2, #1
 800a4f2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	681a      	ldr	r2, [r3, #0]
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a502:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	6819      	ldr	r1, [r3, #0]
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	683a      	ldr	r2, [r7, #0]
 800a510:	430a      	orrs	r2, r1
 800a512:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	681a      	ldr	r2, [r3, #0]
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f042 0201 	orr.w	r2, r2, #1
 800a522:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2220      	movs	r2, #32
 800a528:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2200      	movs	r2, #0
 800a530:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a534:	2300      	movs	r3, #0
 800a536:	e000      	b.n	800a53a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a538:	2302      	movs	r3, #2
  }
}
 800a53a:	4618      	mov	r0, r3
 800a53c:	370c      	adds	r7, #12
 800a53e:	46bd      	mov	sp, r7
 800a540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a544:	4770      	bx	lr

0800a546 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a546:	b480      	push	{r7}
 800a548:	b085      	sub	sp, #20
 800a54a:	af00      	add	r7, sp, #0
 800a54c:	6078      	str	r0, [r7, #4]
 800a54e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a556:	b2db      	uxtb	r3, r3
 800a558:	2b20      	cmp	r3, #32
 800a55a:	d139      	bne.n	800a5d0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a562:	2b01      	cmp	r3, #1
 800a564:	d101      	bne.n	800a56a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a566:	2302      	movs	r3, #2
 800a568:	e033      	b.n	800a5d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	2201      	movs	r2, #1
 800a56e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	2224      	movs	r2, #36	@ 0x24
 800a576:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	681a      	ldr	r2, [r3, #0]
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	f022 0201 	bic.w	r2, r2, #1
 800a588:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a598:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	021b      	lsls	r3, r3, #8
 800a59e:	68fa      	ldr	r2, [r7, #12]
 800a5a0:	4313      	orrs	r3, r2
 800a5a2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	68fa      	ldr	r2, [r7, #12]
 800a5aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	681a      	ldr	r2, [r3, #0]
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	f042 0201 	orr.w	r2, r2, #1
 800a5ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2220      	movs	r2, #32
 800a5c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	e000      	b.n	800a5d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a5d0:	2302      	movs	r3, #2
  }
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	3714      	adds	r7, #20
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5dc:	4770      	bx	lr
	...

0800a5e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b085      	sub	sp, #20
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d141      	bne.n	800a672 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a5ee:	4b4b      	ldr	r3, [pc, #300]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a5f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a5fa:	d131      	bne.n	800a660 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a5fc:	4b47      	ldr	r3, [pc, #284]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a5fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a602:	4a46      	ldr	r2, [pc, #280]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a604:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a608:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a60c:	4b43      	ldr	r3, [pc, #268]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a614:	4a41      	ldr	r2, [pc, #260]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a616:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a61a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a61c:	4b40      	ldr	r3, [pc, #256]	@ (800a720 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	2232      	movs	r2, #50	@ 0x32
 800a622:	fb02 f303 	mul.w	r3, r2, r3
 800a626:	4a3f      	ldr	r2, [pc, #252]	@ (800a724 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a628:	fba2 2303 	umull	r2, r3, r2, r3
 800a62c:	0c9b      	lsrs	r3, r3, #18
 800a62e:	3301      	adds	r3, #1
 800a630:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a632:	e002      	b.n	800a63a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	3b01      	subs	r3, #1
 800a638:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a63a:	4b38      	ldr	r3, [pc, #224]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a63c:	695b      	ldr	r3, [r3, #20]
 800a63e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a642:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a646:	d102      	bne.n	800a64e <HAL_PWREx_ControlVoltageScaling+0x6e>
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d1f2      	bne.n	800a634 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a64e:	4b33      	ldr	r3, [pc, #204]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a650:	695b      	ldr	r3, [r3, #20]
 800a652:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a656:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a65a:	d158      	bne.n	800a70e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a65c:	2303      	movs	r3, #3
 800a65e:	e057      	b.n	800a710 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a660:	4b2e      	ldr	r3, [pc, #184]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a662:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a666:	4a2d      	ldr	r2, [pc, #180]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a668:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a66c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a670:	e04d      	b.n	800a70e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a678:	d141      	bne.n	800a6fe <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a67a:	4b28      	ldr	r3, [pc, #160]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a682:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a686:	d131      	bne.n	800a6ec <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a688:	4b24      	ldr	r3, [pc, #144]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a68a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a68e:	4a23      	ldr	r2, [pc, #140]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a690:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a694:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a698:	4b20      	ldr	r3, [pc, #128]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a6a0:	4a1e      	ldr	r2, [pc, #120]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a6a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a6a6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a6a8:	4b1d      	ldr	r3, [pc, #116]	@ (800a720 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	2232      	movs	r2, #50	@ 0x32
 800a6ae:	fb02 f303 	mul.w	r3, r2, r3
 800a6b2:	4a1c      	ldr	r2, [pc, #112]	@ (800a724 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a6b4:	fba2 2303 	umull	r2, r3, r2, r3
 800a6b8:	0c9b      	lsrs	r3, r3, #18
 800a6ba:	3301      	adds	r3, #1
 800a6bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a6be:	e002      	b.n	800a6c6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	3b01      	subs	r3, #1
 800a6c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a6c6:	4b15      	ldr	r3, [pc, #84]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a6c8:	695b      	ldr	r3, [r3, #20]
 800a6ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a6ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a6d2:	d102      	bne.n	800a6da <HAL_PWREx_ControlVoltageScaling+0xfa>
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d1f2      	bne.n	800a6c0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a6da:	4b10      	ldr	r3, [pc, #64]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a6dc:	695b      	ldr	r3, [r3, #20]
 800a6de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a6e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a6e6:	d112      	bne.n	800a70e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a6e8:	2303      	movs	r3, #3
 800a6ea:	e011      	b.n	800a710 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a6ec:	4b0b      	ldr	r3, [pc, #44]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a6ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a6f2:	4a0a      	ldr	r2, [pc, #40]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a6f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a6f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a6fc:	e007      	b.n	800a70e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a6fe:	4b07      	ldr	r3, [pc, #28]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a706:	4a05      	ldr	r2, [pc, #20]	@ (800a71c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a708:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a70c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800a70e:	2300      	movs	r3, #0
}
 800a710:	4618      	mov	r0, r3
 800a712:	3714      	adds	r7, #20
 800a714:	46bd      	mov	sp, r7
 800a716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71a:	4770      	bx	lr
 800a71c:	40007000 	.word	0x40007000
 800a720:	20000008 	.word	0x20000008
 800a724:	431bde83 	.word	0x431bde83

0800a728 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800a728:	b480      	push	{r7}
 800a72a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800a72c:	4b05      	ldr	r3, [pc, #20]	@ (800a744 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800a72e:	689b      	ldr	r3, [r3, #8]
 800a730:	4a04      	ldr	r2, [pc, #16]	@ (800a744 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800a732:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a736:	6093      	str	r3, [r2, #8]
}
 800a738:	bf00      	nop
 800a73a:	46bd      	mov	sp, r7
 800a73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a740:	4770      	bx	lr
 800a742:	bf00      	nop
 800a744:	40007000 	.word	0x40007000

0800a748 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b088      	sub	sp, #32
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d101      	bne.n	800a75a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a756:	2301      	movs	r3, #1
 800a758:	e2fe      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	f003 0301 	and.w	r3, r3, #1
 800a762:	2b00      	cmp	r3, #0
 800a764:	d075      	beq.n	800a852 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a766:	4b97      	ldr	r3, [pc, #604]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a768:	689b      	ldr	r3, [r3, #8]
 800a76a:	f003 030c 	and.w	r3, r3, #12
 800a76e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a770:	4b94      	ldr	r3, [pc, #592]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a772:	68db      	ldr	r3, [r3, #12]
 800a774:	f003 0303 	and.w	r3, r3, #3
 800a778:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800a77a:	69bb      	ldr	r3, [r7, #24]
 800a77c:	2b0c      	cmp	r3, #12
 800a77e:	d102      	bne.n	800a786 <HAL_RCC_OscConfig+0x3e>
 800a780:	697b      	ldr	r3, [r7, #20]
 800a782:	2b03      	cmp	r3, #3
 800a784:	d002      	beq.n	800a78c <HAL_RCC_OscConfig+0x44>
 800a786:	69bb      	ldr	r3, [r7, #24]
 800a788:	2b08      	cmp	r3, #8
 800a78a:	d10b      	bne.n	800a7a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a78c:	4b8d      	ldr	r3, [pc, #564]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a794:	2b00      	cmp	r3, #0
 800a796:	d05b      	beq.n	800a850 <HAL_RCC_OscConfig+0x108>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	685b      	ldr	r3, [r3, #4]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d157      	bne.n	800a850 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a7a0:	2301      	movs	r3, #1
 800a7a2:	e2d9      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	685b      	ldr	r3, [r3, #4]
 800a7a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a7ac:	d106      	bne.n	800a7bc <HAL_RCC_OscConfig+0x74>
 800a7ae:	4b85      	ldr	r3, [pc, #532]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	4a84      	ldr	r2, [pc, #528]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a7b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a7b8:	6013      	str	r3, [r2, #0]
 800a7ba:	e01d      	b.n	800a7f8 <HAL_RCC_OscConfig+0xb0>
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	685b      	ldr	r3, [r3, #4]
 800a7c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a7c4:	d10c      	bne.n	800a7e0 <HAL_RCC_OscConfig+0x98>
 800a7c6:	4b7f      	ldr	r3, [pc, #508]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	4a7e      	ldr	r2, [pc, #504]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a7cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a7d0:	6013      	str	r3, [r2, #0]
 800a7d2:	4b7c      	ldr	r3, [pc, #496]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	4a7b      	ldr	r2, [pc, #492]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a7d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a7dc:	6013      	str	r3, [r2, #0]
 800a7de:	e00b      	b.n	800a7f8 <HAL_RCC_OscConfig+0xb0>
 800a7e0:	4b78      	ldr	r3, [pc, #480]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	4a77      	ldr	r2, [pc, #476]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a7e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a7ea:	6013      	str	r3, [r2, #0]
 800a7ec:	4b75      	ldr	r3, [pc, #468]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	4a74      	ldr	r2, [pc, #464]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a7f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a7f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	685b      	ldr	r3, [r3, #4]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d013      	beq.n	800a828 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a800:	f7fc fd0a 	bl	8007218 <HAL_GetTick>
 800a804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a806:	e008      	b.n	800a81a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a808:	f7fc fd06 	bl	8007218 <HAL_GetTick>
 800a80c:	4602      	mov	r2, r0
 800a80e:	693b      	ldr	r3, [r7, #16]
 800a810:	1ad3      	subs	r3, r2, r3
 800a812:	2b64      	cmp	r3, #100	@ 0x64
 800a814:	d901      	bls.n	800a81a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a816:	2303      	movs	r3, #3
 800a818:	e29e      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a81a:	4b6a      	ldr	r3, [pc, #424]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a822:	2b00      	cmp	r3, #0
 800a824:	d0f0      	beq.n	800a808 <HAL_RCC_OscConfig+0xc0>
 800a826:	e014      	b.n	800a852 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a828:	f7fc fcf6 	bl	8007218 <HAL_GetTick>
 800a82c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a82e:	e008      	b.n	800a842 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a830:	f7fc fcf2 	bl	8007218 <HAL_GetTick>
 800a834:	4602      	mov	r2, r0
 800a836:	693b      	ldr	r3, [r7, #16]
 800a838:	1ad3      	subs	r3, r2, r3
 800a83a:	2b64      	cmp	r3, #100	@ 0x64
 800a83c:	d901      	bls.n	800a842 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a83e:	2303      	movs	r3, #3
 800a840:	e28a      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a842:	4b60      	ldr	r3, [pc, #384]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d1f0      	bne.n	800a830 <HAL_RCC_OscConfig+0xe8>
 800a84e:	e000      	b.n	800a852 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a850:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	f003 0302 	and.w	r3, r3, #2
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d075      	beq.n	800a94a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a85e:	4b59      	ldr	r3, [pc, #356]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a860:	689b      	ldr	r3, [r3, #8]
 800a862:	f003 030c 	and.w	r3, r3, #12
 800a866:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a868:	4b56      	ldr	r3, [pc, #344]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a86a:	68db      	ldr	r3, [r3, #12]
 800a86c:	f003 0303 	and.w	r3, r3, #3
 800a870:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800a872:	69bb      	ldr	r3, [r7, #24]
 800a874:	2b0c      	cmp	r3, #12
 800a876:	d102      	bne.n	800a87e <HAL_RCC_OscConfig+0x136>
 800a878:	697b      	ldr	r3, [r7, #20]
 800a87a:	2b02      	cmp	r3, #2
 800a87c:	d002      	beq.n	800a884 <HAL_RCC_OscConfig+0x13c>
 800a87e:	69bb      	ldr	r3, [r7, #24]
 800a880:	2b04      	cmp	r3, #4
 800a882:	d11f      	bne.n	800a8c4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a884:	4b4f      	ldr	r3, [pc, #316]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d005      	beq.n	800a89c <HAL_RCC_OscConfig+0x154>
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	68db      	ldr	r3, [r3, #12]
 800a894:	2b00      	cmp	r3, #0
 800a896:	d101      	bne.n	800a89c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800a898:	2301      	movs	r3, #1
 800a89a:	e25d      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a89c:	4b49      	ldr	r3, [pc, #292]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a89e:	685b      	ldr	r3, [r3, #4]
 800a8a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	691b      	ldr	r3, [r3, #16]
 800a8a8:	061b      	lsls	r3, r3, #24
 800a8aa:	4946      	ldr	r1, [pc, #280]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a8ac:	4313      	orrs	r3, r2
 800a8ae:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a8b0:	4b45      	ldr	r3, [pc, #276]	@ (800a9c8 <HAL_RCC_OscConfig+0x280>)
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	f7fc fc63 	bl	8007180 <HAL_InitTick>
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d043      	beq.n	800a948 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800a8c0:	2301      	movs	r3, #1
 800a8c2:	e249      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	68db      	ldr	r3, [r3, #12]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d023      	beq.n	800a914 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a8cc:	4b3d      	ldr	r3, [pc, #244]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	4a3c      	ldr	r2, [pc, #240]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a8d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a8d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8d8:	f7fc fc9e 	bl	8007218 <HAL_GetTick>
 800a8dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a8de:	e008      	b.n	800a8f2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a8e0:	f7fc fc9a 	bl	8007218 <HAL_GetTick>
 800a8e4:	4602      	mov	r2, r0
 800a8e6:	693b      	ldr	r3, [r7, #16]
 800a8e8:	1ad3      	subs	r3, r2, r3
 800a8ea:	2b02      	cmp	r3, #2
 800a8ec:	d901      	bls.n	800a8f2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a8ee:	2303      	movs	r3, #3
 800a8f0:	e232      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a8f2:	4b34      	ldr	r3, [pc, #208]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d0f0      	beq.n	800a8e0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a8fe:	4b31      	ldr	r3, [pc, #196]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a900:	685b      	ldr	r3, [r3, #4]
 800a902:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	691b      	ldr	r3, [r3, #16]
 800a90a:	061b      	lsls	r3, r3, #24
 800a90c:	492d      	ldr	r1, [pc, #180]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a90e:	4313      	orrs	r3, r2
 800a910:	604b      	str	r3, [r1, #4]
 800a912:	e01a      	b.n	800a94a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a914:	4b2b      	ldr	r3, [pc, #172]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	4a2a      	ldr	r2, [pc, #168]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a91a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a91e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a920:	f7fc fc7a 	bl	8007218 <HAL_GetTick>
 800a924:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a926:	e008      	b.n	800a93a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a928:	f7fc fc76 	bl	8007218 <HAL_GetTick>
 800a92c:	4602      	mov	r2, r0
 800a92e:	693b      	ldr	r3, [r7, #16]
 800a930:	1ad3      	subs	r3, r2, r3
 800a932:	2b02      	cmp	r3, #2
 800a934:	d901      	bls.n	800a93a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800a936:	2303      	movs	r3, #3
 800a938:	e20e      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a93a:	4b22      	ldr	r3, [pc, #136]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a942:	2b00      	cmp	r3, #0
 800a944:	d1f0      	bne.n	800a928 <HAL_RCC_OscConfig+0x1e0>
 800a946:	e000      	b.n	800a94a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a948:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f003 0308 	and.w	r3, r3, #8
 800a952:	2b00      	cmp	r3, #0
 800a954:	d041      	beq.n	800a9da <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	695b      	ldr	r3, [r3, #20]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d01c      	beq.n	800a998 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a95e:	4b19      	ldr	r3, [pc, #100]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a960:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a964:	4a17      	ldr	r2, [pc, #92]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a966:	f043 0301 	orr.w	r3, r3, #1
 800a96a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a96e:	f7fc fc53 	bl	8007218 <HAL_GetTick>
 800a972:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a974:	e008      	b.n	800a988 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a976:	f7fc fc4f 	bl	8007218 <HAL_GetTick>
 800a97a:	4602      	mov	r2, r0
 800a97c:	693b      	ldr	r3, [r7, #16]
 800a97e:	1ad3      	subs	r3, r2, r3
 800a980:	2b02      	cmp	r3, #2
 800a982:	d901      	bls.n	800a988 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a984:	2303      	movs	r3, #3
 800a986:	e1e7      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a988:	4b0e      	ldr	r3, [pc, #56]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a98a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a98e:	f003 0302 	and.w	r3, r3, #2
 800a992:	2b00      	cmp	r3, #0
 800a994:	d0ef      	beq.n	800a976 <HAL_RCC_OscConfig+0x22e>
 800a996:	e020      	b.n	800a9da <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a998:	4b0a      	ldr	r3, [pc, #40]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a99a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a99e:	4a09      	ldr	r2, [pc, #36]	@ (800a9c4 <HAL_RCC_OscConfig+0x27c>)
 800a9a0:	f023 0301 	bic.w	r3, r3, #1
 800a9a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9a8:	f7fc fc36 	bl	8007218 <HAL_GetTick>
 800a9ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a9ae:	e00d      	b.n	800a9cc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a9b0:	f7fc fc32 	bl	8007218 <HAL_GetTick>
 800a9b4:	4602      	mov	r2, r0
 800a9b6:	693b      	ldr	r3, [r7, #16]
 800a9b8:	1ad3      	subs	r3, r2, r3
 800a9ba:	2b02      	cmp	r3, #2
 800a9bc:	d906      	bls.n	800a9cc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800a9be:	2303      	movs	r3, #3
 800a9c0:	e1ca      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
 800a9c2:	bf00      	nop
 800a9c4:	40021000 	.word	0x40021000
 800a9c8:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a9cc:	4b8c      	ldr	r3, [pc, #560]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800a9ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a9d2:	f003 0302 	and.w	r3, r3, #2
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d1ea      	bne.n	800a9b0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	f003 0304 	and.w	r3, r3, #4
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	f000 80a6 	beq.w	800ab34 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a9ec:	4b84      	ldr	r3, [pc, #528]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800a9ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d101      	bne.n	800a9fc <HAL_RCC_OscConfig+0x2b4>
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	e000      	b.n	800a9fe <HAL_RCC_OscConfig+0x2b6>
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d00d      	beq.n	800aa1e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aa02:	4b7f      	ldr	r3, [pc, #508]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800aa04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa06:	4a7e      	ldr	r2, [pc, #504]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800aa08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aa0c:	6593      	str	r3, [r2, #88]	@ 0x58
 800aa0e:	4b7c      	ldr	r3, [pc, #496]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800aa10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aa16:	60fb      	str	r3, [r7, #12]
 800aa18:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800aa1a:	2301      	movs	r3, #1
 800aa1c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aa1e:	4b79      	ldr	r3, [pc, #484]	@ (800ac04 <HAL_RCC_OscConfig+0x4bc>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d118      	bne.n	800aa5c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aa2a:	4b76      	ldr	r3, [pc, #472]	@ (800ac04 <HAL_RCC_OscConfig+0x4bc>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	4a75      	ldr	r2, [pc, #468]	@ (800ac04 <HAL_RCC_OscConfig+0x4bc>)
 800aa30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aa34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800aa36:	f7fc fbef 	bl	8007218 <HAL_GetTick>
 800aa3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aa3c:	e008      	b.n	800aa50 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aa3e:	f7fc fbeb 	bl	8007218 <HAL_GetTick>
 800aa42:	4602      	mov	r2, r0
 800aa44:	693b      	ldr	r3, [r7, #16]
 800aa46:	1ad3      	subs	r3, r2, r3
 800aa48:	2b02      	cmp	r3, #2
 800aa4a:	d901      	bls.n	800aa50 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800aa4c:	2303      	movs	r3, #3
 800aa4e:	e183      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aa50:	4b6c      	ldr	r3, [pc, #432]	@ (800ac04 <HAL_RCC_OscConfig+0x4bc>)
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d0f0      	beq.n	800aa3e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	689b      	ldr	r3, [r3, #8]
 800aa60:	2b01      	cmp	r3, #1
 800aa62:	d108      	bne.n	800aa76 <HAL_RCC_OscConfig+0x32e>
 800aa64:	4b66      	ldr	r3, [pc, #408]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800aa66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa6a:	4a65      	ldr	r2, [pc, #404]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800aa6c:	f043 0301 	orr.w	r3, r3, #1
 800aa70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800aa74:	e024      	b.n	800aac0 <HAL_RCC_OscConfig+0x378>
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	689b      	ldr	r3, [r3, #8]
 800aa7a:	2b05      	cmp	r3, #5
 800aa7c:	d110      	bne.n	800aaa0 <HAL_RCC_OscConfig+0x358>
 800aa7e:	4b60      	ldr	r3, [pc, #384]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800aa80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa84:	4a5e      	ldr	r2, [pc, #376]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800aa86:	f043 0304 	orr.w	r3, r3, #4
 800aa8a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800aa8e:	4b5c      	ldr	r3, [pc, #368]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800aa90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa94:	4a5a      	ldr	r2, [pc, #360]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800aa96:	f043 0301 	orr.w	r3, r3, #1
 800aa9a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800aa9e:	e00f      	b.n	800aac0 <HAL_RCC_OscConfig+0x378>
 800aaa0:	4b57      	ldr	r3, [pc, #348]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800aaa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aaa6:	4a56      	ldr	r2, [pc, #344]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800aaa8:	f023 0301 	bic.w	r3, r3, #1
 800aaac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800aab0:	4b53      	ldr	r3, [pc, #332]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800aab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aab6:	4a52      	ldr	r2, [pc, #328]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800aab8:	f023 0304 	bic.w	r3, r3, #4
 800aabc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	689b      	ldr	r3, [r3, #8]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d016      	beq.n	800aaf6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aac8:	f7fc fba6 	bl	8007218 <HAL_GetTick>
 800aacc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aace:	e00a      	b.n	800aae6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aad0:	f7fc fba2 	bl	8007218 <HAL_GetTick>
 800aad4:	4602      	mov	r2, r0
 800aad6:	693b      	ldr	r3, [r7, #16]
 800aad8:	1ad3      	subs	r3, r2, r3
 800aada:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aade:	4293      	cmp	r3, r2
 800aae0:	d901      	bls.n	800aae6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800aae2:	2303      	movs	r3, #3
 800aae4:	e138      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aae6:	4b46      	ldr	r3, [pc, #280]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800aae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aaec:	f003 0302 	and.w	r3, r3, #2
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d0ed      	beq.n	800aad0 <HAL_RCC_OscConfig+0x388>
 800aaf4:	e015      	b.n	800ab22 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aaf6:	f7fc fb8f 	bl	8007218 <HAL_GetTick>
 800aafa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800aafc:	e00a      	b.n	800ab14 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aafe:	f7fc fb8b 	bl	8007218 <HAL_GetTick>
 800ab02:	4602      	mov	r2, r0
 800ab04:	693b      	ldr	r3, [r7, #16]
 800ab06:	1ad3      	subs	r3, r2, r3
 800ab08:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ab0c:	4293      	cmp	r3, r2
 800ab0e:	d901      	bls.n	800ab14 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800ab10:	2303      	movs	r3, #3
 800ab12:	e121      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ab14:	4b3a      	ldr	r3, [pc, #232]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800ab16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab1a:	f003 0302 	and.w	r3, r3, #2
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d1ed      	bne.n	800aafe <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ab22:	7ffb      	ldrb	r3, [r7, #31]
 800ab24:	2b01      	cmp	r3, #1
 800ab26:	d105      	bne.n	800ab34 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ab28:	4b35      	ldr	r3, [pc, #212]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800ab2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab2c:	4a34      	ldr	r2, [pc, #208]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800ab2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ab32:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	f003 0320 	and.w	r3, r3, #32
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d03c      	beq.n	800abba <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	699b      	ldr	r3, [r3, #24]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d01c      	beq.n	800ab82 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ab48:	4b2d      	ldr	r3, [pc, #180]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800ab4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ab4e:	4a2c      	ldr	r2, [pc, #176]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800ab50:	f043 0301 	orr.w	r3, r3, #1
 800ab54:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab58:	f7fc fb5e 	bl	8007218 <HAL_GetTick>
 800ab5c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ab5e:	e008      	b.n	800ab72 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ab60:	f7fc fb5a 	bl	8007218 <HAL_GetTick>
 800ab64:	4602      	mov	r2, r0
 800ab66:	693b      	ldr	r3, [r7, #16]
 800ab68:	1ad3      	subs	r3, r2, r3
 800ab6a:	2b02      	cmp	r3, #2
 800ab6c:	d901      	bls.n	800ab72 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800ab6e:	2303      	movs	r3, #3
 800ab70:	e0f2      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ab72:	4b23      	ldr	r3, [pc, #140]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800ab74:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ab78:	f003 0302 	and.w	r3, r3, #2
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d0ef      	beq.n	800ab60 <HAL_RCC_OscConfig+0x418>
 800ab80:	e01b      	b.n	800abba <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ab82:	4b1f      	ldr	r3, [pc, #124]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800ab84:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ab88:	4a1d      	ldr	r2, [pc, #116]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800ab8a:	f023 0301 	bic.w	r3, r3, #1
 800ab8e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab92:	f7fc fb41 	bl	8007218 <HAL_GetTick>
 800ab96:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ab98:	e008      	b.n	800abac <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ab9a:	f7fc fb3d 	bl	8007218 <HAL_GetTick>
 800ab9e:	4602      	mov	r2, r0
 800aba0:	693b      	ldr	r3, [r7, #16]
 800aba2:	1ad3      	subs	r3, r2, r3
 800aba4:	2b02      	cmp	r3, #2
 800aba6:	d901      	bls.n	800abac <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800aba8:	2303      	movs	r3, #3
 800abaa:	e0d5      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800abac:	4b14      	ldr	r3, [pc, #80]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800abae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800abb2:	f003 0302 	and.w	r3, r3, #2
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d1ef      	bne.n	800ab9a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	69db      	ldr	r3, [r3, #28]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	f000 80c9 	beq.w	800ad56 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800abc4:	4b0e      	ldr	r3, [pc, #56]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800abc6:	689b      	ldr	r3, [r3, #8]
 800abc8:	f003 030c 	and.w	r3, r3, #12
 800abcc:	2b0c      	cmp	r3, #12
 800abce:	f000 8083 	beq.w	800acd8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	69db      	ldr	r3, [r3, #28]
 800abd6:	2b02      	cmp	r3, #2
 800abd8:	d15e      	bne.n	800ac98 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800abda:	4b09      	ldr	r3, [pc, #36]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	4a08      	ldr	r2, [pc, #32]	@ (800ac00 <HAL_RCC_OscConfig+0x4b8>)
 800abe0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800abe4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abe6:	f7fc fb17 	bl	8007218 <HAL_GetTick>
 800abea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800abec:	e00c      	b.n	800ac08 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800abee:	f7fc fb13 	bl	8007218 <HAL_GetTick>
 800abf2:	4602      	mov	r2, r0
 800abf4:	693b      	ldr	r3, [r7, #16]
 800abf6:	1ad3      	subs	r3, r2, r3
 800abf8:	2b02      	cmp	r3, #2
 800abfa:	d905      	bls.n	800ac08 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800abfc:	2303      	movs	r3, #3
 800abfe:	e0ab      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
 800ac00:	40021000 	.word	0x40021000
 800ac04:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ac08:	4b55      	ldr	r3, [pc, #340]	@ (800ad60 <HAL_RCC_OscConfig+0x618>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d1ec      	bne.n	800abee <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ac14:	4b52      	ldr	r3, [pc, #328]	@ (800ad60 <HAL_RCC_OscConfig+0x618>)
 800ac16:	68da      	ldr	r2, [r3, #12]
 800ac18:	4b52      	ldr	r3, [pc, #328]	@ (800ad64 <HAL_RCC_OscConfig+0x61c>)
 800ac1a:	4013      	ands	r3, r2
 800ac1c:	687a      	ldr	r2, [r7, #4]
 800ac1e:	6a11      	ldr	r1, [r2, #32]
 800ac20:	687a      	ldr	r2, [r7, #4]
 800ac22:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ac24:	3a01      	subs	r2, #1
 800ac26:	0112      	lsls	r2, r2, #4
 800ac28:	4311      	orrs	r1, r2
 800ac2a:	687a      	ldr	r2, [r7, #4]
 800ac2c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800ac2e:	0212      	lsls	r2, r2, #8
 800ac30:	4311      	orrs	r1, r2
 800ac32:	687a      	ldr	r2, [r7, #4]
 800ac34:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800ac36:	0852      	lsrs	r2, r2, #1
 800ac38:	3a01      	subs	r2, #1
 800ac3a:	0552      	lsls	r2, r2, #21
 800ac3c:	4311      	orrs	r1, r2
 800ac3e:	687a      	ldr	r2, [r7, #4]
 800ac40:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800ac42:	0852      	lsrs	r2, r2, #1
 800ac44:	3a01      	subs	r2, #1
 800ac46:	0652      	lsls	r2, r2, #25
 800ac48:	4311      	orrs	r1, r2
 800ac4a:	687a      	ldr	r2, [r7, #4]
 800ac4c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800ac4e:	06d2      	lsls	r2, r2, #27
 800ac50:	430a      	orrs	r2, r1
 800ac52:	4943      	ldr	r1, [pc, #268]	@ (800ad60 <HAL_RCC_OscConfig+0x618>)
 800ac54:	4313      	orrs	r3, r2
 800ac56:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ac58:	4b41      	ldr	r3, [pc, #260]	@ (800ad60 <HAL_RCC_OscConfig+0x618>)
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	4a40      	ldr	r2, [pc, #256]	@ (800ad60 <HAL_RCC_OscConfig+0x618>)
 800ac5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ac62:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ac64:	4b3e      	ldr	r3, [pc, #248]	@ (800ad60 <HAL_RCC_OscConfig+0x618>)
 800ac66:	68db      	ldr	r3, [r3, #12]
 800ac68:	4a3d      	ldr	r2, [pc, #244]	@ (800ad60 <HAL_RCC_OscConfig+0x618>)
 800ac6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ac6e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac70:	f7fc fad2 	bl	8007218 <HAL_GetTick>
 800ac74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ac76:	e008      	b.n	800ac8a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ac78:	f7fc face 	bl	8007218 <HAL_GetTick>
 800ac7c:	4602      	mov	r2, r0
 800ac7e:	693b      	ldr	r3, [r7, #16]
 800ac80:	1ad3      	subs	r3, r2, r3
 800ac82:	2b02      	cmp	r3, #2
 800ac84:	d901      	bls.n	800ac8a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800ac86:	2303      	movs	r3, #3
 800ac88:	e066      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ac8a:	4b35      	ldr	r3, [pc, #212]	@ (800ad60 <HAL_RCC_OscConfig+0x618>)
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d0f0      	beq.n	800ac78 <HAL_RCC_OscConfig+0x530>
 800ac96:	e05e      	b.n	800ad56 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac98:	4b31      	ldr	r3, [pc, #196]	@ (800ad60 <HAL_RCC_OscConfig+0x618>)
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	4a30      	ldr	r2, [pc, #192]	@ (800ad60 <HAL_RCC_OscConfig+0x618>)
 800ac9e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800aca2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aca4:	f7fc fab8 	bl	8007218 <HAL_GetTick>
 800aca8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800acaa:	e008      	b.n	800acbe <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800acac:	f7fc fab4 	bl	8007218 <HAL_GetTick>
 800acb0:	4602      	mov	r2, r0
 800acb2:	693b      	ldr	r3, [r7, #16]
 800acb4:	1ad3      	subs	r3, r2, r3
 800acb6:	2b02      	cmp	r3, #2
 800acb8:	d901      	bls.n	800acbe <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800acba:	2303      	movs	r3, #3
 800acbc:	e04c      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800acbe:	4b28      	ldr	r3, [pc, #160]	@ (800ad60 <HAL_RCC_OscConfig+0x618>)
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d1f0      	bne.n	800acac <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800acca:	4b25      	ldr	r3, [pc, #148]	@ (800ad60 <HAL_RCC_OscConfig+0x618>)
 800accc:	68da      	ldr	r2, [r3, #12]
 800acce:	4924      	ldr	r1, [pc, #144]	@ (800ad60 <HAL_RCC_OscConfig+0x618>)
 800acd0:	4b25      	ldr	r3, [pc, #148]	@ (800ad68 <HAL_RCC_OscConfig+0x620>)
 800acd2:	4013      	ands	r3, r2
 800acd4:	60cb      	str	r3, [r1, #12]
 800acd6:	e03e      	b.n	800ad56 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	69db      	ldr	r3, [r3, #28]
 800acdc:	2b01      	cmp	r3, #1
 800acde:	d101      	bne.n	800ace4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800ace0:	2301      	movs	r3, #1
 800ace2:	e039      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800ace4:	4b1e      	ldr	r3, [pc, #120]	@ (800ad60 <HAL_RCC_OscConfig+0x618>)
 800ace6:	68db      	ldr	r3, [r3, #12]
 800ace8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	f003 0203 	and.w	r2, r3, #3
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	6a1b      	ldr	r3, [r3, #32]
 800acf4:	429a      	cmp	r2, r3
 800acf6:	d12c      	bne.n	800ad52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800acf8:	697b      	ldr	r3, [r7, #20]
 800acfa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad02:	3b01      	subs	r3, #1
 800ad04:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ad06:	429a      	cmp	r2, r3
 800ad08:	d123      	bne.n	800ad52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad14:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ad16:	429a      	cmp	r2, r3
 800ad18:	d11b      	bne.n	800ad52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad24:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800ad26:	429a      	cmp	r2, r3
 800ad28:	d113      	bne.n	800ad52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ad2a:	697b      	ldr	r3, [r7, #20]
 800ad2c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad34:	085b      	lsrs	r3, r3, #1
 800ad36:	3b01      	subs	r3, #1
 800ad38:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ad3a:	429a      	cmp	r2, r3
 800ad3c:	d109      	bne.n	800ad52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800ad3e:	697b      	ldr	r3, [r7, #20]
 800ad40:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad48:	085b      	lsrs	r3, r3, #1
 800ad4a:	3b01      	subs	r3, #1
 800ad4c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ad4e:	429a      	cmp	r2, r3
 800ad50:	d001      	beq.n	800ad56 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800ad52:	2301      	movs	r3, #1
 800ad54:	e000      	b.n	800ad58 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800ad56:	2300      	movs	r3, #0
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	3720      	adds	r7, #32
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}
 800ad60:	40021000 	.word	0x40021000
 800ad64:	019f800c 	.word	0x019f800c
 800ad68:	feeefffc 	.word	0xfeeefffc

0800ad6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b086      	sub	sp, #24
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
 800ad74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800ad76:	2300      	movs	r3, #0
 800ad78:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d101      	bne.n	800ad84 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800ad80:	2301      	movs	r3, #1
 800ad82:	e11e      	b.n	800afc2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ad84:	4b91      	ldr	r3, [pc, #580]	@ (800afcc <HAL_RCC_ClockConfig+0x260>)
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f003 030f 	and.w	r3, r3, #15
 800ad8c:	683a      	ldr	r2, [r7, #0]
 800ad8e:	429a      	cmp	r2, r3
 800ad90:	d910      	bls.n	800adb4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ad92:	4b8e      	ldr	r3, [pc, #568]	@ (800afcc <HAL_RCC_ClockConfig+0x260>)
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	f023 020f 	bic.w	r2, r3, #15
 800ad9a:	498c      	ldr	r1, [pc, #560]	@ (800afcc <HAL_RCC_ClockConfig+0x260>)
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	4313      	orrs	r3, r2
 800ada0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ada2:	4b8a      	ldr	r3, [pc, #552]	@ (800afcc <HAL_RCC_ClockConfig+0x260>)
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	f003 030f 	and.w	r3, r3, #15
 800adaa:	683a      	ldr	r2, [r7, #0]
 800adac:	429a      	cmp	r2, r3
 800adae:	d001      	beq.n	800adb4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800adb0:	2301      	movs	r3, #1
 800adb2:	e106      	b.n	800afc2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	f003 0301 	and.w	r3, r3, #1
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d073      	beq.n	800aea8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	685b      	ldr	r3, [r3, #4]
 800adc4:	2b03      	cmp	r3, #3
 800adc6:	d129      	bne.n	800ae1c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800adc8:	4b81      	ldr	r3, [pc, #516]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800add0:	2b00      	cmp	r3, #0
 800add2:	d101      	bne.n	800add8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800add4:	2301      	movs	r3, #1
 800add6:	e0f4      	b.n	800afc2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800add8:	f000 f99e 	bl	800b118 <RCC_GetSysClockFreqFromPLLSource>
 800addc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800adde:	693b      	ldr	r3, [r7, #16]
 800ade0:	4a7c      	ldr	r2, [pc, #496]	@ (800afd4 <HAL_RCC_ClockConfig+0x268>)
 800ade2:	4293      	cmp	r3, r2
 800ade4:	d93f      	bls.n	800ae66 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ade6:	4b7a      	ldr	r3, [pc, #488]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800ade8:	689b      	ldr	r3, [r3, #8]
 800adea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d009      	beq.n	800ae06 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d033      	beq.n	800ae66 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d12f      	bne.n	800ae66 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ae06:	4b72      	ldr	r3, [pc, #456]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800ae08:	689b      	ldr	r3, [r3, #8]
 800ae0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ae0e:	4a70      	ldr	r2, [pc, #448]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800ae10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae14:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800ae16:	2380      	movs	r3, #128	@ 0x80
 800ae18:	617b      	str	r3, [r7, #20]
 800ae1a:	e024      	b.n	800ae66 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	685b      	ldr	r3, [r3, #4]
 800ae20:	2b02      	cmp	r3, #2
 800ae22:	d107      	bne.n	800ae34 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ae24:	4b6a      	ldr	r3, [pc, #424]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d109      	bne.n	800ae44 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ae30:	2301      	movs	r3, #1
 800ae32:	e0c6      	b.n	800afc2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ae34:	4b66      	ldr	r3, [pc, #408]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d101      	bne.n	800ae44 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ae40:	2301      	movs	r3, #1
 800ae42:	e0be      	b.n	800afc2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800ae44:	f000 f8ce 	bl	800afe4 <HAL_RCC_GetSysClockFreq>
 800ae48:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800ae4a:	693b      	ldr	r3, [r7, #16]
 800ae4c:	4a61      	ldr	r2, [pc, #388]	@ (800afd4 <HAL_RCC_ClockConfig+0x268>)
 800ae4e:	4293      	cmp	r3, r2
 800ae50:	d909      	bls.n	800ae66 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ae52:	4b5f      	ldr	r3, [pc, #380]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800ae54:	689b      	ldr	r3, [r3, #8]
 800ae56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ae5a:	4a5d      	ldr	r2, [pc, #372]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800ae5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae60:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800ae62:	2380      	movs	r3, #128	@ 0x80
 800ae64:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ae66:	4b5a      	ldr	r3, [pc, #360]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800ae68:	689b      	ldr	r3, [r3, #8]
 800ae6a:	f023 0203 	bic.w	r2, r3, #3
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	685b      	ldr	r3, [r3, #4]
 800ae72:	4957      	ldr	r1, [pc, #348]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800ae74:	4313      	orrs	r3, r2
 800ae76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ae78:	f7fc f9ce 	bl	8007218 <HAL_GetTick>
 800ae7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae7e:	e00a      	b.n	800ae96 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ae80:	f7fc f9ca 	bl	8007218 <HAL_GetTick>
 800ae84:	4602      	mov	r2, r0
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	1ad3      	subs	r3, r2, r3
 800ae8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ae8e:	4293      	cmp	r3, r2
 800ae90:	d901      	bls.n	800ae96 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800ae92:	2303      	movs	r3, #3
 800ae94:	e095      	b.n	800afc2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae96:	4b4e      	ldr	r3, [pc, #312]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800ae98:	689b      	ldr	r3, [r3, #8]
 800ae9a:	f003 020c 	and.w	r2, r3, #12
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	685b      	ldr	r3, [r3, #4]
 800aea2:	009b      	lsls	r3, r3, #2
 800aea4:	429a      	cmp	r2, r3
 800aea6:	d1eb      	bne.n	800ae80 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	f003 0302 	and.w	r3, r3, #2
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d023      	beq.n	800aefc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f003 0304 	and.w	r3, r3, #4
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d005      	beq.n	800aecc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800aec0:	4b43      	ldr	r3, [pc, #268]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800aec2:	689b      	ldr	r3, [r3, #8]
 800aec4:	4a42      	ldr	r2, [pc, #264]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800aec6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800aeca:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	f003 0308 	and.w	r3, r3, #8
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d007      	beq.n	800aee8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800aed8:	4b3d      	ldr	r3, [pc, #244]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800aeda:	689b      	ldr	r3, [r3, #8]
 800aedc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800aee0:	4a3b      	ldr	r2, [pc, #236]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800aee2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800aee6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800aee8:	4b39      	ldr	r3, [pc, #228]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800aeea:	689b      	ldr	r3, [r3, #8]
 800aeec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	689b      	ldr	r3, [r3, #8]
 800aef4:	4936      	ldr	r1, [pc, #216]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800aef6:	4313      	orrs	r3, r2
 800aef8:	608b      	str	r3, [r1, #8]
 800aefa:	e008      	b.n	800af0e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800aefc:	697b      	ldr	r3, [r7, #20]
 800aefe:	2b80      	cmp	r3, #128	@ 0x80
 800af00:	d105      	bne.n	800af0e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800af02:	4b33      	ldr	r3, [pc, #204]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800af04:	689b      	ldr	r3, [r3, #8]
 800af06:	4a32      	ldr	r2, [pc, #200]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800af08:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800af0c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800af0e:	4b2f      	ldr	r3, [pc, #188]	@ (800afcc <HAL_RCC_ClockConfig+0x260>)
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	f003 030f 	and.w	r3, r3, #15
 800af16:	683a      	ldr	r2, [r7, #0]
 800af18:	429a      	cmp	r2, r3
 800af1a:	d21d      	bcs.n	800af58 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800af1c:	4b2b      	ldr	r3, [pc, #172]	@ (800afcc <HAL_RCC_ClockConfig+0x260>)
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	f023 020f 	bic.w	r2, r3, #15
 800af24:	4929      	ldr	r1, [pc, #164]	@ (800afcc <HAL_RCC_ClockConfig+0x260>)
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	4313      	orrs	r3, r2
 800af2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800af2c:	f7fc f974 	bl	8007218 <HAL_GetTick>
 800af30:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800af32:	e00a      	b.n	800af4a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800af34:	f7fc f970 	bl	8007218 <HAL_GetTick>
 800af38:	4602      	mov	r2, r0
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	1ad3      	subs	r3, r2, r3
 800af3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800af42:	4293      	cmp	r3, r2
 800af44:	d901      	bls.n	800af4a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800af46:	2303      	movs	r3, #3
 800af48:	e03b      	b.n	800afc2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800af4a:	4b20      	ldr	r3, [pc, #128]	@ (800afcc <HAL_RCC_ClockConfig+0x260>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f003 030f 	and.w	r3, r3, #15
 800af52:	683a      	ldr	r2, [r7, #0]
 800af54:	429a      	cmp	r2, r3
 800af56:	d1ed      	bne.n	800af34 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	f003 0304 	and.w	r3, r3, #4
 800af60:	2b00      	cmp	r3, #0
 800af62:	d008      	beq.n	800af76 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800af64:	4b1a      	ldr	r3, [pc, #104]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800af66:	689b      	ldr	r3, [r3, #8]
 800af68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	68db      	ldr	r3, [r3, #12]
 800af70:	4917      	ldr	r1, [pc, #92]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800af72:	4313      	orrs	r3, r2
 800af74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	f003 0308 	and.w	r3, r3, #8
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d009      	beq.n	800af96 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800af82:	4b13      	ldr	r3, [pc, #76]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800af84:	689b      	ldr	r3, [r3, #8]
 800af86:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	691b      	ldr	r3, [r3, #16]
 800af8e:	00db      	lsls	r3, r3, #3
 800af90:	490f      	ldr	r1, [pc, #60]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800af92:	4313      	orrs	r3, r2
 800af94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800af96:	f000 f825 	bl	800afe4 <HAL_RCC_GetSysClockFreq>
 800af9a:	4602      	mov	r2, r0
 800af9c:	4b0c      	ldr	r3, [pc, #48]	@ (800afd0 <HAL_RCC_ClockConfig+0x264>)
 800af9e:	689b      	ldr	r3, [r3, #8]
 800afa0:	091b      	lsrs	r3, r3, #4
 800afa2:	f003 030f 	and.w	r3, r3, #15
 800afa6:	490c      	ldr	r1, [pc, #48]	@ (800afd8 <HAL_RCC_ClockConfig+0x26c>)
 800afa8:	5ccb      	ldrb	r3, [r1, r3]
 800afaa:	f003 031f 	and.w	r3, r3, #31
 800afae:	fa22 f303 	lsr.w	r3, r2, r3
 800afb2:	4a0a      	ldr	r2, [pc, #40]	@ (800afdc <HAL_RCC_ClockConfig+0x270>)
 800afb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800afb6:	4b0a      	ldr	r3, [pc, #40]	@ (800afe0 <HAL_RCC_ClockConfig+0x274>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	4618      	mov	r0, r3
 800afbc:	f7fc f8e0 	bl	8007180 <HAL_InitTick>
 800afc0:	4603      	mov	r3, r0
}
 800afc2:	4618      	mov	r0, r3
 800afc4:	3718      	adds	r7, #24
 800afc6:	46bd      	mov	sp, r7
 800afc8:	bd80      	pop	{r7, pc}
 800afca:	bf00      	nop
 800afcc:	40022000 	.word	0x40022000
 800afd0:	40021000 	.word	0x40021000
 800afd4:	04c4b400 	.word	0x04c4b400
 800afd8:	080107c4 	.word	0x080107c4
 800afdc:	20000008 	.word	0x20000008
 800afe0:	2000000c 	.word	0x2000000c

0800afe4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800afe4:	b480      	push	{r7}
 800afe6:	b087      	sub	sp, #28
 800afe8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800afea:	4b2c      	ldr	r3, [pc, #176]	@ (800b09c <HAL_RCC_GetSysClockFreq+0xb8>)
 800afec:	689b      	ldr	r3, [r3, #8]
 800afee:	f003 030c 	and.w	r3, r3, #12
 800aff2:	2b04      	cmp	r3, #4
 800aff4:	d102      	bne.n	800affc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800aff6:	4b2a      	ldr	r3, [pc, #168]	@ (800b0a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800aff8:	613b      	str	r3, [r7, #16]
 800affa:	e047      	b.n	800b08c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800affc:	4b27      	ldr	r3, [pc, #156]	@ (800b09c <HAL_RCC_GetSysClockFreq+0xb8>)
 800affe:	689b      	ldr	r3, [r3, #8]
 800b000:	f003 030c 	and.w	r3, r3, #12
 800b004:	2b08      	cmp	r3, #8
 800b006:	d102      	bne.n	800b00e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b008:	4b26      	ldr	r3, [pc, #152]	@ (800b0a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b00a:	613b      	str	r3, [r7, #16]
 800b00c:	e03e      	b.n	800b08c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b00e:	4b23      	ldr	r3, [pc, #140]	@ (800b09c <HAL_RCC_GetSysClockFreq+0xb8>)
 800b010:	689b      	ldr	r3, [r3, #8]
 800b012:	f003 030c 	and.w	r3, r3, #12
 800b016:	2b0c      	cmp	r3, #12
 800b018:	d136      	bne.n	800b088 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b01a:	4b20      	ldr	r3, [pc, #128]	@ (800b09c <HAL_RCC_GetSysClockFreq+0xb8>)
 800b01c:	68db      	ldr	r3, [r3, #12]
 800b01e:	f003 0303 	and.w	r3, r3, #3
 800b022:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b024:	4b1d      	ldr	r3, [pc, #116]	@ (800b09c <HAL_RCC_GetSysClockFreq+0xb8>)
 800b026:	68db      	ldr	r3, [r3, #12]
 800b028:	091b      	lsrs	r3, r3, #4
 800b02a:	f003 030f 	and.w	r3, r3, #15
 800b02e:	3301      	adds	r3, #1
 800b030:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	2b03      	cmp	r3, #3
 800b036:	d10c      	bne.n	800b052 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b038:	4a1a      	ldr	r2, [pc, #104]	@ (800b0a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b03a:	68bb      	ldr	r3, [r7, #8]
 800b03c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b040:	4a16      	ldr	r2, [pc, #88]	@ (800b09c <HAL_RCC_GetSysClockFreq+0xb8>)
 800b042:	68d2      	ldr	r2, [r2, #12]
 800b044:	0a12      	lsrs	r2, r2, #8
 800b046:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b04a:	fb02 f303 	mul.w	r3, r2, r3
 800b04e:	617b      	str	r3, [r7, #20]
      break;
 800b050:	e00c      	b.n	800b06c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b052:	4a13      	ldr	r2, [pc, #76]	@ (800b0a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b054:	68bb      	ldr	r3, [r7, #8]
 800b056:	fbb2 f3f3 	udiv	r3, r2, r3
 800b05a:	4a10      	ldr	r2, [pc, #64]	@ (800b09c <HAL_RCC_GetSysClockFreq+0xb8>)
 800b05c:	68d2      	ldr	r2, [r2, #12]
 800b05e:	0a12      	lsrs	r2, r2, #8
 800b060:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b064:	fb02 f303 	mul.w	r3, r2, r3
 800b068:	617b      	str	r3, [r7, #20]
      break;
 800b06a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b06c:	4b0b      	ldr	r3, [pc, #44]	@ (800b09c <HAL_RCC_GetSysClockFreq+0xb8>)
 800b06e:	68db      	ldr	r3, [r3, #12]
 800b070:	0e5b      	lsrs	r3, r3, #25
 800b072:	f003 0303 	and.w	r3, r3, #3
 800b076:	3301      	adds	r3, #1
 800b078:	005b      	lsls	r3, r3, #1
 800b07a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b07c:	697a      	ldr	r2, [r7, #20]
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	fbb2 f3f3 	udiv	r3, r2, r3
 800b084:	613b      	str	r3, [r7, #16]
 800b086:	e001      	b.n	800b08c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b088:	2300      	movs	r3, #0
 800b08a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b08c:	693b      	ldr	r3, [r7, #16]
}
 800b08e:	4618      	mov	r0, r3
 800b090:	371c      	adds	r7, #28
 800b092:	46bd      	mov	sp, r7
 800b094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b098:	4770      	bx	lr
 800b09a:	bf00      	nop
 800b09c:	40021000 	.word	0x40021000
 800b0a0:	00f42400 	.word	0x00f42400
 800b0a4:	007a1200 	.word	0x007a1200

0800b0a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b0a8:	b480      	push	{r7}
 800b0aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b0ac:	4b03      	ldr	r3, [pc, #12]	@ (800b0bc <HAL_RCC_GetHCLKFreq+0x14>)
 800b0ae:	681b      	ldr	r3, [r3, #0]
}
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b8:	4770      	bx	lr
 800b0ba:	bf00      	nop
 800b0bc:	20000008 	.word	0x20000008

0800b0c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b0c4:	f7ff fff0 	bl	800b0a8 <HAL_RCC_GetHCLKFreq>
 800b0c8:	4602      	mov	r2, r0
 800b0ca:	4b06      	ldr	r3, [pc, #24]	@ (800b0e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b0cc:	689b      	ldr	r3, [r3, #8]
 800b0ce:	0a1b      	lsrs	r3, r3, #8
 800b0d0:	f003 0307 	and.w	r3, r3, #7
 800b0d4:	4904      	ldr	r1, [pc, #16]	@ (800b0e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b0d6:	5ccb      	ldrb	r3, [r1, r3]
 800b0d8:	f003 031f 	and.w	r3, r3, #31
 800b0dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	bd80      	pop	{r7, pc}
 800b0e4:	40021000 	.word	0x40021000
 800b0e8:	080107d4 	.word	0x080107d4

0800b0ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b0f0:	f7ff ffda 	bl	800b0a8 <HAL_RCC_GetHCLKFreq>
 800b0f4:	4602      	mov	r2, r0
 800b0f6:	4b06      	ldr	r3, [pc, #24]	@ (800b110 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b0f8:	689b      	ldr	r3, [r3, #8]
 800b0fa:	0adb      	lsrs	r3, r3, #11
 800b0fc:	f003 0307 	and.w	r3, r3, #7
 800b100:	4904      	ldr	r1, [pc, #16]	@ (800b114 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b102:	5ccb      	ldrb	r3, [r1, r3]
 800b104:	f003 031f 	and.w	r3, r3, #31
 800b108:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b10c:	4618      	mov	r0, r3
 800b10e:	bd80      	pop	{r7, pc}
 800b110:	40021000 	.word	0x40021000
 800b114:	080107d4 	.word	0x080107d4

0800b118 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b118:	b480      	push	{r7}
 800b11a:	b087      	sub	sp, #28
 800b11c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b11e:	4b1e      	ldr	r3, [pc, #120]	@ (800b198 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b120:	68db      	ldr	r3, [r3, #12]
 800b122:	f003 0303 	and.w	r3, r3, #3
 800b126:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b128:	4b1b      	ldr	r3, [pc, #108]	@ (800b198 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b12a:	68db      	ldr	r3, [r3, #12]
 800b12c:	091b      	lsrs	r3, r3, #4
 800b12e:	f003 030f 	and.w	r3, r3, #15
 800b132:	3301      	adds	r3, #1
 800b134:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b136:	693b      	ldr	r3, [r7, #16]
 800b138:	2b03      	cmp	r3, #3
 800b13a:	d10c      	bne.n	800b156 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b13c:	4a17      	ldr	r2, [pc, #92]	@ (800b19c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	fbb2 f3f3 	udiv	r3, r2, r3
 800b144:	4a14      	ldr	r2, [pc, #80]	@ (800b198 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b146:	68d2      	ldr	r2, [r2, #12]
 800b148:	0a12      	lsrs	r2, r2, #8
 800b14a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b14e:	fb02 f303 	mul.w	r3, r2, r3
 800b152:	617b      	str	r3, [r7, #20]
    break;
 800b154:	e00c      	b.n	800b170 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b156:	4a12      	ldr	r2, [pc, #72]	@ (800b1a0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b15e:	4a0e      	ldr	r2, [pc, #56]	@ (800b198 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b160:	68d2      	ldr	r2, [r2, #12]
 800b162:	0a12      	lsrs	r2, r2, #8
 800b164:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b168:	fb02 f303 	mul.w	r3, r2, r3
 800b16c:	617b      	str	r3, [r7, #20]
    break;
 800b16e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b170:	4b09      	ldr	r3, [pc, #36]	@ (800b198 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b172:	68db      	ldr	r3, [r3, #12]
 800b174:	0e5b      	lsrs	r3, r3, #25
 800b176:	f003 0303 	and.w	r3, r3, #3
 800b17a:	3301      	adds	r3, #1
 800b17c:	005b      	lsls	r3, r3, #1
 800b17e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b180:	697a      	ldr	r2, [r7, #20]
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	fbb2 f3f3 	udiv	r3, r2, r3
 800b188:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b18a:	687b      	ldr	r3, [r7, #4]
}
 800b18c:	4618      	mov	r0, r3
 800b18e:	371c      	adds	r7, #28
 800b190:	46bd      	mov	sp, r7
 800b192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b196:	4770      	bx	lr
 800b198:	40021000 	.word	0x40021000
 800b19c:	007a1200 	.word	0x007a1200
 800b1a0:	00f42400 	.word	0x00f42400

0800b1a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b086      	sub	sp, #24
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	f000 8098 	beq.w	800b2f2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b1c6:	4b43      	ldr	r3, [pc, #268]	@ (800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b1c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d10d      	bne.n	800b1ee <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b1d2:	4b40      	ldr	r3, [pc, #256]	@ (800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b1d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1d6:	4a3f      	ldr	r2, [pc, #252]	@ (800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b1d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b1dc:	6593      	str	r3, [r2, #88]	@ 0x58
 800b1de:	4b3d      	ldr	r3, [pc, #244]	@ (800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b1e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b1e6:	60bb      	str	r3, [r7, #8]
 800b1e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b1ee:	4b3a      	ldr	r3, [pc, #232]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	4a39      	ldr	r2, [pc, #228]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b1f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b1f8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b1fa:	f7fc f80d 	bl	8007218 <HAL_GetTick>
 800b1fe:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b200:	e009      	b.n	800b216 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b202:	f7fc f809 	bl	8007218 <HAL_GetTick>
 800b206:	4602      	mov	r2, r0
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	1ad3      	subs	r3, r2, r3
 800b20c:	2b02      	cmp	r3, #2
 800b20e:	d902      	bls.n	800b216 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b210:	2303      	movs	r3, #3
 800b212:	74fb      	strb	r3, [r7, #19]
        break;
 800b214:	e005      	b.n	800b222 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b216:	4b30      	ldr	r3, [pc, #192]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d0ef      	beq.n	800b202 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b222:	7cfb      	ldrb	r3, [r7, #19]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d159      	bne.n	800b2dc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b228:	4b2a      	ldr	r3, [pc, #168]	@ (800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b22a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b22e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b232:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d01e      	beq.n	800b278 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b23e:	697a      	ldr	r2, [r7, #20]
 800b240:	429a      	cmp	r2, r3
 800b242:	d019      	beq.n	800b278 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b244:	4b23      	ldr	r3, [pc, #140]	@ (800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b246:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b24a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b24e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b250:	4b20      	ldr	r3, [pc, #128]	@ (800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b252:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b256:	4a1f      	ldr	r2, [pc, #124]	@ (800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b258:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b25c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b260:	4b1c      	ldr	r3, [pc, #112]	@ (800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b262:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b266:	4a1b      	ldr	r2, [pc, #108]	@ (800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b268:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b26c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b270:	4a18      	ldr	r2, [pc, #96]	@ (800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b272:	697b      	ldr	r3, [r7, #20]
 800b274:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b278:	697b      	ldr	r3, [r7, #20]
 800b27a:	f003 0301 	and.w	r3, r3, #1
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d016      	beq.n	800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b282:	f7fb ffc9 	bl	8007218 <HAL_GetTick>
 800b286:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b288:	e00b      	b.n	800b2a2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b28a:	f7fb ffc5 	bl	8007218 <HAL_GetTick>
 800b28e:	4602      	mov	r2, r0
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	1ad3      	subs	r3, r2, r3
 800b294:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b298:	4293      	cmp	r3, r2
 800b29a:	d902      	bls.n	800b2a2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b29c:	2303      	movs	r3, #3
 800b29e:	74fb      	strb	r3, [r7, #19]
            break;
 800b2a0:	e006      	b.n	800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b2a2:	4b0c      	ldr	r3, [pc, #48]	@ (800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b2a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2a8:	f003 0302 	and.w	r3, r3, #2
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d0ec      	beq.n	800b28a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b2b0:	7cfb      	ldrb	r3, [r7, #19]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d10b      	bne.n	800b2ce <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b2b6:	4b07      	ldr	r3, [pc, #28]	@ (800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b2b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2c4:	4903      	ldr	r1, [pc, #12]	@ (800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b2c6:	4313      	orrs	r3, r2
 800b2c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800b2cc:	e008      	b.n	800b2e0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b2ce:	7cfb      	ldrb	r3, [r7, #19]
 800b2d0:	74bb      	strb	r3, [r7, #18]
 800b2d2:	e005      	b.n	800b2e0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b2d4:	40021000 	.word	0x40021000
 800b2d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2dc:	7cfb      	ldrb	r3, [r7, #19]
 800b2de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b2e0:	7c7b      	ldrb	r3, [r7, #17]
 800b2e2:	2b01      	cmp	r3, #1
 800b2e4:	d105      	bne.n	800b2f2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b2e6:	4ba7      	ldr	r3, [pc, #668]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b2e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2ea:	4aa6      	ldr	r2, [pc, #664]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b2ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b2f0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	f003 0301 	and.w	r3, r3, #1
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d00a      	beq.n	800b314 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b2fe:	4ba1      	ldr	r3, [pc, #644]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b304:	f023 0203 	bic.w	r2, r3, #3
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	685b      	ldr	r3, [r3, #4]
 800b30c:	499d      	ldr	r1, [pc, #628]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b30e:	4313      	orrs	r3, r2
 800b310:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	f003 0302 	and.w	r3, r3, #2
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d00a      	beq.n	800b336 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b320:	4b98      	ldr	r3, [pc, #608]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b326:	f023 020c 	bic.w	r2, r3, #12
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	689b      	ldr	r3, [r3, #8]
 800b32e:	4995      	ldr	r1, [pc, #596]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b330:	4313      	orrs	r3, r2
 800b332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	f003 0304 	and.w	r3, r3, #4
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d00a      	beq.n	800b358 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b342:	4b90      	ldr	r3, [pc, #576]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b348:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	68db      	ldr	r3, [r3, #12]
 800b350:	498c      	ldr	r1, [pc, #560]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b352:	4313      	orrs	r3, r2
 800b354:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	f003 0308 	and.w	r3, r3, #8
 800b360:	2b00      	cmp	r3, #0
 800b362:	d00a      	beq.n	800b37a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b364:	4b87      	ldr	r3, [pc, #540]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b36a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	691b      	ldr	r3, [r3, #16]
 800b372:	4984      	ldr	r1, [pc, #528]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b374:	4313      	orrs	r3, r2
 800b376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	f003 0310 	and.w	r3, r3, #16
 800b382:	2b00      	cmp	r3, #0
 800b384:	d00a      	beq.n	800b39c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b386:	4b7f      	ldr	r3, [pc, #508]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b38c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	695b      	ldr	r3, [r3, #20]
 800b394:	497b      	ldr	r1, [pc, #492]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b396:	4313      	orrs	r3, r2
 800b398:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	f003 0320 	and.w	r3, r3, #32
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d00a      	beq.n	800b3be <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b3a8:	4b76      	ldr	r3, [pc, #472]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3ae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	699b      	ldr	r3, [r3, #24]
 800b3b6:	4973      	ldr	r1, [pc, #460]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3b8:	4313      	orrs	r3, r2
 800b3ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d00a      	beq.n	800b3e0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b3ca:	4b6e      	ldr	r3, [pc, #440]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3d0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	69db      	ldr	r3, [r3, #28]
 800b3d8:	496a      	ldr	r1, [pc, #424]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3da:	4313      	orrs	r3, r2
 800b3dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d00a      	beq.n	800b402 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b3ec:	4b65      	ldr	r3, [pc, #404]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3f2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	6a1b      	ldr	r3, [r3, #32]
 800b3fa:	4962      	ldr	r1, [pc, #392]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3fc:	4313      	orrs	r3, r2
 800b3fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d00a      	beq.n	800b424 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b40e:	4b5d      	ldr	r3, [pc, #372]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b410:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b414:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b41c:	4959      	ldr	r1, [pc, #356]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b41e:	4313      	orrs	r3, r2
 800b420:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d00a      	beq.n	800b446 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b430:	4b54      	ldr	r3, [pc, #336]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b432:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b436:	f023 0203 	bic.w	r2, r3, #3
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b43e:	4951      	ldr	r1, [pc, #324]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b440:	4313      	orrs	r3, r2
 800b442:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d00a      	beq.n	800b468 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b452:	4b4c      	ldr	r3, [pc, #304]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b454:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b458:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b460:	4948      	ldr	r1, [pc, #288]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b462:	4313      	orrs	r3, r2
 800b464:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b470:	2b00      	cmp	r3, #0
 800b472:	d015      	beq.n	800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b474:	4b43      	ldr	r3, [pc, #268]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b47a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b482:	4940      	ldr	r1, [pc, #256]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b484:	4313      	orrs	r3, r2
 800b486:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b48e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b492:	d105      	bne.n	800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b494:	4b3b      	ldr	r3, [pc, #236]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b496:	68db      	ldr	r3, [r3, #12]
 800b498:	4a3a      	ldr	r2, [pc, #232]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b49a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b49e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d015      	beq.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b4ac:	4b35      	ldr	r3, [pc, #212]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b4b2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4ba:	4932      	ldr	r1, [pc, #200]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4bc:	4313      	orrs	r3, r2
 800b4be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b4ca:	d105      	bne.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b4cc:	4b2d      	ldr	r3, [pc, #180]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4ce:	68db      	ldr	r3, [r3, #12]
 800b4d0:	4a2c      	ldr	r2, [pc, #176]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b4d6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d015      	beq.n	800b510 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b4e4:	4b27      	ldr	r3, [pc, #156]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b4ea:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4f2:	4924      	ldr	r1, [pc, #144]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b502:	d105      	bne.n	800b510 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b504:	4b1f      	ldr	r3, [pc, #124]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b506:	68db      	ldr	r3, [r3, #12]
 800b508:	4a1e      	ldr	r2, [pc, #120]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b50a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b50e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d015      	beq.n	800b548 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b51c:	4b19      	ldr	r3, [pc, #100]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b51e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b522:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b52a:	4916      	ldr	r1, [pc, #88]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b52c:	4313      	orrs	r3, r2
 800b52e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b536:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b53a:	d105      	bne.n	800b548 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b53c:	4b11      	ldr	r3, [pc, #68]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b53e:	68db      	ldr	r3, [r3, #12]
 800b540:	4a10      	ldr	r2, [pc, #64]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b542:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b546:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b550:	2b00      	cmp	r3, #0
 800b552:	d019      	beq.n	800b588 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b554:	4b0b      	ldr	r3, [pc, #44]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b55a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b562:	4908      	ldr	r1, [pc, #32]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b564:	4313      	orrs	r3, r2
 800b566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b56e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b572:	d109      	bne.n	800b588 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b574:	4b03      	ldr	r3, [pc, #12]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b576:	68db      	ldr	r3, [r3, #12]
 800b578:	4a02      	ldr	r2, [pc, #8]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b57a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b57e:	60d3      	str	r3, [r2, #12]
 800b580:	e002      	b.n	800b588 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800b582:	bf00      	nop
 800b584:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b590:	2b00      	cmp	r3, #0
 800b592:	d015      	beq.n	800b5c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800b594:	4b29      	ldr	r3, [pc, #164]	@ (800b63c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b59a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b5a2:	4926      	ldr	r1, [pc, #152]	@ (800b63c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b5a4:	4313      	orrs	r3, r2
 800b5a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b5ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b5b2:	d105      	bne.n	800b5c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b5b4:	4b21      	ldr	r3, [pc, #132]	@ (800b63c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b5b6:	68db      	ldr	r3, [r3, #12]
 800b5b8:	4a20      	ldr	r2, [pc, #128]	@ (800b63c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b5ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b5be:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d015      	beq.n	800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800b5cc:	4b1b      	ldr	r3, [pc, #108]	@ (800b63c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b5ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b5d2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b5da:	4918      	ldr	r1, [pc, #96]	@ (800b63c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b5dc:	4313      	orrs	r3, r2
 800b5de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b5e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5ea:	d105      	bne.n	800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b5ec:	4b13      	ldr	r3, [pc, #76]	@ (800b63c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b5ee:	68db      	ldr	r3, [r3, #12]
 800b5f0:	4a12      	ldr	r2, [pc, #72]	@ (800b63c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b5f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b5f6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b600:	2b00      	cmp	r3, #0
 800b602:	d015      	beq.n	800b630 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b604:	4b0d      	ldr	r3, [pc, #52]	@ (800b63c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b606:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b60a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b612:	490a      	ldr	r1, [pc, #40]	@ (800b63c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b614:	4313      	orrs	r3, r2
 800b616:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b61e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b622:	d105      	bne.n	800b630 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b624:	4b05      	ldr	r3, [pc, #20]	@ (800b63c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b626:	68db      	ldr	r3, [r3, #12]
 800b628:	4a04      	ldr	r2, [pc, #16]	@ (800b63c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b62a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b62e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800b630:	7cbb      	ldrb	r3, [r7, #18]
}
 800b632:	4618      	mov	r0, r3
 800b634:	3718      	adds	r7, #24
 800b636:	46bd      	mov	sp, r7
 800b638:	bd80      	pop	{r7, pc}
 800b63a:	bf00      	nop
 800b63c:	40021000 	.word	0x40021000

0800b640 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b640:	b580      	push	{r7, lr}
 800b642:	b082      	sub	sp, #8
 800b644:	af00      	add	r7, sp, #0
 800b646:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d101      	bne.n	800b652 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b64e:	2301      	movs	r3, #1
 800b650:	e049      	b.n	800b6e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b658:	b2db      	uxtb	r3, r3
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d106      	bne.n	800b66c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	2200      	movs	r2, #0
 800b662:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b666:	6878      	ldr	r0, [r7, #4]
 800b668:	f7fa fa7a 	bl	8005b60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2202      	movs	r2, #2
 800b670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681a      	ldr	r2, [r3, #0]
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	3304      	adds	r3, #4
 800b67c:	4619      	mov	r1, r3
 800b67e:	4610      	mov	r0, r2
 800b680:	f000 fe32 	bl	800c2e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	2201      	movs	r2, #1
 800b688:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	2201      	movs	r2, #1
 800b690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	2201      	movs	r2, #1
 800b698:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2201      	movs	r2, #1
 800b6a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	2201      	movs	r2, #1
 800b6a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	2201      	movs	r2, #1
 800b6b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2201      	movs	r2, #1
 800b6b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	2201      	movs	r2, #1
 800b6c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	2201      	movs	r2, #1
 800b6c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	2201      	movs	r2, #1
 800b6d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	2201      	movs	r2, #1
 800b6d8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	2201      	movs	r2, #1
 800b6e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b6e4:	2300      	movs	r3, #0
}
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	3708      	adds	r7, #8
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	bd80      	pop	{r7, pc}
	...

0800b6f0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b6f0:	b480      	push	{r7}
 800b6f2:	b085      	sub	sp, #20
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6fe:	b2db      	uxtb	r3, r3
 800b700:	2b01      	cmp	r3, #1
 800b702:	d001      	beq.n	800b708 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b704:	2301      	movs	r3, #1
 800b706:	e04c      	b.n	800b7a2 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	2202      	movs	r2, #2
 800b70c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	4a26      	ldr	r2, [pc, #152]	@ (800b7b0 <HAL_TIM_Base_Start+0xc0>)
 800b716:	4293      	cmp	r3, r2
 800b718:	d022      	beq.n	800b760 <HAL_TIM_Base_Start+0x70>
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b722:	d01d      	beq.n	800b760 <HAL_TIM_Base_Start+0x70>
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	4a22      	ldr	r2, [pc, #136]	@ (800b7b4 <HAL_TIM_Base_Start+0xc4>)
 800b72a:	4293      	cmp	r3, r2
 800b72c:	d018      	beq.n	800b760 <HAL_TIM_Base_Start+0x70>
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	4a21      	ldr	r2, [pc, #132]	@ (800b7b8 <HAL_TIM_Base_Start+0xc8>)
 800b734:	4293      	cmp	r3, r2
 800b736:	d013      	beq.n	800b760 <HAL_TIM_Base_Start+0x70>
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	4a1f      	ldr	r2, [pc, #124]	@ (800b7bc <HAL_TIM_Base_Start+0xcc>)
 800b73e:	4293      	cmp	r3, r2
 800b740:	d00e      	beq.n	800b760 <HAL_TIM_Base_Start+0x70>
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	4a1e      	ldr	r2, [pc, #120]	@ (800b7c0 <HAL_TIM_Base_Start+0xd0>)
 800b748:	4293      	cmp	r3, r2
 800b74a:	d009      	beq.n	800b760 <HAL_TIM_Base_Start+0x70>
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	4a1c      	ldr	r2, [pc, #112]	@ (800b7c4 <HAL_TIM_Base_Start+0xd4>)
 800b752:	4293      	cmp	r3, r2
 800b754:	d004      	beq.n	800b760 <HAL_TIM_Base_Start+0x70>
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	4a1b      	ldr	r2, [pc, #108]	@ (800b7c8 <HAL_TIM_Base_Start+0xd8>)
 800b75c:	4293      	cmp	r3, r2
 800b75e:	d115      	bne.n	800b78c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	689a      	ldr	r2, [r3, #8]
 800b766:	4b19      	ldr	r3, [pc, #100]	@ (800b7cc <HAL_TIM_Base_Start+0xdc>)
 800b768:	4013      	ands	r3, r2
 800b76a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	2b06      	cmp	r3, #6
 800b770:	d015      	beq.n	800b79e <HAL_TIM_Base_Start+0xae>
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b778:	d011      	beq.n	800b79e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	681a      	ldr	r2, [r3, #0]
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	f042 0201 	orr.w	r2, r2, #1
 800b788:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b78a:	e008      	b.n	800b79e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	681a      	ldr	r2, [r3, #0]
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	f042 0201 	orr.w	r2, r2, #1
 800b79a:	601a      	str	r2, [r3, #0]
 800b79c:	e000      	b.n	800b7a0 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b79e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b7a0:	2300      	movs	r3, #0
}
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	3714      	adds	r7, #20
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ac:	4770      	bx	lr
 800b7ae:	bf00      	nop
 800b7b0:	40012c00 	.word	0x40012c00
 800b7b4:	40000400 	.word	0x40000400
 800b7b8:	40000800 	.word	0x40000800
 800b7bc:	40000c00 	.word	0x40000c00
 800b7c0:	40013400 	.word	0x40013400
 800b7c4:	40014000 	.word	0x40014000
 800b7c8:	40015000 	.word	0x40015000
 800b7cc:	00010007 	.word	0x00010007

0800b7d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b7d0:	b480      	push	{r7}
 800b7d2:	b085      	sub	sp, #20
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b7de:	b2db      	uxtb	r3, r3
 800b7e0:	2b01      	cmp	r3, #1
 800b7e2:	d001      	beq.n	800b7e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b7e4:	2301      	movs	r3, #1
 800b7e6:	e054      	b.n	800b892 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2202      	movs	r2, #2
 800b7ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	68da      	ldr	r2, [r3, #12]
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	f042 0201 	orr.w	r2, r2, #1
 800b7fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	4a26      	ldr	r2, [pc, #152]	@ (800b8a0 <HAL_TIM_Base_Start_IT+0xd0>)
 800b806:	4293      	cmp	r3, r2
 800b808:	d022      	beq.n	800b850 <HAL_TIM_Base_Start_IT+0x80>
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b812:	d01d      	beq.n	800b850 <HAL_TIM_Base_Start_IT+0x80>
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	4a22      	ldr	r2, [pc, #136]	@ (800b8a4 <HAL_TIM_Base_Start_IT+0xd4>)
 800b81a:	4293      	cmp	r3, r2
 800b81c:	d018      	beq.n	800b850 <HAL_TIM_Base_Start_IT+0x80>
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	4a21      	ldr	r2, [pc, #132]	@ (800b8a8 <HAL_TIM_Base_Start_IT+0xd8>)
 800b824:	4293      	cmp	r3, r2
 800b826:	d013      	beq.n	800b850 <HAL_TIM_Base_Start_IT+0x80>
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	4a1f      	ldr	r2, [pc, #124]	@ (800b8ac <HAL_TIM_Base_Start_IT+0xdc>)
 800b82e:	4293      	cmp	r3, r2
 800b830:	d00e      	beq.n	800b850 <HAL_TIM_Base_Start_IT+0x80>
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	4a1e      	ldr	r2, [pc, #120]	@ (800b8b0 <HAL_TIM_Base_Start_IT+0xe0>)
 800b838:	4293      	cmp	r3, r2
 800b83a:	d009      	beq.n	800b850 <HAL_TIM_Base_Start_IT+0x80>
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	4a1c      	ldr	r2, [pc, #112]	@ (800b8b4 <HAL_TIM_Base_Start_IT+0xe4>)
 800b842:	4293      	cmp	r3, r2
 800b844:	d004      	beq.n	800b850 <HAL_TIM_Base_Start_IT+0x80>
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	4a1b      	ldr	r2, [pc, #108]	@ (800b8b8 <HAL_TIM_Base_Start_IT+0xe8>)
 800b84c:	4293      	cmp	r3, r2
 800b84e:	d115      	bne.n	800b87c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	689a      	ldr	r2, [r3, #8]
 800b856:	4b19      	ldr	r3, [pc, #100]	@ (800b8bc <HAL_TIM_Base_Start_IT+0xec>)
 800b858:	4013      	ands	r3, r2
 800b85a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	2b06      	cmp	r3, #6
 800b860:	d015      	beq.n	800b88e <HAL_TIM_Base_Start_IT+0xbe>
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b868:	d011      	beq.n	800b88e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	681a      	ldr	r2, [r3, #0]
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	f042 0201 	orr.w	r2, r2, #1
 800b878:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b87a:	e008      	b.n	800b88e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	681a      	ldr	r2, [r3, #0]
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	f042 0201 	orr.w	r2, r2, #1
 800b88a:	601a      	str	r2, [r3, #0]
 800b88c:	e000      	b.n	800b890 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b88e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b890:	2300      	movs	r3, #0
}
 800b892:	4618      	mov	r0, r3
 800b894:	3714      	adds	r7, #20
 800b896:	46bd      	mov	sp, r7
 800b898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89c:	4770      	bx	lr
 800b89e:	bf00      	nop
 800b8a0:	40012c00 	.word	0x40012c00
 800b8a4:	40000400 	.word	0x40000400
 800b8a8:	40000800 	.word	0x40000800
 800b8ac:	40000c00 	.word	0x40000c00
 800b8b0:	40013400 	.word	0x40013400
 800b8b4:	40014000 	.word	0x40014000
 800b8b8:	40015000 	.word	0x40015000
 800b8bc:	00010007 	.word	0x00010007

0800b8c0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b8c0:	b480      	push	{r7}
 800b8c2:	b083      	sub	sp, #12
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	68da      	ldr	r2, [r3, #12]
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	f022 0201 	bic.w	r2, r2, #1
 800b8d6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	6a1a      	ldr	r2, [r3, #32]
 800b8de:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b8e2:	4013      	ands	r3, r2
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d10f      	bne.n	800b908 <HAL_TIM_Base_Stop_IT+0x48>
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	6a1a      	ldr	r2, [r3, #32]
 800b8ee:	f244 4344 	movw	r3, #17476	@ 0x4444
 800b8f2:	4013      	ands	r3, r2
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d107      	bne.n	800b908 <HAL_TIM_Base_Stop_IT+0x48>
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	681a      	ldr	r2, [r3, #0]
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	f022 0201 	bic.w	r2, r2, #1
 800b906:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	2201      	movs	r2, #1
 800b90c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b910:	2300      	movs	r3, #0
}
 800b912:	4618      	mov	r0, r3
 800b914:	370c      	adds	r7, #12
 800b916:	46bd      	mov	sp, r7
 800b918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91c:	4770      	bx	lr

0800b91e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b91e:	b580      	push	{r7, lr}
 800b920:	b082      	sub	sp, #8
 800b922:	af00      	add	r7, sp, #0
 800b924:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d101      	bne.n	800b930 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b92c:	2301      	movs	r3, #1
 800b92e:	e049      	b.n	800b9c4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b936:	b2db      	uxtb	r3, r3
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d106      	bne.n	800b94a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	2200      	movs	r2, #0
 800b940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b944:	6878      	ldr	r0, [r7, #4]
 800b946:	f7fa f8a1 	bl	8005a8c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	2202      	movs	r2, #2
 800b94e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	681a      	ldr	r2, [r3, #0]
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	3304      	adds	r3, #4
 800b95a:	4619      	mov	r1, r3
 800b95c:	4610      	mov	r0, r2
 800b95e:	f000 fcc3 	bl	800c2e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	2201      	movs	r2, #1
 800b966:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	2201      	movs	r2, #1
 800b96e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	2201      	movs	r2, #1
 800b976:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	2201      	movs	r2, #1
 800b97e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	2201      	movs	r2, #1
 800b986:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	2201      	movs	r2, #1
 800b98e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	2201      	movs	r2, #1
 800b996:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2201      	movs	r2, #1
 800b99e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	2201      	movs	r2, #1
 800b9a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	2201      	movs	r2, #1
 800b9ae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	2201      	movs	r2, #1
 800b9b6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	2201      	movs	r2, #1
 800b9be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b9c2:	2300      	movs	r3, #0
}
 800b9c4:	4618      	mov	r0, r3
 800b9c6:	3708      	adds	r7, #8
 800b9c8:	46bd      	mov	sp, r7
 800b9ca:	bd80      	pop	{r7, pc}

0800b9cc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b082      	sub	sp, #8
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d101      	bne.n	800b9de <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800b9da:	2301      	movs	r3, #1
 800b9dc:	e049      	b.n	800ba72 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b9e4:	b2db      	uxtb	r3, r3
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d106      	bne.n	800b9f8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800b9f2:	6878      	ldr	r0, [r7, #4]
 800b9f4:	f7fa f86a 	bl	8005acc <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	2202      	movs	r2, #2
 800b9fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681a      	ldr	r2, [r3, #0]
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	3304      	adds	r3, #4
 800ba08:	4619      	mov	r1, r3
 800ba0a:	4610      	mov	r0, r2
 800ba0c:	f000 fc6c 	bl	800c2e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	2201      	movs	r2, #1
 800ba14:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2201      	movs	r2, #1
 800ba1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	2201      	movs	r2, #1
 800ba24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	2201      	movs	r2, #1
 800ba2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2201      	movs	r2, #1
 800ba34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2201      	movs	r2, #1
 800ba3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	2201      	movs	r2, #1
 800ba44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2201      	movs	r2, #1
 800ba4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2201      	movs	r2, #1
 800ba54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	2201      	movs	r2, #1
 800ba5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2201      	movs	r2, #1
 800ba64:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	2201      	movs	r2, #1
 800ba6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ba70:	2300      	movs	r3, #0
}
 800ba72:	4618      	mov	r0, r3
 800ba74:	3708      	adds	r7, #8
 800ba76:	46bd      	mov	sp, r7
 800ba78:	bd80      	pop	{r7, pc}
	...

0800ba7c <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b084      	sub	sp, #16
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
 800ba84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d104      	bne.n	800ba96 <HAL_TIM_IC_Start+0x1a>
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ba92:	b2db      	uxtb	r3, r3
 800ba94:	e023      	b.n	800bade <HAL_TIM_IC_Start+0x62>
 800ba96:	683b      	ldr	r3, [r7, #0]
 800ba98:	2b04      	cmp	r3, #4
 800ba9a:	d104      	bne.n	800baa6 <HAL_TIM_IC_Start+0x2a>
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800baa2:	b2db      	uxtb	r3, r3
 800baa4:	e01b      	b.n	800bade <HAL_TIM_IC_Start+0x62>
 800baa6:	683b      	ldr	r3, [r7, #0]
 800baa8:	2b08      	cmp	r3, #8
 800baaa:	d104      	bne.n	800bab6 <HAL_TIM_IC_Start+0x3a>
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bab2:	b2db      	uxtb	r3, r3
 800bab4:	e013      	b.n	800bade <HAL_TIM_IC_Start+0x62>
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	2b0c      	cmp	r3, #12
 800baba:	d104      	bne.n	800bac6 <HAL_TIM_IC_Start+0x4a>
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bac2:	b2db      	uxtb	r3, r3
 800bac4:	e00b      	b.n	800bade <HAL_TIM_IC_Start+0x62>
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	2b10      	cmp	r3, #16
 800baca:	d104      	bne.n	800bad6 <HAL_TIM_IC_Start+0x5a>
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bad2:	b2db      	uxtb	r3, r3
 800bad4:	e003      	b.n	800bade <HAL_TIM_IC_Start+0x62>
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800badc:	b2db      	uxtb	r3, r3
 800bade:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800bae0:	683b      	ldr	r3, [r7, #0]
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d104      	bne.n	800baf0 <HAL_TIM_IC_Start+0x74>
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800baec:	b2db      	uxtb	r3, r3
 800baee:	e013      	b.n	800bb18 <HAL_TIM_IC_Start+0x9c>
 800baf0:	683b      	ldr	r3, [r7, #0]
 800baf2:	2b04      	cmp	r3, #4
 800baf4:	d104      	bne.n	800bb00 <HAL_TIM_IC_Start+0x84>
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bafc:	b2db      	uxtb	r3, r3
 800bafe:	e00b      	b.n	800bb18 <HAL_TIM_IC_Start+0x9c>
 800bb00:	683b      	ldr	r3, [r7, #0]
 800bb02:	2b08      	cmp	r3, #8
 800bb04:	d104      	bne.n	800bb10 <HAL_TIM_IC_Start+0x94>
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800bb0c:	b2db      	uxtb	r3, r3
 800bb0e:	e003      	b.n	800bb18 <HAL_TIM_IC_Start+0x9c>
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800bb16:	b2db      	uxtb	r3, r3
 800bb18:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800bb1a:	7bfb      	ldrb	r3, [r7, #15]
 800bb1c:	2b01      	cmp	r3, #1
 800bb1e:	d102      	bne.n	800bb26 <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800bb20:	7bbb      	ldrb	r3, [r7, #14]
 800bb22:	2b01      	cmp	r3, #1
 800bb24:	d001      	beq.n	800bb2a <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 800bb26:	2301      	movs	r3, #1
 800bb28:	e097      	b.n	800bc5a <HAL_TIM_IC_Start+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d104      	bne.n	800bb3a <HAL_TIM_IC_Start+0xbe>
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	2202      	movs	r2, #2
 800bb34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bb38:	e023      	b.n	800bb82 <HAL_TIM_IC_Start+0x106>
 800bb3a:	683b      	ldr	r3, [r7, #0]
 800bb3c:	2b04      	cmp	r3, #4
 800bb3e:	d104      	bne.n	800bb4a <HAL_TIM_IC_Start+0xce>
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	2202      	movs	r2, #2
 800bb44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bb48:	e01b      	b.n	800bb82 <HAL_TIM_IC_Start+0x106>
 800bb4a:	683b      	ldr	r3, [r7, #0]
 800bb4c:	2b08      	cmp	r3, #8
 800bb4e:	d104      	bne.n	800bb5a <HAL_TIM_IC_Start+0xde>
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	2202      	movs	r2, #2
 800bb54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bb58:	e013      	b.n	800bb82 <HAL_TIM_IC_Start+0x106>
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	2b0c      	cmp	r3, #12
 800bb5e:	d104      	bne.n	800bb6a <HAL_TIM_IC_Start+0xee>
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	2202      	movs	r2, #2
 800bb64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bb68:	e00b      	b.n	800bb82 <HAL_TIM_IC_Start+0x106>
 800bb6a:	683b      	ldr	r3, [r7, #0]
 800bb6c:	2b10      	cmp	r3, #16
 800bb6e:	d104      	bne.n	800bb7a <HAL_TIM_IC_Start+0xfe>
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	2202      	movs	r2, #2
 800bb74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bb78:	e003      	b.n	800bb82 <HAL_TIM_IC_Start+0x106>
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	2202      	movs	r2, #2
 800bb7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d104      	bne.n	800bb92 <HAL_TIM_IC_Start+0x116>
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	2202      	movs	r2, #2
 800bb8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bb90:	e013      	b.n	800bbba <HAL_TIM_IC_Start+0x13e>
 800bb92:	683b      	ldr	r3, [r7, #0]
 800bb94:	2b04      	cmp	r3, #4
 800bb96:	d104      	bne.n	800bba2 <HAL_TIM_IC_Start+0x126>
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2202      	movs	r2, #2
 800bb9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bba0:	e00b      	b.n	800bbba <HAL_TIM_IC_Start+0x13e>
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	2b08      	cmp	r3, #8
 800bba6:	d104      	bne.n	800bbb2 <HAL_TIM_IC_Start+0x136>
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	2202      	movs	r2, #2
 800bbac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bbb0:	e003      	b.n	800bbba <HAL_TIM_IC_Start+0x13e>
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	2202      	movs	r2, #2
 800bbb6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	2201      	movs	r2, #1
 800bbc0:	6839      	ldr	r1, [r7, #0]
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	f001 f898 	bl	800ccf8 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	4a25      	ldr	r2, [pc, #148]	@ (800bc64 <HAL_TIM_IC_Start+0x1e8>)
 800bbce:	4293      	cmp	r3, r2
 800bbd0:	d022      	beq.n	800bc18 <HAL_TIM_IC_Start+0x19c>
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bbda:	d01d      	beq.n	800bc18 <HAL_TIM_IC_Start+0x19c>
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	4a21      	ldr	r2, [pc, #132]	@ (800bc68 <HAL_TIM_IC_Start+0x1ec>)
 800bbe2:	4293      	cmp	r3, r2
 800bbe4:	d018      	beq.n	800bc18 <HAL_TIM_IC_Start+0x19c>
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	4a20      	ldr	r2, [pc, #128]	@ (800bc6c <HAL_TIM_IC_Start+0x1f0>)
 800bbec:	4293      	cmp	r3, r2
 800bbee:	d013      	beq.n	800bc18 <HAL_TIM_IC_Start+0x19c>
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	4a1e      	ldr	r2, [pc, #120]	@ (800bc70 <HAL_TIM_IC_Start+0x1f4>)
 800bbf6:	4293      	cmp	r3, r2
 800bbf8:	d00e      	beq.n	800bc18 <HAL_TIM_IC_Start+0x19c>
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	4a1d      	ldr	r2, [pc, #116]	@ (800bc74 <HAL_TIM_IC_Start+0x1f8>)
 800bc00:	4293      	cmp	r3, r2
 800bc02:	d009      	beq.n	800bc18 <HAL_TIM_IC_Start+0x19c>
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	4a1b      	ldr	r2, [pc, #108]	@ (800bc78 <HAL_TIM_IC_Start+0x1fc>)
 800bc0a:	4293      	cmp	r3, r2
 800bc0c:	d004      	beq.n	800bc18 <HAL_TIM_IC_Start+0x19c>
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	4a1a      	ldr	r2, [pc, #104]	@ (800bc7c <HAL_TIM_IC_Start+0x200>)
 800bc14:	4293      	cmp	r3, r2
 800bc16:	d115      	bne.n	800bc44 <HAL_TIM_IC_Start+0x1c8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	689a      	ldr	r2, [r3, #8]
 800bc1e:	4b18      	ldr	r3, [pc, #96]	@ (800bc80 <HAL_TIM_IC_Start+0x204>)
 800bc20:	4013      	ands	r3, r2
 800bc22:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc24:	68bb      	ldr	r3, [r7, #8]
 800bc26:	2b06      	cmp	r3, #6
 800bc28:	d015      	beq.n	800bc56 <HAL_TIM_IC_Start+0x1da>
 800bc2a:	68bb      	ldr	r3, [r7, #8]
 800bc2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bc30:	d011      	beq.n	800bc56 <HAL_TIM_IC_Start+0x1da>
    {
      __HAL_TIM_ENABLE(htim);
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	681a      	ldr	r2, [r3, #0]
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	f042 0201 	orr.w	r2, r2, #1
 800bc40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc42:	e008      	b.n	800bc56 <HAL_TIM_IC_Start+0x1da>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	681a      	ldr	r2, [r3, #0]
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	f042 0201 	orr.w	r2, r2, #1
 800bc52:	601a      	str	r2, [r3, #0]
 800bc54:	e000      	b.n	800bc58 <HAL_TIM_IC_Start+0x1dc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc56:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bc58:	2300      	movs	r3, #0
}
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	3710      	adds	r7, #16
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bd80      	pop	{r7, pc}
 800bc62:	bf00      	nop
 800bc64:	40012c00 	.word	0x40012c00
 800bc68:	40000400 	.word	0x40000400
 800bc6c:	40000800 	.word	0x40000800
 800bc70:	40000c00 	.word	0x40000c00
 800bc74:	40013400 	.word	0x40013400
 800bc78:	40014000 	.word	0x40014000
 800bc7c:	40015000 	.word	0x40015000
 800bc80:	00010007 	.word	0x00010007

0800bc84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b084      	sub	sp, #16
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	68db      	ldr	r3, [r3, #12]
 800bc92:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	691b      	ldr	r3, [r3, #16]
 800bc9a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800bc9c:	68bb      	ldr	r3, [r7, #8]
 800bc9e:	f003 0302 	and.w	r3, r3, #2
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d020      	beq.n	800bce8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	f003 0302 	and.w	r3, r3, #2
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d01b      	beq.n	800bce8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	f06f 0202 	mvn.w	r2, #2
 800bcb8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	2201      	movs	r2, #1
 800bcbe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	699b      	ldr	r3, [r3, #24]
 800bcc6:	f003 0303 	and.w	r3, r3, #3
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d003      	beq.n	800bcd6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bcce:	6878      	ldr	r0, [r7, #4]
 800bcd0:	f000 faec 	bl	800c2ac <HAL_TIM_IC_CaptureCallback>
 800bcd4:	e005      	b.n	800bce2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bcd6:	6878      	ldr	r0, [r7, #4]
 800bcd8:	f000 fade 	bl	800c298 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bcdc:	6878      	ldr	r0, [r7, #4]
 800bcde:	f000 faef 	bl	800c2c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	2200      	movs	r2, #0
 800bce6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800bce8:	68bb      	ldr	r3, [r7, #8]
 800bcea:	f003 0304 	and.w	r3, r3, #4
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d020      	beq.n	800bd34 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	f003 0304 	and.w	r3, r3, #4
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d01b      	beq.n	800bd34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	f06f 0204 	mvn.w	r2, #4
 800bd04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	2202      	movs	r2, #2
 800bd0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	699b      	ldr	r3, [r3, #24]
 800bd12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d003      	beq.n	800bd22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bd1a:	6878      	ldr	r0, [r7, #4]
 800bd1c:	f000 fac6 	bl	800c2ac <HAL_TIM_IC_CaptureCallback>
 800bd20:	e005      	b.n	800bd2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bd22:	6878      	ldr	r0, [r7, #4]
 800bd24:	f000 fab8 	bl	800c298 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bd28:	6878      	ldr	r0, [r7, #4]
 800bd2a:	f000 fac9 	bl	800c2c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	2200      	movs	r2, #0
 800bd32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	f003 0308 	and.w	r3, r3, #8
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d020      	beq.n	800bd80 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	f003 0308 	and.w	r3, r3, #8
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d01b      	beq.n	800bd80 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	f06f 0208 	mvn.w	r2, #8
 800bd50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	2204      	movs	r2, #4
 800bd56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	69db      	ldr	r3, [r3, #28]
 800bd5e:	f003 0303 	and.w	r3, r3, #3
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d003      	beq.n	800bd6e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bd66:	6878      	ldr	r0, [r7, #4]
 800bd68:	f000 faa0 	bl	800c2ac <HAL_TIM_IC_CaptureCallback>
 800bd6c:	e005      	b.n	800bd7a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bd6e:	6878      	ldr	r0, [r7, #4]
 800bd70:	f000 fa92 	bl	800c298 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bd74:	6878      	ldr	r0, [r7, #4]
 800bd76:	f000 faa3 	bl	800c2c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800bd80:	68bb      	ldr	r3, [r7, #8]
 800bd82:	f003 0310 	and.w	r3, r3, #16
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d020      	beq.n	800bdcc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	f003 0310 	and.w	r3, r3, #16
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d01b      	beq.n	800bdcc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	f06f 0210 	mvn.w	r2, #16
 800bd9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	2208      	movs	r2, #8
 800bda2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	69db      	ldr	r3, [r3, #28]
 800bdaa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d003      	beq.n	800bdba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bdb2:	6878      	ldr	r0, [r7, #4]
 800bdb4:	f000 fa7a 	bl	800c2ac <HAL_TIM_IC_CaptureCallback>
 800bdb8:	e005      	b.n	800bdc6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bdba:	6878      	ldr	r0, [r7, #4]
 800bdbc:	f000 fa6c 	bl	800c298 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bdc0:	6878      	ldr	r0, [r7, #4]
 800bdc2:	f000 fa7d 	bl	800c2c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2200      	movs	r2, #0
 800bdca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800bdcc:	68bb      	ldr	r3, [r7, #8]
 800bdce:	f003 0301 	and.w	r3, r3, #1
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d00c      	beq.n	800bdf0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	f003 0301 	and.w	r3, r3, #1
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d007      	beq.n	800bdf0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	f06f 0201 	mvn.w	r2, #1
 800bde8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bdea:	6878      	ldr	r0, [r7, #4]
 800bdec:	f000 fa4a 	bl	800c284 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800bdf0:	68bb      	ldr	r3, [r7, #8]
 800bdf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d104      	bne.n	800be04 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800bdfa:	68bb      	ldr	r3, [r7, #8]
 800bdfc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800be00:	2b00      	cmp	r3, #0
 800be02:	d00c      	beq.n	800be1e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d007      	beq.n	800be1e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800be16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800be18:	6878      	ldr	r0, [r7, #4]
 800be1a:	f001 f8c7 	bl	800cfac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800be1e:	68bb      	ldr	r3, [r7, #8]
 800be20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800be24:	2b00      	cmp	r3, #0
 800be26:	d00c      	beq.n	800be42 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d007      	beq.n	800be42 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800be3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800be3c:	6878      	ldr	r0, [r7, #4]
 800be3e:	f001 f8bf 	bl	800cfc0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800be42:	68bb      	ldr	r3, [r7, #8]
 800be44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d00c      	beq.n	800be66 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be52:	2b00      	cmp	r3, #0
 800be54:	d007      	beq.n	800be66 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800be5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800be60:	6878      	ldr	r0, [r7, #4]
 800be62:	f000 fa37 	bl	800c2d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800be66:	68bb      	ldr	r3, [r7, #8]
 800be68:	f003 0320 	and.w	r3, r3, #32
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d00c      	beq.n	800be8a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	f003 0320 	and.w	r3, r3, #32
 800be76:	2b00      	cmp	r3, #0
 800be78:	d007      	beq.n	800be8a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	f06f 0220 	mvn.w	r2, #32
 800be82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800be84:	6878      	ldr	r0, [r7, #4]
 800be86:	f001 f887 	bl	800cf98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800be8a:	68bb      	ldr	r3, [r7, #8]
 800be8c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800be90:	2b00      	cmp	r3, #0
 800be92:	d00c      	beq.n	800beae <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d007      	beq.n	800beae <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800bea6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800bea8:	6878      	ldr	r0, [r7, #4]
 800beaa:	f001 f893 	bl	800cfd4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800beae:	68bb      	ldr	r3, [r7, #8]
 800beb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d00c      	beq.n	800bed2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d007      	beq.n	800bed2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800beca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800becc:	6878      	ldr	r0, [r7, #4]
 800bece:	f001 f88b 	bl	800cfe8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800bed2:	68bb      	ldr	r3, [r7, #8]
 800bed4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d00c      	beq.n	800bef6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d007      	beq.n	800bef6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800beee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800bef0:	6878      	ldr	r0, [r7, #4]
 800bef2:	f001 f883 	bl	800cffc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800bef6:	68bb      	ldr	r3, [r7, #8]
 800bef8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800befc:	2b00      	cmp	r3, #0
 800befe:	d00c      	beq.n	800bf1a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d007      	beq.n	800bf1a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800bf12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800bf14:	6878      	ldr	r0, [r7, #4]
 800bf16:	f001 f87b 	bl	800d010 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bf1a:	bf00      	nop
 800bf1c:	3710      	adds	r7, #16
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	bd80      	pop	{r7, pc}

0800bf22 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800bf22:	b580      	push	{r7, lr}
 800bf24:	b086      	sub	sp, #24
 800bf26:	af00      	add	r7, sp, #0
 800bf28:	60f8      	str	r0, [r7, #12]
 800bf2a:	60b9      	str	r1, [r7, #8]
 800bf2c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bf2e:	2300      	movs	r3, #0
 800bf30:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bf38:	2b01      	cmp	r3, #1
 800bf3a:	d101      	bne.n	800bf40 <HAL_TIM_IC_ConfigChannel+0x1e>
 800bf3c:	2302      	movs	r3, #2
 800bf3e:	e088      	b.n	800c052 <HAL_TIM_IC_ConfigChannel+0x130>
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	2201      	movs	r2, #1
 800bf44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d11b      	bne.n	800bf86 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800bf52:	68bb      	ldr	r3, [r7, #8]
 800bf54:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800bf5a:	68bb      	ldr	r3, [r7, #8]
 800bf5c:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800bf5e:	f000 fda1 	bl	800caa4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	699a      	ldr	r2, [r3, #24]
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	f022 020c 	bic.w	r2, r2, #12
 800bf70:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	6999      	ldr	r1, [r3, #24]
 800bf78:	68bb      	ldr	r3, [r7, #8]
 800bf7a:	689a      	ldr	r2, [r3, #8]
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	430a      	orrs	r2, r1
 800bf82:	619a      	str	r2, [r3, #24]
 800bf84:	e060      	b.n	800c048 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2b04      	cmp	r3, #4
 800bf8a:	d11c      	bne.n	800bfc6 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800bf90:	68bb      	ldr	r3, [r7, #8]
 800bf92:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800bf94:	68bb      	ldr	r3, [r7, #8]
 800bf96:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800bf98:	68bb      	ldr	r3, [r7, #8]
 800bf9a:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800bf9c:	f000 fdf6 	bl	800cb8c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	699a      	ldr	r2, [r3, #24]
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800bfae:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	6999      	ldr	r1, [r3, #24]
 800bfb6:	68bb      	ldr	r3, [r7, #8]
 800bfb8:	689b      	ldr	r3, [r3, #8]
 800bfba:	021a      	lsls	r2, r3, #8
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	430a      	orrs	r2, r1
 800bfc2:	619a      	str	r2, [r3, #24]
 800bfc4:	e040      	b.n	800c048 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	2b08      	cmp	r3, #8
 800bfca:	d11b      	bne.n	800c004 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800bfd0:	68bb      	ldr	r3, [r7, #8]
 800bfd2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800bfd4:	68bb      	ldr	r3, [r7, #8]
 800bfd6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800bfd8:	68bb      	ldr	r3, [r7, #8]
 800bfda:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800bfdc:	f000 fe13 	bl	800cc06 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	69da      	ldr	r2, [r3, #28]
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	f022 020c 	bic.w	r2, r2, #12
 800bfee:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	69d9      	ldr	r1, [r3, #28]
 800bff6:	68bb      	ldr	r3, [r7, #8]
 800bff8:	689a      	ldr	r2, [r3, #8]
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	430a      	orrs	r2, r1
 800c000:	61da      	str	r2, [r3, #28]
 800c002:	e021      	b.n	800c048 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	2b0c      	cmp	r3, #12
 800c008:	d11c      	bne.n	800c044 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c00e:	68bb      	ldr	r3, [r7, #8]
 800c010:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c012:	68bb      	ldr	r3, [r7, #8]
 800c014:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c016:	68bb      	ldr	r3, [r7, #8]
 800c018:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800c01a:	f000 fe30 	bl	800cc7e <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	69da      	ldr	r2, [r3, #28]
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c02c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	69d9      	ldr	r1, [r3, #28]
 800c034:	68bb      	ldr	r3, [r7, #8]
 800c036:	689b      	ldr	r3, [r3, #8]
 800c038:	021a      	lsls	r2, r3, #8
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	430a      	orrs	r2, r1
 800c040:	61da      	str	r2, [r3, #28]
 800c042:	e001      	b.n	800c048 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800c044:	2301      	movs	r3, #1
 800c046:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	2200      	movs	r2, #0
 800c04c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c050:	7dfb      	ldrb	r3, [r7, #23]
}
 800c052:	4618      	mov	r0, r3
 800c054:	3718      	adds	r7, #24
 800c056:	46bd      	mov	sp, r7
 800c058:	bd80      	pop	{r7, pc}
	...

0800c05c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b086      	sub	sp, #24
 800c060:	af00      	add	r7, sp, #0
 800c062:	60f8      	str	r0, [r7, #12]
 800c064:	60b9      	str	r1, [r7, #8]
 800c066:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c068:	2300      	movs	r3, #0
 800c06a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c072:	2b01      	cmp	r3, #1
 800c074:	d101      	bne.n	800c07a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c076:	2302      	movs	r3, #2
 800c078:	e0ff      	b.n	800c27a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	2201      	movs	r2, #1
 800c07e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	2b14      	cmp	r3, #20
 800c086:	f200 80f0 	bhi.w	800c26a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c08a:	a201      	add	r2, pc, #4	@ (adr r2, 800c090 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c08c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c090:	0800c0e5 	.word	0x0800c0e5
 800c094:	0800c26b 	.word	0x0800c26b
 800c098:	0800c26b 	.word	0x0800c26b
 800c09c:	0800c26b 	.word	0x0800c26b
 800c0a0:	0800c125 	.word	0x0800c125
 800c0a4:	0800c26b 	.word	0x0800c26b
 800c0a8:	0800c26b 	.word	0x0800c26b
 800c0ac:	0800c26b 	.word	0x0800c26b
 800c0b0:	0800c167 	.word	0x0800c167
 800c0b4:	0800c26b 	.word	0x0800c26b
 800c0b8:	0800c26b 	.word	0x0800c26b
 800c0bc:	0800c26b 	.word	0x0800c26b
 800c0c0:	0800c1a7 	.word	0x0800c1a7
 800c0c4:	0800c26b 	.word	0x0800c26b
 800c0c8:	0800c26b 	.word	0x0800c26b
 800c0cc:	0800c26b 	.word	0x0800c26b
 800c0d0:	0800c1e9 	.word	0x0800c1e9
 800c0d4:	0800c26b 	.word	0x0800c26b
 800c0d8:	0800c26b 	.word	0x0800c26b
 800c0dc:	0800c26b 	.word	0x0800c26b
 800c0e0:	0800c229 	.word	0x0800c229
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	68b9      	ldr	r1, [r7, #8]
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	f000 f9b0 	bl	800c450 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	699a      	ldr	r2, [r3, #24]
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	f042 0208 	orr.w	r2, r2, #8
 800c0fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	699a      	ldr	r2, [r3, #24]
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	f022 0204 	bic.w	r2, r2, #4
 800c10e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	6999      	ldr	r1, [r3, #24]
 800c116:	68bb      	ldr	r3, [r7, #8]
 800c118:	691a      	ldr	r2, [r3, #16]
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	430a      	orrs	r2, r1
 800c120:	619a      	str	r2, [r3, #24]
      break;
 800c122:	e0a5      	b.n	800c270 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	68b9      	ldr	r1, [r7, #8]
 800c12a:	4618      	mov	r0, r3
 800c12c:	f000 fa2a 	bl	800c584 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	699a      	ldr	r2, [r3, #24]
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c13e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	699a      	ldr	r2, [r3, #24]
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c14e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	6999      	ldr	r1, [r3, #24]
 800c156:	68bb      	ldr	r3, [r7, #8]
 800c158:	691b      	ldr	r3, [r3, #16]
 800c15a:	021a      	lsls	r2, r3, #8
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	430a      	orrs	r2, r1
 800c162:	619a      	str	r2, [r3, #24]
      break;
 800c164:	e084      	b.n	800c270 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	68b9      	ldr	r1, [r7, #8]
 800c16c:	4618      	mov	r0, r3
 800c16e:	f000 fa9d 	bl	800c6ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	69da      	ldr	r2, [r3, #28]
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	f042 0208 	orr.w	r2, r2, #8
 800c180:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	69da      	ldr	r2, [r3, #28]
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	f022 0204 	bic.w	r2, r2, #4
 800c190:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	69d9      	ldr	r1, [r3, #28]
 800c198:	68bb      	ldr	r3, [r7, #8]
 800c19a:	691a      	ldr	r2, [r3, #16]
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	430a      	orrs	r2, r1
 800c1a2:	61da      	str	r2, [r3, #28]
      break;
 800c1a4:	e064      	b.n	800c270 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	68b9      	ldr	r1, [r7, #8]
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	f000 fb0f 	bl	800c7d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	69da      	ldr	r2, [r3, #28]
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c1c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	69da      	ldr	r2, [r3, #28]
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c1d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	69d9      	ldr	r1, [r3, #28]
 800c1d8:	68bb      	ldr	r3, [r7, #8]
 800c1da:	691b      	ldr	r3, [r3, #16]
 800c1dc:	021a      	lsls	r2, r3, #8
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	430a      	orrs	r2, r1
 800c1e4:	61da      	str	r2, [r3, #28]
      break;
 800c1e6:	e043      	b.n	800c270 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	68b9      	ldr	r1, [r7, #8]
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	f000 fb82 	bl	800c8f8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	f042 0208 	orr.w	r2, r2, #8
 800c202:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f022 0204 	bic.w	r2, r2, #4
 800c212:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800c21a:	68bb      	ldr	r3, [r7, #8]
 800c21c:	691a      	ldr	r2, [r3, #16]
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	430a      	orrs	r2, r1
 800c224:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800c226:	e023      	b.n	800c270 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	68b9      	ldr	r1, [r7, #8]
 800c22e:	4618      	mov	r0, r3
 800c230:	f000 fbcc 	bl	800c9cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c242:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c252:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800c25a:	68bb      	ldr	r3, [r7, #8]
 800c25c:	691b      	ldr	r3, [r3, #16]
 800c25e:	021a      	lsls	r2, r3, #8
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	430a      	orrs	r2, r1
 800c266:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800c268:	e002      	b.n	800c270 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c26a:	2301      	movs	r3, #1
 800c26c:	75fb      	strb	r3, [r7, #23]
      break;
 800c26e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	2200      	movs	r2, #0
 800c274:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c278:	7dfb      	ldrb	r3, [r7, #23]
}
 800c27a:	4618      	mov	r0, r3
 800c27c:	3718      	adds	r7, #24
 800c27e:	46bd      	mov	sp, r7
 800c280:	bd80      	pop	{r7, pc}
 800c282:	bf00      	nop

0800c284 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c284:	b480      	push	{r7}
 800c286:	b083      	sub	sp, #12
 800c288:	af00      	add	r7, sp, #0
 800c28a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c28c:	bf00      	nop
 800c28e:	370c      	adds	r7, #12
 800c290:	46bd      	mov	sp, r7
 800c292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c296:	4770      	bx	lr

0800c298 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c298:	b480      	push	{r7}
 800c29a:	b083      	sub	sp, #12
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c2a0:	bf00      	nop
 800c2a2:	370c      	adds	r7, #12
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2aa:	4770      	bx	lr

0800c2ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c2ac:	b480      	push	{r7}
 800c2ae:	b083      	sub	sp, #12
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c2b4:	bf00      	nop
 800c2b6:	370c      	adds	r7, #12
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2be:	4770      	bx	lr

0800c2c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c2c0:	b480      	push	{r7}
 800c2c2:	b083      	sub	sp, #12
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c2c8:	bf00      	nop
 800c2ca:	370c      	adds	r7, #12
 800c2cc:	46bd      	mov	sp, r7
 800c2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d2:	4770      	bx	lr

0800c2d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c2d4:	b480      	push	{r7}
 800c2d6:	b083      	sub	sp, #12
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c2dc:	bf00      	nop
 800c2de:	370c      	adds	r7, #12
 800c2e0:	46bd      	mov	sp, r7
 800c2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e6:	4770      	bx	lr

0800c2e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c2e8:	b480      	push	{r7}
 800c2ea:	b085      	sub	sp, #20
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	6078      	str	r0, [r7, #4]
 800c2f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	4a4c      	ldr	r2, [pc, #304]	@ (800c42c <TIM_Base_SetConfig+0x144>)
 800c2fc:	4293      	cmp	r3, r2
 800c2fe:	d017      	beq.n	800c330 <TIM_Base_SetConfig+0x48>
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c306:	d013      	beq.n	800c330 <TIM_Base_SetConfig+0x48>
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	4a49      	ldr	r2, [pc, #292]	@ (800c430 <TIM_Base_SetConfig+0x148>)
 800c30c:	4293      	cmp	r3, r2
 800c30e:	d00f      	beq.n	800c330 <TIM_Base_SetConfig+0x48>
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	4a48      	ldr	r2, [pc, #288]	@ (800c434 <TIM_Base_SetConfig+0x14c>)
 800c314:	4293      	cmp	r3, r2
 800c316:	d00b      	beq.n	800c330 <TIM_Base_SetConfig+0x48>
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	4a47      	ldr	r2, [pc, #284]	@ (800c438 <TIM_Base_SetConfig+0x150>)
 800c31c:	4293      	cmp	r3, r2
 800c31e:	d007      	beq.n	800c330 <TIM_Base_SetConfig+0x48>
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	4a46      	ldr	r2, [pc, #280]	@ (800c43c <TIM_Base_SetConfig+0x154>)
 800c324:	4293      	cmp	r3, r2
 800c326:	d003      	beq.n	800c330 <TIM_Base_SetConfig+0x48>
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	4a45      	ldr	r2, [pc, #276]	@ (800c440 <TIM_Base_SetConfig+0x158>)
 800c32c:	4293      	cmp	r3, r2
 800c32e:	d108      	bne.n	800c342 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c336:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c338:	683b      	ldr	r3, [r7, #0]
 800c33a:	685b      	ldr	r3, [r3, #4]
 800c33c:	68fa      	ldr	r2, [r7, #12]
 800c33e:	4313      	orrs	r3, r2
 800c340:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	4a39      	ldr	r2, [pc, #228]	@ (800c42c <TIM_Base_SetConfig+0x144>)
 800c346:	4293      	cmp	r3, r2
 800c348:	d023      	beq.n	800c392 <TIM_Base_SetConfig+0xaa>
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c350:	d01f      	beq.n	800c392 <TIM_Base_SetConfig+0xaa>
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	4a36      	ldr	r2, [pc, #216]	@ (800c430 <TIM_Base_SetConfig+0x148>)
 800c356:	4293      	cmp	r3, r2
 800c358:	d01b      	beq.n	800c392 <TIM_Base_SetConfig+0xaa>
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	4a35      	ldr	r2, [pc, #212]	@ (800c434 <TIM_Base_SetConfig+0x14c>)
 800c35e:	4293      	cmp	r3, r2
 800c360:	d017      	beq.n	800c392 <TIM_Base_SetConfig+0xaa>
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	4a34      	ldr	r2, [pc, #208]	@ (800c438 <TIM_Base_SetConfig+0x150>)
 800c366:	4293      	cmp	r3, r2
 800c368:	d013      	beq.n	800c392 <TIM_Base_SetConfig+0xaa>
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	4a33      	ldr	r2, [pc, #204]	@ (800c43c <TIM_Base_SetConfig+0x154>)
 800c36e:	4293      	cmp	r3, r2
 800c370:	d00f      	beq.n	800c392 <TIM_Base_SetConfig+0xaa>
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	4a33      	ldr	r2, [pc, #204]	@ (800c444 <TIM_Base_SetConfig+0x15c>)
 800c376:	4293      	cmp	r3, r2
 800c378:	d00b      	beq.n	800c392 <TIM_Base_SetConfig+0xaa>
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	4a32      	ldr	r2, [pc, #200]	@ (800c448 <TIM_Base_SetConfig+0x160>)
 800c37e:	4293      	cmp	r3, r2
 800c380:	d007      	beq.n	800c392 <TIM_Base_SetConfig+0xaa>
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	4a31      	ldr	r2, [pc, #196]	@ (800c44c <TIM_Base_SetConfig+0x164>)
 800c386:	4293      	cmp	r3, r2
 800c388:	d003      	beq.n	800c392 <TIM_Base_SetConfig+0xaa>
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	4a2c      	ldr	r2, [pc, #176]	@ (800c440 <TIM_Base_SetConfig+0x158>)
 800c38e:	4293      	cmp	r3, r2
 800c390:	d108      	bne.n	800c3a4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c398:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	68db      	ldr	r3, [r3, #12]
 800c39e:	68fa      	ldr	r2, [r7, #12]
 800c3a0:	4313      	orrs	r3, r2
 800c3a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c3aa:	683b      	ldr	r3, [r7, #0]
 800c3ac:	695b      	ldr	r3, [r3, #20]
 800c3ae:	4313      	orrs	r3, r2
 800c3b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	68fa      	ldr	r2, [r7, #12]
 800c3b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c3b8:	683b      	ldr	r3, [r7, #0]
 800c3ba:	689a      	ldr	r2, [r3, #8]
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c3c0:	683b      	ldr	r3, [r7, #0]
 800c3c2:	681a      	ldr	r2, [r3, #0]
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	4a18      	ldr	r2, [pc, #96]	@ (800c42c <TIM_Base_SetConfig+0x144>)
 800c3cc:	4293      	cmp	r3, r2
 800c3ce:	d013      	beq.n	800c3f8 <TIM_Base_SetConfig+0x110>
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	4a1a      	ldr	r2, [pc, #104]	@ (800c43c <TIM_Base_SetConfig+0x154>)
 800c3d4:	4293      	cmp	r3, r2
 800c3d6:	d00f      	beq.n	800c3f8 <TIM_Base_SetConfig+0x110>
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	4a1a      	ldr	r2, [pc, #104]	@ (800c444 <TIM_Base_SetConfig+0x15c>)
 800c3dc:	4293      	cmp	r3, r2
 800c3de:	d00b      	beq.n	800c3f8 <TIM_Base_SetConfig+0x110>
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	4a19      	ldr	r2, [pc, #100]	@ (800c448 <TIM_Base_SetConfig+0x160>)
 800c3e4:	4293      	cmp	r3, r2
 800c3e6:	d007      	beq.n	800c3f8 <TIM_Base_SetConfig+0x110>
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	4a18      	ldr	r2, [pc, #96]	@ (800c44c <TIM_Base_SetConfig+0x164>)
 800c3ec:	4293      	cmp	r3, r2
 800c3ee:	d003      	beq.n	800c3f8 <TIM_Base_SetConfig+0x110>
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	4a13      	ldr	r2, [pc, #76]	@ (800c440 <TIM_Base_SetConfig+0x158>)
 800c3f4:	4293      	cmp	r3, r2
 800c3f6:	d103      	bne.n	800c400 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c3f8:	683b      	ldr	r3, [r7, #0]
 800c3fa:	691a      	ldr	r2, [r3, #16]
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	2201      	movs	r2, #1
 800c404:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	691b      	ldr	r3, [r3, #16]
 800c40a:	f003 0301 	and.w	r3, r3, #1
 800c40e:	2b01      	cmp	r3, #1
 800c410:	d105      	bne.n	800c41e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	691b      	ldr	r3, [r3, #16]
 800c416:	f023 0201 	bic.w	r2, r3, #1
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	611a      	str	r2, [r3, #16]
  }
}
 800c41e:	bf00      	nop
 800c420:	3714      	adds	r7, #20
 800c422:	46bd      	mov	sp, r7
 800c424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c428:	4770      	bx	lr
 800c42a:	bf00      	nop
 800c42c:	40012c00 	.word	0x40012c00
 800c430:	40000400 	.word	0x40000400
 800c434:	40000800 	.word	0x40000800
 800c438:	40000c00 	.word	0x40000c00
 800c43c:	40013400 	.word	0x40013400
 800c440:	40015000 	.word	0x40015000
 800c444:	40014000 	.word	0x40014000
 800c448:	40014400 	.word	0x40014400
 800c44c:	40014800 	.word	0x40014800

0800c450 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c450:	b480      	push	{r7}
 800c452:	b087      	sub	sp, #28
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
 800c458:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	6a1b      	ldr	r3, [r3, #32]
 800c45e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	6a1b      	ldr	r3, [r3, #32]
 800c464:	f023 0201 	bic.w	r2, r3, #1
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	685b      	ldr	r3, [r3, #4]
 800c470:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	699b      	ldr	r3, [r3, #24]
 800c476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c47e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c482:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	f023 0303 	bic.w	r3, r3, #3
 800c48a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c48c:	683b      	ldr	r3, [r7, #0]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	68fa      	ldr	r2, [r7, #12]
 800c492:	4313      	orrs	r3, r2
 800c494:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c496:	697b      	ldr	r3, [r7, #20]
 800c498:	f023 0302 	bic.w	r3, r3, #2
 800c49c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c49e:	683b      	ldr	r3, [r7, #0]
 800c4a0:	689b      	ldr	r3, [r3, #8]
 800c4a2:	697a      	ldr	r2, [r7, #20]
 800c4a4:	4313      	orrs	r3, r2
 800c4a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	4a30      	ldr	r2, [pc, #192]	@ (800c56c <TIM_OC1_SetConfig+0x11c>)
 800c4ac:	4293      	cmp	r3, r2
 800c4ae:	d013      	beq.n	800c4d8 <TIM_OC1_SetConfig+0x88>
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	4a2f      	ldr	r2, [pc, #188]	@ (800c570 <TIM_OC1_SetConfig+0x120>)
 800c4b4:	4293      	cmp	r3, r2
 800c4b6:	d00f      	beq.n	800c4d8 <TIM_OC1_SetConfig+0x88>
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	4a2e      	ldr	r2, [pc, #184]	@ (800c574 <TIM_OC1_SetConfig+0x124>)
 800c4bc:	4293      	cmp	r3, r2
 800c4be:	d00b      	beq.n	800c4d8 <TIM_OC1_SetConfig+0x88>
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	4a2d      	ldr	r2, [pc, #180]	@ (800c578 <TIM_OC1_SetConfig+0x128>)
 800c4c4:	4293      	cmp	r3, r2
 800c4c6:	d007      	beq.n	800c4d8 <TIM_OC1_SetConfig+0x88>
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	4a2c      	ldr	r2, [pc, #176]	@ (800c57c <TIM_OC1_SetConfig+0x12c>)
 800c4cc:	4293      	cmp	r3, r2
 800c4ce:	d003      	beq.n	800c4d8 <TIM_OC1_SetConfig+0x88>
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	4a2b      	ldr	r2, [pc, #172]	@ (800c580 <TIM_OC1_SetConfig+0x130>)
 800c4d4:	4293      	cmp	r3, r2
 800c4d6:	d10c      	bne.n	800c4f2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c4d8:	697b      	ldr	r3, [r7, #20]
 800c4da:	f023 0308 	bic.w	r3, r3, #8
 800c4de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c4e0:	683b      	ldr	r3, [r7, #0]
 800c4e2:	68db      	ldr	r3, [r3, #12]
 800c4e4:	697a      	ldr	r2, [r7, #20]
 800c4e6:	4313      	orrs	r3, r2
 800c4e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c4ea:	697b      	ldr	r3, [r7, #20]
 800c4ec:	f023 0304 	bic.w	r3, r3, #4
 800c4f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	4a1d      	ldr	r2, [pc, #116]	@ (800c56c <TIM_OC1_SetConfig+0x11c>)
 800c4f6:	4293      	cmp	r3, r2
 800c4f8:	d013      	beq.n	800c522 <TIM_OC1_SetConfig+0xd2>
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	4a1c      	ldr	r2, [pc, #112]	@ (800c570 <TIM_OC1_SetConfig+0x120>)
 800c4fe:	4293      	cmp	r3, r2
 800c500:	d00f      	beq.n	800c522 <TIM_OC1_SetConfig+0xd2>
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	4a1b      	ldr	r2, [pc, #108]	@ (800c574 <TIM_OC1_SetConfig+0x124>)
 800c506:	4293      	cmp	r3, r2
 800c508:	d00b      	beq.n	800c522 <TIM_OC1_SetConfig+0xd2>
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	4a1a      	ldr	r2, [pc, #104]	@ (800c578 <TIM_OC1_SetConfig+0x128>)
 800c50e:	4293      	cmp	r3, r2
 800c510:	d007      	beq.n	800c522 <TIM_OC1_SetConfig+0xd2>
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	4a19      	ldr	r2, [pc, #100]	@ (800c57c <TIM_OC1_SetConfig+0x12c>)
 800c516:	4293      	cmp	r3, r2
 800c518:	d003      	beq.n	800c522 <TIM_OC1_SetConfig+0xd2>
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	4a18      	ldr	r2, [pc, #96]	@ (800c580 <TIM_OC1_SetConfig+0x130>)
 800c51e:	4293      	cmp	r3, r2
 800c520:	d111      	bne.n	800c546 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c522:	693b      	ldr	r3, [r7, #16]
 800c524:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c528:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c52a:	693b      	ldr	r3, [r7, #16]
 800c52c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c530:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	695b      	ldr	r3, [r3, #20]
 800c536:	693a      	ldr	r2, [r7, #16]
 800c538:	4313      	orrs	r3, r2
 800c53a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c53c:	683b      	ldr	r3, [r7, #0]
 800c53e:	699b      	ldr	r3, [r3, #24]
 800c540:	693a      	ldr	r2, [r7, #16]
 800c542:	4313      	orrs	r3, r2
 800c544:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	693a      	ldr	r2, [r7, #16]
 800c54a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	68fa      	ldr	r2, [r7, #12]
 800c550:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c552:	683b      	ldr	r3, [r7, #0]
 800c554:	685a      	ldr	r2, [r3, #4]
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	697a      	ldr	r2, [r7, #20]
 800c55e:	621a      	str	r2, [r3, #32]
}
 800c560:	bf00      	nop
 800c562:	371c      	adds	r7, #28
 800c564:	46bd      	mov	sp, r7
 800c566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56a:	4770      	bx	lr
 800c56c:	40012c00 	.word	0x40012c00
 800c570:	40013400 	.word	0x40013400
 800c574:	40014000 	.word	0x40014000
 800c578:	40014400 	.word	0x40014400
 800c57c:	40014800 	.word	0x40014800
 800c580:	40015000 	.word	0x40015000

0800c584 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c584:	b480      	push	{r7}
 800c586:	b087      	sub	sp, #28
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]
 800c58c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	6a1b      	ldr	r3, [r3, #32]
 800c592:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	6a1b      	ldr	r3, [r3, #32]
 800c598:	f023 0210 	bic.w	r2, r3, #16
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	685b      	ldr	r3, [r3, #4]
 800c5a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	699b      	ldr	r3, [r3, #24]
 800c5aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c5b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c5b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c5be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c5c0:	683b      	ldr	r3, [r7, #0]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	021b      	lsls	r3, r3, #8
 800c5c6:	68fa      	ldr	r2, [r7, #12]
 800c5c8:	4313      	orrs	r3, r2
 800c5ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c5cc:	697b      	ldr	r3, [r7, #20]
 800c5ce:	f023 0320 	bic.w	r3, r3, #32
 800c5d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c5d4:	683b      	ldr	r3, [r7, #0]
 800c5d6:	689b      	ldr	r3, [r3, #8]
 800c5d8:	011b      	lsls	r3, r3, #4
 800c5da:	697a      	ldr	r2, [r7, #20]
 800c5dc:	4313      	orrs	r3, r2
 800c5de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	4a2c      	ldr	r2, [pc, #176]	@ (800c694 <TIM_OC2_SetConfig+0x110>)
 800c5e4:	4293      	cmp	r3, r2
 800c5e6:	d007      	beq.n	800c5f8 <TIM_OC2_SetConfig+0x74>
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	4a2b      	ldr	r2, [pc, #172]	@ (800c698 <TIM_OC2_SetConfig+0x114>)
 800c5ec:	4293      	cmp	r3, r2
 800c5ee:	d003      	beq.n	800c5f8 <TIM_OC2_SetConfig+0x74>
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	4a2a      	ldr	r2, [pc, #168]	@ (800c69c <TIM_OC2_SetConfig+0x118>)
 800c5f4:	4293      	cmp	r3, r2
 800c5f6:	d10d      	bne.n	800c614 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c5f8:	697b      	ldr	r3, [r7, #20]
 800c5fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c5fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c600:	683b      	ldr	r3, [r7, #0]
 800c602:	68db      	ldr	r3, [r3, #12]
 800c604:	011b      	lsls	r3, r3, #4
 800c606:	697a      	ldr	r2, [r7, #20]
 800c608:	4313      	orrs	r3, r2
 800c60a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c60c:	697b      	ldr	r3, [r7, #20]
 800c60e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c612:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	4a1f      	ldr	r2, [pc, #124]	@ (800c694 <TIM_OC2_SetConfig+0x110>)
 800c618:	4293      	cmp	r3, r2
 800c61a:	d013      	beq.n	800c644 <TIM_OC2_SetConfig+0xc0>
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	4a1e      	ldr	r2, [pc, #120]	@ (800c698 <TIM_OC2_SetConfig+0x114>)
 800c620:	4293      	cmp	r3, r2
 800c622:	d00f      	beq.n	800c644 <TIM_OC2_SetConfig+0xc0>
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	4a1e      	ldr	r2, [pc, #120]	@ (800c6a0 <TIM_OC2_SetConfig+0x11c>)
 800c628:	4293      	cmp	r3, r2
 800c62a:	d00b      	beq.n	800c644 <TIM_OC2_SetConfig+0xc0>
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	4a1d      	ldr	r2, [pc, #116]	@ (800c6a4 <TIM_OC2_SetConfig+0x120>)
 800c630:	4293      	cmp	r3, r2
 800c632:	d007      	beq.n	800c644 <TIM_OC2_SetConfig+0xc0>
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	4a1c      	ldr	r2, [pc, #112]	@ (800c6a8 <TIM_OC2_SetConfig+0x124>)
 800c638:	4293      	cmp	r3, r2
 800c63a:	d003      	beq.n	800c644 <TIM_OC2_SetConfig+0xc0>
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	4a17      	ldr	r2, [pc, #92]	@ (800c69c <TIM_OC2_SetConfig+0x118>)
 800c640:	4293      	cmp	r3, r2
 800c642:	d113      	bne.n	800c66c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c644:	693b      	ldr	r3, [r7, #16]
 800c646:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c64a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c64c:	693b      	ldr	r3, [r7, #16]
 800c64e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c652:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c654:	683b      	ldr	r3, [r7, #0]
 800c656:	695b      	ldr	r3, [r3, #20]
 800c658:	009b      	lsls	r3, r3, #2
 800c65a:	693a      	ldr	r2, [r7, #16]
 800c65c:	4313      	orrs	r3, r2
 800c65e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c660:	683b      	ldr	r3, [r7, #0]
 800c662:	699b      	ldr	r3, [r3, #24]
 800c664:	009b      	lsls	r3, r3, #2
 800c666:	693a      	ldr	r2, [r7, #16]
 800c668:	4313      	orrs	r3, r2
 800c66a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	693a      	ldr	r2, [r7, #16]
 800c670:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	68fa      	ldr	r2, [r7, #12]
 800c676:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c678:	683b      	ldr	r3, [r7, #0]
 800c67a:	685a      	ldr	r2, [r3, #4]
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	697a      	ldr	r2, [r7, #20]
 800c684:	621a      	str	r2, [r3, #32]
}
 800c686:	bf00      	nop
 800c688:	371c      	adds	r7, #28
 800c68a:	46bd      	mov	sp, r7
 800c68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c690:	4770      	bx	lr
 800c692:	bf00      	nop
 800c694:	40012c00 	.word	0x40012c00
 800c698:	40013400 	.word	0x40013400
 800c69c:	40015000 	.word	0x40015000
 800c6a0:	40014000 	.word	0x40014000
 800c6a4:	40014400 	.word	0x40014400
 800c6a8:	40014800 	.word	0x40014800

0800c6ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c6ac:	b480      	push	{r7}
 800c6ae:	b087      	sub	sp, #28
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
 800c6b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	6a1b      	ldr	r3, [r3, #32]
 800c6ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	6a1b      	ldr	r3, [r3, #32]
 800c6c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	685b      	ldr	r3, [r3, #4]
 800c6cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	69db      	ldr	r3, [r3, #28]
 800c6d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c6da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	f023 0303 	bic.w	r3, r3, #3
 800c6e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	68fa      	ldr	r2, [r7, #12]
 800c6ee:	4313      	orrs	r3, r2
 800c6f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c6f2:	697b      	ldr	r3, [r7, #20]
 800c6f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c6f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c6fa:	683b      	ldr	r3, [r7, #0]
 800c6fc:	689b      	ldr	r3, [r3, #8]
 800c6fe:	021b      	lsls	r3, r3, #8
 800c700:	697a      	ldr	r2, [r7, #20]
 800c702:	4313      	orrs	r3, r2
 800c704:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	4a2b      	ldr	r2, [pc, #172]	@ (800c7b8 <TIM_OC3_SetConfig+0x10c>)
 800c70a:	4293      	cmp	r3, r2
 800c70c:	d007      	beq.n	800c71e <TIM_OC3_SetConfig+0x72>
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	4a2a      	ldr	r2, [pc, #168]	@ (800c7bc <TIM_OC3_SetConfig+0x110>)
 800c712:	4293      	cmp	r3, r2
 800c714:	d003      	beq.n	800c71e <TIM_OC3_SetConfig+0x72>
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	4a29      	ldr	r2, [pc, #164]	@ (800c7c0 <TIM_OC3_SetConfig+0x114>)
 800c71a:	4293      	cmp	r3, r2
 800c71c:	d10d      	bne.n	800c73a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c71e:	697b      	ldr	r3, [r7, #20]
 800c720:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c724:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c726:	683b      	ldr	r3, [r7, #0]
 800c728:	68db      	ldr	r3, [r3, #12]
 800c72a:	021b      	lsls	r3, r3, #8
 800c72c:	697a      	ldr	r2, [r7, #20]
 800c72e:	4313      	orrs	r3, r2
 800c730:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c732:	697b      	ldr	r3, [r7, #20]
 800c734:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c738:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	4a1e      	ldr	r2, [pc, #120]	@ (800c7b8 <TIM_OC3_SetConfig+0x10c>)
 800c73e:	4293      	cmp	r3, r2
 800c740:	d013      	beq.n	800c76a <TIM_OC3_SetConfig+0xbe>
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	4a1d      	ldr	r2, [pc, #116]	@ (800c7bc <TIM_OC3_SetConfig+0x110>)
 800c746:	4293      	cmp	r3, r2
 800c748:	d00f      	beq.n	800c76a <TIM_OC3_SetConfig+0xbe>
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	4a1d      	ldr	r2, [pc, #116]	@ (800c7c4 <TIM_OC3_SetConfig+0x118>)
 800c74e:	4293      	cmp	r3, r2
 800c750:	d00b      	beq.n	800c76a <TIM_OC3_SetConfig+0xbe>
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	4a1c      	ldr	r2, [pc, #112]	@ (800c7c8 <TIM_OC3_SetConfig+0x11c>)
 800c756:	4293      	cmp	r3, r2
 800c758:	d007      	beq.n	800c76a <TIM_OC3_SetConfig+0xbe>
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	4a1b      	ldr	r2, [pc, #108]	@ (800c7cc <TIM_OC3_SetConfig+0x120>)
 800c75e:	4293      	cmp	r3, r2
 800c760:	d003      	beq.n	800c76a <TIM_OC3_SetConfig+0xbe>
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	4a16      	ldr	r2, [pc, #88]	@ (800c7c0 <TIM_OC3_SetConfig+0x114>)
 800c766:	4293      	cmp	r3, r2
 800c768:	d113      	bne.n	800c792 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c76a:	693b      	ldr	r3, [r7, #16]
 800c76c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c770:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c772:	693b      	ldr	r3, [r7, #16]
 800c774:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c778:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c77a:	683b      	ldr	r3, [r7, #0]
 800c77c:	695b      	ldr	r3, [r3, #20]
 800c77e:	011b      	lsls	r3, r3, #4
 800c780:	693a      	ldr	r2, [r7, #16]
 800c782:	4313      	orrs	r3, r2
 800c784:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c786:	683b      	ldr	r3, [r7, #0]
 800c788:	699b      	ldr	r3, [r3, #24]
 800c78a:	011b      	lsls	r3, r3, #4
 800c78c:	693a      	ldr	r2, [r7, #16]
 800c78e:	4313      	orrs	r3, r2
 800c790:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	693a      	ldr	r2, [r7, #16]
 800c796:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	68fa      	ldr	r2, [r7, #12]
 800c79c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c79e:	683b      	ldr	r3, [r7, #0]
 800c7a0:	685a      	ldr	r2, [r3, #4]
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	697a      	ldr	r2, [r7, #20]
 800c7aa:	621a      	str	r2, [r3, #32]
}
 800c7ac:	bf00      	nop
 800c7ae:	371c      	adds	r7, #28
 800c7b0:	46bd      	mov	sp, r7
 800c7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b6:	4770      	bx	lr
 800c7b8:	40012c00 	.word	0x40012c00
 800c7bc:	40013400 	.word	0x40013400
 800c7c0:	40015000 	.word	0x40015000
 800c7c4:	40014000 	.word	0x40014000
 800c7c8:	40014400 	.word	0x40014400
 800c7cc:	40014800 	.word	0x40014800

0800c7d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c7d0:	b480      	push	{r7}
 800c7d2:	b087      	sub	sp, #28
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	6078      	str	r0, [r7, #4]
 800c7d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	6a1b      	ldr	r3, [r3, #32]
 800c7de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	6a1b      	ldr	r3, [r3, #32]
 800c7e4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	685b      	ldr	r3, [r3, #4]
 800c7f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	69db      	ldr	r3, [r3, #28]
 800c7f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c7fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c802:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c80a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c80c:	683b      	ldr	r3, [r7, #0]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	021b      	lsls	r3, r3, #8
 800c812:	68fa      	ldr	r2, [r7, #12]
 800c814:	4313      	orrs	r3, r2
 800c816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c818:	697b      	ldr	r3, [r7, #20]
 800c81a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c81e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c820:	683b      	ldr	r3, [r7, #0]
 800c822:	689b      	ldr	r3, [r3, #8]
 800c824:	031b      	lsls	r3, r3, #12
 800c826:	697a      	ldr	r2, [r7, #20]
 800c828:	4313      	orrs	r3, r2
 800c82a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	4a2c      	ldr	r2, [pc, #176]	@ (800c8e0 <TIM_OC4_SetConfig+0x110>)
 800c830:	4293      	cmp	r3, r2
 800c832:	d007      	beq.n	800c844 <TIM_OC4_SetConfig+0x74>
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	4a2b      	ldr	r2, [pc, #172]	@ (800c8e4 <TIM_OC4_SetConfig+0x114>)
 800c838:	4293      	cmp	r3, r2
 800c83a:	d003      	beq.n	800c844 <TIM_OC4_SetConfig+0x74>
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	4a2a      	ldr	r2, [pc, #168]	@ (800c8e8 <TIM_OC4_SetConfig+0x118>)
 800c840:	4293      	cmp	r3, r2
 800c842:	d10d      	bne.n	800c860 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800c844:	697b      	ldr	r3, [r7, #20]
 800c846:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c84a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800c84c:	683b      	ldr	r3, [r7, #0]
 800c84e:	68db      	ldr	r3, [r3, #12]
 800c850:	031b      	lsls	r3, r3, #12
 800c852:	697a      	ldr	r2, [r7, #20]
 800c854:	4313      	orrs	r3, r2
 800c856:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800c858:	697b      	ldr	r3, [r7, #20]
 800c85a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c85e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	4a1f      	ldr	r2, [pc, #124]	@ (800c8e0 <TIM_OC4_SetConfig+0x110>)
 800c864:	4293      	cmp	r3, r2
 800c866:	d013      	beq.n	800c890 <TIM_OC4_SetConfig+0xc0>
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	4a1e      	ldr	r2, [pc, #120]	@ (800c8e4 <TIM_OC4_SetConfig+0x114>)
 800c86c:	4293      	cmp	r3, r2
 800c86e:	d00f      	beq.n	800c890 <TIM_OC4_SetConfig+0xc0>
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	4a1e      	ldr	r2, [pc, #120]	@ (800c8ec <TIM_OC4_SetConfig+0x11c>)
 800c874:	4293      	cmp	r3, r2
 800c876:	d00b      	beq.n	800c890 <TIM_OC4_SetConfig+0xc0>
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	4a1d      	ldr	r2, [pc, #116]	@ (800c8f0 <TIM_OC4_SetConfig+0x120>)
 800c87c:	4293      	cmp	r3, r2
 800c87e:	d007      	beq.n	800c890 <TIM_OC4_SetConfig+0xc0>
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	4a1c      	ldr	r2, [pc, #112]	@ (800c8f4 <TIM_OC4_SetConfig+0x124>)
 800c884:	4293      	cmp	r3, r2
 800c886:	d003      	beq.n	800c890 <TIM_OC4_SetConfig+0xc0>
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	4a17      	ldr	r2, [pc, #92]	@ (800c8e8 <TIM_OC4_SetConfig+0x118>)
 800c88c:	4293      	cmp	r3, r2
 800c88e:	d113      	bne.n	800c8b8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c890:	693b      	ldr	r3, [r7, #16]
 800c892:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c896:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800c898:	693b      	ldr	r3, [r7, #16]
 800c89a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c89e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c8a0:	683b      	ldr	r3, [r7, #0]
 800c8a2:	695b      	ldr	r3, [r3, #20]
 800c8a4:	019b      	lsls	r3, r3, #6
 800c8a6:	693a      	ldr	r2, [r7, #16]
 800c8a8:	4313      	orrs	r3, r2
 800c8aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800c8ac:	683b      	ldr	r3, [r7, #0]
 800c8ae:	699b      	ldr	r3, [r3, #24]
 800c8b0:	019b      	lsls	r3, r3, #6
 800c8b2:	693a      	ldr	r2, [r7, #16]
 800c8b4:	4313      	orrs	r3, r2
 800c8b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	693a      	ldr	r2, [r7, #16]
 800c8bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	68fa      	ldr	r2, [r7, #12]
 800c8c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c8c4:	683b      	ldr	r3, [r7, #0]
 800c8c6:	685a      	ldr	r2, [r3, #4]
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	697a      	ldr	r2, [r7, #20]
 800c8d0:	621a      	str	r2, [r3, #32]
}
 800c8d2:	bf00      	nop
 800c8d4:	371c      	adds	r7, #28
 800c8d6:	46bd      	mov	sp, r7
 800c8d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8dc:	4770      	bx	lr
 800c8de:	bf00      	nop
 800c8e0:	40012c00 	.word	0x40012c00
 800c8e4:	40013400 	.word	0x40013400
 800c8e8:	40015000 	.word	0x40015000
 800c8ec:	40014000 	.word	0x40014000
 800c8f0:	40014400 	.word	0x40014400
 800c8f4:	40014800 	.word	0x40014800

0800c8f8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c8f8:	b480      	push	{r7}
 800c8fa:	b087      	sub	sp, #28
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	6078      	str	r0, [r7, #4]
 800c900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	6a1b      	ldr	r3, [r3, #32]
 800c906:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	6a1b      	ldr	r3, [r3, #32]
 800c90c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	685b      	ldr	r3, [r3, #4]
 800c918:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c91e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c926:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c92a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c92c:	683b      	ldr	r3, [r7, #0]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	68fa      	ldr	r2, [r7, #12]
 800c932:	4313      	orrs	r3, r2
 800c934:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c936:	693b      	ldr	r3, [r7, #16]
 800c938:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c93c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	689b      	ldr	r3, [r3, #8]
 800c942:	041b      	lsls	r3, r3, #16
 800c944:	693a      	ldr	r2, [r7, #16]
 800c946:	4313      	orrs	r3, r2
 800c948:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	4a19      	ldr	r2, [pc, #100]	@ (800c9b4 <TIM_OC5_SetConfig+0xbc>)
 800c94e:	4293      	cmp	r3, r2
 800c950:	d013      	beq.n	800c97a <TIM_OC5_SetConfig+0x82>
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	4a18      	ldr	r2, [pc, #96]	@ (800c9b8 <TIM_OC5_SetConfig+0xc0>)
 800c956:	4293      	cmp	r3, r2
 800c958:	d00f      	beq.n	800c97a <TIM_OC5_SetConfig+0x82>
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	4a17      	ldr	r2, [pc, #92]	@ (800c9bc <TIM_OC5_SetConfig+0xc4>)
 800c95e:	4293      	cmp	r3, r2
 800c960:	d00b      	beq.n	800c97a <TIM_OC5_SetConfig+0x82>
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	4a16      	ldr	r2, [pc, #88]	@ (800c9c0 <TIM_OC5_SetConfig+0xc8>)
 800c966:	4293      	cmp	r3, r2
 800c968:	d007      	beq.n	800c97a <TIM_OC5_SetConfig+0x82>
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	4a15      	ldr	r2, [pc, #84]	@ (800c9c4 <TIM_OC5_SetConfig+0xcc>)
 800c96e:	4293      	cmp	r3, r2
 800c970:	d003      	beq.n	800c97a <TIM_OC5_SetConfig+0x82>
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	4a14      	ldr	r2, [pc, #80]	@ (800c9c8 <TIM_OC5_SetConfig+0xd0>)
 800c976:	4293      	cmp	r3, r2
 800c978:	d109      	bne.n	800c98e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c97a:	697b      	ldr	r3, [r7, #20]
 800c97c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c980:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	695b      	ldr	r3, [r3, #20]
 800c986:	021b      	lsls	r3, r3, #8
 800c988:	697a      	ldr	r2, [r7, #20]
 800c98a:	4313      	orrs	r3, r2
 800c98c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	697a      	ldr	r2, [r7, #20]
 800c992:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	68fa      	ldr	r2, [r7, #12]
 800c998:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c99a:	683b      	ldr	r3, [r7, #0]
 800c99c:	685a      	ldr	r2, [r3, #4]
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	693a      	ldr	r2, [r7, #16]
 800c9a6:	621a      	str	r2, [r3, #32]
}
 800c9a8:	bf00      	nop
 800c9aa:	371c      	adds	r7, #28
 800c9ac:	46bd      	mov	sp, r7
 800c9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b2:	4770      	bx	lr
 800c9b4:	40012c00 	.word	0x40012c00
 800c9b8:	40013400 	.word	0x40013400
 800c9bc:	40014000 	.word	0x40014000
 800c9c0:	40014400 	.word	0x40014400
 800c9c4:	40014800 	.word	0x40014800
 800c9c8:	40015000 	.word	0x40015000

0800c9cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c9cc:	b480      	push	{r7}
 800c9ce:	b087      	sub	sp, #28
 800c9d0:	af00      	add	r7, sp, #0
 800c9d2:	6078      	str	r0, [r7, #4]
 800c9d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	6a1b      	ldr	r3, [r3, #32]
 800c9da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	6a1b      	ldr	r3, [r3, #32]
 800c9e0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	685b      	ldr	r3, [r3, #4]
 800c9ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c9f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c9fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c9fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ca00:	683b      	ldr	r3, [r7, #0]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	021b      	lsls	r3, r3, #8
 800ca06:	68fa      	ldr	r2, [r7, #12]
 800ca08:	4313      	orrs	r3, r2
 800ca0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ca0c:	693b      	ldr	r3, [r7, #16]
 800ca0e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ca12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ca14:	683b      	ldr	r3, [r7, #0]
 800ca16:	689b      	ldr	r3, [r3, #8]
 800ca18:	051b      	lsls	r3, r3, #20
 800ca1a:	693a      	ldr	r2, [r7, #16]
 800ca1c:	4313      	orrs	r3, r2
 800ca1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	4a1a      	ldr	r2, [pc, #104]	@ (800ca8c <TIM_OC6_SetConfig+0xc0>)
 800ca24:	4293      	cmp	r3, r2
 800ca26:	d013      	beq.n	800ca50 <TIM_OC6_SetConfig+0x84>
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	4a19      	ldr	r2, [pc, #100]	@ (800ca90 <TIM_OC6_SetConfig+0xc4>)
 800ca2c:	4293      	cmp	r3, r2
 800ca2e:	d00f      	beq.n	800ca50 <TIM_OC6_SetConfig+0x84>
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	4a18      	ldr	r2, [pc, #96]	@ (800ca94 <TIM_OC6_SetConfig+0xc8>)
 800ca34:	4293      	cmp	r3, r2
 800ca36:	d00b      	beq.n	800ca50 <TIM_OC6_SetConfig+0x84>
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	4a17      	ldr	r2, [pc, #92]	@ (800ca98 <TIM_OC6_SetConfig+0xcc>)
 800ca3c:	4293      	cmp	r3, r2
 800ca3e:	d007      	beq.n	800ca50 <TIM_OC6_SetConfig+0x84>
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	4a16      	ldr	r2, [pc, #88]	@ (800ca9c <TIM_OC6_SetConfig+0xd0>)
 800ca44:	4293      	cmp	r3, r2
 800ca46:	d003      	beq.n	800ca50 <TIM_OC6_SetConfig+0x84>
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	4a15      	ldr	r2, [pc, #84]	@ (800caa0 <TIM_OC6_SetConfig+0xd4>)
 800ca4c:	4293      	cmp	r3, r2
 800ca4e:	d109      	bne.n	800ca64 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ca50:	697b      	ldr	r3, [r7, #20]
 800ca52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ca56:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ca58:	683b      	ldr	r3, [r7, #0]
 800ca5a:	695b      	ldr	r3, [r3, #20]
 800ca5c:	029b      	lsls	r3, r3, #10
 800ca5e:	697a      	ldr	r2, [r7, #20]
 800ca60:	4313      	orrs	r3, r2
 800ca62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	697a      	ldr	r2, [r7, #20]
 800ca68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	68fa      	ldr	r2, [r7, #12]
 800ca6e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ca70:	683b      	ldr	r3, [r7, #0]
 800ca72:	685a      	ldr	r2, [r3, #4]
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	693a      	ldr	r2, [r7, #16]
 800ca7c:	621a      	str	r2, [r3, #32]
}
 800ca7e:	bf00      	nop
 800ca80:	371c      	adds	r7, #28
 800ca82:	46bd      	mov	sp, r7
 800ca84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca88:	4770      	bx	lr
 800ca8a:	bf00      	nop
 800ca8c:	40012c00 	.word	0x40012c00
 800ca90:	40013400 	.word	0x40013400
 800ca94:	40014000 	.word	0x40014000
 800ca98:	40014400 	.word	0x40014400
 800ca9c:	40014800 	.word	0x40014800
 800caa0:	40015000 	.word	0x40015000

0800caa4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800caa4:	b480      	push	{r7}
 800caa6:	b087      	sub	sp, #28
 800caa8:	af00      	add	r7, sp, #0
 800caaa:	60f8      	str	r0, [r7, #12]
 800caac:	60b9      	str	r1, [r7, #8]
 800caae:	607a      	str	r2, [r7, #4]
 800cab0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	6a1b      	ldr	r3, [r3, #32]
 800cab6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	6a1b      	ldr	r3, [r3, #32]
 800cabc:	f023 0201 	bic.w	r2, r3, #1
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	699b      	ldr	r3, [r3, #24]
 800cac8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	4a28      	ldr	r2, [pc, #160]	@ (800cb70 <TIM_TI1_SetConfig+0xcc>)
 800cace:	4293      	cmp	r3, r2
 800cad0:	d01b      	beq.n	800cb0a <TIM_TI1_SetConfig+0x66>
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cad8:	d017      	beq.n	800cb0a <TIM_TI1_SetConfig+0x66>
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	4a25      	ldr	r2, [pc, #148]	@ (800cb74 <TIM_TI1_SetConfig+0xd0>)
 800cade:	4293      	cmp	r3, r2
 800cae0:	d013      	beq.n	800cb0a <TIM_TI1_SetConfig+0x66>
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	4a24      	ldr	r2, [pc, #144]	@ (800cb78 <TIM_TI1_SetConfig+0xd4>)
 800cae6:	4293      	cmp	r3, r2
 800cae8:	d00f      	beq.n	800cb0a <TIM_TI1_SetConfig+0x66>
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	4a23      	ldr	r2, [pc, #140]	@ (800cb7c <TIM_TI1_SetConfig+0xd8>)
 800caee:	4293      	cmp	r3, r2
 800caf0:	d00b      	beq.n	800cb0a <TIM_TI1_SetConfig+0x66>
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	4a22      	ldr	r2, [pc, #136]	@ (800cb80 <TIM_TI1_SetConfig+0xdc>)
 800caf6:	4293      	cmp	r3, r2
 800caf8:	d007      	beq.n	800cb0a <TIM_TI1_SetConfig+0x66>
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	4a21      	ldr	r2, [pc, #132]	@ (800cb84 <TIM_TI1_SetConfig+0xe0>)
 800cafe:	4293      	cmp	r3, r2
 800cb00:	d003      	beq.n	800cb0a <TIM_TI1_SetConfig+0x66>
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	4a20      	ldr	r2, [pc, #128]	@ (800cb88 <TIM_TI1_SetConfig+0xe4>)
 800cb06:	4293      	cmp	r3, r2
 800cb08:	d101      	bne.n	800cb0e <TIM_TI1_SetConfig+0x6a>
 800cb0a:	2301      	movs	r3, #1
 800cb0c:	e000      	b.n	800cb10 <TIM_TI1_SetConfig+0x6c>
 800cb0e:	2300      	movs	r3, #0
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d008      	beq.n	800cb26 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800cb14:	697b      	ldr	r3, [r7, #20]
 800cb16:	f023 0303 	bic.w	r3, r3, #3
 800cb1a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800cb1c:	697a      	ldr	r2, [r7, #20]
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	4313      	orrs	r3, r2
 800cb22:	617b      	str	r3, [r7, #20]
 800cb24:	e003      	b.n	800cb2e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800cb26:	697b      	ldr	r3, [r7, #20]
 800cb28:	f043 0301 	orr.w	r3, r3, #1
 800cb2c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cb2e:	697b      	ldr	r3, [r7, #20]
 800cb30:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cb34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800cb36:	683b      	ldr	r3, [r7, #0]
 800cb38:	011b      	lsls	r3, r3, #4
 800cb3a:	b2db      	uxtb	r3, r3
 800cb3c:	697a      	ldr	r2, [r7, #20]
 800cb3e:	4313      	orrs	r3, r2
 800cb40:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cb42:	693b      	ldr	r3, [r7, #16]
 800cb44:	f023 030a 	bic.w	r3, r3, #10
 800cb48:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800cb4a:	68bb      	ldr	r3, [r7, #8]
 800cb4c:	f003 030a 	and.w	r3, r3, #10
 800cb50:	693a      	ldr	r2, [r7, #16]
 800cb52:	4313      	orrs	r3, r2
 800cb54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	697a      	ldr	r2, [r7, #20]
 800cb5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	693a      	ldr	r2, [r7, #16]
 800cb60:	621a      	str	r2, [r3, #32]
}
 800cb62:	bf00      	nop
 800cb64:	371c      	adds	r7, #28
 800cb66:	46bd      	mov	sp, r7
 800cb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6c:	4770      	bx	lr
 800cb6e:	bf00      	nop
 800cb70:	40012c00 	.word	0x40012c00
 800cb74:	40000400 	.word	0x40000400
 800cb78:	40000800 	.word	0x40000800
 800cb7c:	40000c00 	.word	0x40000c00
 800cb80:	40013400 	.word	0x40013400
 800cb84:	40014000 	.word	0x40014000
 800cb88:	40015000 	.word	0x40015000

0800cb8c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800cb8c:	b480      	push	{r7}
 800cb8e:	b087      	sub	sp, #28
 800cb90:	af00      	add	r7, sp, #0
 800cb92:	60f8      	str	r0, [r7, #12]
 800cb94:	60b9      	str	r1, [r7, #8]
 800cb96:	607a      	str	r2, [r7, #4]
 800cb98:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	6a1b      	ldr	r3, [r3, #32]
 800cb9e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	6a1b      	ldr	r3, [r3, #32]
 800cba4:	f023 0210 	bic.w	r2, r3, #16
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	699b      	ldr	r3, [r3, #24]
 800cbb0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800cbb2:	693b      	ldr	r3, [r7, #16]
 800cbb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cbb8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	021b      	lsls	r3, r3, #8
 800cbbe:	693a      	ldr	r2, [r7, #16]
 800cbc0:	4313      	orrs	r3, r2
 800cbc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cbc4:	693b      	ldr	r3, [r7, #16]
 800cbc6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800cbca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800cbcc:	683b      	ldr	r3, [r7, #0]
 800cbce:	031b      	lsls	r3, r3, #12
 800cbd0:	b29b      	uxth	r3, r3
 800cbd2:	693a      	ldr	r2, [r7, #16]
 800cbd4:	4313      	orrs	r3, r2
 800cbd6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cbd8:	697b      	ldr	r3, [r7, #20]
 800cbda:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800cbde:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800cbe0:	68bb      	ldr	r3, [r7, #8]
 800cbe2:	011b      	lsls	r3, r3, #4
 800cbe4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800cbe8:	697a      	ldr	r2, [r7, #20]
 800cbea:	4313      	orrs	r3, r2
 800cbec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	693a      	ldr	r2, [r7, #16]
 800cbf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	697a      	ldr	r2, [r7, #20]
 800cbf8:	621a      	str	r2, [r3, #32]
}
 800cbfa:	bf00      	nop
 800cbfc:	371c      	adds	r7, #28
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc04:	4770      	bx	lr

0800cc06 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800cc06:	b480      	push	{r7}
 800cc08:	b087      	sub	sp, #28
 800cc0a:	af00      	add	r7, sp, #0
 800cc0c:	60f8      	str	r0, [r7, #12]
 800cc0e:	60b9      	str	r1, [r7, #8]
 800cc10:	607a      	str	r2, [r7, #4]
 800cc12:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	6a1b      	ldr	r3, [r3, #32]
 800cc18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	6a1b      	ldr	r3, [r3, #32]
 800cc1e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	69db      	ldr	r3, [r3, #28]
 800cc2a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800cc2c:	693b      	ldr	r3, [r7, #16]
 800cc2e:	f023 0303 	bic.w	r3, r3, #3
 800cc32:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800cc34:	693a      	ldr	r2, [r7, #16]
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	4313      	orrs	r3, r2
 800cc3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800cc3c:	693b      	ldr	r3, [r7, #16]
 800cc3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cc42:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800cc44:	683b      	ldr	r3, [r7, #0]
 800cc46:	011b      	lsls	r3, r3, #4
 800cc48:	b2db      	uxtb	r3, r3
 800cc4a:	693a      	ldr	r2, [r7, #16]
 800cc4c:	4313      	orrs	r3, r2
 800cc4e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800cc50:	697b      	ldr	r3, [r7, #20]
 800cc52:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800cc56:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800cc58:	68bb      	ldr	r3, [r7, #8]
 800cc5a:	021b      	lsls	r3, r3, #8
 800cc5c:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800cc60:	697a      	ldr	r2, [r7, #20]
 800cc62:	4313      	orrs	r3, r2
 800cc64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	693a      	ldr	r2, [r7, #16]
 800cc6a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	697a      	ldr	r2, [r7, #20]
 800cc70:	621a      	str	r2, [r3, #32]
}
 800cc72:	bf00      	nop
 800cc74:	371c      	adds	r7, #28
 800cc76:	46bd      	mov	sp, r7
 800cc78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc7c:	4770      	bx	lr

0800cc7e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800cc7e:	b480      	push	{r7}
 800cc80:	b087      	sub	sp, #28
 800cc82:	af00      	add	r7, sp, #0
 800cc84:	60f8      	str	r0, [r7, #12]
 800cc86:	60b9      	str	r1, [r7, #8]
 800cc88:	607a      	str	r2, [r7, #4]
 800cc8a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	6a1b      	ldr	r3, [r3, #32]
 800cc90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	6a1b      	ldr	r3, [r3, #32]
 800cc96:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	69db      	ldr	r3, [r3, #28]
 800cca2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800cca4:	693b      	ldr	r3, [r7, #16]
 800cca6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ccaa:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	021b      	lsls	r3, r3, #8
 800ccb0:	693a      	ldr	r2, [r7, #16]
 800ccb2:	4313      	orrs	r3, r2
 800ccb4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800ccb6:	693b      	ldr	r3, [r7, #16]
 800ccb8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ccbc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ccbe:	683b      	ldr	r3, [r7, #0]
 800ccc0:	031b      	lsls	r3, r3, #12
 800ccc2:	b29b      	uxth	r3, r3
 800ccc4:	693a      	ldr	r2, [r7, #16]
 800ccc6:	4313      	orrs	r3, r2
 800ccc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800ccca:	697b      	ldr	r3, [r7, #20]
 800cccc:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800ccd0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ccd2:	68bb      	ldr	r3, [r7, #8]
 800ccd4:	031b      	lsls	r3, r3, #12
 800ccd6:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800ccda:	697a      	ldr	r2, [r7, #20]
 800ccdc:	4313      	orrs	r3, r2
 800ccde:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	693a      	ldr	r2, [r7, #16]
 800cce4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	697a      	ldr	r2, [r7, #20]
 800ccea:	621a      	str	r2, [r3, #32]
}
 800ccec:	bf00      	nop
 800ccee:	371c      	adds	r7, #28
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf6:	4770      	bx	lr

0800ccf8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ccf8:	b480      	push	{r7}
 800ccfa:	b087      	sub	sp, #28
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	60f8      	str	r0, [r7, #12]
 800cd00:	60b9      	str	r1, [r7, #8]
 800cd02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cd04:	68bb      	ldr	r3, [r7, #8]
 800cd06:	f003 031f 	and.w	r3, r3, #31
 800cd0a:	2201      	movs	r2, #1
 800cd0c:	fa02 f303 	lsl.w	r3, r2, r3
 800cd10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	6a1a      	ldr	r2, [r3, #32]
 800cd16:	697b      	ldr	r3, [r7, #20]
 800cd18:	43db      	mvns	r3, r3
 800cd1a:	401a      	ands	r2, r3
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	6a1a      	ldr	r2, [r3, #32]
 800cd24:	68bb      	ldr	r3, [r7, #8]
 800cd26:	f003 031f 	and.w	r3, r3, #31
 800cd2a:	6879      	ldr	r1, [r7, #4]
 800cd2c:	fa01 f303 	lsl.w	r3, r1, r3
 800cd30:	431a      	orrs	r2, r3
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	621a      	str	r2, [r3, #32]
}
 800cd36:	bf00      	nop
 800cd38:	371c      	adds	r7, #28
 800cd3a:	46bd      	mov	sp, r7
 800cd3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd40:	4770      	bx	lr
	...

0800cd44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cd44:	b480      	push	{r7}
 800cd46:	b085      	sub	sp, #20
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	6078      	str	r0, [r7, #4]
 800cd4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cd54:	2b01      	cmp	r3, #1
 800cd56:	d101      	bne.n	800cd5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cd58:	2302      	movs	r3, #2
 800cd5a:	e074      	b.n	800ce46 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	2201      	movs	r2, #1
 800cd60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	2202      	movs	r2, #2
 800cd68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	685b      	ldr	r3, [r3, #4]
 800cd72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	689b      	ldr	r3, [r3, #8]
 800cd7a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	4a34      	ldr	r2, [pc, #208]	@ (800ce54 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800cd82:	4293      	cmp	r3, r2
 800cd84:	d009      	beq.n	800cd9a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	4a33      	ldr	r2, [pc, #204]	@ (800ce58 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800cd8c:	4293      	cmp	r3, r2
 800cd8e:	d004      	beq.n	800cd9a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	4a31      	ldr	r2, [pc, #196]	@ (800ce5c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800cd96:	4293      	cmp	r3, r2
 800cd98:	d108      	bne.n	800cdac <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800cda0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cda2:	683b      	ldr	r3, [r7, #0]
 800cda4:	685b      	ldr	r3, [r3, #4]
 800cda6:	68fa      	ldr	r2, [r7, #12]
 800cda8:	4313      	orrs	r3, r2
 800cdaa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800cdb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cdb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cdb8:	683b      	ldr	r3, [r7, #0]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	68fa      	ldr	r2, [r7, #12]
 800cdbe:	4313      	orrs	r3, r2
 800cdc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	68fa      	ldr	r2, [r7, #12]
 800cdc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	4a21      	ldr	r2, [pc, #132]	@ (800ce54 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800cdd0:	4293      	cmp	r3, r2
 800cdd2:	d022      	beq.n	800ce1a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cddc:	d01d      	beq.n	800ce1a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	4a1f      	ldr	r2, [pc, #124]	@ (800ce60 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800cde4:	4293      	cmp	r3, r2
 800cde6:	d018      	beq.n	800ce1a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	4a1d      	ldr	r2, [pc, #116]	@ (800ce64 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800cdee:	4293      	cmp	r3, r2
 800cdf0:	d013      	beq.n	800ce1a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	4a1c      	ldr	r2, [pc, #112]	@ (800ce68 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800cdf8:	4293      	cmp	r3, r2
 800cdfa:	d00e      	beq.n	800ce1a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	4a15      	ldr	r2, [pc, #84]	@ (800ce58 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ce02:	4293      	cmp	r3, r2
 800ce04:	d009      	beq.n	800ce1a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	4a18      	ldr	r2, [pc, #96]	@ (800ce6c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ce0c:	4293      	cmp	r3, r2
 800ce0e:	d004      	beq.n	800ce1a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	4a11      	ldr	r2, [pc, #68]	@ (800ce5c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ce16:	4293      	cmp	r3, r2
 800ce18:	d10c      	bne.n	800ce34 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ce1a:	68bb      	ldr	r3, [r7, #8]
 800ce1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ce20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ce22:	683b      	ldr	r3, [r7, #0]
 800ce24:	689b      	ldr	r3, [r3, #8]
 800ce26:	68ba      	ldr	r2, [r7, #8]
 800ce28:	4313      	orrs	r3, r2
 800ce2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	68ba      	ldr	r2, [r7, #8]
 800ce32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	2201      	movs	r2, #1
 800ce38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	2200      	movs	r2, #0
 800ce40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ce44:	2300      	movs	r3, #0
}
 800ce46:	4618      	mov	r0, r3
 800ce48:	3714      	adds	r7, #20
 800ce4a:	46bd      	mov	sp, r7
 800ce4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce50:	4770      	bx	lr
 800ce52:	bf00      	nop
 800ce54:	40012c00 	.word	0x40012c00
 800ce58:	40013400 	.word	0x40013400
 800ce5c:	40015000 	.word	0x40015000
 800ce60:	40000400 	.word	0x40000400
 800ce64:	40000800 	.word	0x40000800
 800ce68:	40000c00 	.word	0x40000c00
 800ce6c:	40014000 	.word	0x40014000

0800ce70 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ce70:	b480      	push	{r7}
 800ce72:	b085      	sub	sp, #20
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]
 800ce78:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ce84:	2b01      	cmp	r3, #1
 800ce86:	d101      	bne.n	800ce8c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ce88:	2302      	movs	r3, #2
 800ce8a:	e078      	b.n	800cf7e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	2201      	movs	r2, #1
 800ce90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800ce9a:	683b      	ldr	r3, [r7, #0]
 800ce9c:	68db      	ldr	r3, [r3, #12]
 800ce9e:	4313      	orrs	r3, r2
 800cea0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800cea8:	683b      	ldr	r3, [r7, #0]
 800ceaa:	689b      	ldr	r3, [r3, #8]
 800ceac:	4313      	orrs	r3, r2
 800ceae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800ceb6:	683b      	ldr	r3, [r7, #0]
 800ceb8:	685b      	ldr	r3, [r3, #4]
 800ceba:	4313      	orrs	r3, r2
 800cebc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800cec4:	683b      	ldr	r3, [r7, #0]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	4313      	orrs	r3, r2
 800ceca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ced2:	683b      	ldr	r3, [r7, #0]
 800ced4:	691b      	ldr	r3, [r3, #16]
 800ced6:	4313      	orrs	r3, r2
 800ced8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800cee0:	683b      	ldr	r3, [r7, #0]
 800cee2:	695b      	ldr	r3, [r3, #20]
 800cee4:	4313      	orrs	r3, r2
 800cee6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cef2:	4313      	orrs	r3, r2
 800cef4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	699b      	ldr	r3, [r3, #24]
 800cf00:	041b      	lsls	r3, r3, #16
 800cf02:	4313      	orrs	r3, r2
 800cf04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	69db      	ldr	r3, [r3, #28]
 800cf10:	4313      	orrs	r3, r2
 800cf12:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	4a1c      	ldr	r2, [pc, #112]	@ (800cf8c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800cf1a:	4293      	cmp	r3, r2
 800cf1c:	d009      	beq.n	800cf32 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	4a1b      	ldr	r2, [pc, #108]	@ (800cf90 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800cf24:	4293      	cmp	r3, r2
 800cf26:	d004      	beq.n	800cf32 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	4a19      	ldr	r2, [pc, #100]	@ (800cf94 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800cf2e:	4293      	cmp	r3, r2
 800cf30:	d11c      	bne.n	800cf6c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800cf38:	683b      	ldr	r3, [r7, #0]
 800cf3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf3c:	051b      	lsls	r3, r3, #20
 800cf3e:	4313      	orrs	r3, r2
 800cf40:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800cf48:	683b      	ldr	r3, [r7, #0]
 800cf4a:	6a1b      	ldr	r3, [r3, #32]
 800cf4c:	4313      	orrs	r3, r2
 800cf4e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800cf56:	683b      	ldr	r3, [r7, #0]
 800cf58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf5a:	4313      	orrs	r3, r2
 800cf5c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800cf64:	683b      	ldr	r3, [r7, #0]
 800cf66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf68:	4313      	orrs	r3, r2
 800cf6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	68fa      	ldr	r2, [r7, #12]
 800cf72:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	2200      	movs	r2, #0
 800cf78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cf7c:	2300      	movs	r3, #0
}
 800cf7e:	4618      	mov	r0, r3
 800cf80:	3714      	adds	r7, #20
 800cf82:	46bd      	mov	sp, r7
 800cf84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf88:	4770      	bx	lr
 800cf8a:	bf00      	nop
 800cf8c:	40012c00 	.word	0x40012c00
 800cf90:	40013400 	.word	0x40013400
 800cf94:	40015000 	.word	0x40015000

0800cf98 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cf98:	b480      	push	{r7}
 800cf9a:	b083      	sub	sp, #12
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cfa0:	bf00      	nop
 800cfa2:	370c      	adds	r7, #12
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfaa:	4770      	bx	lr

0800cfac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cfac:	b480      	push	{r7}
 800cfae:	b083      	sub	sp, #12
 800cfb0:	af00      	add	r7, sp, #0
 800cfb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cfb4:	bf00      	nop
 800cfb6:	370c      	adds	r7, #12
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfbe:	4770      	bx	lr

0800cfc0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800cfc0:	b480      	push	{r7}
 800cfc2:	b083      	sub	sp, #12
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800cfc8:	bf00      	nop
 800cfca:	370c      	adds	r7, #12
 800cfcc:	46bd      	mov	sp, r7
 800cfce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd2:	4770      	bx	lr

0800cfd4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800cfd4:	b480      	push	{r7}
 800cfd6:	b083      	sub	sp, #12
 800cfd8:	af00      	add	r7, sp, #0
 800cfda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800cfdc:	bf00      	nop
 800cfde:	370c      	adds	r7, #12
 800cfe0:	46bd      	mov	sp, r7
 800cfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe6:	4770      	bx	lr

0800cfe8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800cfe8:	b480      	push	{r7}
 800cfea:	b083      	sub	sp, #12
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800cff0:	bf00      	nop
 800cff2:	370c      	adds	r7, #12
 800cff4:	46bd      	mov	sp, r7
 800cff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cffa:	4770      	bx	lr

0800cffc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800cffc:	b480      	push	{r7}
 800cffe:	b083      	sub	sp, #12
 800d000:	af00      	add	r7, sp, #0
 800d002:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800d004:	bf00      	nop
 800d006:	370c      	adds	r7, #12
 800d008:	46bd      	mov	sp, r7
 800d00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00e:	4770      	bx	lr

0800d010 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800d010:	b480      	push	{r7}
 800d012:	b083      	sub	sp, #12
 800d014:	af00      	add	r7, sp, #0
 800d016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800d018:	bf00      	nop
 800d01a:	370c      	adds	r7, #12
 800d01c:	46bd      	mov	sp, r7
 800d01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d022:	4770      	bx	lr

0800d024 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d024:	b580      	push	{r7, lr}
 800d026:	b082      	sub	sp, #8
 800d028:	af00      	add	r7, sp, #0
 800d02a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d101      	bne.n	800d036 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d032:	2301      	movs	r3, #1
 800d034:	e042      	b.n	800d0bc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d106      	bne.n	800d04e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	2200      	movs	r2, #0
 800d044:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d048:	6878      	ldr	r0, [r7, #4]
 800d04a:	f7f8 fe9b 	bl	8005d84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	2224      	movs	r2, #36	@ 0x24
 800d052:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	681a      	ldr	r2, [r3, #0]
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	f022 0201 	bic.w	r2, r2, #1
 800d064:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d002      	beq.n	800d074 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d06e:	6878      	ldr	r0, [r7, #4]
 800d070:	f001 f8c6 	bl	800e200 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d074:	6878      	ldr	r0, [r7, #4]
 800d076:	f000 fdc7 	bl	800dc08 <UART_SetConfig>
 800d07a:	4603      	mov	r3, r0
 800d07c:	2b01      	cmp	r3, #1
 800d07e:	d101      	bne.n	800d084 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800d080:	2301      	movs	r3, #1
 800d082:	e01b      	b.n	800d0bc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	685a      	ldr	r2, [r3, #4]
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d092:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	689a      	ldr	r2, [r3, #8]
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d0a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	681a      	ldr	r2, [r3, #0]
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	f042 0201 	orr.w	r2, r2, #1
 800d0b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d0b4:	6878      	ldr	r0, [r7, #4]
 800d0b6:	f001 f945 	bl	800e344 <UART_CheckIdleState>
 800d0ba:	4603      	mov	r3, r0
}
 800d0bc:	4618      	mov	r0, r3
 800d0be:	3708      	adds	r7, #8
 800d0c0:	46bd      	mov	sp, r7
 800d0c2:	bd80      	pop	{r7, pc}

0800d0c4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d0c4:	b580      	push	{r7, lr}
 800d0c6:	b08a      	sub	sp, #40	@ 0x28
 800d0c8:	af02      	add	r7, sp, #8
 800d0ca:	60f8      	str	r0, [r7, #12]
 800d0cc:	60b9      	str	r1, [r7, #8]
 800d0ce:	603b      	str	r3, [r7, #0]
 800d0d0:	4613      	mov	r3, r2
 800d0d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d0da:	2b20      	cmp	r3, #32
 800d0dc:	d17b      	bne.n	800d1d6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800d0de:	68bb      	ldr	r3, [r7, #8]
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d002      	beq.n	800d0ea <HAL_UART_Transmit+0x26>
 800d0e4:	88fb      	ldrh	r3, [r7, #6]
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d101      	bne.n	800d0ee <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800d0ea:	2301      	movs	r3, #1
 800d0ec:	e074      	b.n	800d1d8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	2200      	movs	r2, #0
 800d0f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	2221      	movs	r2, #33	@ 0x21
 800d0fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d0fe:	f7fa f88b 	bl	8007218 <HAL_GetTick>
 800d102:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	88fa      	ldrh	r2, [r7, #6]
 800d108:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	88fa      	ldrh	r2, [r7, #6]
 800d110:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	689b      	ldr	r3, [r3, #8]
 800d118:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d11c:	d108      	bne.n	800d130 <HAL_UART_Transmit+0x6c>
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	691b      	ldr	r3, [r3, #16]
 800d122:	2b00      	cmp	r3, #0
 800d124:	d104      	bne.n	800d130 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d126:	2300      	movs	r3, #0
 800d128:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d12a:	68bb      	ldr	r3, [r7, #8]
 800d12c:	61bb      	str	r3, [r7, #24]
 800d12e:	e003      	b.n	800d138 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d130:	68bb      	ldr	r3, [r7, #8]
 800d132:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d134:	2300      	movs	r3, #0
 800d136:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d138:	e030      	b.n	800d19c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	9300      	str	r3, [sp, #0]
 800d13e:	697b      	ldr	r3, [r7, #20]
 800d140:	2200      	movs	r2, #0
 800d142:	2180      	movs	r1, #128	@ 0x80
 800d144:	68f8      	ldr	r0, [r7, #12]
 800d146:	f001 f9a7 	bl	800e498 <UART_WaitOnFlagUntilTimeout>
 800d14a:	4603      	mov	r3, r0
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d005      	beq.n	800d15c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	2220      	movs	r2, #32
 800d154:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800d158:	2303      	movs	r3, #3
 800d15a:	e03d      	b.n	800d1d8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800d15c:	69fb      	ldr	r3, [r7, #28]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d10b      	bne.n	800d17a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d162:	69bb      	ldr	r3, [r7, #24]
 800d164:	881b      	ldrh	r3, [r3, #0]
 800d166:	461a      	mov	r2, r3
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d170:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800d172:	69bb      	ldr	r3, [r7, #24]
 800d174:	3302      	adds	r3, #2
 800d176:	61bb      	str	r3, [r7, #24]
 800d178:	e007      	b.n	800d18a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d17a:	69fb      	ldr	r3, [r7, #28]
 800d17c:	781a      	ldrb	r2, [r3, #0]
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800d184:	69fb      	ldr	r3, [r7, #28]
 800d186:	3301      	adds	r3, #1
 800d188:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d190:	b29b      	uxth	r3, r3
 800d192:	3b01      	subs	r3, #1
 800d194:	b29a      	uxth	r2, r3
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d1a2:	b29b      	uxth	r3, r3
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d1c8      	bne.n	800d13a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d1a8:	683b      	ldr	r3, [r7, #0]
 800d1aa:	9300      	str	r3, [sp, #0]
 800d1ac:	697b      	ldr	r3, [r7, #20]
 800d1ae:	2200      	movs	r2, #0
 800d1b0:	2140      	movs	r1, #64	@ 0x40
 800d1b2:	68f8      	ldr	r0, [r7, #12]
 800d1b4:	f001 f970 	bl	800e498 <UART_WaitOnFlagUntilTimeout>
 800d1b8:	4603      	mov	r3, r0
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d005      	beq.n	800d1ca <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	2220      	movs	r2, #32
 800d1c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800d1c6:	2303      	movs	r3, #3
 800d1c8:	e006      	b.n	800d1d8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	2220      	movs	r2, #32
 800d1ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	e000      	b.n	800d1d8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800d1d6:	2302      	movs	r3, #2
  }
}
 800d1d8:	4618      	mov	r0, r3
 800d1da:	3720      	adds	r7, #32
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	bd80      	pop	{r7, pc}

0800d1e0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	b08a      	sub	sp, #40	@ 0x28
 800d1e4:	af02      	add	r7, sp, #8
 800d1e6:	60f8      	str	r0, [r7, #12]
 800d1e8:	60b9      	str	r1, [r7, #8]
 800d1ea:	603b      	str	r3, [r7, #0]
 800d1ec:	4613      	mov	r3, r2
 800d1ee:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d1f6:	2b20      	cmp	r3, #32
 800d1f8:	f040 80b5 	bne.w	800d366 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800d1fc:	68bb      	ldr	r3, [r7, #8]
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d002      	beq.n	800d208 <HAL_UART_Receive+0x28>
 800d202:	88fb      	ldrh	r3, [r7, #6]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d101      	bne.n	800d20c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800d208:	2301      	movs	r3, #1
 800d20a:	e0ad      	b.n	800d368 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	2200      	movs	r2, #0
 800d210:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	2222      	movs	r2, #34	@ 0x22
 800d218:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	2200      	movs	r2, #0
 800d220:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d222:	f7f9 fff9 	bl	8007218 <HAL_GetTick>
 800d226:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	88fa      	ldrh	r2, [r7, #6]
 800d22c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	88fa      	ldrh	r2, [r7, #6]
 800d234:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	689b      	ldr	r3, [r3, #8]
 800d23c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d240:	d10e      	bne.n	800d260 <HAL_UART_Receive+0x80>
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	691b      	ldr	r3, [r3, #16]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d105      	bne.n	800d256 <HAL_UART_Receive+0x76>
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800d250:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d254:	e02d      	b.n	800d2b2 <HAL_UART_Receive+0xd2>
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	22ff      	movs	r2, #255	@ 0xff
 800d25a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d25e:	e028      	b.n	800d2b2 <HAL_UART_Receive+0xd2>
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	689b      	ldr	r3, [r3, #8]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d10d      	bne.n	800d284 <HAL_UART_Receive+0xa4>
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	691b      	ldr	r3, [r3, #16]
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d104      	bne.n	800d27a <HAL_UART_Receive+0x9a>
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	22ff      	movs	r2, #255	@ 0xff
 800d274:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d278:	e01b      	b.n	800d2b2 <HAL_UART_Receive+0xd2>
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	227f      	movs	r2, #127	@ 0x7f
 800d27e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d282:	e016      	b.n	800d2b2 <HAL_UART_Receive+0xd2>
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	689b      	ldr	r3, [r3, #8]
 800d288:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d28c:	d10d      	bne.n	800d2aa <HAL_UART_Receive+0xca>
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	691b      	ldr	r3, [r3, #16]
 800d292:	2b00      	cmp	r3, #0
 800d294:	d104      	bne.n	800d2a0 <HAL_UART_Receive+0xc0>
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	227f      	movs	r2, #127	@ 0x7f
 800d29a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d29e:	e008      	b.n	800d2b2 <HAL_UART_Receive+0xd2>
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	223f      	movs	r2, #63	@ 0x3f
 800d2a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d2a8:	e003      	b.n	800d2b2 <HAL_UART_Receive+0xd2>
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	2200      	movs	r2, #0
 800d2ae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d2b8:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	689b      	ldr	r3, [r3, #8]
 800d2be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d2c2:	d108      	bne.n	800d2d6 <HAL_UART_Receive+0xf6>
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	691b      	ldr	r3, [r3, #16]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d104      	bne.n	800d2d6 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d2d0:	68bb      	ldr	r3, [r7, #8]
 800d2d2:	61bb      	str	r3, [r7, #24]
 800d2d4:	e003      	b.n	800d2de <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800d2d6:	68bb      	ldr	r3, [r7, #8]
 800d2d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d2da:	2300      	movs	r3, #0
 800d2dc:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800d2de:	e036      	b.n	800d34e <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800d2e0:	683b      	ldr	r3, [r7, #0]
 800d2e2:	9300      	str	r3, [sp, #0]
 800d2e4:	697b      	ldr	r3, [r7, #20]
 800d2e6:	2200      	movs	r2, #0
 800d2e8:	2120      	movs	r1, #32
 800d2ea:	68f8      	ldr	r0, [r7, #12]
 800d2ec:	f001 f8d4 	bl	800e498 <UART_WaitOnFlagUntilTimeout>
 800d2f0:	4603      	mov	r3, r0
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d005      	beq.n	800d302 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	2220      	movs	r2, #32
 800d2fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800d2fe:	2303      	movs	r3, #3
 800d300:	e032      	b.n	800d368 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800d302:	69fb      	ldr	r3, [r7, #28]
 800d304:	2b00      	cmp	r3, #0
 800d306:	d10c      	bne.n	800d322 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d30e:	b29a      	uxth	r2, r3
 800d310:	8a7b      	ldrh	r3, [r7, #18]
 800d312:	4013      	ands	r3, r2
 800d314:	b29a      	uxth	r2, r3
 800d316:	69bb      	ldr	r3, [r7, #24]
 800d318:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800d31a:	69bb      	ldr	r3, [r7, #24]
 800d31c:	3302      	adds	r3, #2
 800d31e:	61bb      	str	r3, [r7, #24]
 800d320:	e00c      	b.n	800d33c <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d328:	b2da      	uxtb	r2, r3
 800d32a:	8a7b      	ldrh	r3, [r7, #18]
 800d32c:	b2db      	uxtb	r3, r3
 800d32e:	4013      	ands	r3, r2
 800d330:	b2da      	uxtb	r2, r3
 800d332:	69fb      	ldr	r3, [r7, #28]
 800d334:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800d336:	69fb      	ldr	r3, [r7, #28]
 800d338:	3301      	adds	r3, #1
 800d33a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d342:	b29b      	uxth	r3, r3
 800d344:	3b01      	subs	r3, #1
 800d346:	b29a      	uxth	r2, r3
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d354:	b29b      	uxth	r3, r3
 800d356:	2b00      	cmp	r3, #0
 800d358:	d1c2      	bne.n	800d2e0 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	2220      	movs	r2, #32
 800d35e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800d362:	2300      	movs	r3, #0
 800d364:	e000      	b.n	800d368 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800d366:	2302      	movs	r3, #2
  }
}
 800d368:	4618      	mov	r0, r3
 800d36a:	3720      	adds	r7, #32
 800d36c:	46bd      	mov	sp, r7
 800d36e:	bd80      	pop	{r7, pc}

0800d370 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800d370:	b480      	push	{r7}
 800d372:	b091      	sub	sp, #68	@ 0x44
 800d374:	af00      	add	r7, sp, #0
 800d376:	60f8      	str	r0, [r7, #12]
 800d378:	60b9      	str	r1, [r7, #8]
 800d37a:	4613      	mov	r3, r2
 800d37c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d384:	2b20      	cmp	r3, #32
 800d386:	d178      	bne.n	800d47a <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800d388:	68bb      	ldr	r3, [r7, #8]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d002      	beq.n	800d394 <HAL_UART_Transmit_IT+0x24>
 800d38e:	88fb      	ldrh	r3, [r7, #6]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d101      	bne.n	800d398 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800d394:	2301      	movs	r3, #1
 800d396:	e071      	b.n	800d47c <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	68ba      	ldr	r2, [r7, #8]
 800d39c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	88fa      	ldrh	r2, [r7, #6]
 800d3a2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	88fa      	ldrh	r2, [r7, #6]
 800d3aa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	2200      	movs	r2, #0
 800d3b2:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	2221      	movs	r2, #33	@ 0x21
 800d3c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d3c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d3cc:	d12a      	bne.n	800d424 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	689b      	ldr	r3, [r3, #8]
 800d3d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d3d6:	d107      	bne.n	800d3e8 <HAL_UART_Transmit_IT+0x78>
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	691b      	ldr	r3, [r3, #16]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d103      	bne.n	800d3e8 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	4a29      	ldr	r2, [pc, #164]	@ (800d488 <HAL_UART_Transmit_IT+0x118>)
 800d3e4:	679a      	str	r2, [r3, #120]	@ 0x78
 800d3e6:	e002      	b.n	800d3ee <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	4a28      	ldr	r2, [pc, #160]	@ (800d48c <HAL_UART_Transmit_IT+0x11c>)
 800d3ec:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	3308      	adds	r3, #8
 800d3f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3f8:	e853 3f00 	ldrex	r3, [r3]
 800d3fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d3fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d400:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800d404:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	3308      	adds	r3, #8
 800d40c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d40e:	637a      	str	r2, [r7, #52]	@ 0x34
 800d410:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d412:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d414:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d416:	e841 2300 	strex	r3, r2, [r1]
 800d41a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d41c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d1e5      	bne.n	800d3ee <HAL_UART_Transmit_IT+0x7e>
 800d422:	e028      	b.n	800d476 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	689b      	ldr	r3, [r3, #8]
 800d428:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d42c:	d107      	bne.n	800d43e <HAL_UART_Transmit_IT+0xce>
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	691b      	ldr	r3, [r3, #16]
 800d432:	2b00      	cmp	r3, #0
 800d434:	d103      	bne.n	800d43e <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	4a15      	ldr	r2, [pc, #84]	@ (800d490 <HAL_UART_Transmit_IT+0x120>)
 800d43a:	679a      	str	r2, [r3, #120]	@ 0x78
 800d43c:	e002      	b.n	800d444 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	4a14      	ldr	r2, [pc, #80]	@ (800d494 <HAL_UART_Transmit_IT+0x124>)
 800d442:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d44a:	697b      	ldr	r3, [r7, #20]
 800d44c:	e853 3f00 	ldrex	r3, [r3]
 800d450:	613b      	str	r3, [r7, #16]
   return(result);
 800d452:	693b      	ldr	r3, [r7, #16]
 800d454:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d458:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	461a      	mov	r2, r3
 800d460:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d462:	623b      	str	r3, [r7, #32]
 800d464:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d466:	69f9      	ldr	r1, [r7, #28]
 800d468:	6a3a      	ldr	r2, [r7, #32]
 800d46a:	e841 2300 	strex	r3, r2, [r1]
 800d46e:	61bb      	str	r3, [r7, #24]
   return(result);
 800d470:	69bb      	ldr	r3, [r7, #24]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d1e6      	bne.n	800d444 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800d476:	2300      	movs	r3, #0
 800d478:	e000      	b.n	800d47c <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800d47a:	2302      	movs	r3, #2
  }
}
 800d47c:	4618      	mov	r0, r3
 800d47e:	3744      	adds	r7, #68	@ 0x44
 800d480:	46bd      	mov	sp, r7
 800d482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d486:	4770      	bx	lr
 800d488:	0800eb03 	.word	0x0800eb03
 800d48c:	0800ea23 	.word	0x0800ea23
 800d490:	0800e961 	.word	0x0800e961
 800d494:	0800e8a9 	.word	0x0800e8a9

0800d498 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	b08a      	sub	sp, #40	@ 0x28
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	60f8      	str	r0, [r7, #12]
 800d4a0:	60b9      	str	r1, [r7, #8]
 800d4a2:	4613      	mov	r3, r2
 800d4a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d4ac:	2b20      	cmp	r3, #32
 800d4ae:	d137      	bne.n	800d520 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800d4b0:	68bb      	ldr	r3, [r7, #8]
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d002      	beq.n	800d4bc <HAL_UART_Receive_IT+0x24>
 800d4b6:	88fb      	ldrh	r3, [r7, #6]
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d101      	bne.n	800d4c0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800d4bc:	2301      	movs	r3, #1
 800d4be:	e030      	b.n	800d522 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	2200      	movs	r2, #0
 800d4c4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	4a18      	ldr	r2, [pc, #96]	@ (800d52c <HAL_UART_Receive_IT+0x94>)
 800d4cc:	4293      	cmp	r3, r2
 800d4ce:	d01f      	beq.n	800d510 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	685b      	ldr	r3, [r3, #4]
 800d4d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d018      	beq.n	800d510 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4e4:	697b      	ldr	r3, [r7, #20]
 800d4e6:	e853 3f00 	ldrex	r3, [r3]
 800d4ea:	613b      	str	r3, [r7, #16]
   return(result);
 800d4ec:	693b      	ldr	r3, [r7, #16]
 800d4ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d4f2:	627b      	str	r3, [r7, #36]	@ 0x24
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	461a      	mov	r2, r3
 800d4fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4fc:	623b      	str	r3, [r7, #32]
 800d4fe:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d500:	69f9      	ldr	r1, [r7, #28]
 800d502:	6a3a      	ldr	r2, [r7, #32]
 800d504:	e841 2300 	strex	r3, r2, [r1]
 800d508:	61bb      	str	r3, [r7, #24]
   return(result);
 800d50a:	69bb      	ldr	r3, [r7, #24]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d1e6      	bne.n	800d4de <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800d510:	88fb      	ldrh	r3, [r7, #6]
 800d512:	461a      	mov	r2, r3
 800d514:	68b9      	ldr	r1, [r7, #8]
 800d516:	68f8      	ldr	r0, [r7, #12]
 800d518:	f001 f82c 	bl	800e574 <UART_Start_Receive_IT>
 800d51c:	4603      	mov	r3, r0
 800d51e:	e000      	b.n	800d522 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d520:	2302      	movs	r3, #2
  }
}
 800d522:	4618      	mov	r0, r3
 800d524:	3728      	adds	r7, #40	@ 0x28
 800d526:	46bd      	mov	sp, r7
 800d528:	bd80      	pop	{r7, pc}
 800d52a:	bf00      	nop
 800d52c:	40008000 	.word	0x40008000

0800d530 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d530:	b580      	push	{r7, lr}
 800d532:	b0ba      	sub	sp, #232	@ 0xe8
 800d534:	af00      	add	r7, sp, #0
 800d536:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	69db      	ldr	r3, [r3, #28]
 800d53e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	689b      	ldr	r3, [r3, #8]
 800d552:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d556:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800d55a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800d55e:	4013      	ands	r3, r2
 800d560:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800d564:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d11b      	bne.n	800d5a4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d56c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d570:	f003 0320 	and.w	r3, r3, #32
 800d574:	2b00      	cmp	r3, #0
 800d576:	d015      	beq.n	800d5a4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d578:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d57c:	f003 0320 	and.w	r3, r3, #32
 800d580:	2b00      	cmp	r3, #0
 800d582:	d105      	bne.n	800d590 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d584:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d588:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d009      	beq.n	800d5a4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d594:	2b00      	cmp	r3, #0
 800d596:	f000 8300 	beq.w	800db9a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d59e:	6878      	ldr	r0, [r7, #4]
 800d5a0:	4798      	blx	r3
      }
      return;
 800d5a2:	e2fa      	b.n	800db9a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d5a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	f000 8123 	beq.w	800d7f4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d5ae:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d5b2:	4b8d      	ldr	r3, [pc, #564]	@ (800d7e8 <HAL_UART_IRQHandler+0x2b8>)
 800d5b4:	4013      	ands	r3, r2
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d106      	bne.n	800d5c8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d5ba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800d5be:	4b8b      	ldr	r3, [pc, #556]	@ (800d7ec <HAL_UART_IRQHandler+0x2bc>)
 800d5c0:	4013      	ands	r3, r2
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	f000 8116 	beq.w	800d7f4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d5c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d5cc:	f003 0301 	and.w	r3, r3, #1
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d011      	beq.n	800d5f8 <HAL_UART_IRQHandler+0xc8>
 800d5d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d5d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d00b      	beq.n	800d5f8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	2201      	movs	r2, #1
 800d5e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d5ee:	f043 0201 	orr.w	r2, r3, #1
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d5f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d5fc:	f003 0302 	and.w	r3, r3, #2
 800d600:	2b00      	cmp	r3, #0
 800d602:	d011      	beq.n	800d628 <HAL_UART_IRQHandler+0xf8>
 800d604:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d608:	f003 0301 	and.w	r3, r3, #1
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d00b      	beq.n	800d628 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	2202      	movs	r2, #2
 800d616:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d61e:	f043 0204 	orr.w	r2, r3, #4
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d62c:	f003 0304 	and.w	r3, r3, #4
 800d630:	2b00      	cmp	r3, #0
 800d632:	d011      	beq.n	800d658 <HAL_UART_IRQHandler+0x128>
 800d634:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d638:	f003 0301 	and.w	r3, r3, #1
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d00b      	beq.n	800d658 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	2204      	movs	r2, #4
 800d646:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d64e:	f043 0202 	orr.w	r2, r3, #2
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d658:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d65c:	f003 0308 	and.w	r3, r3, #8
 800d660:	2b00      	cmp	r3, #0
 800d662:	d017      	beq.n	800d694 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d664:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d668:	f003 0320 	and.w	r3, r3, #32
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d105      	bne.n	800d67c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800d670:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d674:	4b5c      	ldr	r3, [pc, #368]	@ (800d7e8 <HAL_UART_IRQHandler+0x2b8>)
 800d676:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d00b      	beq.n	800d694 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	2208      	movs	r2, #8
 800d682:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d68a:	f043 0208 	orr.w	r2, r3, #8
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d698:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d012      	beq.n	800d6c6 <HAL_UART_IRQHandler+0x196>
 800d6a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d6a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d00c      	beq.n	800d6c6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d6b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d6bc:	f043 0220 	orr.w	r2, r3, #32
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	f000 8266 	beq.w	800db9e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d6d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d6d6:	f003 0320 	and.w	r3, r3, #32
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d013      	beq.n	800d706 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d6de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d6e2:	f003 0320 	and.w	r3, r3, #32
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d105      	bne.n	800d6f6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d6ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d6ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d007      	beq.n	800d706 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d003      	beq.n	800d706 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d702:	6878      	ldr	r0, [r7, #4]
 800d704:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d70c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	689b      	ldr	r3, [r3, #8]
 800d716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d71a:	2b40      	cmp	r3, #64	@ 0x40
 800d71c:	d005      	beq.n	800d72a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d71e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d722:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d726:	2b00      	cmp	r3, #0
 800d728:	d054      	beq.n	800d7d4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d72a:	6878      	ldr	r0, [r7, #4]
 800d72c:	f001 f844 	bl	800e7b8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	689b      	ldr	r3, [r3, #8]
 800d736:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d73a:	2b40      	cmp	r3, #64	@ 0x40
 800d73c:	d146      	bne.n	800d7cc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	3308      	adds	r3, #8
 800d744:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d748:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d74c:	e853 3f00 	ldrex	r3, [r3]
 800d750:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800d754:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d758:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d75c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	3308      	adds	r3, #8
 800d766:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800d76a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800d76e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d772:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800d776:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d77a:	e841 2300 	strex	r3, r2, [r1]
 800d77e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800d782:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d786:	2b00      	cmp	r3, #0
 800d788:	d1d9      	bne.n	800d73e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d790:	2b00      	cmp	r3, #0
 800d792:	d017      	beq.n	800d7c4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d79a:	4a15      	ldr	r2, [pc, #84]	@ (800d7f0 <HAL_UART_IRQHandler+0x2c0>)
 800d79c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	f7fa f8d6 	bl	8007956 <HAL_DMA_Abort_IT>
 800d7aa:	4603      	mov	r3, r0
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d019      	beq.n	800d7e4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d7b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7b8:	687a      	ldr	r2, [r7, #4]
 800d7ba:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800d7be:	4610      	mov	r0, r2
 800d7c0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7c2:	e00f      	b.n	800d7e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d7c4:	6878      	ldr	r0, [r7, #4]
 800d7c6:	f000 fa09 	bl	800dbdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7ca:	e00b      	b.n	800d7e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d7cc:	6878      	ldr	r0, [r7, #4]
 800d7ce:	f000 fa05 	bl	800dbdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7d2:	e007      	b.n	800d7e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d7d4:	6878      	ldr	r0, [r7, #4]
 800d7d6:	f000 fa01 	bl	800dbdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	2200      	movs	r2, #0
 800d7de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800d7e2:	e1dc      	b.n	800db9e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7e4:	bf00      	nop
    return;
 800d7e6:	e1da      	b.n	800db9e <HAL_UART_IRQHandler+0x66e>
 800d7e8:	10000001 	.word	0x10000001
 800d7ec:	04000120 	.word	0x04000120
 800d7f0:	0800e885 	.word	0x0800e885

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d7f8:	2b01      	cmp	r3, #1
 800d7fa:	f040 8170 	bne.w	800dade <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d7fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d802:	f003 0310 	and.w	r3, r3, #16
 800d806:	2b00      	cmp	r3, #0
 800d808:	f000 8169 	beq.w	800dade <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d80c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d810:	f003 0310 	and.w	r3, r3, #16
 800d814:	2b00      	cmp	r3, #0
 800d816:	f000 8162 	beq.w	800dade <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	2210      	movs	r2, #16
 800d820:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	689b      	ldr	r3, [r3, #8]
 800d828:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d82c:	2b40      	cmp	r3, #64	@ 0x40
 800d82e:	f040 80d8 	bne.w	800d9e2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	685b      	ldr	r3, [r3, #4]
 800d83c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d840:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800d844:	2b00      	cmp	r3, #0
 800d846:	f000 80af 	beq.w	800d9a8 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d850:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d854:	429a      	cmp	r2, r3
 800d856:	f080 80a7 	bcs.w	800d9a8 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d860:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	f003 0320 	and.w	r3, r3, #32
 800d872:	2b00      	cmp	r3, #0
 800d874:	f040 8087 	bne.w	800d986 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d880:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d884:	e853 3f00 	ldrex	r3, [r3]
 800d888:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800d88c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d890:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d894:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	461a      	mov	r2, r3
 800d89e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800d8a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d8a6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8aa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d8ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d8b2:	e841 2300 	strex	r3, r2, [r1]
 800d8b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800d8ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d1da      	bne.n	800d878 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	3308      	adds	r3, #8
 800d8c8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d8cc:	e853 3f00 	ldrex	r3, [r3]
 800d8d0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d8d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d8d4:	f023 0301 	bic.w	r3, r3, #1
 800d8d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	3308      	adds	r3, #8
 800d8e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d8e6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d8ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8ec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d8ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d8f2:	e841 2300 	strex	r3, r2, [r1]
 800d8f6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d8f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d1e1      	bne.n	800d8c2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	3308      	adds	r3, #8
 800d904:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d906:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d908:	e853 3f00 	ldrex	r3, [r3]
 800d90c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d90e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d910:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d914:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	3308      	adds	r3, #8
 800d91e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d922:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d924:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d926:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d928:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d92a:	e841 2300 	strex	r3, r2, [r1]
 800d92e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d930:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d932:	2b00      	cmp	r3, #0
 800d934:	d1e3      	bne.n	800d8fe <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	2220      	movs	r2, #32
 800d93a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	2200      	movs	r2, #0
 800d942:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d94a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d94c:	e853 3f00 	ldrex	r3, [r3]
 800d950:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d952:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d954:	f023 0310 	bic.w	r3, r3, #16
 800d958:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	461a      	mov	r2, r3
 800d962:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d966:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d968:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d96a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d96c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d96e:	e841 2300 	strex	r3, r2, [r1]
 800d972:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d974:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d976:	2b00      	cmp	r3, #0
 800d978:	d1e4      	bne.n	800d944 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d980:	4618      	mov	r0, r3
 800d982:	f7f9 ff8f 	bl	80078a4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	2202      	movs	r2, #2
 800d98a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d998:	b29b      	uxth	r3, r3
 800d99a:	1ad3      	subs	r3, r2, r3
 800d99c:	b29b      	uxth	r3, r3
 800d99e:	4619      	mov	r1, r3
 800d9a0:	6878      	ldr	r0, [r7, #4]
 800d9a2:	f000 f925 	bl	800dbf0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800d9a6:	e0fc      	b.n	800dba2 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d9ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d9b2:	429a      	cmp	r2, r3
 800d9b4:	f040 80f5 	bne.w	800dba2 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	f003 0320 	and.w	r3, r3, #32
 800d9c6:	2b20      	cmp	r3, #32
 800d9c8:	f040 80eb 	bne.w	800dba2 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2202      	movs	r2, #2
 800d9d0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d9d8:	4619      	mov	r1, r3
 800d9da:	6878      	ldr	r0, [r7, #4]
 800d9dc:	f000 f908 	bl	800dbf0 <HAL_UARTEx_RxEventCallback>
      return;
 800d9e0:	e0df      	b.n	800dba2 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d9ee:	b29b      	uxth	r3, r3
 800d9f0:	1ad3      	subs	r3, r2, r3
 800d9f2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d9fc:	b29b      	uxth	r3, r3
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	f000 80d1 	beq.w	800dba6 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800da04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800da08:	2b00      	cmp	r3, #0
 800da0a:	f000 80cc 	beq.w	800dba6 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da16:	e853 3f00 	ldrex	r3, [r3]
 800da1a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800da1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800da22:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	461a      	mov	r2, r3
 800da2c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800da30:	647b      	str	r3, [r7, #68]	@ 0x44
 800da32:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800da36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800da38:	e841 2300 	strex	r3, r2, [r1]
 800da3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800da3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da40:	2b00      	cmp	r3, #0
 800da42:	d1e4      	bne.n	800da0e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	3308      	adds	r3, #8
 800da4a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da4e:	e853 3f00 	ldrex	r3, [r3]
 800da52:	623b      	str	r3, [r7, #32]
   return(result);
 800da54:	6a3b      	ldr	r3, [r7, #32]
 800da56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800da5a:	f023 0301 	bic.w	r3, r3, #1
 800da5e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	3308      	adds	r3, #8
 800da68:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800da6c:	633a      	str	r2, [r7, #48]	@ 0x30
 800da6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da70:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800da72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da74:	e841 2300 	strex	r3, r2, [r1]
 800da78:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800da7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d1e1      	bne.n	800da44 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	2220      	movs	r2, #32
 800da84:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	2200      	movs	r2, #0
 800da8c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	2200      	movs	r2, #0
 800da92:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da9a:	693b      	ldr	r3, [r7, #16]
 800da9c:	e853 3f00 	ldrex	r3, [r3]
 800daa0:	60fb      	str	r3, [r7, #12]
   return(result);
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	f023 0310 	bic.w	r3, r3, #16
 800daa8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	461a      	mov	r2, r3
 800dab2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800dab6:	61fb      	str	r3, [r7, #28]
 800dab8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800daba:	69b9      	ldr	r1, [r7, #24]
 800dabc:	69fa      	ldr	r2, [r7, #28]
 800dabe:	e841 2300 	strex	r3, r2, [r1]
 800dac2:	617b      	str	r3, [r7, #20]
   return(result);
 800dac4:	697b      	ldr	r3, [r7, #20]
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d1e4      	bne.n	800da94 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	2202      	movs	r2, #2
 800dace:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800dad0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800dad4:	4619      	mov	r1, r3
 800dad6:	6878      	ldr	r0, [r7, #4]
 800dad8:	f000 f88a 	bl	800dbf0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800dadc:	e063      	b.n	800dba6 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800dade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dae2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d00e      	beq.n	800db08 <HAL_UART_IRQHandler+0x5d8>
 800daea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800daee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d008      	beq.n	800db08 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800dafe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800db00:	6878      	ldr	r0, [r7, #4]
 800db02:	f001 fdbf 	bl	800f684 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800db06:	e051      	b.n	800dbac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800db08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800db0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800db10:	2b00      	cmp	r3, #0
 800db12:	d014      	beq.n	800db3e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800db14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d105      	bne.n	800db2c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800db20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800db24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d008      	beq.n	800db3e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800db30:	2b00      	cmp	r3, #0
 800db32:	d03a      	beq.n	800dbaa <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800db38:	6878      	ldr	r0, [r7, #4]
 800db3a:	4798      	blx	r3
    }
    return;
 800db3c:	e035      	b.n	800dbaa <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800db3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800db42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db46:	2b00      	cmp	r3, #0
 800db48:	d009      	beq.n	800db5e <HAL_UART_IRQHandler+0x62e>
 800db4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db52:	2b00      	cmp	r3, #0
 800db54:	d003      	beq.n	800db5e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800db56:	6878      	ldr	r0, [r7, #4]
 800db58:	f001 f848 	bl	800ebec <UART_EndTransmit_IT>
    return;
 800db5c:	e026      	b.n	800dbac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800db5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800db62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800db66:	2b00      	cmp	r3, #0
 800db68:	d009      	beq.n	800db7e <HAL_UART_IRQHandler+0x64e>
 800db6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db6e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800db72:	2b00      	cmp	r3, #0
 800db74:	d003      	beq.n	800db7e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800db76:	6878      	ldr	r0, [r7, #4]
 800db78:	f001 fd98 	bl	800f6ac <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800db7c:	e016      	b.n	800dbac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800db7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800db82:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800db86:	2b00      	cmp	r3, #0
 800db88:	d010      	beq.n	800dbac <HAL_UART_IRQHandler+0x67c>
 800db8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db8e:	2b00      	cmp	r3, #0
 800db90:	da0c      	bge.n	800dbac <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800db92:	6878      	ldr	r0, [r7, #4]
 800db94:	f001 fd80 	bl	800f698 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800db98:	e008      	b.n	800dbac <HAL_UART_IRQHandler+0x67c>
      return;
 800db9a:	bf00      	nop
 800db9c:	e006      	b.n	800dbac <HAL_UART_IRQHandler+0x67c>
    return;
 800db9e:	bf00      	nop
 800dba0:	e004      	b.n	800dbac <HAL_UART_IRQHandler+0x67c>
      return;
 800dba2:	bf00      	nop
 800dba4:	e002      	b.n	800dbac <HAL_UART_IRQHandler+0x67c>
      return;
 800dba6:	bf00      	nop
 800dba8:	e000      	b.n	800dbac <HAL_UART_IRQHandler+0x67c>
    return;
 800dbaa:	bf00      	nop
  }
}
 800dbac:	37e8      	adds	r7, #232	@ 0xe8
 800dbae:	46bd      	mov	sp, r7
 800dbb0:	bd80      	pop	{r7, pc}
 800dbb2:	bf00      	nop

0800dbb4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800dbb4:	b480      	push	{r7}
 800dbb6:	b083      	sub	sp, #12
 800dbb8:	af00      	add	r7, sp, #0
 800dbba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800dbbc:	bf00      	nop
 800dbbe:	370c      	adds	r7, #12
 800dbc0:	46bd      	mov	sp, r7
 800dbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc6:	4770      	bx	lr

0800dbc8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800dbc8:	b480      	push	{r7}
 800dbca:	b083      	sub	sp, #12
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800dbd0:	bf00      	nop
 800dbd2:	370c      	adds	r7, #12
 800dbd4:	46bd      	mov	sp, r7
 800dbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbda:	4770      	bx	lr

0800dbdc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800dbdc:	b480      	push	{r7}
 800dbde:	b083      	sub	sp, #12
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800dbe4:	bf00      	nop
 800dbe6:	370c      	adds	r7, #12
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbee:	4770      	bx	lr

0800dbf0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800dbf0:	b480      	push	{r7}
 800dbf2:	b083      	sub	sp, #12
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	6078      	str	r0, [r7, #4]
 800dbf8:	460b      	mov	r3, r1
 800dbfa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800dbfc:	bf00      	nop
 800dbfe:	370c      	adds	r7, #12
 800dc00:	46bd      	mov	sp, r7
 800dc02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc06:	4770      	bx	lr

0800dc08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800dc08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dc0c:	b08c      	sub	sp, #48	@ 0x30
 800dc0e:	af00      	add	r7, sp, #0
 800dc10:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800dc12:	2300      	movs	r3, #0
 800dc14:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800dc18:	697b      	ldr	r3, [r7, #20]
 800dc1a:	689a      	ldr	r2, [r3, #8]
 800dc1c:	697b      	ldr	r3, [r7, #20]
 800dc1e:	691b      	ldr	r3, [r3, #16]
 800dc20:	431a      	orrs	r2, r3
 800dc22:	697b      	ldr	r3, [r7, #20]
 800dc24:	695b      	ldr	r3, [r3, #20]
 800dc26:	431a      	orrs	r2, r3
 800dc28:	697b      	ldr	r3, [r7, #20]
 800dc2a:	69db      	ldr	r3, [r3, #28]
 800dc2c:	4313      	orrs	r3, r2
 800dc2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800dc30:	697b      	ldr	r3, [r7, #20]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	681a      	ldr	r2, [r3, #0]
 800dc36:	4baa      	ldr	r3, [pc, #680]	@ (800dee0 <UART_SetConfig+0x2d8>)
 800dc38:	4013      	ands	r3, r2
 800dc3a:	697a      	ldr	r2, [r7, #20]
 800dc3c:	6812      	ldr	r2, [r2, #0]
 800dc3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dc40:	430b      	orrs	r3, r1
 800dc42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dc44:	697b      	ldr	r3, [r7, #20]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	685b      	ldr	r3, [r3, #4]
 800dc4a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800dc4e:	697b      	ldr	r3, [r7, #20]
 800dc50:	68da      	ldr	r2, [r3, #12]
 800dc52:	697b      	ldr	r3, [r7, #20]
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	430a      	orrs	r2, r1
 800dc58:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800dc5a:	697b      	ldr	r3, [r7, #20]
 800dc5c:	699b      	ldr	r3, [r3, #24]
 800dc5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800dc60:	697b      	ldr	r3, [r7, #20]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	4a9f      	ldr	r2, [pc, #636]	@ (800dee4 <UART_SetConfig+0x2dc>)
 800dc66:	4293      	cmp	r3, r2
 800dc68:	d004      	beq.n	800dc74 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800dc6a:	697b      	ldr	r3, [r7, #20]
 800dc6c:	6a1b      	ldr	r3, [r3, #32]
 800dc6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dc70:	4313      	orrs	r3, r2
 800dc72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800dc74:	697b      	ldr	r3, [r7, #20]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	689b      	ldr	r3, [r3, #8]
 800dc7a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800dc7e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800dc82:	697a      	ldr	r2, [r7, #20]
 800dc84:	6812      	ldr	r2, [r2, #0]
 800dc86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dc88:	430b      	orrs	r3, r1
 800dc8a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800dc8c:	697b      	ldr	r3, [r7, #20]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc92:	f023 010f 	bic.w	r1, r3, #15
 800dc96:	697b      	ldr	r3, [r7, #20]
 800dc98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dc9a:	697b      	ldr	r3, [r7, #20]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	430a      	orrs	r2, r1
 800dca0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dca2:	697b      	ldr	r3, [r7, #20]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	4a90      	ldr	r2, [pc, #576]	@ (800dee8 <UART_SetConfig+0x2e0>)
 800dca8:	4293      	cmp	r3, r2
 800dcaa:	d125      	bne.n	800dcf8 <UART_SetConfig+0xf0>
 800dcac:	4b8f      	ldr	r3, [pc, #572]	@ (800deec <UART_SetConfig+0x2e4>)
 800dcae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dcb2:	f003 0303 	and.w	r3, r3, #3
 800dcb6:	2b03      	cmp	r3, #3
 800dcb8:	d81a      	bhi.n	800dcf0 <UART_SetConfig+0xe8>
 800dcba:	a201      	add	r2, pc, #4	@ (adr r2, 800dcc0 <UART_SetConfig+0xb8>)
 800dcbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcc0:	0800dcd1 	.word	0x0800dcd1
 800dcc4:	0800dce1 	.word	0x0800dce1
 800dcc8:	0800dcd9 	.word	0x0800dcd9
 800dccc:	0800dce9 	.word	0x0800dce9
 800dcd0:	2301      	movs	r3, #1
 800dcd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dcd6:	e116      	b.n	800df06 <UART_SetConfig+0x2fe>
 800dcd8:	2302      	movs	r3, #2
 800dcda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dcde:	e112      	b.n	800df06 <UART_SetConfig+0x2fe>
 800dce0:	2304      	movs	r3, #4
 800dce2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dce6:	e10e      	b.n	800df06 <UART_SetConfig+0x2fe>
 800dce8:	2308      	movs	r3, #8
 800dcea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dcee:	e10a      	b.n	800df06 <UART_SetConfig+0x2fe>
 800dcf0:	2310      	movs	r3, #16
 800dcf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dcf6:	e106      	b.n	800df06 <UART_SetConfig+0x2fe>
 800dcf8:	697b      	ldr	r3, [r7, #20]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	4a7c      	ldr	r2, [pc, #496]	@ (800def0 <UART_SetConfig+0x2e8>)
 800dcfe:	4293      	cmp	r3, r2
 800dd00:	d138      	bne.n	800dd74 <UART_SetConfig+0x16c>
 800dd02:	4b7a      	ldr	r3, [pc, #488]	@ (800deec <UART_SetConfig+0x2e4>)
 800dd04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd08:	f003 030c 	and.w	r3, r3, #12
 800dd0c:	2b0c      	cmp	r3, #12
 800dd0e:	d82d      	bhi.n	800dd6c <UART_SetConfig+0x164>
 800dd10:	a201      	add	r2, pc, #4	@ (adr r2, 800dd18 <UART_SetConfig+0x110>)
 800dd12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd16:	bf00      	nop
 800dd18:	0800dd4d 	.word	0x0800dd4d
 800dd1c:	0800dd6d 	.word	0x0800dd6d
 800dd20:	0800dd6d 	.word	0x0800dd6d
 800dd24:	0800dd6d 	.word	0x0800dd6d
 800dd28:	0800dd5d 	.word	0x0800dd5d
 800dd2c:	0800dd6d 	.word	0x0800dd6d
 800dd30:	0800dd6d 	.word	0x0800dd6d
 800dd34:	0800dd6d 	.word	0x0800dd6d
 800dd38:	0800dd55 	.word	0x0800dd55
 800dd3c:	0800dd6d 	.word	0x0800dd6d
 800dd40:	0800dd6d 	.word	0x0800dd6d
 800dd44:	0800dd6d 	.word	0x0800dd6d
 800dd48:	0800dd65 	.word	0x0800dd65
 800dd4c:	2300      	movs	r3, #0
 800dd4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dd52:	e0d8      	b.n	800df06 <UART_SetConfig+0x2fe>
 800dd54:	2302      	movs	r3, #2
 800dd56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dd5a:	e0d4      	b.n	800df06 <UART_SetConfig+0x2fe>
 800dd5c:	2304      	movs	r3, #4
 800dd5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dd62:	e0d0      	b.n	800df06 <UART_SetConfig+0x2fe>
 800dd64:	2308      	movs	r3, #8
 800dd66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dd6a:	e0cc      	b.n	800df06 <UART_SetConfig+0x2fe>
 800dd6c:	2310      	movs	r3, #16
 800dd6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dd72:	e0c8      	b.n	800df06 <UART_SetConfig+0x2fe>
 800dd74:	697b      	ldr	r3, [r7, #20]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	4a5e      	ldr	r2, [pc, #376]	@ (800def4 <UART_SetConfig+0x2ec>)
 800dd7a:	4293      	cmp	r3, r2
 800dd7c:	d125      	bne.n	800ddca <UART_SetConfig+0x1c2>
 800dd7e:	4b5b      	ldr	r3, [pc, #364]	@ (800deec <UART_SetConfig+0x2e4>)
 800dd80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd84:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800dd88:	2b30      	cmp	r3, #48	@ 0x30
 800dd8a:	d016      	beq.n	800ddba <UART_SetConfig+0x1b2>
 800dd8c:	2b30      	cmp	r3, #48	@ 0x30
 800dd8e:	d818      	bhi.n	800ddc2 <UART_SetConfig+0x1ba>
 800dd90:	2b20      	cmp	r3, #32
 800dd92:	d00a      	beq.n	800ddaa <UART_SetConfig+0x1a2>
 800dd94:	2b20      	cmp	r3, #32
 800dd96:	d814      	bhi.n	800ddc2 <UART_SetConfig+0x1ba>
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d002      	beq.n	800dda2 <UART_SetConfig+0x19a>
 800dd9c:	2b10      	cmp	r3, #16
 800dd9e:	d008      	beq.n	800ddb2 <UART_SetConfig+0x1aa>
 800dda0:	e00f      	b.n	800ddc2 <UART_SetConfig+0x1ba>
 800dda2:	2300      	movs	r3, #0
 800dda4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dda8:	e0ad      	b.n	800df06 <UART_SetConfig+0x2fe>
 800ddaa:	2302      	movs	r3, #2
 800ddac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ddb0:	e0a9      	b.n	800df06 <UART_SetConfig+0x2fe>
 800ddb2:	2304      	movs	r3, #4
 800ddb4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ddb8:	e0a5      	b.n	800df06 <UART_SetConfig+0x2fe>
 800ddba:	2308      	movs	r3, #8
 800ddbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ddc0:	e0a1      	b.n	800df06 <UART_SetConfig+0x2fe>
 800ddc2:	2310      	movs	r3, #16
 800ddc4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ddc8:	e09d      	b.n	800df06 <UART_SetConfig+0x2fe>
 800ddca:	697b      	ldr	r3, [r7, #20]
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	4a4a      	ldr	r2, [pc, #296]	@ (800def8 <UART_SetConfig+0x2f0>)
 800ddd0:	4293      	cmp	r3, r2
 800ddd2:	d125      	bne.n	800de20 <UART_SetConfig+0x218>
 800ddd4:	4b45      	ldr	r3, [pc, #276]	@ (800deec <UART_SetConfig+0x2e4>)
 800ddd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ddda:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ddde:	2bc0      	cmp	r3, #192	@ 0xc0
 800dde0:	d016      	beq.n	800de10 <UART_SetConfig+0x208>
 800dde2:	2bc0      	cmp	r3, #192	@ 0xc0
 800dde4:	d818      	bhi.n	800de18 <UART_SetConfig+0x210>
 800dde6:	2b80      	cmp	r3, #128	@ 0x80
 800dde8:	d00a      	beq.n	800de00 <UART_SetConfig+0x1f8>
 800ddea:	2b80      	cmp	r3, #128	@ 0x80
 800ddec:	d814      	bhi.n	800de18 <UART_SetConfig+0x210>
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d002      	beq.n	800ddf8 <UART_SetConfig+0x1f0>
 800ddf2:	2b40      	cmp	r3, #64	@ 0x40
 800ddf4:	d008      	beq.n	800de08 <UART_SetConfig+0x200>
 800ddf6:	e00f      	b.n	800de18 <UART_SetConfig+0x210>
 800ddf8:	2300      	movs	r3, #0
 800ddfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ddfe:	e082      	b.n	800df06 <UART_SetConfig+0x2fe>
 800de00:	2302      	movs	r3, #2
 800de02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de06:	e07e      	b.n	800df06 <UART_SetConfig+0x2fe>
 800de08:	2304      	movs	r3, #4
 800de0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de0e:	e07a      	b.n	800df06 <UART_SetConfig+0x2fe>
 800de10:	2308      	movs	r3, #8
 800de12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de16:	e076      	b.n	800df06 <UART_SetConfig+0x2fe>
 800de18:	2310      	movs	r3, #16
 800de1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de1e:	e072      	b.n	800df06 <UART_SetConfig+0x2fe>
 800de20:	697b      	ldr	r3, [r7, #20]
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	4a35      	ldr	r2, [pc, #212]	@ (800defc <UART_SetConfig+0x2f4>)
 800de26:	4293      	cmp	r3, r2
 800de28:	d12a      	bne.n	800de80 <UART_SetConfig+0x278>
 800de2a:	4b30      	ldr	r3, [pc, #192]	@ (800deec <UART_SetConfig+0x2e4>)
 800de2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800de34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800de38:	d01a      	beq.n	800de70 <UART_SetConfig+0x268>
 800de3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800de3e:	d81b      	bhi.n	800de78 <UART_SetConfig+0x270>
 800de40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800de44:	d00c      	beq.n	800de60 <UART_SetConfig+0x258>
 800de46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800de4a:	d815      	bhi.n	800de78 <UART_SetConfig+0x270>
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d003      	beq.n	800de58 <UART_SetConfig+0x250>
 800de50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800de54:	d008      	beq.n	800de68 <UART_SetConfig+0x260>
 800de56:	e00f      	b.n	800de78 <UART_SetConfig+0x270>
 800de58:	2300      	movs	r3, #0
 800de5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de5e:	e052      	b.n	800df06 <UART_SetConfig+0x2fe>
 800de60:	2302      	movs	r3, #2
 800de62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de66:	e04e      	b.n	800df06 <UART_SetConfig+0x2fe>
 800de68:	2304      	movs	r3, #4
 800de6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de6e:	e04a      	b.n	800df06 <UART_SetConfig+0x2fe>
 800de70:	2308      	movs	r3, #8
 800de72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de76:	e046      	b.n	800df06 <UART_SetConfig+0x2fe>
 800de78:	2310      	movs	r3, #16
 800de7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de7e:	e042      	b.n	800df06 <UART_SetConfig+0x2fe>
 800de80:	697b      	ldr	r3, [r7, #20]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	4a17      	ldr	r2, [pc, #92]	@ (800dee4 <UART_SetConfig+0x2dc>)
 800de86:	4293      	cmp	r3, r2
 800de88:	d13a      	bne.n	800df00 <UART_SetConfig+0x2f8>
 800de8a:	4b18      	ldr	r3, [pc, #96]	@ (800deec <UART_SetConfig+0x2e4>)
 800de8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de90:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800de94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800de98:	d01a      	beq.n	800ded0 <UART_SetConfig+0x2c8>
 800de9a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800de9e:	d81b      	bhi.n	800ded8 <UART_SetConfig+0x2d0>
 800dea0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800dea4:	d00c      	beq.n	800dec0 <UART_SetConfig+0x2b8>
 800dea6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800deaa:	d815      	bhi.n	800ded8 <UART_SetConfig+0x2d0>
 800deac:	2b00      	cmp	r3, #0
 800deae:	d003      	beq.n	800deb8 <UART_SetConfig+0x2b0>
 800deb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800deb4:	d008      	beq.n	800dec8 <UART_SetConfig+0x2c0>
 800deb6:	e00f      	b.n	800ded8 <UART_SetConfig+0x2d0>
 800deb8:	2300      	movs	r3, #0
 800deba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800debe:	e022      	b.n	800df06 <UART_SetConfig+0x2fe>
 800dec0:	2302      	movs	r3, #2
 800dec2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dec6:	e01e      	b.n	800df06 <UART_SetConfig+0x2fe>
 800dec8:	2304      	movs	r3, #4
 800deca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dece:	e01a      	b.n	800df06 <UART_SetConfig+0x2fe>
 800ded0:	2308      	movs	r3, #8
 800ded2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ded6:	e016      	b.n	800df06 <UART_SetConfig+0x2fe>
 800ded8:	2310      	movs	r3, #16
 800deda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dede:	e012      	b.n	800df06 <UART_SetConfig+0x2fe>
 800dee0:	cfff69f3 	.word	0xcfff69f3
 800dee4:	40008000 	.word	0x40008000
 800dee8:	40013800 	.word	0x40013800
 800deec:	40021000 	.word	0x40021000
 800def0:	40004400 	.word	0x40004400
 800def4:	40004800 	.word	0x40004800
 800def8:	40004c00 	.word	0x40004c00
 800defc:	40005000 	.word	0x40005000
 800df00:	2310      	movs	r3, #16
 800df02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800df06:	697b      	ldr	r3, [r7, #20]
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	4aae      	ldr	r2, [pc, #696]	@ (800e1c4 <UART_SetConfig+0x5bc>)
 800df0c:	4293      	cmp	r3, r2
 800df0e:	f040 8097 	bne.w	800e040 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800df12:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800df16:	2b08      	cmp	r3, #8
 800df18:	d823      	bhi.n	800df62 <UART_SetConfig+0x35a>
 800df1a:	a201      	add	r2, pc, #4	@ (adr r2, 800df20 <UART_SetConfig+0x318>)
 800df1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df20:	0800df45 	.word	0x0800df45
 800df24:	0800df63 	.word	0x0800df63
 800df28:	0800df4d 	.word	0x0800df4d
 800df2c:	0800df63 	.word	0x0800df63
 800df30:	0800df53 	.word	0x0800df53
 800df34:	0800df63 	.word	0x0800df63
 800df38:	0800df63 	.word	0x0800df63
 800df3c:	0800df63 	.word	0x0800df63
 800df40:	0800df5b 	.word	0x0800df5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800df44:	f7fd f8bc 	bl	800b0c0 <HAL_RCC_GetPCLK1Freq>
 800df48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800df4a:	e010      	b.n	800df6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800df4c:	4b9e      	ldr	r3, [pc, #632]	@ (800e1c8 <UART_SetConfig+0x5c0>)
 800df4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800df50:	e00d      	b.n	800df6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800df52:	f7fd f847 	bl	800afe4 <HAL_RCC_GetSysClockFreq>
 800df56:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800df58:	e009      	b.n	800df6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800df5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800df5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800df60:	e005      	b.n	800df6e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800df62:	2300      	movs	r3, #0
 800df64:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800df66:	2301      	movs	r3, #1
 800df68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800df6c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800df6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df70:	2b00      	cmp	r3, #0
 800df72:	f000 8130 	beq.w	800e1d6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800df76:	697b      	ldr	r3, [r7, #20]
 800df78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df7a:	4a94      	ldr	r2, [pc, #592]	@ (800e1cc <UART_SetConfig+0x5c4>)
 800df7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800df80:	461a      	mov	r2, r3
 800df82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df84:	fbb3 f3f2 	udiv	r3, r3, r2
 800df88:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800df8a:	697b      	ldr	r3, [r7, #20]
 800df8c:	685a      	ldr	r2, [r3, #4]
 800df8e:	4613      	mov	r3, r2
 800df90:	005b      	lsls	r3, r3, #1
 800df92:	4413      	add	r3, r2
 800df94:	69ba      	ldr	r2, [r7, #24]
 800df96:	429a      	cmp	r2, r3
 800df98:	d305      	bcc.n	800dfa6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800df9a:	697b      	ldr	r3, [r7, #20]
 800df9c:	685b      	ldr	r3, [r3, #4]
 800df9e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800dfa0:	69ba      	ldr	r2, [r7, #24]
 800dfa2:	429a      	cmp	r2, r3
 800dfa4:	d903      	bls.n	800dfae <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800dfa6:	2301      	movs	r3, #1
 800dfa8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800dfac:	e113      	b.n	800e1d6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dfae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfb0:	2200      	movs	r2, #0
 800dfb2:	60bb      	str	r3, [r7, #8]
 800dfb4:	60fa      	str	r2, [r7, #12]
 800dfb6:	697b      	ldr	r3, [r7, #20]
 800dfb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dfba:	4a84      	ldr	r2, [pc, #528]	@ (800e1cc <UART_SetConfig+0x5c4>)
 800dfbc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dfc0:	b29b      	uxth	r3, r3
 800dfc2:	2200      	movs	r2, #0
 800dfc4:	603b      	str	r3, [r7, #0]
 800dfc6:	607a      	str	r2, [r7, #4]
 800dfc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dfcc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800dfd0:	f7f2 fe44 	bl	8000c5c <__aeabi_uldivmod>
 800dfd4:	4602      	mov	r2, r0
 800dfd6:	460b      	mov	r3, r1
 800dfd8:	4610      	mov	r0, r2
 800dfda:	4619      	mov	r1, r3
 800dfdc:	f04f 0200 	mov.w	r2, #0
 800dfe0:	f04f 0300 	mov.w	r3, #0
 800dfe4:	020b      	lsls	r3, r1, #8
 800dfe6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800dfea:	0202      	lsls	r2, r0, #8
 800dfec:	6979      	ldr	r1, [r7, #20]
 800dfee:	6849      	ldr	r1, [r1, #4]
 800dff0:	0849      	lsrs	r1, r1, #1
 800dff2:	2000      	movs	r0, #0
 800dff4:	460c      	mov	r4, r1
 800dff6:	4605      	mov	r5, r0
 800dff8:	eb12 0804 	adds.w	r8, r2, r4
 800dffc:	eb43 0905 	adc.w	r9, r3, r5
 800e000:	697b      	ldr	r3, [r7, #20]
 800e002:	685b      	ldr	r3, [r3, #4]
 800e004:	2200      	movs	r2, #0
 800e006:	469a      	mov	sl, r3
 800e008:	4693      	mov	fp, r2
 800e00a:	4652      	mov	r2, sl
 800e00c:	465b      	mov	r3, fp
 800e00e:	4640      	mov	r0, r8
 800e010:	4649      	mov	r1, r9
 800e012:	f7f2 fe23 	bl	8000c5c <__aeabi_uldivmod>
 800e016:	4602      	mov	r2, r0
 800e018:	460b      	mov	r3, r1
 800e01a:	4613      	mov	r3, r2
 800e01c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e01e:	6a3b      	ldr	r3, [r7, #32]
 800e020:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e024:	d308      	bcc.n	800e038 <UART_SetConfig+0x430>
 800e026:	6a3b      	ldr	r3, [r7, #32]
 800e028:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e02c:	d204      	bcs.n	800e038 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800e02e:	697b      	ldr	r3, [r7, #20]
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	6a3a      	ldr	r2, [r7, #32]
 800e034:	60da      	str	r2, [r3, #12]
 800e036:	e0ce      	b.n	800e1d6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800e038:	2301      	movs	r3, #1
 800e03a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e03e:	e0ca      	b.n	800e1d6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e040:	697b      	ldr	r3, [r7, #20]
 800e042:	69db      	ldr	r3, [r3, #28]
 800e044:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e048:	d166      	bne.n	800e118 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800e04a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e04e:	2b08      	cmp	r3, #8
 800e050:	d827      	bhi.n	800e0a2 <UART_SetConfig+0x49a>
 800e052:	a201      	add	r2, pc, #4	@ (adr r2, 800e058 <UART_SetConfig+0x450>)
 800e054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e058:	0800e07d 	.word	0x0800e07d
 800e05c:	0800e085 	.word	0x0800e085
 800e060:	0800e08d 	.word	0x0800e08d
 800e064:	0800e0a3 	.word	0x0800e0a3
 800e068:	0800e093 	.word	0x0800e093
 800e06c:	0800e0a3 	.word	0x0800e0a3
 800e070:	0800e0a3 	.word	0x0800e0a3
 800e074:	0800e0a3 	.word	0x0800e0a3
 800e078:	0800e09b 	.word	0x0800e09b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e07c:	f7fd f820 	bl	800b0c0 <HAL_RCC_GetPCLK1Freq>
 800e080:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e082:	e014      	b.n	800e0ae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e084:	f7fd f832 	bl	800b0ec <HAL_RCC_GetPCLK2Freq>
 800e088:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e08a:	e010      	b.n	800e0ae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e08c:	4b4e      	ldr	r3, [pc, #312]	@ (800e1c8 <UART_SetConfig+0x5c0>)
 800e08e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e090:	e00d      	b.n	800e0ae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e092:	f7fc ffa7 	bl	800afe4 <HAL_RCC_GetSysClockFreq>
 800e096:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e098:	e009      	b.n	800e0ae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e09a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e09e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e0a0:	e005      	b.n	800e0ae <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800e0a2:	2300      	movs	r3, #0
 800e0a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e0a6:	2301      	movs	r3, #1
 800e0a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e0ac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e0ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	f000 8090 	beq.w	800e1d6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e0b6:	697b      	ldr	r3, [r7, #20]
 800e0b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e0ba:	4a44      	ldr	r2, [pc, #272]	@ (800e1cc <UART_SetConfig+0x5c4>)
 800e0bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e0c0:	461a      	mov	r2, r3
 800e0c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0c4:	fbb3 f3f2 	udiv	r3, r3, r2
 800e0c8:	005a      	lsls	r2, r3, #1
 800e0ca:	697b      	ldr	r3, [r7, #20]
 800e0cc:	685b      	ldr	r3, [r3, #4]
 800e0ce:	085b      	lsrs	r3, r3, #1
 800e0d0:	441a      	add	r2, r3
 800e0d2:	697b      	ldr	r3, [r7, #20]
 800e0d4:	685b      	ldr	r3, [r3, #4]
 800e0d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0da:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e0dc:	6a3b      	ldr	r3, [r7, #32]
 800e0de:	2b0f      	cmp	r3, #15
 800e0e0:	d916      	bls.n	800e110 <UART_SetConfig+0x508>
 800e0e2:	6a3b      	ldr	r3, [r7, #32]
 800e0e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e0e8:	d212      	bcs.n	800e110 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e0ea:	6a3b      	ldr	r3, [r7, #32]
 800e0ec:	b29b      	uxth	r3, r3
 800e0ee:	f023 030f 	bic.w	r3, r3, #15
 800e0f2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e0f4:	6a3b      	ldr	r3, [r7, #32]
 800e0f6:	085b      	lsrs	r3, r3, #1
 800e0f8:	b29b      	uxth	r3, r3
 800e0fa:	f003 0307 	and.w	r3, r3, #7
 800e0fe:	b29a      	uxth	r2, r3
 800e100:	8bfb      	ldrh	r3, [r7, #30]
 800e102:	4313      	orrs	r3, r2
 800e104:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800e106:	697b      	ldr	r3, [r7, #20]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	8bfa      	ldrh	r2, [r7, #30]
 800e10c:	60da      	str	r2, [r3, #12]
 800e10e:	e062      	b.n	800e1d6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800e110:	2301      	movs	r3, #1
 800e112:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e116:	e05e      	b.n	800e1d6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e118:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e11c:	2b08      	cmp	r3, #8
 800e11e:	d828      	bhi.n	800e172 <UART_SetConfig+0x56a>
 800e120:	a201      	add	r2, pc, #4	@ (adr r2, 800e128 <UART_SetConfig+0x520>)
 800e122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e126:	bf00      	nop
 800e128:	0800e14d 	.word	0x0800e14d
 800e12c:	0800e155 	.word	0x0800e155
 800e130:	0800e15d 	.word	0x0800e15d
 800e134:	0800e173 	.word	0x0800e173
 800e138:	0800e163 	.word	0x0800e163
 800e13c:	0800e173 	.word	0x0800e173
 800e140:	0800e173 	.word	0x0800e173
 800e144:	0800e173 	.word	0x0800e173
 800e148:	0800e16b 	.word	0x0800e16b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e14c:	f7fc ffb8 	bl	800b0c0 <HAL_RCC_GetPCLK1Freq>
 800e150:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e152:	e014      	b.n	800e17e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e154:	f7fc ffca 	bl	800b0ec <HAL_RCC_GetPCLK2Freq>
 800e158:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e15a:	e010      	b.n	800e17e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e15c:	4b1a      	ldr	r3, [pc, #104]	@ (800e1c8 <UART_SetConfig+0x5c0>)
 800e15e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e160:	e00d      	b.n	800e17e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e162:	f7fc ff3f 	bl	800afe4 <HAL_RCC_GetSysClockFreq>
 800e166:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e168:	e009      	b.n	800e17e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e16a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e16e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e170:	e005      	b.n	800e17e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800e172:	2300      	movs	r3, #0
 800e174:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e176:	2301      	movs	r3, #1
 800e178:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e17c:	bf00      	nop
    }

    if (pclk != 0U)
 800e17e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e180:	2b00      	cmp	r3, #0
 800e182:	d028      	beq.n	800e1d6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e184:	697b      	ldr	r3, [r7, #20]
 800e186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e188:	4a10      	ldr	r2, [pc, #64]	@ (800e1cc <UART_SetConfig+0x5c4>)
 800e18a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e18e:	461a      	mov	r2, r3
 800e190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e192:	fbb3 f2f2 	udiv	r2, r3, r2
 800e196:	697b      	ldr	r3, [r7, #20]
 800e198:	685b      	ldr	r3, [r3, #4]
 800e19a:	085b      	lsrs	r3, r3, #1
 800e19c:	441a      	add	r2, r3
 800e19e:	697b      	ldr	r3, [r7, #20]
 800e1a0:	685b      	ldr	r3, [r3, #4]
 800e1a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1a6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e1a8:	6a3b      	ldr	r3, [r7, #32]
 800e1aa:	2b0f      	cmp	r3, #15
 800e1ac:	d910      	bls.n	800e1d0 <UART_SetConfig+0x5c8>
 800e1ae:	6a3b      	ldr	r3, [r7, #32]
 800e1b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e1b4:	d20c      	bcs.n	800e1d0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e1b6:	6a3b      	ldr	r3, [r7, #32]
 800e1b8:	b29a      	uxth	r2, r3
 800e1ba:	697b      	ldr	r3, [r7, #20]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	60da      	str	r2, [r3, #12]
 800e1c0:	e009      	b.n	800e1d6 <UART_SetConfig+0x5ce>
 800e1c2:	bf00      	nop
 800e1c4:	40008000 	.word	0x40008000
 800e1c8:	00f42400 	.word	0x00f42400
 800e1cc:	080107e0 	.word	0x080107e0
      }
      else
      {
        ret = HAL_ERROR;
 800e1d0:	2301      	movs	r3, #1
 800e1d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e1d6:	697b      	ldr	r3, [r7, #20]
 800e1d8:	2201      	movs	r2, #1
 800e1da:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800e1de:	697b      	ldr	r3, [r7, #20]
 800e1e0:	2201      	movs	r2, #1
 800e1e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e1e6:	697b      	ldr	r3, [r7, #20]
 800e1e8:	2200      	movs	r2, #0
 800e1ea:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800e1ec:	697b      	ldr	r3, [r7, #20]
 800e1ee:	2200      	movs	r2, #0
 800e1f0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800e1f2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800e1f6:	4618      	mov	r0, r3
 800e1f8:	3730      	adds	r7, #48	@ 0x30
 800e1fa:	46bd      	mov	sp, r7
 800e1fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800e200 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e200:	b480      	push	{r7}
 800e202:	b083      	sub	sp, #12
 800e204:	af00      	add	r7, sp, #0
 800e206:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e20c:	f003 0308 	and.w	r3, r3, #8
 800e210:	2b00      	cmp	r3, #0
 800e212:	d00a      	beq.n	800e22a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	685b      	ldr	r3, [r3, #4]
 800e21a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	430a      	orrs	r2, r1
 800e228:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e22e:	f003 0301 	and.w	r3, r3, #1
 800e232:	2b00      	cmp	r3, #0
 800e234:	d00a      	beq.n	800e24c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	685b      	ldr	r3, [r3, #4]
 800e23c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	430a      	orrs	r2, r1
 800e24a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e250:	f003 0302 	and.w	r3, r3, #2
 800e254:	2b00      	cmp	r3, #0
 800e256:	d00a      	beq.n	800e26e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	685b      	ldr	r3, [r3, #4]
 800e25e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	430a      	orrs	r2, r1
 800e26c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e272:	f003 0304 	and.w	r3, r3, #4
 800e276:	2b00      	cmp	r3, #0
 800e278:	d00a      	beq.n	800e290 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	685b      	ldr	r3, [r3, #4]
 800e280:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	430a      	orrs	r2, r1
 800e28e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e294:	f003 0310 	and.w	r3, r3, #16
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d00a      	beq.n	800e2b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	689b      	ldr	r3, [r3, #8]
 800e2a2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	430a      	orrs	r2, r1
 800e2b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e2b6:	f003 0320 	and.w	r3, r3, #32
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d00a      	beq.n	800e2d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	689b      	ldr	r3, [r3, #8]
 800e2c4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	430a      	orrs	r2, r1
 800e2d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e2d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d01a      	beq.n	800e316 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	685b      	ldr	r3, [r3, #4]
 800e2e6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	430a      	orrs	r2, r1
 800e2f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e2fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e2fe:	d10a      	bne.n	800e316 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	685b      	ldr	r3, [r3, #4]
 800e306:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	430a      	orrs	r2, r1
 800e314:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e31a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d00a      	beq.n	800e338 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	685b      	ldr	r3, [r3, #4]
 800e328:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	681b      	ldr	r3, [r3, #0]
 800e334:	430a      	orrs	r2, r1
 800e336:	605a      	str	r2, [r3, #4]
  }
}
 800e338:	bf00      	nop
 800e33a:	370c      	adds	r7, #12
 800e33c:	46bd      	mov	sp, r7
 800e33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e342:	4770      	bx	lr

0800e344 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e344:	b580      	push	{r7, lr}
 800e346:	b098      	sub	sp, #96	@ 0x60
 800e348:	af02      	add	r7, sp, #8
 800e34a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	2200      	movs	r2, #0
 800e350:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e354:	f7f8 ff60 	bl	8007218 <HAL_GetTick>
 800e358:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	f003 0308 	and.w	r3, r3, #8
 800e364:	2b08      	cmp	r3, #8
 800e366:	d12f      	bne.n	800e3c8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e368:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e36c:	9300      	str	r3, [sp, #0]
 800e36e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e370:	2200      	movs	r2, #0
 800e372:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800e376:	6878      	ldr	r0, [r7, #4]
 800e378:	f000 f88e 	bl	800e498 <UART_WaitOnFlagUntilTimeout>
 800e37c:	4603      	mov	r3, r0
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d022      	beq.n	800e3c8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e38a:	e853 3f00 	ldrex	r3, [r3]
 800e38e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e390:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e392:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e396:	653b      	str	r3, [r7, #80]	@ 0x50
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	461a      	mov	r2, r3
 800e39e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e3a0:	647b      	str	r3, [r7, #68]	@ 0x44
 800e3a2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e3a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e3a8:	e841 2300 	strex	r3, r2, [r1]
 800e3ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e3ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d1e6      	bne.n	800e382 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	2220      	movs	r2, #32
 800e3b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	2200      	movs	r2, #0
 800e3c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e3c4:	2303      	movs	r3, #3
 800e3c6:	e063      	b.n	800e490 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	f003 0304 	and.w	r3, r3, #4
 800e3d2:	2b04      	cmp	r3, #4
 800e3d4:	d149      	bne.n	800e46a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e3d6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e3da:	9300      	str	r3, [sp, #0]
 800e3dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e3de:	2200      	movs	r2, #0
 800e3e0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800e3e4:	6878      	ldr	r0, [r7, #4]
 800e3e6:	f000 f857 	bl	800e498 <UART_WaitOnFlagUntilTimeout>
 800e3ea:	4603      	mov	r3, r0
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d03c      	beq.n	800e46a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3f8:	e853 3f00 	ldrex	r3, [r3]
 800e3fc:	623b      	str	r3, [r7, #32]
   return(result);
 800e3fe:	6a3b      	ldr	r3, [r7, #32]
 800e400:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e404:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	681b      	ldr	r3, [r3, #0]
 800e40a:	461a      	mov	r2, r3
 800e40c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e40e:	633b      	str	r3, [r7, #48]	@ 0x30
 800e410:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e412:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e414:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e416:	e841 2300 	strex	r3, r2, [r1]
 800e41a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e41c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d1e6      	bne.n	800e3f0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	3308      	adds	r3, #8
 800e428:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e42a:	693b      	ldr	r3, [r7, #16]
 800e42c:	e853 3f00 	ldrex	r3, [r3]
 800e430:	60fb      	str	r3, [r7, #12]
   return(result);
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	f023 0301 	bic.w	r3, r3, #1
 800e438:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	3308      	adds	r3, #8
 800e440:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e442:	61fa      	str	r2, [r7, #28]
 800e444:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e446:	69b9      	ldr	r1, [r7, #24]
 800e448:	69fa      	ldr	r2, [r7, #28]
 800e44a:	e841 2300 	strex	r3, r2, [r1]
 800e44e:	617b      	str	r3, [r7, #20]
   return(result);
 800e450:	697b      	ldr	r3, [r7, #20]
 800e452:	2b00      	cmp	r3, #0
 800e454:	d1e5      	bne.n	800e422 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	2220      	movs	r2, #32
 800e45a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	2200      	movs	r2, #0
 800e462:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e466:	2303      	movs	r3, #3
 800e468:	e012      	b.n	800e490 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	2220      	movs	r2, #32
 800e46e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	2220      	movs	r2, #32
 800e476:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	2200      	movs	r2, #0
 800e47e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	2200      	movs	r2, #0
 800e484:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	2200      	movs	r2, #0
 800e48a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e48e:	2300      	movs	r3, #0
}
 800e490:	4618      	mov	r0, r3
 800e492:	3758      	adds	r7, #88	@ 0x58
 800e494:	46bd      	mov	sp, r7
 800e496:	bd80      	pop	{r7, pc}

0800e498 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e498:	b580      	push	{r7, lr}
 800e49a:	b084      	sub	sp, #16
 800e49c:	af00      	add	r7, sp, #0
 800e49e:	60f8      	str	r0, [r7, #12]
 800e4a0:	60b9      	str	r1, [r7, #8]
 800e4a2:	603b      	str	r3, [r7, #0]
 800e4a4:	4613      	mov	r3, r2
 800e4a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e4a8:	e04f      	b.n	800e54a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e4aa:	69bb      	ldr	r3, [r7, #24]
 800e4ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4b0:	d04b      	beq.n	800e54a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e4b2:	f7f8 feb1 	bl	8007218 <HAL_GetTick>
 800e4b6:	4602      	mov	r2, r0
 800e4b8:	683b      	ldr	r3, [r7, #0]
 800e4ba:	1ad3      	subs	r3, r2, r3
 800e4bc:	69ba      	ldr	r2, [r7, #24]
 800e4be:	429a      	cmp	r2, r3
 800e4c0:	d302      	bcc.n	800e4c8 <UART_WaitOnFlagUntilTimeout+0x30>
 800e4c2:	69bb      	ldr	r3, [r7, #24]
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d101      	bne.n	800e4cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e4c8:	2303      	movs	r3, #3
 800e4ca:	e04e      	b.n	800e56a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	f003 0304 	and.w	r3, r3, #4
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d037      	beq.n	800e54a <UART_WaitOnFlagUntilTimeout+0xb2>
 800e4da:	68bb      	ldr	r3, [r7, #8]
 800e4dc:	2b80      	cmp	r3, #128	@ 0x80
 800e4de:	d034      	beq.n	800e54a <UART_WaitOnFlagUntilTimeout+0xb2>
 800e4e0:	68bb      	ldr	r3, [r7, #8]
 800e4e2:	2b40      	cmp	r3, #64	@ 0x40
 800e4e4:	d031      	beq.n	800e54a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	69db      	ldr	r3, [r3, #28]
 800e4ec:	f003 0308 	and.w	r3, r3, #8
 800e4f0:	2b08      	cmp	r3, #8
 800e4f2:	d110      	bne.n	800e516 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	2208      	movs	r2, #8
 800e4fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e4fc:	68f8      	ldr	r0, [r7, #12]
 800e4fe:	f000 f95b 	bl	800e7b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	2208      	movs	r2, #8
 800e506:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	2200      	movs	r2, #0
 800e50e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800e512:	2301      	movs	r3, #1
 800e514:	e029      	b.n	800e56a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	69db      	ldr	r3, [r3, #28]
 800e51c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e520:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e524:	d111      	bne.n	800e54a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e52e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e530:	68f8      	ldr	r0, [r7, #12]
 800e532:	f000 f941 	bl	800e7b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	2220      	movs	r2, #32
 800e53a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	2200      	movs	r2, #0
 800e542:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800e546:	2303      	movs	r3, #3
 800e548:	e00f      	b.n	800e56a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	69da      	ldr	r2, [r3, #28]
 800e550:	68bb      	ldr	r3, [r7, #8]
 800e552:	4013      	ands	r3, r2
 800e554:	68ba      	ldr	r2, [r7, #8]
 800e556:	429a      	cmp	r2, r3
 800e558:	bf0c      	ite	eq
 800e55a:	2301      	moveq	r3, #1
 800e55c:	2300      	movne	r3, #0
 800e55e:	b2db      	uxtb	r3, r3
 800e560:	461a      	mov	r2, r3
 800e562:	79fb      	ldrb	r3, [r7, #7]
 800e564:	429a      	cmp	r2, r3
 800e566:	d0a0      	beq.n	800e4aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e568:	2300      	movs	r3, #0
}
 800e56a:	4618      	mov	r0, r3
 800e56c:	3710      	adds	r7, #16
 800e56e:	46bd      	mov	sp, r7
 800e570:	bd80      	pop	{r7, pc}
	...

0800e574 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e574:	b480      	push	{r7}
 800e576:	b0a3      	sub	sp, #140	@ 0x8c
 800e578:	af00      	add	r7, sp, #0
 800e57a:	60f8      	str	r0, [r7, #12]
 800e57c:	60b9      	str	r1, [r7, #8]
 800e57e:	4613      	mov	r3, r2
 800e580:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	68ba      	ldr	r2, [r7, #8]
 800e586:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	88fa      	ldrh	r2, [r7, #6]
 800e58c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	88fa      	ldrh	r2, [r7, #6]
 800e594:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	2200      	movs	r2, #0
 800e59c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	689b      	ldr	r3, [r3, #8]
 800e5a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e5a6:	d10e      	bne.n	800e5c6 <UART_Start_Receive_IT+0x52>
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	691b      	ldr	r3, [r3, #16]
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d105      	bne.n	800e5bc <UART_Start_Receive_IT+0x48>
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800e5b6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e5ba:	e02d      	b.n	800e618 <UART_Start_Receive_IT+0xa4>
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	22ff      	movs	r2, #255	@ 0xff
 800e5c0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e5c4:	e028      	b.n	800e618 <UART_Start_Receive_IT+0xa4>
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	689b      	ldr	r3, [r3, #8]
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d10d      	bne.n	800e5ea <UART_Start_Receive_IT+0x76>
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	691b      	ldr	r3, [r3, #16]
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d104      	bne.n	800e5e0 <UART_Start_Receive_IT+0x6c>
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	22ff      	movs	r2, #255	@ 0xff
 800e5da:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e5de:	e01b      	b.n	800e618 <UART_Start_Receive_IT+0xa4>
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	227f      	movs	r2, #127	@ 0x7f
 800e5e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e5e8:	e016      	b.n	800e618 <UART_Start_Receive_IT+0xa4>
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	689b      	ldr	r3, [r3, #8]
 800e5ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e5f2:	d10d      	bne.n	800e610 <UART_Start_Receive_IT+0x9c>
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	691b      	ldr	r3, [r3, #16]
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d104      	bne.n	800e606 <UART_Start_Receive_IT+0x92>
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	227f      	movs	r2, #127	@ 0x7f
 800e600:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e604:	e008      	b.n	800e618 <UART_Start_Receive_IT+0xa4>
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	223f      	movs	r2, #63	@ 0x3f
 800e60a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e60e:	e003      	b.n	800e618 <UART_Start_Receive_IT+0xa4>
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	2200      	movs	r2, #0
 800e614:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	2200      	movs	r2, #0
 800e61c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	2222      	movs	r2, #34	@ 0x22
 800e624:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	3308      	adds	r3, #8
 800e62e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e630:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e632:	e853 3f00 	ldrex	r3, [r3]
 800e636:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800e638:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e63a:	f043 0301 	orr.w	r3, r3, #1
 800e63e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	3308      	adds	r3, #8
 800e648:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800e64c:	673a      	str	r2, [r7, #112]	@ 0x70
 800e64e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e650:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800e652:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800e654:	e841 2300 	strex	r3, r2, [r1]
 800e658:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800e65a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d1e3      	bne.n	800e628 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e664:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e668:	d14f      	bne.n	800e70a <UART_Start_Receive_IT+0x196>
 800e66a:	68fb      	ldr	r3, [r7, #12]
 800e66c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e670:	88fa      	ldrh	r2, [r7, #6]
 800e672:	429a      	cmp	r2, r3
 800e674:	d349      	bcc.n	800e70a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	689b      	ldr	r3, [r3, #8]
 800e67a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e67e:	d107      	bne.n	800e690 <UART_Start_Receive_IT+0x11c>
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	691b      	ldr	r3, [r3, #16]
 800e684:	2b00      	cmp	r3, #0
 800e686:	d103      	bne.n	800e690 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	4a47      	ldr	r2, [pc, #284]	@ (800e7a8 <UART_Start_Receive_IT+0x234>)
 800e68c:	675a      	str	r2, [r3, #116]	@ 0x74
 800e68e:	e002      	b.n	800e696 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	4a46      	ldr	r2, [pc, #280]	@ (800e7ac <UART_Start_Receive_IT+0x238>)
 800e694:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	691b      	ldr	r3, [r3, #16]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d01a      	beq.n	800e6d4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e6a6:	e853 3f00 	ldrex	r3, [r3]
 800e6aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e6ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e6ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e6b2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	461a      	mov	r2, r3
 800e6bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e6c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e6c2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6c4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e6c6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e6c8:	e841 2300 	strex	r3, r2, [r1]
 800e6cc:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800e6ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d1e4      	bne.n	800e69e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	3308      	adds	r3, #8
 800e6da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e6de:	e853 3f00 	ldrex	r3, [r3]
 800e6e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e6e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e6ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	3308      	adds	r3, #8
 800e6f2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e6f4:	64ba      	str	r2, [r7, #72]	@ 0x48
 800e6f6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6f8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e6fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e6fc:	e841 2300 	strex	r3, r2, [r1]
 800e700:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800e702:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e704:	2b00      	cmp	r3, #0
 800e706:	d1e5      	bne.n	800e6d4 <UART_Start_Receive_IT+0x160>
 800e708:	e046      	b.n	800e798 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	689b      	ldr	r3, [r3, #8]
 800e70e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e712:	d107      	bne.n	800e724 <UART_Start_Receive_IT+0x1b0>
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	691b      	ldr	r3, [r3, #16]
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d103      	bne.n	800e724 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	4a24      	ldr	r2, [pc, #144]	@ (800e7b0 <UART_Start_Receive_IT+0x23c>)
 800e720:	675a      	str	r2, [r3, #116]	@ 0x74
 800e722:	e002      	b.n	800e72a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	4a23      	ldr	r2, [pc, #140]	@ (800e7b4 <UART_Start_Receive_IT+0x240>)
 800e728:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	691b      	ldr	r3, [r3, #16]
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d019      	beq.n	800e766 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e73a:	e853 3f00 	ldrex	r3, [r3]
 800e73e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e742:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800e746:	677b      	str	r3, [r7, #116]	@ 0x74
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	461a      	mov	r2, r3
 800e74e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e750:	637b      	str	r3, [r7, #52]	@ 0x34
 800e752:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e754:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e756:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e758:	e841 2300 	strex	r3, r2, [r1]
 800e75c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e75e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e760:	2b00      	cmp	r3, #0
 800e762:	d1e6      	bne.n	800e732 <UART_Start_Receive_IT+0x1be>
 800e764:	e018      	b.n	800e798 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e76c:	697b      	ldr	r3, [r7, #20]
 800e76e:	e853 3f00 	ldrex	r3, [r3]
 800e772:	613b      	str	r3, [r7, #16]
   return(result);
 800e774:	693b      	ldr	r3, [r7, #16]
 800e776:	f043 0320 	orr.w	r3, r3, #32
 800e77a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	461a      	mov	r2, r3
 800e782:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e784:	623b      	str	r3, [r7, #32]
 800e786:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e788:	69f9      	ldr	r1, [r7, #28]
 800e78a:	6a3a      	ldr	r2, [r7, #32]
 800e78c:	e841 2300 	strex	r3, r2, [r1]
 800e790:	61bb      	str	r3, [r7, #24]
   return(result);
 800e792:	69bb      	ldr	r3, [r7, #24]
 800e794:	2b00      	cmp	r3, #0
 800e796:	d1e6      	bne.n	800e766 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800e798:	2300      	movs	r3, #0
}
 800e79a:	4618      	mov	r0, r3
 800e79c:	378c      	adds	r7, #140	@ 0x8c
 800e79e:	46bd      	mov	sp, r7
 800e7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7a4:	4770      	bx	lr
 800e7a6:	bf00      	nop
 800e7a8:	0800f319 	.word	0x0800f319
 800e7ac:	0800efb5 	.word	0x0800efb5
 800e7b0:	0800edfd 	.word	0x0800edfd
 800e7b4:	0800ec45 	.word	0x0800ec45

0800e7b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e7b8:	b480      	push	{r7}
 800e7ba:	b095      	sub	sp, #84	@ 0x54
 800e7bc:	af00      	add	r7, sp, #0
 800e7be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e7c8:	e853 3f00 	ldrex	r3, [r3]
 800e7cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e7ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e7d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e7d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	461a      	mov	r2, r3
 800e7dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e7de:	643b      	str	r3, [r7, #64]	@ 0x40
 800e7e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e7e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e7e6:	e841 2300 	strex	r3, r2, [r1]
 800e7ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e7ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d1e6      	bne.n	800e7c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	3308      	adds	r3, #8
 800e7f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7fa:	6a3b      	ldr	r3, [r7, #32]
 800e7fc:	e853 3f00 	ldrex	r3, [r3]
 800e800:	61fb      	str	r3, [r7, #28]
   return(result);
 800e802:	69fb      	ldr	r3, [r7, #28]
 800e804:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e808:	f023 0301 	bic.w	r3, r3, #1
 800e80c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	3308      	adds	r3, #8
 800e814:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e816:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e818:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e81a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e81c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e81e:	e841 2300 	strex	r3, r2, [r1]
 800e822:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e826:	2b00      	cmp	r3, #0
 800e828:	d1e3      	bne.n	800e7f2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e82e:	2b01      	cmp	r3, #1
 800e830:	d118      	bne.n	800e864 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	e853 3f00 	ldrex	r3, [r3]
 800e83e:	60bb      	str	r3, [r7, #8]
   return(result);
 800e840:	68bb      	ldr	r3, [r7, #8]
 800e842:	f023 0310 	bic.w	r3, r3, #16
 800e846:	647b      	str	r3, [r7, #68]	@ 0x44
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	461a      	mov	r2, r3
 800e84e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e850:	61bb      	str	r3, [r7, #24]
 800e852:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e854:	6979      	ldr	r1, [r7, #20]
 800e856:	69ba      	ldr	r2, [r7, #24]
 800e858:	e841 2300 	strex	r3, r2, [r1]
 800e85c:	613b      	str	r3, [r7, #16]
   return(result);
 800e85e:	693b      	ldr	r3, [r7, #16]
 800e860:	2b00      	cmp	r3, #0
 800e862:	d1e6      	bne.n	800e832 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	2220      	movs	r2, #32
 800e868:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	2200      	movs	r2, #0
 800e870:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	2200      	movs	r2, #0
 800e876:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e878:	bf00      	nop
 800e87a:	3754      	adds	r7, #84	@ 0x54
 800e87c:	46bd      	mov	sp, r7
 800e87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e882:	4770      	bx	lr

0800e884 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e884:	b580      	push	{r7, lr}
 800e886:	b084      	sub	sp, #16
 800e888:	af00      	add	r7, sp, #0
 800e88a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e890:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	2200      	movs	r2, #0
 800e896:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e89a:	68f8      	ldr	r0, [r7, #12]
 800e89c:	f7ff f99e 	bl	800dbdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e8a0:	bf00      	nop
 800e8a2:	3710      	adds	r7, #16
 800e8a4:	46bd      	mov	sp, r7
 800e8a6:	bd80      	pop	{r7, pc}

0800e8a8 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e8a8:	b480      	push	{r7}
 800e8aa:	b08f      	sub	sp, #60	@ 0x3c
 800e8ac:	af00      	add	r7, sp, #0
 800e8ae:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e8b6:	2b21      	cmp	r3, #33	@ 0x21
 800e8b8:	d14c      	bne.n	800e954 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e8c0:	b29b      	uxth	r3, r3
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d132      	bne.n	800e92c <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8cc:	6a3b      	ldr	r3, [r7, #32]
 800e8ce:	e853 3f00 	ldrex	r3, [r3]
 800e8d2:	61fb      	str	r3, [r7, #28]
   return(result);
 800e8d4:	69fb      	ldr	r3, [r7, #28]
 800e8d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e8da:	637b      	str	r3, [r7, #52]	@ 0x34
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	461a      	mov	r2, r3
 800e8e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e8e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e8e6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e8ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e8ec:	e841 2300 	strex	r3, r2, [r1]
 800e8f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e8f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d1e6      	bne.n	800e8c6 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	e853 3f00 	ldrex	r3, [r3]
 800e904:	60bb      	str	r3, [r7, #8]
   return(result);
 800e906:	68bb      	ldr	r3, [r7, #8]
 800e908:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e90c:	633b      	str	r3, [r7, #48]	@ 0x30
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	461a      	mov	r2, r3
 800e914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e916:	61bb      	str	r3, [r7, #24]
 800e918:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e91a:	6979      	ldr	r1, [r7, #20]
 800e91c:	69ba      	ldr	r2, [r7, #24]
 800e91e:	e841 2300 	strex	r3, r2, [r1]
 800e922:	613b      	str	r3, [r7, #16]
   return(result);
 800e924:	693b      	ldr	r3, [r7, #16]
 800e926:	2b00      	cmp	r3, #0
 800e928:	d1e6      	bne.n	800e8f8 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800e92a:	e013      	b.n	800e954 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e930:	781a      	ldrb	r2, [r3, #0]
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e93c:	1c5a      	adds	r2, r3, #1
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e948:	b29b      	uxth	r3, r3
 800e94a:	3b01      	subs	r3, #1
 800e94c:	b29a      	uxth	r2, r3
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800e954:	bf00      	nop
 800e956:	373c      	adds	r7, #60	@ 0x3c
 800e958:	46bd      	mov	sp, r7
 800e95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e95e:	4770      	bx	lr

0800e960 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e960:	b480      	push	{r7}
 800e962:	b091      	sub	sp, #68	@ 0x44
 800e964:	af00      	add	r7, sp, #0
 800e966:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e96e:	2b21      	cmp	r3, #33	@ 0x21
 800e970:	d151      	bne.n	800ea16 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e978:	b29b      	uxth	r3, r3
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d132      	bne.n	800e9e4 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e986:	e853 3f00 	ldrex	r3, [r3]
 800e98a:	623b      	str	r3, [r7, #32]
   return(result);
 800e98c:	6a3b      	ldr	r3, [r7, #32]
 800e98e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e992:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	461a      	mov	r2, r3
 800e99a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e99c:	633b      	str	r3, [r7, #48]	@ 0x30
 800e99e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e9a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e9a4:	e841 2300 	strex	r3, r2, [r1]
 800e9a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e9aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d1e6      	bne.n	800e97e <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9b6:	693b      	ldr	r3, [r7, #16]
 800e9b8:	e853 3f00 	ldrex	r3, [r3]
 800e9bc:	60fb      	str	r3, [r7, #12]
   return(result);
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e9c4:	637b      	str	r3, [r7, #52]	@ 0x34
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	461a      	mov	r2, r3
 800e9cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e9ce:	61fb      	str	r3, [r7, #28]
 800e9d0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9d2:	69b9      	ldr	r1, [r7, #24]
 800e9d4:	69fa      	ldr	r2, [r7, #28]
 800e9d6:	e841 2300 	strex	r3, r2, [r1]
 800e9da:	617b      	str	r3, [r7, #20]
   return(result);
 800e9dc:	697b      	ldr	r3, [r7, #20]
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d1e6      	bne.n	800e9b0 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800e9e2:	e018      	b.n	800ea16 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e9e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800e9ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e9ec:	881b      	ldrh	r3, [r3, #0]
 800e9ee:	461a      	mov	r2, r3
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e9f8:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e9fe:	1c9a      	adds	r2, r3, #2
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ea0a:	b29b      	uxth	r3, r3
 800ea0c:	3b01      	subs	r3, #1
 800ea0e:	b29a      	uxth	r2, r3
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800ea16:	bf00      	nop
 800ea18:	3744      	adds	r7, #68	@ 0x44
 800ea1a:	46bd      	mov	sp, r7
 800ea1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea20:	4770      	bx	lr

0800ea22 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ea22:	b480      	push	{r7}
 800ea24:	b091      	sub	sp, #68	@ 0x44
 800ea26:	af00      	add	r7, sp, #0
 800ea28:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ea30:	2b21      	cmp	r3, #33	@ 0x21
 800ea32:	d160      	bne.n	800eaf6 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ea3a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ea3c:	e057      	b.n	800eaee <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ea44:	b29b      	uxth	r3, r3
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d133      	bne.n	800eab2 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	3308      	adds	r3, #8
 800ea50:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea54:	e853 3f00 	ldrex	r3, [r3]
 800ea58:	623b      	str	r3, [r7, #32]
   return(result);
 800ea5a:	6a3b      	ldr	r3, [r7, #32]
 800ea5c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ea60:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	3308      	adds	r3, #8
 800ea68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ea6a:	633a      	str	r2, [r7, #48]	@ 0x30
 800ea6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ea70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ea72:	e841 2300 	strex	r3, r2, [r1]
 800ea76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ea78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d1e5      	bne.n	800ea4a <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea84:	693b      	ldr	r3, [r7, #16]
 800ea86:	e853 3f00 	ldrex	r3, [r3]
 800ea8a:	60fb      	str	r3, [r7, #12]
   return(result);
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea92:	637b      	str	r3, [r7, #52]	@ 0x34
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	461a      	mov	r2, r3
 800ea9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea9c:	61fb      	str	r3, [r7, #28]
 800ea9e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eaa0:	69b9      	ldr	r1, [r7, #24]
 800eaa2:	69fa      	ldr	r2, [r7, #28]
 800eaa4:	e841 2300 	strex	r3, r2, [r1]
 800eaa8:	617b      	str	r3, [r7, #20]
   return(result);
 800eaaa:	697b      	ldr	r3, [r7, #20]
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d1e6      	bne.n	800ea7e <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800eab0:	e021      	b.n	800eaf6 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	69db      	ldr	r3, [r3, #28]
 800eab8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d013      	beq.n	800eae8 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eac4:	781a      	ldrb	r2, [r3, #0]
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ead0:	1c5a      	adds	r2, r3, #1
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800eadc:	b29b      	uxth	r3, r3
 800eade:	3b01      	subs	r3, #1
 800eae0:	b29a      	uxth	r2, r3
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800eae8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800eaea:	3b01      	subs	r3, #1
 800eaec:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800eaee:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d1a4      	bne.n	800ea3e <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800eaf4:	e7ff      	b.n	800eaf6 <UART_TxISR_8BIT_FIFOEN+0xd4>
 800eaf6:	bf00      	nop
 800eaf8:	3744      	adds	r7, #68	@ 0x44
 800eafa:	46bd      	mov	sp, r7
 800eafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb00:	4770      	bx	lr

0800eb02 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800eb02:	b480      	push	{r7}
 800eb04:	b091      	sub	sp, #68	@ 0x44
 800eb06:	af00      	add	r7, sp, #0
 800eb08:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eb10:	2b21      	cmp	r3, #33	@ 0x21
 800eb12:	d165      	bne.n	800ebe0 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800eb1a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800eb1c:	e05c      	b.n	800ebd8 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800eb24:	b29b      	uxth	r3, r3
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d133      	bne.n	800eb92 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	3308      	adds	r3, #8
 800eb30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb32:	6a3b      	ldr	r3, [r7, #32]
 800eb34:	e853 3f00 	ldrex	r3, [r3]
 800eb38:	61fb      	str	r3, [r7, #28]
   return(result);
 800eb3a:	69fb      	ldr	r3, [r7, #28]
 800eb3c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800eb40:	637b      	str	r3, [r7, #52]	@ 0x34
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	3308      	adds	r3, #8
 800eb48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800eb4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800eb4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800eb50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eb52:	e841 2300 	strex	r3, r2, [r1]
 800eb56:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800eb58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d1e5      	bne.n	800eb2a <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	e853 3f00 	ldrex	r3, [r3]
 800eb6a:	60bb      	str	r3, [r7, #8]
   return(result);
 800eb6c:	68bb      	ldr	r3, [r7, #8]
 800eb6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb72:	633b      	str	r3, [r7, #48]	@ 0x30
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	681b      	ldr	r3, [r3, #0]
 800eb78:	461a      	mov	r2, r3
 800eb7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb7c:	61bb      	str	r3, [r7, #24]
 800eb7e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb80:	6979      	ldr	r1, [r7, #20]
 800eb82:	69ba      	ldr	r2, [r7, #24]
 800eb84:	e841 2300 	strex	r3, r2, [r1]
 800eb88:	613b      	str	r3, [r7, #16]
   return(result);
 800eb8a:	693b      	ldr	r3, [r7, #16]
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d1e6      	bne.n	800eb5e <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800eb90:	e026      	b.n	800ebe0 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	69db      	ldr	r3, [r3, #28]
 800eb98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d018      	beq.n	800ebd2 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eba4:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800eba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eba8:	881b      	ldrh	r3, [r3, #0]
 800ebaa:	461a      	mov	r2, r3
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ebb4:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ebba:	1c9a      	adds	r2, r3, #2
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ebc6:	b29b      	uxth	r3, r3
 800ebc8:	3b01      	subs	r3, #1
 800ebca:	b29a      	uxth	r2, r3
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800ebd2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ebd4:	3b01      	subs	r3, #1
 800ebd6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ebd8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d19f      	bne.n	800eb1e <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800ebde:	e7ff      	b.n	800ebe0 <UART_TxISR_16BIT_FIFOEN+0xde>
 800ebe0:	bf00      	nop
 800ebe2:	3744      	adds	r7, #68	@ 0x44
 800ebe4:	46bd      	mov	sp, r7
 800ebe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebea:	4770      	bx	lr

0800ebec <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ebec:	b580      	push	{r7, lr}
 800ebee:	b088      	sub	sp, #32
 800ebf0:	af00      	add	r7, sp, #0
 800ebf2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	e853 3f00 	ldrex	r3, [r3]
 800ec00:	60bb      	str	r3, [r7, #8]
   return(result);
 800ec02:	68bb      	ldr	r3, [r7, #8]
 800ec04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ec08:	61fb      	str	r3, [r7, #28]
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	461a      	mov	r2, r3
 800ec10:	69fb      	ldr	r3, [r7, #28]
 800ec12:	61bb      	str	r3, [r7, #24]
 800ec14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec16:	6979      	ldr	r1, [r7, #20]
 800ec18:	69ba      	ldr	r2, [r7, #24]
 800ec1a:	e841 2300 	strex	r3, r2, [r1]
 800ec1e:	613b      	str	r3, [r7, #16]
   return(result);
 800ec20:	693b      	ldr	r3, [r7, #16]
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d1e6      	bne.n	800ebf4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	2220      	movs	r2, #32
 800ec2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	2200      	movs	r2, #0
 800ec32:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ec34:	6878      	ldr	r0, [r7, #4]
 800ec36:	f7fe ffbd 	bl	800dbb4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ec3a:	bf00      	nop
 800ec3c:	3720      	adds	r7, #32
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	bd80      	pop	{r7, pc}
	...

0800ec44 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ec44:	b580      	push	{r7, lr}
 800ec46:	b09c      	sub	sp, #112	@ 0x70
 800ec48:	af00      	add	r7, sp, #0
 800ec4a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ec52:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ec5c:	2b22      	cmp	r3, #34	@ 0x22
 800ec5e:	f040 80be 	bne.w	800edde <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec68:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ec6c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800ec70:	b2d9      	uxtb	r1, r3
 800ec72:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ec76:	b2da      	uxtb	r2, r3
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec7c:	400a      	ands	r2, r1
 800ec7e:	b2d2      	uxtb	r2, r2
 800ec80:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec86:	1c5a      	adds	r2, r3, #1
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ec92:	b29b      	uxth	r3, r3
 800ec94:	3b01      	subs	r3, #1
 800ec96:	b29a      	uxth	r2, r3
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800eca4:	b29b      	uxth	r3, r3
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	f040 80a1 	bne.w	800edee <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ecb4:	e853 3f00 	ldrex	r3, [r3]
 800ecb8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ecba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ecbc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ecc0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	681b      	ldr	r3, [r3, #0]
 800ecc6:	461a      	mov	r2, r3
 800ecc8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ecca:	65bb      	str	r3, [r7, #88]	@ 0x58
 800eccc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ecd0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ecd2:	e841 2300 	strex	r3, r2, [r1]
 800ecd6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ecd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d1e6      	bne.n	800ecac <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	3308      	adds	r3, #8
 800ece4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ece6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ece8:	e853 3f00 	ldrex	r3, [r3]
 800ecec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ecee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ecf0:	f023 0301 	bic.w	r3, r3, #1
 800ecf4:	667b      	str	r3, [r7, #100]	@ 0x64
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	3308      	adds	r3, #8
 800ecfc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ecfe:	647a      	str	r2, [r7, #68]	@ 0x44
 800ed00:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed02:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ed04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ed06:	e841 2300 	strex	r3, r2, [r1]
 800ed0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ed0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d1e5      	bne.n	800ecde <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	2220      	movs	r2, #32
 800ed16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	2200      	movs	r2, #0
 800ed1e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	2200      	movs	r2, #0
 800ed24:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	4a33      	ldr	r2, [pc, #204]	@ (800edf8 <UART_RxISR_8BIT+0x1b4>)
 800ed2c:	4293      	cmp	r3, r2
 800ed2e:	d01f      	beq.n	800ed70 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	685b      	ldr	r3, [r3, #4]
 800ed36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	d018      	beq.n	800ed70 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed46:	e853 3f00 	ldrex	r3, [r3]
 800ed4a:	623b      	str	r3, [r7, #32]
   return(result);
 800ed4c:	6a3b      	ldr	r3, [r7, #32]
 800ed4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ed52:	663b      	str	r3, [r7, #96]	@ 0x60
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	461a      	mov	r2, r3
 800ed5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ed5c:	633b      	str	r3, [r7, #48]	@ 0x30
 800ed5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed60:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ed62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ed64:	e841 2300 	strex	r3, r2, [r1]
 800ed68:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ed6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d1e6      	bne.n	800ed3e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ed74:	2b01      	cmp	r3, #1
 800ed76:	d12e      	bne.n	800edd6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	2200      	movs	r2, #0
 800ed7c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed84:	693b      	ldr	r3, [r7, #16]
 800ed86:	e853 3f00 	ldrex	r3, [r3]
 800ed8a:	60fb      	str	r3, [r7, #12]
   return(result);
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	f023 0310 	bic.w	r3, r3, #16
 800ed92:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	461a      	mov	r2, r3
 800ed9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ed9c:	61fb      	str	r3, [r7, #28]
 800ed9e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eda0:	69b9      	ldr	r1, [r7, #24]
 800eda2:	69fa      	ldr	r2, [r7, #28]
 800eda4:	e841 2300 	strex	r3, r2, [r1]
 800eda8:	617b      	str	r3, [r7, #20]
   return(result);
 800edaa:	697b      	ldr	r3, [r7, #20]
 800edac:	2b00      	cmp	r3, #0
 800edae:	d1e6      	bne.n	800ed7e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	69db      	ldr	r3, [r3, #28]
 800edb6:	f003 0310 	and.w	r3, r3, #16
 800edba:	2b10      	cmp	r3, #16
 800edbc:	d103      	bne.n	800edc6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	2210      	movs	r2, #16
 800edc4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800edcc:	4619      	mov	r1, r3
 800edce:	6878      	ldr	r0, [r7, #4]
 800edd0:	f7fe ff0e 	bl	800dbf0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800edd4:	e00b      	b.n	800edee <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800edd6:	6878      	ldr	r0, [r7, #4]
 800edd8:	f7fe fef6 	bl	800dbc8 <HAL_UART_RxCpltCallback>
}
 800eddc:	e007      	b.n	800edee <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	699a      	ldr	r2, [r3, #24]
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	f042 0208 	orr.w	r2, r2, #8
 800edec:	619a      	str	r2, [r3, #24]
}
 800edee:	bf00      	nop
 800edf0:	3770      	adds	r7, #112	@ 0x70
 800edf2:	46bd      	mov	sp, r7
 800edf4:	bd80      	pop	{r7, pc}
 800edf6:	bf00      	nop
 800edf8:	40008000 	.word	0x40008000

0800edfc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800edfc:	b580      	push	{r7, lr}
 800edfe:	b09c      	sub	sp, #112	@ 0x70
 800ee00:	af00      	add	r7, sp, #0
 800ee02:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ee0a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ee14:	2b22      	cmp	r3, #34	@ 0x22
 800ee16:	f040 80be 	bne.w	800ef96 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee20:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ee28:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800ee2a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800ee2e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ee32:	4013      	ands	r3, r2
 800ee34:	b29a      	uxth	r2, r3
 800ee36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ee38:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ee3e:	1c9a      	adds	r2, r3, #2
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ee4a:	b29b      	uxth	r3, r3
 800ee4c:	3b01      	subs	r3, #1
 800ee4e:	b29a      	uxth	r2, r3
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ee5c:	b29b      	uxth	r3, r3
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	f040 80a1 	bne.w	800efa6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ee6c:	e853 3f00 	ldrex	r3, [r3]
 800ee70:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ee72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ee74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ee78:	667b      	str	r3, [r7, #100]	@ 0x64
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	461a      	mov	r2, r3
 800ee80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ee82:	657b      	str	r3, [r7, #84]	@ 0x54
 800ee84:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee86:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ee88:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ee8a:	e841 2300 	strex	r3, r2, [r1]
 800ee8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ee90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d1e6      	bne.n	800ee64 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	681b      	ldr	r3, [r3, #0]
 800ee9a:	3308      	adds	r3, #8
 800ee9c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eea0:	e853 3f00 	ldrex	r3, [r3]
 800eea4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800eea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eea8:	f023 0301 	bic.w	r3, r3, #1
 800eeac:	663b      	str	r3, [r7, #96]	@ 0x60
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	3308      	adds	r3, #8
 800eeb4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800eeb6:	643a      	str	r2, [r7, #64]	@ 0x40
 800eeb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eeba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800eebc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800eebe:	e841 2300 	strex	r3, r2, [r1]
 800eec2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800eec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d1e5      	bne.n	800ee96 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	2220      	movs	r2, #32
 800eece:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	2200      	movs	r2, #0
 800eed6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	2200      	movs	r2, #0
 800eedc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	4a33      	ldr	r2, [pc, #204]	@ (800efb0 <UART_RxISR_16BIT+0x1b4>)
 800eee4:	4293      	cmp	r3, r2
 800eee6:	d01f      	beq.n	800ef28 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	685b      	ldr	r3, [r3, #4]
 800eeee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d018      	beq.n	800ef28 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eefc:	6a3b      	ldr	r3, [r7, #32]
 800eefe:	e853 3f00 	ldrex	r3, [r3]
 800ef02:	61fb      	str	r3, [r7, #28]
   return(result);
 800ef04:	69fb      	ldr	r3, [r7, #28]
 800ef06:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ef0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	461a      	mov	r2, r3
 800ef12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ef14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ef16:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ef1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ef1c:	e841 2300 	strex	r3, r2, [r1]
 800ef20:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ef22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d1e6      	bne.n	800eef6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ef2c:	2b01      	cmp	r3, #1
 800ef2e:	d12e      	bne.n	800ef8e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	2200      	movs	r2, #0
 800ef34:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	e853 3f00 	ldrex	r3, [r3]
 800ef42:	60bb      	str	r3, [r7, #8]
   return(result);
 800ef44:	68bb      	ldr	r3, [r7, #8]
 800ef46:	f023 0310 	bic.w	r3, r3, #16
 800ef4a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	461a      	mov	r2, r3
 800ef52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ef54:	61bb      	str	r3, [r7, #24]
 800ef56:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef58:	6979      	ldr	r1, [r7, #20]
 800ef5a:	69ba      	ldr	r2, [r7, #24]
 800ef5c:	e841 2300 	strex	r3, r2, [r1]
 800ef60:	613b      	str	r3, [r7, #16]
   return(result);
 800ef62:	693b      	ldr	r3, [r7, #16]
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d1e6      	bne.n	800ef36 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	69db      	ldr	r3, [r3, #28]
 800ef6e:	f003 0310 	and.w	r3, r3, #16
 800ef72:	2b10      	cmp	r3, #16
 800ef74:	d103      	bne.n	800ef7e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	2210      	movs	r2, #16
 800ef7c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ef84:	4619      	mov	r1, r3
 800ef86:	6878      	ldr	r0, [r7, #4]
 800ef88:	f7fe fe32 	bl	800dbf0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ef8c:	e00b      	b.n	800efa6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800ef8e:	6878      	ldr	r0, [r7, #4]
 800ef90:	f7fe fe1a 	bl	800dbc8 <HAL_UART_RxCpltCallback>
}
 800ef94:	e007      	b.n	800efa6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	681b      	ldr	r3, [r3, #0]
 800ef9a:	699a      	ldr	r2, [r3, #24]
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	f042 0208 	orr.w	r2, r2, #8
 800efa4:	619a      	str	r2, [r3, #24]
}
 800efa6:	bf00      	nop
 800efa8:	3770      	adds	r7, #112	@ 0x70
 800efaa:	46bd      	mov	sp, r7
 800efac:	bd80      	pop	{r7, pc}
 800efae:	bf00      	nop
 800efb0:	40008000 	.word	0x40008000

0800efb4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800efb4:	b580      	push	{r7, lr}
 800efb6:	b0ac      	sub	sp, #176	@ 0xb0
 800efb8:	af00      	add	r7, sp, #0
 800efba:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800efc2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	69db      	ldr	r3, [r3, #28]
 800efcc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	681b      	ldr	r3, [r3, #0]
 800efde:	689b      	ldr	r3, [r3, #8]
 800efe0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800efea:	2b22      	cmp	r3, #34	@ 0x22
 800efec:	f040 8183 	bne.w	800f2f6 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800eff6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800effa:	e126      	b.n	800f24a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f002:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f006:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800f00a:	b2d9      	uxtb	r1, r3
 800f00c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800f010:	b2da      	uxtb	r2, r3
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f016:	400a      	ands	r2, r1
 800f018:	b2d2      	uxtb	r2, r2
 800f01a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f020:	1c5a      	adds	r2, r3, #1
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f02c:	b29b      	uxth	r3, r3
 800f02e:	3b01      	subs	r3, #1
 800f030:	b29a      	uxth	r2, r3
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	69db      	ldr	r3, [r3, #28]
 800f03e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800f042:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f046:	f003 0307 	and.w	r3, r3, #7
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d053      	beq.n	800f0f6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f04e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f052:	f003 0301 	and.w	r3, r3, #1
 800f056:	2b00      	cmp	r3, #0
 800f058:	d011      	beq.n	800f07e <UART_RxISR_8BIT_FIFOEN+0xca>
 800f05a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f05e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f062:	2b00      	cmp	r3, #0
 800f064:	d00b      	beq.n	800f07e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	2201      	movs	r2, #1
 800f06c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f074:	f043 0201 	orr.w	r2, r3, #1
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f07e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f082:	f003 0302 	and.w	r3, r3, #2
 800f086:	2b00      	cmp	r3, #0
 800f088:	d011      	beq.n	800f0ae <UART_RxISR_8BIT_FIFOEN+0xfa>
 800f08a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f08e:	f003 0301 	and.w	r3, r3, #1
 800f092:	2b00      	cmp	r3, #0
 800f094:	d00b      	beq.n	800f0ae <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	681b      	ldr	r3, [r3, #0]
 800f09a:	2202      	movs	r2, #2
 800f09c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f0a4:	f043 0204 	orr.w	r2, r3, #4
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f0ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0b2:	f003 0304 	and.w	r3, r3, #4
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d011      	beq.n	800f0de <UART_RxISR_8BIT_FIFOEN+0x12a>
 800f0ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f0be:	f003 0301 	and.w	r3, r3, #1
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d00b      	beq.n	800f0de <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	2204      	movs	r2, #4
 800f0cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f0d4:	f043 0202 	orr.w	r2, r3, #2
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d006      	beq.n	800f0f6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f0e8:	6878      	ldr	r0, [r7, #4]
 800f0ea:	f7fe fd77 	bl	800dbdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	2200      	movs	r2, #0
 800f0f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f0fc:	b29b      	uxth	r3, r3
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	f040 80a3 	bne.w	800f24a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f10a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f10c:	e853 3f00 	ldrex	r3, [r3]
 800f110:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800f112:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f114:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f118:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	461a      	mov	r2, r3
 800f122:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f126:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f128:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f12a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800f12c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800f12e:	e841 2300 	strex	r3, r2, [r1]
 800f132:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800f134:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f136:	2b00      	cmp	r3, #0
 800f138:	d1e4      	bne.n	800f104 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	681b      	ldr	r3, [r3, #0]
 800f13e:	3308      	adds	r3, #8
 800f140:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f142:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f144:	e853 3f00 	ldrex	r3, [r3]
 800f148:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800f14a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f14c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f150:	f023 0301 	bic.w	r3, r3, #1
 800f154:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	3308      	adds	r3, #8
 800f15e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f162:	66ba      	str	r2, [r7, #104]	@ 0x68
 800f164:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f166:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800f168:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800f16a:	e841 2300 	strex	r3, r2, [r1]
 800f16e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800f170:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f172:	2b00      	cmp	r3, #0
 800f174:	d1e1      	bne.n	800f13a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	2220      	movs	r2, #32
 800f17a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	2200      	movs	r2, #0
 800f182:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	2200      	movs	r2, #0
 800f188:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	4a60      	ldr	r2, [pc, #384]	@ (800f310 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800f190:	4293      	cmp	r3, r2
 800f192:	d021      	beq.n	800f1d8 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	685b      	ldr	r3, [r3, #4]
 800f19a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d01a      	beq.n	800f1d8 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f1aa:	e853 3f00 	ldrex	r3, [r3]
 800f1ae:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800f1b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f1b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f1b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	461a      	mov	r2, r3
 800f1c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f1c4:	657b      	str	r3, [r7, #84]	@ 0x54
 800f1c6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1c8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f1ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f1cc:	e841 2300 	strex	r3, r2, [r1]
 800f1d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f1d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d1e4      	bne.n	800f1a2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f1dc:	2b01      	cmp	r3, #1
 800f1de:	d130      	bne.n	800f242 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	2200      	movs	r2, #0
 800f1e4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f1ee:	e853 3f00 	ldrex	r3, [r3]
 800f1f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f1f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1f6:	f023 0310 	bic.w	r3, r3, #16
 800f1fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	461a      	mov	r2, r3
 800f204:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f208:	643b      	str	r3, [r7, #64]	@ 0x40
 800f20a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f20c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f20e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f210:	e841 2300 	strex	r3, r2, [r1]
 800f214:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d1e4      	bne.n	800f1e6 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	69db      	ldr	r3, [r3, #28]
 800f222:	f003 0310 	and.w	r3, r3, #16
 800f226:	2b10      	cmp	r3, #16
 800f228:	d103      	bne.n	800f232 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	2210      	movs	r2, #16
 800f230:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f238:	4619      	mov	r1, r3
 800f23a:	6878      	ldr	r0, [r7, #4]
 800f23c:	f7fe fcd8 	bl	800dbf0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800f240:	e00e      	b.n	800f260 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800f242:	6878      	ldr	r0, [r7, #4]
 800f244:	f7fe fcc0 	bl	800dbc8 <HAL_UART_RxCpltCallback>
        break;
 800f248:	e00a      	b.n	800f260 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f24a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d006      	beq.n	800f260 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800f252:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f256:	f003 0320 	and.w	r3, r3, #32
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	f47f aece 	bne.w	800effc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f266:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800f26a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d049      	beq.n	800f306 <UART_RxISR_8BIT_FIFOEN+0x352>
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f278:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800f27c:	429a      	cmp	r2, r3
 800f27e:	d242      	bcs.n	800f306 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	3308      	adds	r3, #8
 800f286:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f288:	6a3b      	ldr	r3, [r7, #32]
 800f28a:	e853 3f00 	ldrex	r3, [r3]
 800f28e:	61fb      	str	r3, [r7, #28]
   return(result);
 800f290:	69fb      	ldr	r3, [r7, #28]
 800f292:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f296:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	681b      	ldr	r3, [r3, #0]
 800f29e:	3308      	adds	r3, #8
 800f2a0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800f2a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f2a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f2aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f2ac:	e841 2300 	strex	r3, r2, [r1]
 800f2b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f2b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d1e3      	bne.n	800f280 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	4a16      	ldr	r2, [pc, #88]	@ (800f314 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800f2bc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2c4:	68fb      	ldr	r3, [r7, #12]
 800f2c6:	e853 3f00 	ldrex	r3, [r3]
 800f2ca:	60bb      	str	r3, [r7, #8]
   return(result);
 800f2cc:	68bb      	ldr	r3, [r7, #8]
 800f2ce:	f043 0320 	orr.w	r3, r3, #32
 800f2d2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	461a      	mov	r2, r3
 800f2dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f2e0:	61bb      	str	r3, [r7, #24]
 800f2e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2e4:	6979      	ldr	r1, [r7, #20]
 800f2e6:	69ba      	ldr	r2, [r7, #24]
 800f2e8:	e841 2300 	strex	r3, r2, [r1]
 800f2ec:	613b      	str	r3, [r7, #16]
   return(result);
 800f2ee:	693b      	ldr	r3, [r7, #16]
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d1e4      	bne.n	800f2be <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f2f4:	e007      	b.n	800f306 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	699a      	ldr	r2, [r3, #24]
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	f042 0208 	orr.w	r2, r2, #8
 800f304:	619a      	str	r2, [r3, #24]
}
 800f306:	bf00      	nop
 800f308:	37b0      	adds	r7, #176	@ 0xb0
 800f30a:	46bd      	mov	sp, r7
 800f30c:	bd80      	pop	{r7, pc}
 800f30e:	bf00      	nop
 800f310:	40008000 	.word	0x40008000
 800f314:	0800ec45 	.word	0x0800ec45

0800f318 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f318:	b580      	push	{r7, lr}
 800f31a:	b0ae      	sub	sp, #184	@ 0xb8
 800f31c:	af00      	add	r7, sp, #0
 800f31e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f326:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	69db      	ldr	r3, [r3, #28]
 800f330:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	689b      	ldr	r3, [r3, #8]
 800f344:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f34e:	2b22      	cmp	r3, #34	@ 0x22
 800f350:	f040 8187 	bne.w	800f662 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f35a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f35e:	e12a      	b.n	800f5b6 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f366:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f36e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800f372:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800f376:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800f37a:	4013      	ands	r3, r2
 800f37c:	b29a      	uxth	r2, r3
 800f37e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f382:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f388:	1c9a      	adds	r2, r3, #2
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f394:	b29b      	uxth	r3, r3
 800f396:	3b01      	subs	r3, #1
 800f398:	b29a      	uxth	r2, r3
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	69db      	ldr	r3, [r3, #28]
 800f3a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800f3aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f3ae:	f003 0307 	and.w	r3, r3, #7
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d053      	beq.n	800f45e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f3b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f3ba:	f003 0301 	and.w	r3, r3, #1
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	d011      	beq.n	800f3e6 <UART_RxISR_16BIT_FIFOEN+0xce>
 800f3c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f3c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d00b      	beq.n	800f3e6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	2201      	movs	r2, #1
 800f3d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f3dc:	f043 0201 	orr.w	r2, r3, #1
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f3e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f3ea:	f003 0302 	and.w	r3, r3, #2
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d011      	beq.n	800f416 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800f3f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f3f6:	f003 0301 	and.w	r3, r3, #1
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d00b      	beq.n	800f416 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	2202      	movs	r2, #2
 800f404:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f40c:	f043 0204 	orr.w	r2, r3, #4
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f416:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f41a:	f003 0304 	and.w	r3, r3, #4
 800f41e:	2b00      	cmp	r3, #0
 800f420:	d011      	beq.n	800f446 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800f422:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f426:	f003 0301 	and.w	r3, r3, #1
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d00b      	beq.n	800f446 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	2204      	movs	r2, #4
 800f434:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f43c:	f043 0202 	orr.w	r2, r3, #2
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d006      	beq.n	800f45e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f450:	6878      	ldr	r0, [r7, #4]
 800f452:	f7fe fbc3 	bl	800dbdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	2200      	movs	r2, #0
 800f45a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f464:	b29b      	uxth	r3, r3
 800f466:	2b00      	cmp	r3, #0
 800f468:	f040 80a5 	bne.w	800f5b6 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f472:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f474:	e853 3f00 	ldrex	r3, [r3]
 800f478:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f47a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f47c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f480:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	681b      	ldr	r3, [r3, #0]
 800f488:	461a      	mov	r2, r3
 800f48a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f48e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f492:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f494:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f496:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f49a:	e841 2300 	strex	r3, r2, [r1]
 800f49e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f4a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d1e2      	bne.n	800f46c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	3308      	adds	r3, #8
 800f4ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f4b0:	e853 3f00 	ldrex	r3, [r3]
 800f4b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f4b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f4b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f4bc:	f023 0301 	bic.w	r3, r3, #1
 800f4c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	3308      	adds	r3, #8
 800f4ca:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800f4ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f4d0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4d2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f4d4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f4d6:	e841 2300 	strex	r3, r2, [r1]
 800f4da:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f4dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d1e1      	bne.n	800f4a6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	2220      	movs	r2, #32
 800f4e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	2200      	movs	r2, #0
 800f4ee:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	2200      	movs	r2, #0
 800f4f4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	4a60      	ldr	r2, [pc, #384]	@ (800f67c <UART_RxISR_16BIT_FIFOEN+0x364>)
 800f4fc:	4293      	cmp	r3, r2
 800f4fe:	d021      	beq.n	800f544 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	681b      	ldr	r3, [r3, #0]
 800f504:	685b      	ldr	r3, [r3, #4]
 800f506:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d01a      	beq.n	800f544 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f514:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f516:	e853 3f00 	ldrex	r3, [r3]
 800f51a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f51c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f51e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f522:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	461a      	mov	r2, r3
 800f52c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f530:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f532:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f534:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f536:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f538:	e841 2300 	strex	r3, r2, [r1]
 800f53c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f53e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f540:	2b00      	cmp	r3, #0
 800f542:	d1e4      	bne.n	800f50e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f548:	2b01      	cmp	r3, #1
 800f54a:	d130      	bne.n	800f5ae <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	2200      	movs	r2, #0
 800f550:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f55a:	e853 3f00 	ldrex	r3, [r3]
 800f55e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f560:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f562:	f023 0310 	bic.w	r3, r3, #16
 800f566:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	461a      	mov	r2, r3
 800f570:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f574:	647b      	str	r3, [r7, #68]	@ 0x44
 800f576:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f578:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f57a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f57c:	e841 2300 	strex	r3, r2, [r1]
 800f580:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f582:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f584:	2b00      	cmp	r3, #0
 800f586:	d1e4      	bne.n	800f552 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	69db      	ldr	r3, [r3, #28]
 800f58e:	f003 0310 	and.w	r3, r3, #16
 800f592:	2b10      	cmp	r3, #16
 800f594:	d103      	bne.n	800f59e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	681b      	ldr	r3, [r3, #0]
 800f59a:	2210      	movs	r2, #16
 800f59c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f5a4:	4619      	mov	r1, r3
 800f5a6:	6878      	ldr	r0, [r7, #4]
 800f5a8:	f7fe fb22 	bl	800dbf0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800f5ac:	e00e      	b.n	800f5cc <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800f5ae:	6878      	ldr	r0, [r7, #4]
 800f5b0:	f7fe fb0a 	bl	800dbc8 <HAL_UART_RxCpltCallback>
        break;
 800f5b4:	e00a      	b.n	800f5cc <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f5b6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d006      	beq.n	800f5cc <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800f5be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f5c2:	f003 0320 	and.w	r3, r3, #32
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	f47f aeca 	bne.w	800f360 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f5d2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800f5d6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	d049      	beq.n	800f672 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f5e4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800f5e8:	429a      	cmp	r2, r3
 800f5ea:	d242      	bcs.n	800f672 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	681b      	ldr	r3, [r3, #0]
 800f5f0:	3308      	adds	r3, #8
 800f5f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5f6:	e853 3f00 	ldrex	r3, [r3]
 800f5fa:	623b      	str	r3, [r7, #32]
   return(result);
 800f5fc:	6a3b      	ldr	r3, [r7, #32]
 800f5fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f602:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	3308      	adds	r3, #8
 800f60c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800f610:	633a      	str	r2, [r7, #48]	@ 0x30
 800f612:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f614:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f616:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f618:	e841 2300 	strex	r3, r2, [r1]
 800f61c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f61e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f620:	2b00      	cmp	r3, #0
 800f622:	d1e3      	bne.n	800f5ec <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	4a16      	ldr	r2, [pc, #88]	@ (800f680 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800f628:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	681b      	ldr	r3, [r3, #0]
 800f62e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f630:	693b      	ldr	r3, [r7, #16]
 800f632:	e853 3f00 	ldrex	r3, [r3]
 800f636:	60fb      	str	r3, [r7, #12]
   return(result);
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	f043 0320 	orr.w	r3, r3, #32
 800f63e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	461a      	mov	r2, r3
 800f648:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f64c:	61fb      	str	r3, [r7, #28]
 800f64e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f650:	69b9      	ldr	r1, [r7, #24]
 800f652:	69fa      	ldr	r2, [r7, #28]
 800f654:	e841 2300 	strex	r3, r2, [r1]
 800f658:	617b      	str	r3, [r7, #20]
   return(result);
 800f65a:	697b      	ldr	r3, [r7, #20]
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d1e4      	bne.n	800f62a <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f660:	e007      	b.n	800f672 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	699a      	ldr	r2, [r3, #24]
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	f042 0208 	orr.w	r2, r2, #8
 800f670:	619a      	str	r2, [r3, #24]
}
 800f672:	bf00      	nop
 800f674:	37b8      	adds	r7, #184	@ 0xb8
 800f676:	46bd      	mov	sp, r7
 800f678:	bd80      	pop	{r7, pc}
 800f67a:	bf00      	nop
 800f67c:	40008000 	.word	0x40008000
 800f680:	0800edfd 	.word	0x0800edfd

0800f684 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f684:	b480      	push	{r7}
 800f686:	b083      	sub	sp, #12
 800f688:	af00      	add	r7, sp, #0
 800f68a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f68c:	bf00      	nop
 800f68e:	370c      	adds	r7, #12
 800f690:	46bd      	mov	sp, r7
 800f692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f696:	4770      	bx	lr

0800f698 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f698:	b480      	push	{r7}
 800f69a:	b083      	sub	sp, #12
 800f69c:	af00      	add	r7, sp, #0
 800f69e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f6a0:	bf00      	nop
 800f6a2:	370c      	adds	r7, #12
 800f6a4:	46bd      	mov	sp, r7
 800f6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6aa:	4770      	bx	lr

0800f6ac <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f6ac:	b480      	push	{r7}
 800f6ae:	b083      	sub	sp, #12
 800f6b0:	af00      	add	r7, sp, #0
 800f6b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f6b4:	bf00      	nop
 800f6b6:	370c      	adds	r7, #12
 800f6b8:	46bd      	mov	sp, r7
 800f6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6be:	4770      	bx	lr

0800f6c0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f6c0:	b480      	push	{r7}
 800f6c2:	b085      	sub	sp, #20
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f6ce:	2b01      	cmp	r3, #1
 800f6d0:	d101      	bne.n	800f6d6 <HAL_UARTEx_DisableFifoMode+0x16>
 800f6d2:	2302      	movs	r3, #2
 800f6d4:	e027      	b.n	800f726 <HAL_UARTEx_DisableFifoMode+0x66>
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	2201      	movs	r2, #1
 800f6da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	2224      	movs	r2, #36	@ 0x24
 800f6e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	681b      	ldr	r3, [r3, #0]
 800f6f2:	681a      	ldr	r2, [r3, #0]
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	681b      	ldr	r3, [r3, #0]
 800f6f8:	f022 0201 	bic.w	r2, r2, #1
 800f6fc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f6fe:	68fb      	ldr	r3, [r7, #12]
 800f700:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f704:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	2200      	movs	r2, #0
 800f70a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	68fa      	ldr	r2, [r7, #12]
 800f712:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	2220      	movs	r2, #32
 800f718:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	2200      	movs	r2, #0
 800f720:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f724:	2300      	movs	r3, #0
}
 800f726:	4618      	mov	r0, r3
 800f728:	3714      	adds	r7, #20
 800f72a:	46bd      	mov	sp, r7
 800f72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f730:	4770      	bx	lr

0800f732 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f732:	b580      	push	{r7, lr}
 800f734:	b084      	sub	sp, #16
 800f736:	af00      	add	r7, sp, #0
 800f738:	6078      	str	r0, [r7, #4]
 800f73a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f742:	2b01      	cmp	r3, #1
 800f744:	d101      	bne.n	800f74a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f746:	2302      	movs	r3, #2
 800f748:	e02d      	b.n	800f7a6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	2201      	movs	r2, #1
 800f74e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	2224      	movs	r2, #36	@ 0x24
 800f756:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	681a      	ldr	r2, [r3, #0]
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	681b      	ldr	r3, [r3, #0]
 800f76c:	f022 0201 	bic.w	r2, r2, #1
 800f770:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	689b      	ldr	r3, [r3, #8]
 800f778:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	683a      	ldr	r2, [r7, #0]
 800f782:	430a      	orrs	r2, r1
 800f784:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f786:	6878      	ldr	r0, [r7, #4]
 800f788:	f000 f850 	bl	800f82c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	68fa      	ldr	r2, [r7, #12]
 800f792:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	2220      	movs	r2, #32
 800f798:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	2200      	movs	r2, #0
 800f7a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f7a4:	2300      	movs	r3, #0
}
 800f7a6:	4618      	mov	r0, r3
 800f7a8:	3710      	adds	r7, #16
 800f7aa:	46bd      	mov	sp, r7
 800f7ac:	bd80      	pop	{r7, pc}

0800f7ae <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f7ae:	b580      	push	{r7, lr}
 800f7b0:	b084      	sub	sp, #16
 800f7b2:	af00      	add	r7, sp, #0
 800f7b4:	6078      	str	r0, [r7, #4]
 800f7b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f7be:	2b01      	cmp	r3, #1
 800f7c0:	d101      	bne.n	800f7c6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f7c2:	2302      	movs	r3, #2
 800f7c4:	e02d      	b.n	800f822 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	2201      	movs	r2, #1
 800f7ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	2224      	movs	r2, #36	@ 0x24
 800f7d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	681a      	ldr	r2, [r3, #0]
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	f022 0201 	bic.w	r2, r2, #1
 800f7ec:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	689b      	ldr	r3, [r3, #8]
 800f7f4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	683a      	ldr	r2, [r7, #0]
 800f7fe:	430a      	orrs	r2, r1
 800f800:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f802:	6878      	ldr	r0, [r7, #4]
 800f804:	f000 f812 	bl	800f82c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	68fa      	ldr	r2, [r7, #12]
 800f80e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	2220      	movs	r2, #32
 800f814:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	2200      	movs	r2, #0
 800f81c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f820:	2300      	movs	r3, #0
}
 800f822:	4618      	mov	r0, r3
 800f824:	3710      	adds	r7, #16
 800f826:	46bd      	mov	sp, r7
 800f828:	bd80      	pop	{r7, pc}
	...

0800f82c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f82c:	b480      	push	{r7}
 800f82e:	b085      	sub	sp, #20
 800f830:	af00      	add	r7, sp, #0
 800f832:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d108      	bne.n	800f84e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	2201      	movs	r2, #1
 800f840:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	2201      	movs	r2, #1
 800f848:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f84c:	e031      	b.n	800f8b2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f84e:	2308      	movs	r3, #8
 800f850:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f852:	2308      	movs	r3, #8
 800f854:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	689b      	ldr	r3, [r3, #8]
 800f85c:	0e5b      	lsrs	r3, r3, #25
 800f85e:	b2db      	uxtb	r3, r3
 800f860:	f003 0307 	and.w	r3, r3, #7
 800f864:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	689b      	ldr	r3, [r3, #8]
 800f86c:	0f5b      	lsrs	r3, r3, #29
 800f86e:	b2db      	uxtb	r3, r3
 800f870:	f003 0307 	and.w	r3, r3, #7
 800f874:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f876:	7bbb      	ldrb	r3, [r7, #14]
 800f878:	7b3a      	ldrb	r2, [r7, #12]
 800f87a:	4911      	ldr	r1, [pc, #68]	@ (800f8c0 <UARTEx_SetNbDataToProcess+0x94>)
 800f87c:	5c8a      	ldrb	r2, [r1, r2]
 800f87e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f882:	7b3a      	ldrb	r2, [r7, #12]
 800f884:	490f      	ldr	r1, [pc, #60]	@ (800f8c4 <UARTEx_SetNbDataToProcess+0x98>)
 800f886:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f888:	fb93 f3f2 	sdiv	r3, r3, r2
 800f88c:	b29a      	uxth	r2, r3
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f894:	7bfb      	ldrb	r3, [r7, #15]
 800f896:	7b7a      	ldrb	r2, [r7, #13]
 800f898:	4909      	ldr	r1, [pc, #36]	@ (800f8c0 <UARTEx_SetNbDataToProcess+0x94>)
 800f89a:	5c8a      	ldrb	r2, [r1, r2]
 800f89c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f8a0:	7b7a      	ldrb	r2, [r7, #13]
 800f8a2:	4908      	ldr	r1, [pc, #32]	@ (800f8c4 <UARTEx_SetNbDataToProcess+0x98>)
 800f8a4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f8a6:	fb93 f3f2 	sdiv	r3, r3, r2
 800f8aa:	b29a      	uxth	r2, r3
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f8b2:	bf00      	nop
 800f8b4:	3714      	adds	r7, #20
 800f8b6:	46bd      	mov	sp, r7
 800f8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8bc:	4770      	bx	lr
 800f8be:	bf00      	nop
 800f8c0:	080107f8 	.word	0x080107f8
 800f8c4:	08010800 	.word	0x08010800

0800f8c8 <sniprintf>:
 800f8c8:	b40c      	push	{r2, r3}
 800f8ca:	b530      	push	{r4, r5, lr}
 800f8cc:	4b18      	ldr	r3, [pc, #96]	@ (800f930 <sniprintf+0x68>)
 800f8ce:	1e0c      	subs	r4, r1, #0
 800f8d0:	681d      	ldr	r5, [r3, #0]
 800f8d2:	b09d      	sub	sp, #116	@ 0x74
 800f8d4:	da08      	bge.n	800f8e8 <sniprintf+0x20>
 800f8d6:	238b      	movs	r3, #139	@ 0x8b
 800f8d8:	602b      	str	r3, [r5, #0]
 800f8da:	f04f 30ff 	mov.w	r0, #4294967295
 800f8de:	b01d      	add	sp, #116	@ 0x74
 800f8e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f8e4:	b002      	add	sp, #8
 800f8e6:	4770      	bx	lr
 800f8e8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800f8ec:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f8f0:	f04f 0300 	mov.w	r3, #0
 800f8f4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800f8f6:	bf14      	ite	ne
 800f8f8:	f104 33ff 	addne.w	r3, r4, #4294967295
 800f8fc:	4623      	moveq	r3, r4
 800f8fe:	9304      	str	r3, [sp, #16]
 800f900:	9307      	str	r3, [sp, #28]
 800f902:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f906:	9002      	str	r0, [sp, #8]
 800f908:	9006      	str	r0, [sp, #24]
 800f90a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f90e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f910:	ab21      	add	r3, sp, #132	@ 0x84
 800f912:	a902      	add	r1, sp, #8
 800f914:	4628      	mov	r0, r5
 800f916:	9301      	str	r3, [sp, #4]
 800f918:	f000 f9c4 	bl	800fca4 <_svfiprintf_r>
 800f91c:	1c43      	adds	r3, r0, #1
 800f91e:	bfbc      	itt	lt
 800f920:	238b      	movlt	r3, #139	@ 0x8b
 800f922:	602b      	strlt	r3, [r5, #0]
 800f924:	2c00      	cmp	r4, #0
 800f926:	d0da      	beq.n	800f8de <sniprintf+0x16>
 800f928:	9b02      	ldr	r3, [sp, #8]
 800f92a:	2200      	movs	r2, #0
 800f92c:	701a      	strb	r2, [r3, #0]
 800f92e:	e7d6      	b.n	800f8de <sniprintf+0x16>
 800f930:	20000014 	.word	0x20000014

0800f934 <siprintf>:
 800f934:	b40e      	push	{r1, r2, r3}
 800f936:	b510      	push	{r4, lr}
 800f938:	b09d      	sub	sp, #116	@ 0x74
 800f93a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800f93c:	9002      	str	r0, [sp, #8]
 800f93e:	9006      	str	r0, [sp, #24]
 800f940:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f944:	480a      	ldr	r0, [pc, #40]	@ (800f970 <siprintf+0x3c>)
 800f946:	9107      	str	r1, [sp, #28]
 800f948:	9104      	str	r1, [sp, #16]
 800f94a:	490a      	ldr	r1, [pc, #40]	@ (800f974 <siprintf+0x40>)
 800f94c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f950:	9105      	str	r1, [sp, #20]
 800f952:	2400      	movs	r4, #0
 800f954:	a902      	add	r1, sp, #8
 800f956:	6800      	ldr	r0, [r0, #0]
 800f958:	9301      	str	r3, [sp, #4]
 800f95a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800f95c:	f000 f9a2 	bl	800fca4 <_svfiprintf_r>
 800f960:	9b02      	ldr	r3, [sp, #8]
 800f962:	701c      	strb	r4, [r3, #0]
 800f964:	b01d      	add	sp, #116	@ 0x74
 800f966:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f96a:	b003      	add	sp, #12
 800f96c:	4770      	bx	lr
 800f96e:	bf00      	nop
 800f970:	20000014 	.word	0x20000014
 800f974:	ffff0208 	.word	0xffff0208

0800f978 <memset>:
 800f978:	4402      	add	r2, r0
 800f97a:	4603      	mov	r3, r0
 800f97c:	4293      	cmp	r3, r2
 800f97e:	d100      	bne.n	800f982 <memset+0xa>
 800f980:	4770      	bx	lr
 800f982:	f803 1b01 	strb.w	r1, [r3], #1
 800f986:	e7f9      	b.n	800f97c <memset+0x4>

0800f988 <__errno>:
 800f988:	4b01      	ldr	r3, [pc, #4]	@ (800f990 <__errno+0x8>)
 800f98a:	6818      	ldr	r0, [r3, #0]
 800f98c:	4770      	bx	lr
 800f98e:	bf00      	nop
 800f990:	20000014 	.word	0x20000014

0800f994 <__libc_init_array>:
 800f994:	b570      	push	{r4, r5, r6, lr}
 800f996:	4d0d      	ldr	r5, [pc, #52]	@ (800f9cc <__libc_init_array+0x38>)
 800f998:	4c0d      	ldr	r4, [pc, #52]	@ (800f9d0 <__libc_init_array+0x3c>)
 800f99a:	1b64      	subs	r4, r4, r5
 800f99c:	10a4      	asrs	r4, r4, #2
 800f99e:	2600      	movs	r6, #0
 800f9a0:	42a6      	cmp	r6, r4
 800f9a2:	d109      	bne.n	800f9b8 <__libc_init_array+0x24>
 800f9a4:	4d0b      	ldr	r5, [pc, #44]	@ (800f9d4 <__libc_init_array+0x40>)
 800f9a6:	4c0c      	ldr	r4, [pc, #48]	@ (800f9d8 <__libc_init_array+0x44>)
 800f9a8:	f000 fc64 	bl	8010274 <_init>
 800f9ac:	1b64      	subs	r4, r4, r5
 800f9ae:	10a4      	asrs	r4, r4, #2
 800f9b0:	2600      	movs	r6, #0
 800f9b2:	42a6      	cmp	r6, r4
 800f9b4:	d105      	bne.n	800f9c2 <__libc_init_array+0x2e>
 800f9b6:	bd70      	pop	{r4, r5, r6, pc}
 800f9b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800f9bc:	4798      	blx	r3
 800f9be:	3601      	adds	r6, #1
 800f9c0:	e7ee      	b.n	800f9a0 <__libc_init_array+0xc>
 800f9c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800f9c6:	4798      	blx	r3
 800f9c8:	3601      	adds	r6, #1
 800f9ca:	e7f2      	b.n	800f9b2 <__libc_init_array+0x1e>
 800f9cc:	08010844 	.word	0x08010844
 800f9d0:	08010844 	.word	0x08010844
 800f9d4:	08010844 	.word	0x08010844
 800f9d8:	08010848 	.word	0x08010848

0800f9dc <__retarget_lock_acquire_recursive>:
 800f9dc:	4770      	bx	lr

0800f9de <__retarget_lock_release_recursive>:
 800f9de:	4770      	bx	lr

0800f9e0 <memcpy>:
 800f9e0:	440a      	add	r2, r1
 800f9e2:	4291      	cmp	r1, r2
 800f9e4:	f100 33ff 	add.w	r3, r0, #4294967295
 800f9e8:	d100      	bne.n	800f9ec <memcpy+0xc>
 800f9ea:	4770      	bx	lr
 800f9ec:	b510      	push	{r4, lr}
 800f9ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f9f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f9f6:	4291      	cmp	r1, r2
 800f9f8:	d1f9      	bne.n	800f9ee <memcpy+0xe>
 800f9fa:	bd10      	pop	{r4, pc}

0800f9fc <_free_r>:
 800f9fc:	b538      	push	{r3, r4, r5, lr}
 800f9fe:	4605      	mov	r5, r0
 800fa00:	2900      	cmp	r1, #0
 800fa02:	d041      	beq.n	800fa88 <_free_r+0x8c>
 800fa04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fa08:	1f0c      	subs	r4, r1, #4
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	bfb8      	it	lt
 800fa0e:	18e4      	addlt	r4, r4, r3
 800fa10:	f000 f8e0 	bl	800fbd4 <__malloc_lock>
 800fa14:	4a1d      	ldr	r2, [pc, #116]	@ (800fa8c <_free_r+0x90>)
 800fa16:	6813      	ldr	r3, [r2, #0]
 800fa18:	b933      	cbnz	r3, 800fa28 <_free_r+0x2c>
 800fa1a:	6063      	str	r3, [r4, #4]
 800fa1c:	6014      	str	r4, [r2, #0]
 800fa1e:	4628      	mov	r0, r5
 800fa20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fa24:	f000 b8dc 	b.w	800fbe0 <__malloc_unlock>
 800fa28:	42a3      	cmp	r3, r4
 800fa2a:	d908      	bls.n	800fa3e <_free_r+0x42>
 800fa2c:	6820      	ldr	r0, [r4, #0]
 800fa2e:	1821      	adds	r1, r4, r0
 800fa30:	428b      	cmp	r3, r1
 800fa32:	bf01      	itttt	eq
 800fa34:	6819      	ldreq	r1, [r3, #0]
 800fa36:	685b      	ldreq	r3, [r3, #4]
 800fa38:	1809      	addeq	r1, r1, r0
 800fa3a:	6021      	streq	r1, [r4, #0]
 800fa3c:	e7ed      	b.n	800fa1a <_free_r+0x1e>
 800fa3e:	461a      	mov	r2, r3
 800fa40:	685b      	ldr	r3, [r3, #4]
 800fa42:	b10b      	cbz	r3, 800fa48 <_free_r+0x4c>
 800fa44:	42a3      	cmp	r3, r4
 800fa46:	d9fa      	bls.n	800fa3e <_free_r+0x42>
 800fa48:	6811      	ldr	r1, [r2, #0]
 800fa4a:	1850      	adds	r0, r2, r1
 800fa4c:	42a0      	cmp	r0, r4
 800fa4e:	d10b      	bne.n	800fa68 <_free_r+0x6c>
 800fa50:	6820      	ldr	r0, [r4, #0]
 800fa52:	4401      	add	r1, r0
 800fa54:	1850      	adds	r0, r2, r1
 800fa56:	4283      	cmp	r3, r0
 800fa58:	6011      	str	r1, [r2, #0]
 800fa5a:	d1e0      	bne.n	800fa1e <_free_r+0x22>
 800fa5c:	6818      	ldr	r0, [r3, #0]
 800fa5e:	685b      	ldr	r3, [r3, #4]
 800fa60:	6053      	str	r3, [r2, #4]
 800fa62:	4408      	add	r0, r1
 800fa64:	6010      	str	r0, [r2, #0]
 800fa66:	e7da      	b.n	800fa1e <_free_r+0x22>
 800fa68:	d902      	bls.n	800fa70 <_free_r+0x74>
 800fa6a:	230c      	movs	r3, #12
 800fa6c:	602b      	str	r3, [r5, #0]
 800fa6e:	e7d6      	b.n	800fa1e <_free_r+0x22>
 800fa70:	6820      	ldr	r0, [r4, #0]
 800fa72:	1821      	adds	r1, r4, r0
 800fa74:	428b      	cmp	r3, r1
 800fa76:	bf04      	itt	eq
 800fa78:	6819      	ldreq	r1, [r3, #0]
 800fa7a:	685b      	ldreq	r3, [r3, #4]
 800fa7c:	6063      	str	r3, [r4, #4]
 800fa7e:	bf04      	itt	eq
 800fa80:	1809      	addeq	r1, r1, r0
 800fa82:	6021      	streq	r1, [r4, #0]
 800fa84:	6054      	str	r4, [r2, #4]
 800fa86:	e7ca      	b.n	800fa1e <_free_r+0x22>
 800fa88:	bd38      	pop	{r3, r4, r5, pc}
 800fa8a:	bf00      	nop
 800fa8c:	2000075c 	.word	0x2000075c

0800fa90 <sbrk_aligned>:
 800fa90:	b570      	push	{r4, r5, r6, lr}
 800fa92:	4e0f      	ldr	r6, [pc, #60]	@ (800fad0 <sbrk_aligned+0x40>)
 800fa94:	460c      	mov	r4, r1
 800fa96:	6831      	ldr	r1, [r6, #0]
 800fa98:	4605      	mov	r5, r0
 800fa9a:	b911      	cbnz	r1, 800faa2 <sbrk_aligned+0x12>
 800fa9c:	f000 fba4 	bl	80101e8 <_sbrk_r>
 800faa0:	6030      	str	r0, [r6, #0]
 800faa2:	4621      	mov	r1, r4
 800faa4:	4628      	mov	r0, r5
 800faa6:	f000 fb9f 	bl	80101e8 <_sbrk_r>
 800faaa:	1c43      	adds	r3, r0, #1
 800faac:	d103      	bne.n	800fab6 <sbrk_aligned+0x26>
 800faae:	f04f 34ff 	mov.w	r4, #4294967295
 800fab2:	4620      	mov	r0, r4
 800fab4:	bd70      	pop	{r4, r5, r6, pc}
 800fab6:	1cc4      	adds	r4, r0, #3
 800fab8:	f024 0403 	bic.w	r4, r4, #3
 800fabc:	42a0      	cmp	r0, r4
 800fabe:	d0f8      	beq.n	800fab2 <sbrk_aligned+0x22>
 800fac0:	1a21      	subs	r1, r4, r0
 800fac2:	4628      	mov	r0, r5
 800fac4:	f000 fb90 	bl	80101e8 <_sbrk_r>
 800fac8:	3001      	adds	r0, #1
 800faca:	d1f2      	bne.n	800fab2 <sbrk_aligned+0x22>
 800facc:	e7ef      	b.n	800faae <sbrk_aligned+0x1e>
 800face:	bf00      	nop
 800fad0:	20000758 	.word	0x20000758

0800fad4 <_malloc_r>:
 800fad4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fad8:	1ccd      	adds	r5, r1, #3
 800fada:	f025 0503 	bic.w	r5, r5, #3
 800fade:	3508      	adds	r5, #8
 800fae0:	2d0c      	cmp	r5, #12
 800fae2:	bf38      	it	cc
 800fae4:	250c      	movcc	r5, #12
 800fae6:	2d00      	cmp	r5, #0
 800fae8:	4606      	mov	r6, r0
 800faea:	db01      	blt.n	800faf0 <_malloc_r+0x1c>
 800faec:	42a9      	cmp	r1, r5
 800faee:	d904      	bls.n	800fafa <_malloc_r+0x26>
 800faf0:	230c      	movs	r3, #12
 800faf2:	6033      	str	r3, [r6, #0]
 800faf4:	2000      	movs	r0, #0
 800faf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fafa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fbd0 <_malloc_r+0xfc>
 800fafe:	f000 f869 	bl	800fbd4 <__malloc_lock>
 800fb02:	f8d8 3000 	ldr.w	r3, [r8]
 800fb06:	461c      	mov	r4, r3
 800fb08:	bb44      	cbnz	r4, 800fb5c <_malloc_r+0x88>
 800fb0a:	4629      	mov	r1, r5
 800fb0c:	4630      	mov	r0, r6
 800fb0e:	f7ff ffbf 	bl	800fa90 <sbrk_aligned>
 800fb12:	1c43      	adds	r3, r0, #1
 800fb14:	4604      	mov	r4, r0
 800fb16:	d158      	bne.n	800fbca <_malloc_r+0xf6>
 800fb18:	f8d8 4000 	ldr.w	r4, [r8]
 800fb1c:	4627      	mov	r7, r4
 800fb1e:	2f00      	cmp	r7, #0
 800fb20:	d143      	bne.n	800fbaa <_malloc_r+0xd6>
 800fb22:	2c00      	cmp	r4, #0
 800fb24:	d04b      	beq.n	800fbbe <_malloc_r+0xea>
 800fb26:	6823      	ldr	r3, [r4, #0]
 800fb28:	4639      	mov	r1, r7
 800fb2a:	4630      	mov	r0, r6
 800fb2c:	eb04 0903 	add.w	r9, r4, r3
 800fb30:	f000 fb5a 	bl	80101e8 <_sbrk_r>
 800fb34:	4581      	cmp	r9, r0
 800fb36:	d142      	bne.n	800fbbe <_malloc_r+0xea>
 800fb38:	6821      	ldr	r1, [r4, #0]
 800fb3a:	1a6d      	subs	r5, r5, r1
 800fb3c:	4629      	mov	r1, r5
 800fb3e:	4630      	mov	r0, r6
 800fb40:	f7ff ffa6 	bl	800fa90 <sbrk_aligned>
 800fb44:	3001      	adds	r0, #1
 800fb46:	d03a      	beq.n	800fbbe <_malloc_r+0xea>
 800fb48:	6823      	ldr	r3, [r4, #0]
 800fb4a:	442b      	add	r3, r5
 800fb4c:	6023      	str	r3, [r4, #0]
 800fb4e:	f8d8 3000 	ldr.w	r3, [r8]
 800fb52:	685a      	ldr	r2, [r3, #4]
 800fb54:	bb62      	cbnz	r2, 800fbb0 <_malloc_r+0xdc>
 800fb56:	f8c8 7000 	str.w	r7, [r8]
 800fb5a:	e00f      	b.n	800fb7c <_malloc_r+0xa8>
 800fb5c:	6822      	ldr	r2, [r4, #0]
 800fb5e:	1b52      	subs	r2, r2, r5
 800fb60:	d420      	bmi.n	800fba4 <_malloc_r+0xd0>
 800fb62:	2a0b      	cmp	r2, #11
 800fb64:	d917      	bls.n	800fb96 <_malloc_r+0xc2>
 800fb66:	1961      	adds	r1, r4, r5
 800fb68:	42a3      	cmp	r3, r4
 800fb6a:	6025      	str	r5, [r4, #0]
 800fb6c:	bf18      	it	ne
 800fb6e:	6059      	strne	r1, [r3, #4]
 800fb70:	6863      	ldr	r3, [r4, #4]
 800fb72:	bf08      	it	eq
 800fb74:	f8c8 1000 	streq.w	r1, [r8]
 800fb78:	5162      	str	r2, [r4, r5]
 800fb7a:	604b      	str	r3, [r1, #4]
 800fb7c:	4630      	mov	r0, r6
 800fb7e:	f000 f82f 	bl	800fbe0 <__malloc_unlock>
 800fb82:	f104 000b 	add.w	r0, r4, #11
 800fb86:	1d23      	adds	r3, r4, #4
 800fb88:	f020 0007 	bic.w	r0, r0, #7
 800fb8c:	1ac2      	subs	r2, r0, r3
 800fb8e:	bf1c      	itt	ne
 800fb90:	1a1b      	subne	r3, r3, r0
 800fb92:	50a3      	strne	r3, [r4, r2]
 800fb94:	e7af      	b.n	800faf6 <_malloc_r+0x22>
 800fb96:	6862      	ldr	r2, [r4, #4]
 800fb98:	42a3      	cmp	r3, r4
 800fb9a:	bf0c      	ite	eq
 800fb9c:	f8c8 2000 	streq.w	r2, [r8]
 800fba0:	605a      	strne	r2, [r3, #4]
 800fba2:	e7eb      	b.n	800fb7c <_malloc_r+0xa8>
 800fba4:	4623      	mov	r3, r4
 800fba6:	6864      	ldr	r4, [r4, #4]
 800fba8:	e7ae      	b.n	800fb08 <_malloc_r+0x34>
 800fbaa:	463c      	mov	r4, r7
 800fbac:	687f      	ldr	r7, [r7, #4]
 800fbae:	e7b6      	b.n	800fb1e <_malloc_r+0x4a>
 800fbb0:	461a      	mov	r2, r3
 800fbb2:	685b      	ldr	r3, [r3, #4]
 800fbb4:	42a3      	cmp	r3, r4
 800fbb6:	d1fb      	bne.n	800fbb0 <_malloc_r+0xdc>
 800fbb8:	2300      	movs	r3, #0
 800fbba:	6053      	str	r3, [r2, #4]
 800fbbc:	e7de      	b.n	800fb7c <_malloc_r+0xa8>
 800fbbe:	230c      	movs	r3, #12
 800fbc0:	6033      	str	r3, [r6, #0]
 800fbc2:	4630      	mov	r0, r6
 800fbc4:	f000 f80c 	bl	800fbe0 <__malloc_unlock>
 800fbc8:	e794      	b.n	800faf4 <_malloc_r+0x20>
 800fbca:	6005      	str	r5, [r0, #0]
 800fbcc:	e7d6      	b.n	800fb7c <_malloc_r+0xa8>
 800fbce:	bf00      	nop
 800fbd0:	2000075c 	.word	0x2000075c

0800fbd4 <__malloc_lock>:
 800fbd4:	4801      	ldr	r0, [pc, #4]	@ (800fbdc <__malloc_lock+0x8>)
 800fbd6:	f7ff bf01 	b.w	800f9dc <__retarget_lock_acquire_recursive>
 800fbda:	bf00      	nop
 800fbdc:	20000754 	.word	0x20000754

0800fbe0 <__malloc_unlock>:
 800fbe0:	4801      	ldr	r0, [pc, #4]	@ (800fbe8 <__malloc_unlock+0x8>)
 800fbe2:	f7ff befc 	b.w	800f9de <__retarget_lock_release_recursive>
 800fbe6:	bf00      	nop
 800fbe8:	20000754 	.word	0x20000754

0800fbec <__ssputs_r>:
 800fbec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fbf0:	688e      	ldr	r6, [r1, #8]
 800fbf2:	461f      	mov	r7, r3
 800fbf4:	42be      	cmp	r6, r7
 800fbf6:	680b      	ldr	r3, [r1, #0]
 800fbf8:	4682      	mov	sl, r0
 800fbfa:	460c      	mov	r4, r1
 800fbfc:	4690      	mov	r8, r2
 800fbfe:	d82d      	bhi.n	800fc5c <__ssputs_r+0x70>
 800fc00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fc04:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fc08:	d026      	beq.n	800fc58 <__ssputs_r+0x6c>
 800fc0a:	6965      	ldr	r5, [r4, #20]
 800fc0c:	6909      	ldr	r1, [r1, #16]
 800fc0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fc12:	eba3 0901 	sub.w	r9, r3, r1
 800fc16:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fc1a:	1c7b      	adds	r3, r7, #1
 800fc1c:	444b      	add	r3, r9
 800fc1e:	106d      	asrs	r5, r5, #1
 800fc20:	429d      	cmp	r5, r3
 800fc22:	bf38      	it	cc
 800fc24:	461d      	movcc	r5, r3
 800fc26:	0553      	lsls	r3, r2, #21
 800fc28:	d527      	bpl.n	800fc7a <__ssputs_r+0x8e>
 800fc2a:	4629      	mov	r1, r5
 800fc2c:	f7ff ff52 	bl	800fad4 <_malloc_r>
 800fc30:	4606      	mov	r6, r0
 800fc32:	b360      	cbz	r0, 800fc8e <__ssputs_r+0xa2>
 800fc34:	6921      	ldr	r1, [r4, #16]
 800fc36:	464a      	mov	r2, r9
 800fc38:	f7ff fed2 	bl	800f9e0 <memcpy>
 800fc3c:	89a3      	ldrh	r3, [r4, #12]
 800fc3e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fc42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc46:	81a3      	strh	r3, [r4, #12]
 800fc48:	6126      	str	r6, [r4, #16]
 800fc4a:	6165      	str	r5, [r4, #20]
 800fc4c:	444e      	add	r6, r9
 800fc4e:	eba5 0509 	sub.w	r5, r5, r9
 800fc52:	6026      	str	r6, [r4, #0]
 800fc54:	60a5      	str	r5, [r4, #8]
 800fc56:	463e      	mov	r6, r7
 800fc58:	42be      	cmp	r6, r7
 800fc5a:	d900      	bls.n	800fc5e <__ssputs_r+0x72>
 800fc5c:	463e      	mov	r6, r7
 800fc5e:	6820      	ldr	r0, [r4, #0]
 800fc60:	4632      	mov	r2, r6
 800fc62:	4641      	mov	r1, r8
 800fc64:	f000 faa6 	bl	80101b4 <memmove>
 800fc68:	68a3      	ldr	r3, [r4, #8]
 800fc6a:	1b9b      	subs	r3, r3, r6
 800fc6c:	60a3      	str	r3, [r4, #8]
 800fc6e:	6823      	ldr	r3, [r4, #0]
 800fc70:	4433      	add	r3, r6
 800fc72:	6023      	str	r3, [r4, #0]
 800fc74:	2000      	movs	r0, #0
 800fc76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc7a:	462a      	mov	r2, r5
 800fc7c:	f000 fac4 	bl	8010208 <_realloc_r>
 800fc80:	4606      	mov	r6, r0
 800fc82:	2800      	cmp	r0, #0
 800fc84:	d1e0      	bne.n	800fc48 <__ssputs_r+0x5c>
 800fc86:	6921      	ldr	r1, [r4, #16]
 800fc88:	4650      	mov	r0, sl
 800fc8a:	f7ff feb7 	bl	800f9fc <_free_r>
 800fc8e:	230c      	movs	r3, #12
 800fc90:	f8ca 3000 	str.w	r3, [sl]
 800fc94:	89a3      	ldrh	r3, [r4, #12]
 800fc96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fc9a:	81a3      	strh	r3, [r4, #12]
 800fc9c:	f04f 30ff 	mov.w	r0, #4294967295
 800fca0:	e7e9      	b.n	800fc76 <__ssputs_r+0x8a>
	...

0800fca4 <_svfiprintf_r>:
 800fca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fca8:	4698      	mov	r8, r3
 800fcaa:	898b      	ldrh	r3, [r1, #12]
 800fcac:	061b      	lsls	r3, r3, #24
 800fcae:	b09d      	sub	sp, #116	@ 0x74
 800fcb0:	4607      	mov	r7, r0
 800fcb2:	460d      	mov	r5, r1
 800fcb4:	4614      	mov	r4, r2
 800fcb6:	d510      	bpl.n	800fcda <_svfiprintf_r+0x36>
 800fcb8:	690b      	ldr	r3, [r1, #16]
 800fcba:	b973      	cbnz	r3, 800fcda <_svfiprintf_r+0x36>
 800fcbc:	2140      	movs	r1, #64	@ 0x40
 800fcbe:	f7ff ff09 	bl	800fad4 <_malloc_r>
 800fcc2:	6028      	str	r0, [r5, #0]
 800fcc4:	6128      	str	r0, [r5, #16]
 800fcc6:	b930      	cbnz	r0, 800fcd6 <_svfiprintf_r+0x32>
 800fcc8:	230c      	movs	r3, #12
 800fcca:	603b      	str	r3, [r7, #0]
 800fccc:	f04f 30ff 	mov.w	r0, #4294967295
 800fcd0:	b01d      	add	sp, #116	@ 0x74
 800fcd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcd6:	2340      	movs	r3, #64	@ 0x40
 800fcd8:	616b      	str	r3, [r5, #20]
 800fcda:	2300      	movs	r3, #0
 800fcdc:	9309      	str	r3, [sp, #36]	@ 0x24
 800fcde:	2320      	movs	r3, #32
 800fce0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fce4:	f8cd 800c 	str.w	r8, [sp, #12]
 800fce8:	2330      	movs	r3, #48	@ 0x30
 800fcea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fe88 <_svfiprintf_r+0x1e4>
 800fcee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fcf2:	f04f 0901 	mov.w	r9, #1
 800fcf6:	4623      	mov	r3, r4
 800fcf8:	469a      	mov	sl, r3
 800fcfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fcfe:	b10a      	cbz	r2, 800fd04 <_svfiprintf_r+0x60>
 800fd00:	2a25      	cmp	r2, #37	@ 0x25
 800fd02:	d1f9      	bne.n	800fcf8 <_svfiprintf_r+0x54>
 800fd04:	ebba 0b04 	subs.w	fp, sl, r4
 800fd08:	d00b      	beq.n	800fd22 <_svfiprintf_r+0x7e>
 800fd0a:	465b      	mov	r3, fp
 800fd0c:	4622      	mov	r2, r4
 800fd0e:	4629      	mov	r1, r5
 800fd10:	4638      	mov	r0, r7
 800fd12:	f7ff ff6b 	bl	800fbec <__ssputs_r>
 800fd16:	3001      	adds	r0, #1
 800fd18:	f000 80a7 	beq.w	800fe6a <_svfiprintf_r+0x1c6>
 800fd1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fd1e:	445a      	add	r2, fp
 800fd20:	9209      	str	r2, [sp, #36]	@ 0x24
 800fd22:	f89a 3000 	ldrb.w	r3, [sl]
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	f000 809f 	beq.w	800fe6a <_svfiprintf_r+0x1c6>
 800fd2c:	2300      	movs	r3, #0
 800fd2e:	f04f 32ff 	mov.w	r2, #4294967295
 800fd32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fd36:	f10a 0a01 	add.w	sl, sl, #1
 800fd3a:	9304      	str	r3, [sp, #16]
 800fd3c:	9307      	str	r3, [sp, #28]
 800fd3e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fd42:	931a      	str	r3, [sp, #104]	@ 0x68
 800fd44:	4654      	mov	r4, sl
 800fd46:	2205      	movs	r2, #5
 800fd48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd4c:	484e      	ldr	r0, [pc, #312]	@ (800fe88 <_svfiprintf_r+0x1e4>)
 800fd4e:	f7f0 fa6f 	bl	8000230 <memchr>
 800fd52:	9a04      	ldr	r2, [sp, #16]
 800fd54:	b9d8      	cbnz	r0, 800fd8e <_svfiprintf_r+0xea>
 800fd56:	06d0      	lsls	r0, r2, #27
 800fd58:	bf44      	itt	mi
 800fd5a:	2320      	movmi	r3, #32
 800fd5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fd60:	0711      	lsls	r1, r2, #28
 800fd62:	bf44      	itt	mi
 800fd64:	232b      	movmi	r3, #43	@ 0x2b
 800fd66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fd6a:	f89a 3000 	ldrb.w	r3, [sl]
 800fd6e:	2b2a      	cmp	r3, #42	@ 0x2a
 800fd70:	d015      	beq.n	800fd9e <_svfiprintf_r+0xfa>
 800fd72:	9a07      	ldr	r2, [sp, #28]
 800fd74:	4654      	mov	r4, sl
 800fd76:	2000      	movs	r0, #0
 800fd78:	f04f 0c0a 	mov.w	ip, #10
 800fd7c:	4621      	mov	r1, r4
 800fd7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fd82:	3b30      	subs	r3, #48	@ 0x30
 800fd84:	2b09      	cmp	r3, #9
 800fd86:	d94b      	bls.n	800fe20 <_svfiprintf_r+0x17c>
 800fd88:	b1b0      	cbz	r0, 800fdb8 <_svfiprintf_r+0x114>
 800fd8a:	9207      	str	r2, [sp, #28]
 800fd8c:	e014      	b.n	800fdb8 <_svfiprintf_r+0x114>
 800fd8e:	eba0 0308 	sub.w	r3, r0, r8
 800fd92:	fa09 f303 	lsl.w	r3, r9, r3
 800fd96:	4313      	orrs	r3, r2
 800fd98:	9304      	str	r3, [sp, #16]
 800fd9a:	46a2      	mov	sl, r4
 800fd9c:	e7d2      	b.n	800fd44 <_svfiprintf_r+0xa0>
 800fd9e:	9b03      	ldr	r3, [sp, #12]
 800fda0:	1d19      	adds	r1, r3, #4
 800fda2:	681b      	ldr	r3, [r3, #0]
 800fda4:	9103      	str	r1, [sp, #12]
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	bfbb      	ittet	lt
 800fdaa:	425b      	neglt	r3, r3
 800fdac:	f042 0202 	orrlt.w	r2, r2, #2
 800fdb0:	9307      	strge	r3, [sp, #28]
 800fdb2:	9307      	strlt	r3, [sp, #28]
 800fdb4:	bfb8      	it	lt
 800fdb6:	9204      	strlt	r2, [sp, #16]
 800fdb8:	7823      	ldrb	r3, [r4, #0]
 800fdba:	2b2e      	cmp	r3, #46	@ 0x2e
 800fdbc:	d10a      	bne.n	800fdd4 <_svfiprintf_r+0x130>
 800fdbe:	7863      	ldrb	r3, [r4, #1]
 800fdc0:	2b2a      	cmp	r3, #42	@ 0x2a
 800fdc2:	d132      	bne.n	800fe2a <_svfiprintf_r+0x186>
 800fdc4:	9b03      	ldr	r3, [sp, #12]
 800fdc6:	1d1a      	adds	r2, r3, #4
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	9203      	str	r2, [sp, #12]
 800fdcc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fdd0:	3402      	adds	r4, #2
 800fdd2:	9305      	str	r3, [sp, #20]
 800fdd4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fe98 <_svfiprintf_r+0x1f4>
 800fdd8:	7821      	ldrb	r1, [r4, #0]
 800fdda:	2203      	movs	r2, #3
 800fddc:	4650      	mov	r0, sl
 800fdde:	f7f0 fa27 	bl	8000230 <memchr>
 800fde2:	b138      	cbz	r0, 800fdf4 <_svfiprintf_r+0x150>
 800fde4:	9b04      	ldr	r3, [sp, #16]
 800fde6:	eba0 000a 	sub.w	r0, r0, sl
 800fdea:	2240      	movs	r2, #64	@ 0x40
 800fdec:	4082      	lsls	r2, r0
 800fdee:	4313      	orrs	r3, r2
 800fdf0:	3401      	adds	r4, #1
 800fdf2:	9304      	str	r3, [sp, #16]
 800fdf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fdf8:	4824      	ldr	r0, [pc, #144]	@ (800fe8c <_svfiprintf_r+0x1e8>)
 800fdfa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fdfe:	2206      	movs	r2, #6
 800fe00:	f7f0 fa16 	bl	8000230 <memchr>
 800fe04:	2800      	cmp	r0, #0
 800fe06:	d036      	beq.n	800fe76 <_svfiprintf_r+0x1d2>
 800fe08:	4b21      	ldr	r3, [pc, #132]	@ (800fe90 <_svfiprintf_r+0x1ec>)
 800fe0a:	bb1b      	cbnz	r3, 800fe54 <_svfiprintf_r+0x1b0>
 800fe0c:	9b03      	ldr	r3, [sp, #12]
 800fe0e:	3307      	adds	r3, #7
 800fe10:	f023 0307 	bic.w	r3, r3, #7
 800fe14:	3308      	adds	r3, #8
 800fe16:	9303      	str	r3, [sp, #12]
 800fe18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe1a:	4433      	add	r3, r6
 800fe1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe1e:	e76a      	b.n	800fcf6 <_svfiprintf_r+0x52>
 800fe20:	fb0c 3202 	mla	r2, ip, r2, r3
 800fe24:	460c      	mov	r4, r1
 800fe26:	2001      	movs	r0, #1
 800fe28:	e7a8      	b.n	800fd7c <_svfiprintf_r+0xd8>
 800fe2a:	2300      	movs	r3, #0
 800fe2c:	3401      	adds	r4, #1
 800fe2e:	9305      	str	r3, [sp, #20]
 800fe30:	4619      	mov	r1, r3
 800fe32:	f04f 0c0a 	mov.w	ip, #10
 800fe36:	4620      	mov	r0, r4
 800fe38:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fe3c:	3a30      	subs	r2, #48	@ 0x30
 800fe3e:	2a09      	cmp	r2, #9
 800fe40:	d903      	bls.n	800fe4a <_svfiprintf_r+0x1a6>
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d0c6      	beq.n	800fdd4 <_svfiprintf_r+0x130>
 800fe46:	9105      	str	r1, [sp, #20]
 800fe48:	e7c4      	b.n	800fdd4 <_svfiprintf_r+0x130>
 800fe4a:	fb0c 2101 	mla	r1, ip, r1, r2
 800fe4e:	4604      	mov	r4, r0
 800fe50:	2301      	movs	r3, #1
 800fe52:	e7f0      	b.n	800fe36 <_svfiprintf_r+0x192>
 800fe54:	ab03      	add	r3, sp, #12
 800fe56:	9300      	str	r3, [sp, #0]
 800fe58:	462a      	mov	r2, r5
 800fe5a:	4b0e      	ldr	r3, [pc, #56]	@ (800fe94 <_svfiprintf_r+0x1f0>)
 800fe5c:	a904      	add	r1, sp, #16
 800fe5e:	4638      	mov	r0, r7
 800fe60:	f3af 8000 	nop.w
 800fe64:	1c42      	adds	r2, r0, #1
 800fe66:	4606      	mov	r6, r0
 800fe68:	d1d6      	bne.n	800fe18 <_svfiprintf_r+0x174>
 800fe6a:	89ab      	ldrh	r3, [r5, #12]
 800fe6c:	065b      	lsls	r3, r3, #25
 800fe6e:	f53f af2d 	bmi.w	800fccc <_svfiprintf_r+0x28>
 800fe72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fe74:	e72c      	b.n	800fcd0 <_svfiprintf_r+0x2c>
 800fe76:	ab03      	add	r3, sp, #12
 800fe78:	9300      	str	r3, [sp, #0]
 800fe7a:	462a      	mov	r2, r5
 800fe7c:	4b05      	ldr	r3, [pc, #20]	@ (800fe94 <_svfiprintf_r+0x1f0>)
 800fe7e:	a904      	add	r1, sp, #16
 800fe80:	4638      	mov	r0, r7
 800fe82:	f000 f879 	bl	800ff78 <_printf_i>
 800fe86:	e7ed      	b.n	800fe64 <_svfiprintf_r+0x1c0>
 800fe88:	08010808 	.word	0x08010808
 800fe8c:	08010812 	.word	0x08010812
 800fe90:	00000000 	.word	0x00000000
 800fe94:	0800fbed 	.word	0x0800fbed
 800fe98:	0801080e 	.word	0x0801080e

0800fe9c <_printf_common>:
 800fe9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fea0:	4616      	mov	r6, r2
 800fea2:	4698      	mov	r8, r3
 800fea4:	688a      	ldr	r2, [r1, #8]
 800fea6:	690b      	ldr	r3, [r1, #16]
 800fea8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800feac:	4293      	cmp	r3, r2
 800feae:	bfb8      	it	lt
 800feb0:	4613      	movlt	r3, r2
 800feb2:	6033      	str	r3, [r6, #0]
 800feb4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800feb8:	4607      	mov	r7, r0
 800feba:	460c      	mov	r4, r1
 800febc:	b10a      	cbz	r2, 800fec2 <_printf_common+0x26>
 800febe:	3301      	adds	r3, #1
 800fec0:	6033      	str	r3, [r6, #0]
 800fec2:	6823      	ldr	r3, [r4, #0]
 800fec4:	0699      	lsls	r1, r3, #26
 800fec6:	bf42      	ittt	mi
 800fec8:	6833      	ldrmi	r3, [r6, #0]
 800feca:	3302      	addmi	r3, #2
 800fecc:	6033      	strmi	r3, [r6, #0]
 800fece:	6825      	ldr	r5, [r4, #0]
 800fed0:	f015 0506 	ands.w	r5, r5, #6
 800fed4:	d106      	bne.n	800fee4 <_printf_common+0x48>
 800fed6:	f104 0a19 	add.w	sl, r4, #25
 800feda:	68e3      	ldr	r3, [r4, #12]
 800fedc:	6832      	ldr	r2, [r6, #0]
 800fede:	1a9b      	subs	r3, r3, r2
 800fee0:	42ab      	cmp	r3, r5
 800fee2:	dc26      	bgt.n	800ff32 <_printf_common+0x96>
 800fee4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fee8:	6822      	ldr	r2, [r4, #0]
 800feea:	3b00      	subs	r3, #0
 800feec:	bf18      	it	ne
 800feee:	2301      	movne	r3, #1
 800fef0:	0692      	lsls	r2, r2, #26
 800fef2:	d42b      	bmi.n	800ff4c <_printf_common+0xb0>
 800fef4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fef8:	4641      	mov	r1, r8
 800fefa:	4638      	mov	r0, r7
 800fefc:	47c8      	blx	r9
 800fefe:	3001      	adds	r0, #1
 800ff00:	d01e      	beq.n	800ff40 <_printf_common+0xa4>
 800ff02:	6823      	ldr	r3, [r4, #0]
 800ff04:	6922      	ldr	r2, [r4, #16]
 800ff06:	f003 0306 	and.w	r3, r3, #6
 800ff0a:	2b04      	cmp	r3, #4
 800ff0c:	bf02      	ittt	eq
 800ff0e:	68e5      	ldreq	r5, [r4, #12]
 800ff10:	6833      	ldreq	r3, [r6, #0]
 800ff12:	1aed      	subeq	r5, r5, r3
 800ff14:	68a3      	ldr	r3, [r4, #8]
 800ff16:	bf0c      	ite	eq
 800ff18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ff1c:	2500      	movne	r5, #0
 800ff1e:	4293      	cmp	r3, r2
 800ff20:	bfc4      	itt	gt
 800ff22:	1a9b      	subgt	r3, r3, r2
 800ff24:	18ed      	addgt	r5, r5, r3
 800ff26:	2600      	movs	r6, #0
 800ff28:	341a      	adds	r4, #26
 800ff2a:	42b5      	cmp	r5, r6
 800ff2c:	d11a      	bne.n	800ff64 <_printf_common+0xc8>
 800ff2e:	2000      	movs	r0, #0
 800ff30:	e008      	b.n	800ff44 <_printf_common+0xa8>
 800ff32:	2301      	movs	r3, #1
 800ff34:	4652      	mov	r2, sl
 800ff36:	4641      	mov	r1, r8
 800ff38:	4638      	mov	r0, r7
 800ff3a:	47c8      	blx	r9
 800ff3c:	3001      	adds	r0, #1
 800ff3e:	d103      	bne.n	800ff48 <_printf_common+0xac>
 800ff40:	f04f 30ff 	mov.w	r0, #4294967295
 800ff44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff48:	3501      	adds	r5, #1
 800ff4a:	e7c6      	b.n	800feda <_printf_common+0x3e>
 800ff4c:	18e1      	adds	r1, r4, r3
 800ff4e:	1c5a      	adds	r2, r3, #1
 800ff50:	2030      	movs	r0, #48	@ 0x30
 800ff52:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ff56:	4422      	add	r2, r4
 800ff58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ff5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ff60:	3302      	adds	r3, #2
 800ff62:	e7c7      	b.n	800fef4 <_printf_common+0x58>
 800ff64:	2301      	movs	r3, #1
 800ff66:	4622      	mov	r2, r4
 800ff68:	4641      	mov	r1, r8
 800ff6a:	4638      	mov	r0, r7
 800ff6c:	47c8      	blx	r9
 800ff6e:	3001      	adds	r0, #1
 800ff70:	d0e6      	beq.n	800ff40 <_printf_common+0xa4>
 800ff72:	3601      	adds	r6, #1
 800ff74:	e7d9      	b.n	800ff2a <_printf_common+0x8e>
	...

0800ff78 <_printf_i>:
 800ff78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ff7c:	7e0f      	ldrb	r7, [r1, #24]
 800ff7e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ff80:	2f78      	cmp	r7, #120	@ 0x78
 800ff82:	4691      	mov	r9, r2
 800ff84:	4680      	mov	r8, r0
 800ff86:	460c      	mov	r4, r1
 800ff88:	469a      	mov	sl, r3
 800ff8a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ff8e:	d807      	bhi.n	800ffa0 <_printf_i+0x28>
 800ff90:	2f62      	cmp	r7, #98	@ 0x62
 800ff92:	d80a      	bhi.n	800ffaa <_printf_i+0x32>
 800ff94:	2f00      	cmp	r7, #0
 800ff96:	f000 80d1 	beq.w	801013c <_printf_i+0x1c4>
 800ff9a:	2f58      	cmp	r7, #88	@ 0x58
 800ff9c:	f000 80b8 	beq.w	8010110 <_printf_i+0x198>
 800ffa0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ffa4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ffa8:	e03a      	b.n	8010020 <_printf_i+0xa8>
 800ffaa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ffae:	2b15      	cmp	r3, #21
 800ffb0:	d8f6      	bhi.n	800ffa0 <_printf_i+0x28>
 800ffb2:	a101      	add	r1, pc, #4	@ (adr r1, 800ffb8 <_printf_i+0x40>)
 800ffb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ffb8:	08010011 	.word	0x08010011
 800ffbc:	08010025 	.word	0x08010025
 800ffc0:	0800ffa1 	.word	0x0800ffa1
 800ffc4:	0800ffa1 	.word	0x0800ffa1
 800ffc8:	0800ffa1 	.word	0x0800ffa1
 800ffcc:	0800ffa1 	.word	0x0800ffa1
 800ffd0:	08010025 	.word	0x08010025
 800ffd4:	0800ffa1 	.word	0x0800ffa1
 800ffd8:	0800ffa1 	.word	0x0800ffa1
 800ffdc:	0800ffa1 	.word	0x0800ffa1
 800ffe0:	0800ffa1 	.word	0x0800ffa1
 800ffe4:	08010123 	.word	0x08010123
 800ffe8:	0801004f 	.word	0x0801004f
 800ffec:	080100dd 	.word	0x080100dd
 800fff0:	0800ffa1 	.word	0x0800ffa1
 800fff4:	0800ffa1 	.word	0x0800ffa1
 800fff8:	08010145 	.word	0x08010145
 800fffc:	0800ffa1 	.word	0x0800ffa1
 8010000:	0801004f 	.word	0x0801004f
 8010004:	0800ffa1 	.word	0x0800ffa1
 8010008:	0800ffa1 	.word	0x0800ffa1
 801000c:	080100e5 	.word	0x080100e5
 8010010:	6833      	ldr	r3, [r6, #0]
 8010012:	1d1a      	adds	r2, r3, #4
 8010014:	681b      	ldr	r3, [r3, #0]
 8010016:	6032      	str	r2, [r6, #0]
 8010018:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801001c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010020:	2301      	movs	r3, #1
 8010022:	e09c      	b.n	801015e <_printf_i+0x1e6>
 8010024:	6833      	ldr	r3, [r6, #0]
 8010026:	6820      	ldr	r0, [r4, #0]
 8010028:	1d19      	adds	r1, r3, #4
 801002a:	6031      	str	r1, [r6, #0]
 801002c:	0606      	lsls	r6, r0, #24
 801002e:	d501      	bpl.n	8010034 <_printf_i+0xbc>
 8010030:	681d      	ldr	r5, [r3, #0]
 8010032:	e003      	b.n	801003c <_printf_i+0xc4>
 8010034:	0645      	lsls	r5, r0, #25
 8010036:	d5fb      	bpl.n	8010030 <_printf_i+0xb8>
 8010038:	f9b3 5000 	ldrsh.w	r5, [r3]
 801003c:	2d00      	cmp	r5, #0
 801003e:	da03      	bge.n	8010048 <_printf_i+0xd0>
 8010040:	232d      	movs	r3, #45	@ 0x2d
 8010042:	426d      	negs	r5, r5
 8010044:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010048:	4858      	ldr	r0, [pc, #352]	@ (80101ac <_printf_i+0x234>)
 801004a:	230a      	movs	r3, #10
 801004c:	e011      	b.n	8010072 <_printf_i+0xfa>
 801004e:	6821      	ldr	r1, [r4, #0]
 8010050:	6833      	ldr	r3, [r6, #0]
 8010052:	0608      	lsls	r0, r1, #24
 8010054:	f853 5b04 	ldr.w	r5, [r3], #4
 8010058:	d402      	bmi.n	8010060 <_printf_i+0xe8>
 801005a:	0649      	lsls	r1, r1, #25
 801005c:	bf48      	it	mi
 801005e:	b2ad      	uxthmi	r5, r5
 8010060:	2f6f      	cmp	r7, #111	@ 0x6f
 8010062:	4852      	ldr	r0, [pc, #328]	@ (80101ac <_printf_i+0x234>)
 8010064:	6033      	str	r3, [r6, #0]
 8010066:	bf14      	ite	ne
 8010068:	230a      	movne	r3, #10
 801006a:	2308      	moveq	r3, #8
 801006c:	2100      	movs	r1, #0
 801006e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010072:	6866      	ldr	r6, [r4, #4]
 8010074:	60a6      	str	r6, [r4, #8]
 8010076:	2e00      	cmp	r6, #0
 8010078:	db05      	blt.n	8010086 <_printf_i+0x10e>
 801007a:	6821      	ldr	r1, [r4, #0]
 801007c:	432e      	orrs	r6, r5
 801007e:	f021 0104 	bic.w	r1, r1, #4
 8010082:	6021      	str	r1, [r4, #0]
 8010084:	d04b      	beq.n	801011e <_printf_i+0x1a6>
 8010086:	4616      	mov	r6, r2
 8010088:	fbb5 f1f3 	udiv	r1, r5, r3
 801008c:	fb03 5711 	mls	r7, r3, r1, r5
 8010090:	5dc7      	ldrb	r7, [r0, r7]
 8010092:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010096:	462f      	mov	r7, r5
 8010098:	42bb      	cmp	r3, r7
 801009a:	460d      	mov	r5, r1
 801009c:	d9f4      	bls.n	8010088 <_printf_i+0x110>
 801009e:	2b08      	cmp	r3, #8
 80100a0:	d10b      	bne.n	80100ba <_printf_i+0x142>
 80100a2:	6823      	ldr	r3, [r4, #0]
 80100a4:	07df      	lsls	r7, r3, #31
 80100a6:	d508      	bpl.n	80100ba <_printf_i+0x142>
 80100a8:	6923      	ldr	r3, [r4, #16]
 80100aa:	6861      	ldr	r1, [r4, #4]
 80100ac:	4299      	cmp	r1, r3
 80100ae:	bfde      	ittt	le
 80100b0:	2330      	movle	r3, #48	@ 0x30
 80100b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80100b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80100ba:	1b92      	subs	r2, r2, r6
 80100bc:	6122      	str	r2, [r4, #16]
 80100be:	f8cd a000 	str.w	sl, [sp]
 80100c2:	464b      	mov	r3, r9
 80100c4:	aa03      	add	r2, sp, #12
 80100c6:	4621      	mov	r1, r4
 80100c8:	4640      	mov	r0, r8
 80100ca:	f7ff fee7 	bl	800fe9c <_printf_common>
 80100ce:	3001      	adds	r0, #1
 80100d0:	d14a      	bne.n	8010168 <_printf_i+0x1f0>
 80100d2:	f04f 30ff 	mov.w	r0, #4294967295
 80100d6:	b004      	add	sp, #16
 80100d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80100dc:	6823      	ldr	r3, [r4, #0]
 80100de:	f043 0320 	orr.w	r3, r3, #32
 80100e2:	6023      	str	r3, [r4, #0]
 80100e4:	4832      	ldr	r0, [pc, #200]	@ (80101b0 <_printf_i+0x238>)
 80100e6:	2778      	movs	r7, #120	@ 0x78
 80100e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80100ec:	6823      	ldr	r3, [r4, #0]
 80100ee:	6831      	ldr	r1, [r6, #0]
 80100f0:	061f      	lsls	r7, r3, #24
 80100f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80100f6:	d402      	bmi.n	80100fe <_printf_i+0x186>
 80100f8:	065f      	lsls	r7, r3, #25
 80100fa:	bf48      	it	mi
 80100fc:	b2ad      	uxthmi	r5, r5
 80100fe:	6031      	str	r1, [r6, #0]
 8010100:	07d9      	lsls	r1, r3, #31
 8010102:	bf44      	itt	mi
 8010104:	f043 0320 	orrmi.w	r3, r3, #32
 8010108:	6023      	strmi	r3, [r4, #0]
 801010a:	b11d      	cbz	r5, 8010114 <_printf_i+0x19c>
 801010c:	2310      	movs	r3, #16
 801010e:	e7ad      	b.n	801006c <_printf_i+0xf4>
 8010110:	4826      	ldr	r0, [pc, #152]	@ (80101ac <_printf_i+0x234>)
 8010112:	e7e9      	b.n	80100e8 <_printf_i+0x170>
 8010114:	6823      	ldr	r3, [r4, #0]
 8010116:	f023 0320 	bic.w	r3, r3, #32
 801011a:	6023      	str	r3, [r4, #0]
 801011c:	e7f6      	b.n	801010c <_printf_i+0x194>
 801011e:	4616      	mov	r6, r2
 8010120:	e7bd      	b.n	801009e <_printf_i+0x126>
 8010122:	6833      	ldr	r3, [r6, #0]
 8010124:	6825      	ldr	r5, [r4, #0]
 8010126:	6961      	ldr	r1, [r4, #20]
 8010128:	1d18      	adds	r0, r3, #4
 801012a:	6030      	str	r0, [r6, #0]
 801012c:	062e      	lsls	r6, r5, #24
 801012e:	681b      	ldr	r3, [r3, #0]
 8010130:	d501      	bpl.n	8010136 <_printf_i+0x1be>
 8010132:	6019      	str	r1, [r3, #0]
 8010134:	e002      	b.n	801013c <_printf_i+0x1c4>
 8010136:	0668      	lsls	r0, r5, #25
 8010138:	d5fb      	bpl.n	8010132 <_printf_i+0x1ba>
 801013a:	8019      	strh	r1, [r3, #0]
 801013c:	2300      	movs	r3, #0
 801013e:	6123      	str	r3, [r4, #16]
 8010140:	4616      	mov	r6, r2
 8010142:	e7bc      	b.n	80100be <_printf_i+0x146>
 8010144:	6833      	ldr	r3, [r6, #0]
 8010146:	1d1a      	adds	r2, r3, #4
 8010148:	6032      	str	r2, [r6, #0]
 801014a:	681e      	ldr	r6, [r3, #0]
 801014c:	6862      	ldr	r2, [r4, #4]
 801014e:	2100      	movs	r1, #0
 8010150:	4630      	mov	r0, r6
 8010152:	f7f0 f86d 	bl	8000230 <memchr>
 8010156:	b108      	cbz	r0, 801015c <_printf_i+0x1e4>
 8010158:	1b80      	subs	r0, r0, r6
 801015a:	6060      	str	r0, [r4, #4]
 801015c:	6863      	ldr	r3, [r4, #4]
 801015e:	6123      	str	r3, [r4, #16]
 8010160:	2300      	movs	r3, #0
 8010162:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010166:	e7aa      	b.n	80100be <_printf_i+0x146>
 8010168:	6923      	ldr	r3, [r4, #16]
 801016a:	4632      	mov	r2, r6
 801016c:	4649      	mov	r1, r9
 801016e:	4640      	mov	r0, r8
 8010170:	47d0      	blx	sl
 8010172:	3001      	adds	r0, #1
 8010174:	d0ad      	beq.n	80100d2 <_printf_i+0x15a>
 8010176:	6823      	ldr	r3, [r4, #0]
 8010178:	079b      	lsls	r3, r3, #30
 801017a:	d413      	bmi.n	80101a4 <_printf_i+0x22c>
 801017c:	68e0      	ldr	r0, [r4, #12]
 801017e:	9b03      	ldr	r3, [sp, #12]
 8010180:	4298      	cmp	r0, r3
 8010182:	bfb8      	it	lt
 8010184:	4618      	movlt	r0, r3
 8010186:	e7a6      	b.n	80100d6 <_printf_i+0x15e>
 8010188:	2301      	movs	r3, #1
 801018a:	4632      	mov	r2, r6
 801018c:	4649      	mov	r1, r9
 801018e:	4640      	mov	r0, r8
 8010190:	47d0      	blx	sl
 8010192:	3001      	adds	r0, #1
 8010194:	d09d      	beq.n	80100d2 <_printf_i+0x15a>
 8010196:	3501      	adds	r5, #1
 8010198:	68e3      	ldr	r3, [r4, #12]
 801019a:	9903      	ldr	r1, [sp, #12]
 801019c:	1a5b      	subs	r3, r3, r1
 801019e:	42ab      	cmp	r3, r5
 80101a0:	dcf2      	bgt.n	8010188 <_printf_i+0x210>
 80101a2:	e7eb      	b.n	801017c <_printf_i+0x204>
 80101a4:	2500      	movs	r5, #0
 80101a6:	f104 0619 	add.w	r6, r4, #25
 80101aa:	e7f5      	b.n	8010198 <_printf_i+0x220>
 80101ac:	08010819 	.word	0x08010819
 80101b0:	0801082a 	.word	0x0801082a

080101b4 <memmove>:
 80101b4:	4288      	cmp	r0, r1
 80101b6:	b510      	push	{r4, lr}
 80101b8:	eb01 0402 	add.w	r4, r1, r2
 80101bc:	d902      	bls.n	80101c4 <memmove+0x10>
 80101be:	4284      	cmp	r4, r0
 80101c0:	4623      	mov	r3, r4
 80101c2:	d807      	bhi.n	80101d4 <memmove+0x20>
 80101c4:	1e43      	subs	r3, r0, #1
 80101c6:	42a1      	cmp	r1, r4
 80101c8:	d008      	beq.n	80101dc <memmove+0x28>
 80101ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80101ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80101d2:	e7f8      	b.n	80101c6 <memmove+0x12>
 80101d4:	4402      	add	r2, r0
 80101d6:	4601      	mov	r1, r0
 80101d8:	428a      	cmp	r2, r1
 80101da:	d100      	bne.n	80101de <memmove+0x2a>
 80101dc:	bd10      	pop	{r4, pc}
 80101de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80101e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80101e6:	e7f7      	b.n	80101d8 <memmove+0x24>

080101e8 <_sbrk_r>:
 80101e8:	b538      	push	{r3, r4, r5, lr}
 80101ea:	4d06      	ldr	r5, [pc, #24]	@ (8010204 <_sbrk_r+0x1c>)
 80101ec:	2300      	movs	r3, #0
 80101ee:	4604      	mov	r4, r0
 80101f0:	4608      	mov	r0, r1
 80101f2:	602b      	str	r3, [r5, #0]
 80101f4:	f7f5 faa8 	bl	8005748 <_sbrk>
 80101f8:	1c43      	adds	r3, r0, #1
 80101fa:	d102      	bne.n	8010202 <_sbrk_r+0x1a>
 80101fc:	682b      	ldr	r3, [r5, #0]
 80101fe:	b103      	cbz	r3, 8010202 <_sbrk_r+0x1a>
 8010200:	6023      	str	r3, [r4, #0]
 8010202:	bd38      	pop	{r3, r4, r5, pc}
 8010204:	20000750 	.word	0x20000750

08010208 <_realloc_r>:
 8010208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801020c:	4607      	mov	r7, r0
 801020e:	4614      	mov	r4, r2
 8010210:	460d      	mov	r5, r1
 8010212:	b921      	cbnz	r1, 801021e <_realloc_r+0x16>
 8010214:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010218:	4611      	mov	r1, r2
 801021a:	f7ff bc5b 	b.w	800fad4 <_malloc_r>
 801021e:	b92a      	cbnz	r2, 801022c <_realloc_r+0x24>
 8010220:	f7ff fbec 	bl	800f9fc <_free_r>
 8010224:	4625      	mov	r5, r4
 8010226:	4628      	mov	r0, r5
 8010228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801022c:	f000 f81a 	bl	8010264 <_malloc_usable_size_r>
 8010230:	4284      	cmp	r4, r0
 8010232:	4606      	mov	r6, r0
 8010234:	d802      	bhi.n	801023c <_realloc_r+0x34>
 8010236:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801023a:	d8f4      	bhi.n	8010226 <_realloc_r+0x1e>
 801023c:	4621      	mov	r1, r4
 801023e:	4638      	mov	r0, r7
 8010240:	f7ff fc48 	bl	800fad4 <_malloc_r>
 8010244:	4680      	mov	r8, r0
 8010246:	b908      	cbnz	r0, 801024c <_realloc_r+0x44>
 8010248:	4645      	mov	r5, r8
 801024a:	e7ec      	b.n	8010226 <_realloc_r+0x1e>
 801024c:	42b4      	cmp	r4, r6
 801024e:	4622      	mov	r2, r4
 8010250:	4629      	mov	r1, r5
 8010252:	bf28      	it	cs
 8010254:	4632      	movcs	r2, r6
 8010256:	f7ff fbc3 	bl	800f9e0 <memcpy>
 801025a:	4629      	mov	r1, r5
 801025c:	4638      	mov	r0, r7
 801025e:	f7ff fbcd 	bl	800f9fc <_free_r>
 8010262:	e7f1      	b.n	8010248 <_realloc_r+0x40>

08010264 <_malloc_usable_size_r>:
 8010264:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010268:	1f18      	subs	r0, r3, #4
 801026a:	2b00      	cmp	r3, #0
 801026c:	bfbc      	itt	lt
 801026e:	580b      	ldrlt	r3, [r1, r0]
 8010270:	18c0      	addlt	r0, r0, r3
 8010272:	4770      	bx	lr

08010274 <_init>:
 8010274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010276:	bf00      	nop
 8010278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801027a:	bc08      	pop	{r3}
 801027c:	469e      	mov	lr, r3
 801027e:	4770      	bx	lr

08010280 <_fini>:
 8010280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010282:	bf00      	nop
 8010284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010286:	bc08      	pop	{r3}
 8010288:	469e      	mov	lr, r3
 801028a:	4770      	bx	lr
