
Verilog modules, testbeds, and output files for a shift register and sequence detector.  The match signal is high in the same cycle as detection.  
