Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 10 21:01:58 2018
| Host         : Saldytuvas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: design_1_i/big_ben_0/inst/out_click_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/clocker_0/inst/out_bclock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 89 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.414        0.000                      0                  158        0.072        0.000                      0                  158        3.000        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
sys_clk_pin                         {0.000 5.000}      10.000          100.000         
  clk_100_design_1_clk_wiz_0_0_1    {0.000 5.000}      10.000          100.000         
  clk_12288_design_1_clk_wiz_0_0_1  {0.000 40.690}     81.379          12.288          
  clkfbout_design_1_clk_wiz_0_0_1   {0.000 5.000}      10.000          100.000         
sys_clock                           {0.000 5.000}      10.000          100.000         
  clk_100_design_1_clk_wiz_0_0      {0.000 5.000}      10.000          100.000         
  clk_12288_design_1_clk_wiz_0_0    {0.000 40.690}     81.379          12.288          
  clkfbout_design_1_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_100_design_1_clk_wiz_0_0_1          6.415        0.000                      0                   40        0.160        0.000                      0                   40        4.500        0.000                       0                    28  
  clk_12288_design_1_clk_wiz_0_0_1       77.580        0.000                      0                  118        0.189        0.000                      0                  118       40.190        0.000                       0                    65  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                     7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_100_design_1_clk_wiz_0_0            6.414        0.000                      0                   40        0.160        0.000                      0                   40        4.500        0.000                       0                    28  
  clk_12288_design_1_clk_wiz_0_0         77.576        0.000                      0                  118        0.189        0.000                      0                  118       40.190        0.000                       0                    65  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_design_1_clk_wiz_0_0      clk_100_design_1_clk_wiz_0_0_1          6.414        0.000                      0                   40        0.079        0.000                      0                   40  
clk_12288_design_1_clk_wiz_0_0    clk_12288_design_1_clk_wiz_0_0_1       77.576        0.000                      0                  118        0.072        0.000                      0                  118  
clk_100_design_1_clk_wiz_0_0_1    clk_100_design_1_clk_wiz_0_0            6.414        0.000                      0                   40        0.079        0.000                      0                   40  
clk_12288_design_1_clk_wiz_0_0_1  clk_12288_design_1_clk_wiz_0_0         77.576        0.000                      0                  118        0.072        0.000                      0                  118  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  clk_100_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.918%)  route 2.189ns (74.082%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.657     2.043    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.080     8.983    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524     8.459    design_1_i/big_ben_0/inst/freq_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.918%)  route 2.189ns (74.082%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.657     2.043    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.080     8.983    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524     8.459    design_1_i/big_ben_0/inst/freq_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.918%)  route 2.189ns (74.082%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.657     2.043    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.080     8.983    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524     8.459    design_1_i/big_ben_0/inst/freq_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.918%)  route 2.189ns (74.082%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.657     2.043    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[9]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.080     8.983    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524     8.459    design_1_i/big_ben_0/inst/freq_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.766ns (27.279%)  route 2.042ns (72.721%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.509     1.896    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.080     8.983    
    SLICE_X10Y96         FDRE (Setup_fdre_C_R)       -0.524     8.459    design_1_i/big_ben_0/inst/freq_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.766ns (27.279%)  route 2.042ns (72.721%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.509     1.896    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.080     8.983    
    SLICE_X10Y96         FDRE (Setup_fdre_C_R)       -0.524     8.459    design_1_i/big_ben_0/inst/freq_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.766ns (27.279%)  route 2.042ns (72.721%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.509     1.896    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.080     8.983    
    SLICE_X10Y96         FDRE (Setup_fdre_C_R)       -0.524     8.459    design_1_i/big_ben_0/inst/freq_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.766ns (27.241%)  route 2.046ns (72.759%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.513     1.900    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[1]/C
                         clock pessimism              0.602     9.088    
                         clock uncertainty           -0.080     9.008    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524     8.484    design_1_i/big_ben_0/inst/freq_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -1.900    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.766ns (27.241%)  route 2.046ns (72.759%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.513     1.900    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[2]/C
                         clock pessimism              0.602     9.088    
                         clock uncertainty           -0.080     9.008    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524     8.484    design_1_i/big_ben_0/inst/freq_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -1.900    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.766ns (27.241%)  route 2.046ns (72.759%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.513     1.900    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/C
                         clock pessimism              0.602     9.088    
                         clock uncertainty           -0.080     9.008    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524     8.484    design_1_i/big_ben_0/inst/freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -1.900    
  -------------------------------------------------------------------
                         slack                                  6.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.836 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.780    design_1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.940    design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.940    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.796    design_1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.023    -0.977    design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.977    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X11Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.444 f  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.276    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X11Y93         LUT1 (Prop_lut1_I0_O)        0.042    -0.234 r  design_1_i/big_ben_0/inst/freq_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    design_1_i/big_ben_0/inst/freq_counter_1[0]
    SLICE_X11Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X11Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.105    -0.480    design_1_i/big_ben_0/inst/freq_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.296    design_1_i/big_ben_0/inst/freq_counter[11]
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    design_1_i/big_ben_0/inst/data0[11]
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X10Y95         FDRE (Hold_fdre_C_D)         0.134    -0.451    design_1_i/big_ben_0/inst/freq_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.296    design_1_i/big_ben_0/inst/freq_counter[15]
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.186    design_1_i/big_ben_0/inst/data0[15]
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.134    -0.451    design_1_i/big_ben_0/inst/freq_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y94         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.296    design_1_i/big_ben_0/inst/freq_counter[7]
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    design_1_i/big_ben_0/inst/data0[7]
    SLICE_X10Y94         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y94         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[7]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.134    -0.451    design_1_i/big_ben_0/inst/freq_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.295    design_1_i/big_ben_0/inst/freq_counter[3]
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.185 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.185    design_1_i/big_ben_0/inst/data0[3]
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X10Y93         FDRE (Hold_fdre_C_D)         0.134    -0.451    design_1_i/big_ben_0/inst/freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.732    design_1_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.000    -1.000    design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.000    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/out_click_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.254ns (67.445%)  route 0.123ns (32.555%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/Q
                         net (fo=2, routed)           0.060    -0.361    design_1_i/big_ben_0/inst/freq_counter[10]
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.045    -0.316 r  design_1_i/big_ben_0/inst/out_click_i_2/O
                         net (fo=2, routed)           0.063    -0.254    design_1_i/big_ben_0/inst/out_click_i_2_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  design_1_i/big_ben_0/inst/out_click_i_1/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/big_ben_0/inst/out_click_i_1_n_0
    SLICE_X11Y95         FDRE                                         r  design_1_i/big_ben_0/inst/out_click_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X11Y95         FDRE                                         r  design_1_i/big_ben_0/inst/out_click_reg/C
                         clock pessimism              0.251    -0.572    
    SLICE_X11Y95         FDRE (Hold_fdre_C_D)         0.091    -0.481    design_1_i/big_ben_0/inst/out_click_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.465%)  route 0.161ns (49.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.684ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.836 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.675    design_1_i/clk_wiz_0/inst/seq_reg1[7]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I0
                         clock pessimism              0.555    -1.129    
    BUFGCTRL_X0Y17       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.970    design_1_i/clk_wiz_0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          0.970    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y12     design_1_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y93     design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y93     design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y93     design_1_i/big_ben_0/inst/freq_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y93     design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y94     design_1_i/big_ben_0/inst/freq_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y93     design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y93     design_1_i/big_ben_0/inst/freq_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y93     design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y94     design_1_i/big_ben_0/inst/freq_counter_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_design_1_clk_wiz_0_0_1
  To Clock:  clk_12288_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.580ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.966ns (26.783%)  route 2.641ns (73.217%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.436     2.640    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I4_O)        0.124     2.764 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.764    design_1_i/driver_output_0/inst/p_1_in[8]
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.114    80.315    
    SLICE_X9Y94          FDRE (Setup_fdre_C_D)        0.029    80.344    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                         80.344    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 77.580    

Slack (MET) :             77.580ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.966ns (26.768%)  route 2.643ns (73.232%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.438     2.642    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I4_O)        0.124     2.766 r  design_1_i/driver_output_0/inst/out_pdata[9]_i_1/O
                         net (fo=1, routed)           0.000     2.766    design_1_i/driver_output_0/inst/p_1_in[9]
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.114    80.315    
    SLICE_X9Y94          FDRE (Setup_fdre_C_D)        0.031    80.346    design_1_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                         80.346    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                 77.580    

Slack (MET) :             77.729ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.966ns (27.922%)  route 2.494ns (72.078%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.289     2.493    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.617 r  design_1_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000     2.617    design_1_i/driver_output_0/inst/p_1_in[10]
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.114    80.315    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.031    80.346    design_1_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                         80.346    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                 77.729    

Slack (MET) :             77.729ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.966ns (27.938%)  route 2.492ns (72.062%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.287     2.491    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.615 r  design_1_i/driver_output_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000     2.615    design_1_i/driver_output_0/inst/p_1_in[11]
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.114    80.315    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.029    80.344    design_1_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                         80.344    
                         arrival time                          -2.615    
  -------------------------------------------------------------------
                         slack                                 77.729    

Slack (MET) :             78.045ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.966ns (30.103%)  route 2.243ns (69.897%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.039     2.242    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X7Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.366 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000     2.366    design_1_i/driver_output_0/inst/p_1_in[17]
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.114    80.382    
    SLICE_X7Y95          FDRE (Setup_fdre_C_D)        0.029    80.411    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         80.411    
                         arrival time                          -2.366    
  -------------------------------------------------------------------
                         slack                                 78.045    

Slack (MET) :             78.078ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.966ns (29.962%)  route 2.258ns (70.038%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.054     2.257    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.381 r  design_1_i/driver_output_0/inst/out_pdata[16]_i_1/O
                         net (fo=1, routed)           0.000     2.381    design_1_i/driver_output_0/inst/p_1_in[16]
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.114    80.382    
    SLICE_X6Y95          FDRE (Setup_fdre_C_D)        0.077    80.459    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                         80.459    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                 78.078    

Slack (MET) :             78.092ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.966ns (30.056%)  route 2.248ns (69.944%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.044     2.247    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.371 r  design_1_i/driver_output_0/inst/out_pdata[26]_i_1/O
                         net (fo=1, routed)           0.000     2.371    design_1_i/driver_output_0/inst/p_1_in[26]
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.114    80.382    
    SLICE_X6Y95          FDRE (Setup_fdre_C_D)        0.081    80.463    design_1_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                         80.463    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 78.092    

Slack (MET) :             78.117ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.642ns (22.639%)  route 2.194ns (77.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y95          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=9, routed)           0.881     0.556    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     0.680 r  design_1_i/driver_output_0/inst/serialized[0]_i_1/O
                         net (fo=38, routed)          1.313     1.993    design_1_i/driver_output_0/inst/serialized[0]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.114    80.315    
    SLICE_X9Y94          FDRE (Setup_fdre_C_CE)      -0.205    80.110    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                         80.110    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                 78.117    

Slack (MET) :             78.117ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.642ns (22.639%)  route 2.194ns (77.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y95          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=9, routed)           0.881     0.556    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     0.680 r  design_1_i/driver_output_0/inst/serialized[0]_i_1/O
                         net (fo=38, routed)          1.313     1.993    design_1_i/driver_output_0/inst/serialized[0]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.114    80.315    
    SLICE_X9Y94          FDRE (Setup_fdre_C_CE)      -0.205    80.110    design_1_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                         80.110    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                 78.117    

Slack (MET) :             78.153ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.966ns (30.656%)  route 2.185ns (69.344%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          0.981     2.184    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124     2.308 r  design_1_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000     2.308    design_1_i/driver_output_0/inst/p_1_in[22]
    SLICE_X6Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.114    80.382    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.079    80.461    design_1_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                         80.461    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                 78.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.872 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.817    design_1_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)        -0.006    -1.006    design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.006    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/Q
                         net (fo=2, routed)           0.116    -0.301    design_1_i/driver_output_0/inst/out_pdata[19]
    SLICE_X7Y95          LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  design_1_i/driver_output_0/inst/out_pdata[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/driver_output_0/inst/p_1_in[20]
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.092    -0.450    design_1_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/sample_width_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  design_1_i/driver_output_0/inst/sample_width_reg[0]/Q
                         net (fo=7, routed)           0.094    -0.299    design_1_i/driver_output_0/inst/sample_width_reg[0]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.254 r  design_1_i/driver_output_0/inst/sample_width[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/driver_output_0/inst/sample_width[5]_i_2_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[5]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092    -0.451    design_1_i/driver_output_0/inst/sample_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/Q
                         net (fo=2, routed)           0.093    -0.301    design_1_i/driver_output_0/inst/out_pdata[16]
    SLICE_X7Y95          LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/driver_output_0/inst/p_1_in[17]
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.091    -0.454    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.164%)  route 0.113ns (37.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.331    design_1_i/driver_output_0/inst/out_pdata[8]
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.286 r  design_1_i/driver_output_0/inst/out_pdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    design_1_i/driver_output_0/inst/p_1_in[9]
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.092    -0.493    design_1_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/Q
                         net (fo=2, routed)           0.114    -0.330    design_1_i/driver_output_0/inst/out_pdata[8]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.045    -0.285 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/driver_output_0/inst/p_1_in[8]
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.091    -0.494    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.297    design_1_i/driver_output_0/inst/out_pdata[4]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.045    -0.252 r  design_1_i/driver_output_0/inst/out_pdata[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    design_1_i/driver_output_0/inst/p_1_in[4]
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.092    -0.466    design_1_i/driver_output_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.850%)  route 0.152ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/Q
                         net (fo=2, routed)           0.152    -0.242    design_1_i/driver_output_0/inst/out_pdata[15]
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.045    -0.197 r  design_1_i/driver_output_0/inst/out_pdata[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    design_1_i/driver_output_0/inst/p_1_in[16]
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.120    -0.422    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/Q
                         net (fo=2, routed)           0.147    -0.270    design_1_i/driver_output_0/inst/out_pdata[17]
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  design_1_i/driver_output_0/inst/out_pdata[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/driver_output_0/inst/p_1_in[18]
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.091    -0.451    design_1_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.312%)  route 0.150ns (44.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/driver_output_0/inst/out_pdata_reg[1]/Q
                         net (fo=2, routed)           0.150    -0.267    design_1_i/driver_output_0/inst/out_pdata[1]
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  design_1_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/driver_output_0/inst/p_1_in[2]
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.092    -0.450    design_1_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         81.379      79.224     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         81.379      79.224     BUFHCE_X0Y13     design_1_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       81.379      131.981    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      design_1_i/clocker_0/inst/out_bclock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y95      design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X5Y95      design_1_i/driver_output_0/inst/out_pdata_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X5Y95      design_1_i/driver_output_0/inst/out_pdata_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X5Y96      design_1_i/driver_output_0/inst/out_pdata_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X5Y96      design_1_i/driver_output_0/inst/out_pdata_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X5Y96      design_1_i/driver_output_0/inst/out_pdata_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X5Y96      design_1_i/driver_output_0/inst/out_pdata_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y96      design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y96      design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.918%)  route 2.189ns (74.082%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.657     2.043    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.918%)  route 2.189ns (74.082%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.657     2.043    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.918%)  route 2.189ns (74.082%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.657     2.043    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.918%)  route 2.189ns (74.082%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.657     2.043    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[9]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.766ns (27.279%)  route 2.042ns (72.721%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.509     1.896    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y96         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.766ns (27.279%)  route 2.042ns (72.721%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.509     1.896    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y96         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.766ns (27.279%)  route 2.042ns (72.721%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.509     1.896    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y96         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.766ns (27.241%)  route 2.046ns (72.759%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.513     1.900    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[1]/C
                         clock pessimism              0.602     9.088    
                         clock uncertainty           -0.081     9.007    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524     8.483    design_1_i/big_ben_0/inst/freq_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -1.900    
  -------------------------------------------------------------------
                         slack                                  6.583    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.766ns (27.241%)  route 2.046ns (72.759%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.513     1.900    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[2]/C
                         clock pessimism              0.602     9.088    
                         clock uncertainty           -0.081     9.007    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524     8.483    design_1_i/big_ben_0/inst/freq_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -1.900    
  -------------------------------------------------------------------
                         slack                                  6.583    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.766ns (27.241%)  route 2.046ns (72.759%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.513     1.900    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/C
                         clock pessimism              0.602     9.088    
                         clock uncertainty           -0.081     9.007    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524     8.483    design_1_i/big_ben_0/inst/freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -1.900    
  -------------------------------------------------------------------
                         slack                                  6.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.836 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.780    design_1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.940    design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.940    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.796    design_1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.023    -0.977    design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.977    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X11Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.444 f  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.276    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X11Y93         LUT1 (Prop_lut1_I0_O)        0.042    -0.234 r  design_1_i/big_ben_0/inst/freq_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    design_1_i/big_ben_0/inst/freq_counter_1[0]
    SLICE_X11Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X11Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.105    -0.480    design_1_i/big_ben_0/inst/freq_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.296    design_1_i/big_ben_0/inst/freq_counter[11]
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    design_1_i/big_ben_0/inst/data0[11]
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X10Y95         FDRE (Hold_fdre_C_D)         0.134    -0.451    design_1_i/big_ben_0/inst/freq_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.296    design_1_i/big_ben_0/inst/freq_counter[15]
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.186    design_1_i/big_ben_0/inst/data0[15]
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.134    -0.451    design_1_i/big_ben_0/inst/freq_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y94         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.296    design_1_i/big_ben_0/inst/freq_counter[7]
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    design_1_i/big_ben_0/inst/data0[7]
    SLICE_X10Y94         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y94         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[7]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.134    -0.451    design_1_i/big_ben_0/inst/freq_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.295    design_1_i/big_ben_0/inst/freq_counter[3]
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.185 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.185    design_1_i/big_ben_0/inst/data0[3]
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X10Y93         FDRE (Hold_fdre_C_D)         0.134    -0.451    design_1_i/big_ben_0/inst/freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.732    design_1_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.000    -1.000    design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.000    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/out_click_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.254ns (67.445%)  route 0.123ns (32.555%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/Q
                         net (fo=2, routed)           0.060    -0.361    design_1_i/big_ben_0/inst/freq_counter[10]
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.045    -0.316 r  design_1_i/big_ben_0/inst/out_click_i_2/O
                         net (fo=2, routed)           0.063    -0.254    design_1_i/big_ben_0/inst/out_click_i_2_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  design_1_i/big_ben_0/inst/out_click_i_1/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/big_ben_0/inst/out_click_i_1_n_0
    SLICE_X11Y95         FDRE                                         r  design_1_i/big_ben_0/inst/out_click_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X11Y95         FDRE                                         r  design_1_i/big_ben_0/inst/out_click_reg/C
                         clock pessimism              0.251    -0.572    
    SLICE_X11Y95         FDRE (Hold_fdre_C_D)         0.091    -0.481    design_1_i/big_ben_0/inst/out_click_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.465%)  route 0.161ns (49.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.684ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.836 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.675    design_1_i/clk_wiz_0/inst/seq_reg1[7]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I0
                         clock pessimism              0.555    -1.129    
    BUFGCTRL_X0Y17       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.970    design_1_i/clk_wiz_0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          0.970    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y12     design_1_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y93     design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y93     design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y93     design_1_i/big_ben_0/inst/freq_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y93     design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y94     design_1_i/big_ben_0/inst/freq_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y93     design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95     design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y96     design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y93     design_1_i/big_ben_0/inst/freq_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y93     design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y94     design_1_i/big_ben_0/inst/freq_counter_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_design_1_clk_wiz_0_0
  To Clock:  clk_12288_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       77.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.576ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.966ns (26.783%)  route 2.641ns (73.217%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.436     2.640    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I4_O)        0.124     2.764 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.764    design_1_i/driver_output_0/inst/p_1_in[8]
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y94          FDRE (Setup_fdre_C_D)        0.029    80.340    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                         80.340    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 77.576    

Slack (MET) :             77.576ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.966ns (26.768%)  route 2.643ns (73.232%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.438     2.642    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I4_O)        0.124     2.766 r  design_1_i/driver_output_0/inst/out_pdata[9]_i_1/O
                         net (fo=1, routed)           0.000     2.766    design_1_i/driver_output_0/inst/p_1_in[9]
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y94          FDRE (Setup_fdre_C_D)        0.031    80.342    design_1_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                         80.342    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                 77.576    

Slack (MET) :             77.726ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.966ns (27.922%)  route 2.494ns (72.078%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.289     2.493    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.617 r  design_1_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000     2.617    design_1_i/driver_output_0/inst/p_1_in[10]
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.031    80.342    design_1_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                         80.342    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                 77.726    

Slack (MET) :             77.726ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.966ns (27.938%)  route 2.492ns (72.062%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.287     2.491    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.615 r  design_1_i/driver_output_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000     2.615    design_1_i/driver_output_0/inst/p_1_in[11]
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.029    80.340    design_1_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                         80.340    
                         arrival time                          -2.615    
  -------------------------------------------------------------------
                         slack                                 77.726    

Slack (MET) :             78.041ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.966ns (30.103%)  route 2.243ns (69.897%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.039     2.242    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X7Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.366 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000     2.366    design_1_i/driver_output_0/inst/p_1_in[17]
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X7Y95          FDRE (Setup_fdre_C_D)        0.029    80.407    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         80.407    
                         arrival time                          -2.366    
  -------------------------------------------------------------------
                         slack                                 78.041    

Slack (MET) :             78.074ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.966ns (29.962%)  route 2.258ns (70.038%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.054     2.257    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.381 r  design_1_i/driver_output_0/inst/out_pdata[16]_i_1/O
                         net (fo=1, routed)           0.000     2.381    design_1_i/driver_output_0/inst/p_1_in[16]
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X6Y95          FDRE (Setup_fdre_C_D)        0.077    80.455    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                         80.455    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                 78.074    

Slack (MET) :             78.088ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.966ns (30.056%)  route 2.248ns (69.944%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.044     2.247    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.371 r  design_1_i/driver_output_0/inst/out_pdata[26]_i_1/O
                         net (fo=1, routed)           0.000     2.371    design_1_i/driver_output_0/inst/p_1_in[26]
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X6Y95          FDRE (Setup_fdre_C_D)        0.081    80.459    design_1_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                         80.459    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 78.088    

Slack (MET) :             78.113ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.642ns (22.639%)  route 2.194ns (77.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y95          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=9, routed)           0.881     0.556    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     0.680 r  design_1_i/driver_output_0/inst/serialized[0]_i_1/O
                         net (fo=38, routed)          1.313     1.993    design_1_i/driver_output_0/inst/serialized[0]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y94          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                 78.113    

Slack (MET) :             78.113ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.642ns (22.639%)  route 2.194ns (77.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y95          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=9, routed)           0.881     0.556    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     0.680 r  design_1_i/driver_output_0/inst/serialized[0]_i_1/O
                         net (fo=38, routed)          1.313     1.993    design_1_i/driver_output_0/inst/serialized[0]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y94          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                 78.113    

Slack (MET) :             78.149ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.966ns (30.656%)  route 2.185ns (69.344%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          0.981     2.184    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124     2.308 r  design_1_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000     2.308    design_1_i/driver_output_0/inst/p_1_in[22]
    SLICE_X6Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.079    80.457    design_1_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                         80.457    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                 78.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.872 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.817    design_1_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)        -0.006    -1.006    design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.006    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/Q
                         net (fo=2, routed)           0.116    -0.301    design_1_i/driver_output_0/inst/out_pdata[19]
    SLICE_X7Y95          LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  design_1_i/driver_output_0/inst/out_pdata[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/driver_output_0/inst/p_1_in[20]
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.092    -0.450    design_1_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/sample_width_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  design_1_i/driver_output_0/inst/sample_width_reg[0]/Q
                         net (fo=7, routed)           0.094    -0.299    design_1_i/driver_output_0/inst/sample_width_reg[0]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.254 r  design_1_i/driver_output_0/inst/sample_width[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/driver_output_0/inst/sample_width[5]_i_2_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[5]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092    -0.451    design_1_i/driver_output_0/inst/sample_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/Q
                         net (fo=2, routed)           0.093    -0.301    design_1_i/driver_output_0/inst/out_pdata[16]
    SLICE_X7Y95          LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/driver_output_0/inst/p_1_in[17]
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.091    -0.454    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.164%)  route 0.113ns (37.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.331    design_1_i/driver_output_0/inst/out_pdata[8]
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.286 r  design_1_i/driver_output_0/inst/out_pdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    design_1_i/driver_output_0/inst/p_1_in[9]
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.092    -0.493    design_1_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/Q
                         net (fo=2, routed)           0.114    -0.330    design_1_i/driver_output_0/inst/out_pdata[8]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.045    -0.285 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/driver_output_0/inst/p_1_in[8]
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.091    -0.494    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.297    design_1_i/driver_output_0/inst/out_pdata[4]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.045    -0.252 r  design_1_i/driver_output_0/inst/out_pdata[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    design_1_i/driver_output_0/inst/p_1_in[4]
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.092    -0.466    design_1_i/driver_output_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.850%)  route 0.152ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/Q
                         net (fo=2, routed)           0.152    -0.242    design_1_i/driver_output_0/inst/out_pdata[15]
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.045    -0.197 r  design_1_i/driver_output_0/inst/out_pdata[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    design_1_i/driver_output_0/inst/p_1_in[16]
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.120    -0.422    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/Q
                         net (fo=2, routed)           0.147    -0.270    design_1_i/driver_output_0/inst/out_pdata[17]
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  design_1_i/driver_output_0/inst/out_pdata[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/driver_output_0/inst/p_1_in[18]
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.091    -0.451    design_1_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.312%)  route 0.150ns (44.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/driver_output_0/inst/out_pdata_reg[1]/Q
                         net (fo=2, routed)           0.150    -0.267    design_1_i/driver_output_0/inst/out_pdata[1]
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  design_1_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/driver_output_0/inst/p_1_in[2]
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.092    -0.450    design_1_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         81.379      79.224     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         81.379      79.224     BUFHCE_X0Y13     design_1_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       81.379      131.981    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y91      design_1_i/clocker_0/inst/out_bclock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y95      design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X5Y95      design_1_i/driver_output_0/inst/out_pdata_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X5Y95      design_1_i/driver_output_0/inst/out_pdata_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X5Y96      design_1_i/driver_output_0/inst/out_pdata_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X5Y96      design_1_i/driver_output_0/inst/out_pdata_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X5Y96      design_1_i/driver_output_0/inst/out_pdata_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X5Y96      design_1_i/driver_output_0/inst/out_pdata_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y96      design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y96      design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.918%)  route 2.189ns (74.082%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.657     2.043    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.918%)  route 2.189ns (74.082%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.657     2.043    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.918%)  route 2.189ns (74.082%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.657     2.043    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.918%)  route 2.189ns (74.082%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.657     2.043    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[9]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.766ns (27.279%)  route 2.042ns (72.721%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.509     1.896    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y96         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.766ns (27.279%)  route 2.042ns (72.721%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.509     1.896    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y96         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.766ns (27.279%)  route 2.042ns (72.721%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.509     1.896    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y96         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.766ns (27.241%)  route 2.046ns (72.759%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.513     1.900    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[1]/C
                         clock pessimism              0.602     9.088    
                         clock uncertainty           -0.081     9.007    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524     8.483    design_1_i/big_ben_0/inst/freq_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -1.900    
  -------------------------------------------------------------------
                         slack                                  6.583    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.766ns (27.241%)  route 2.046ns (72.759%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.513     1.900    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[2]/C
                         clock pessimism              0.602     9.088    
                         clock uncertainty           -0.081     9.007    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524     8.483    design_1_i/big_ben_0/inst/freq_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -1.900    
  -------------------------------------------------------------------
                         slack                                  6.583    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.766ns (27.241%)  route 2.046ns (72.759%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.513     1.900    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/C
                         clock pessimism              0.602     9.088    
                         clock uncertainty           -0.081     9.007    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524     8.483    design_1_i/big_ben_0/inst/freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -1.900    
  -------------------------------------------------------------------
                         slack                                  6.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.836 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.780    design_1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.081    -0.918    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.858    design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.858    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.796    design_1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.081    -0.918    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.023    -0.895    design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.895    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X11Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.444 f  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.276    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X11Y93         LUT1 (Prop_lut1_I0_O)        0.042    -0.234 r  design_1_i/big_ben_0/inst/freq_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    design_1_i/big_ben_0/inst/freq_counter_1[0]
    SLICE_X11Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X11Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.081    -0.504    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.105    -0.399    design_1_i/big_ben_0/inst/freq_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.296    design_1_i/big_ben_0/inst/freq_counter[11]
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    design_1_i/big_ben_0/inst/data0[11]
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.081    -0.504    
    SLICE_X10Y95         FDRE (Hold_fdre_C_D)         0.134    -0.370    design_1_i/big_ben_0/inst/freq_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.296    design_1_i/big_ben_0/inst/freq_counter[15]
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.186    design_1_i/big_ben_0/inst/data0[15]
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.081    -0.504    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.134    -0.370    design_1_i/big_ben_0/inst/freq_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y94         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.296    design_1_i/big_ben_0/inst/freq_counter[7]
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    design_1_i/big_ben_0/inst/data0[7]
    SLICE_X10Y94         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y94         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[7]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.081    -0.504    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.134    -0.370    design_1_i/big_ben_0/inst/freq_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.295    design_1_i/big_ben_0/inst/freq_counter[3]
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.185 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.185    design_1_i/big_ben_0/inst/data0[3]
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.081    -0.504    
    SLICE_X10Y93         FDRE (Hold_fdre_C_D)         0.134    -0.370    design_1_i/big_ben_0/inst/freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.732    design_1_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.081    -0.918    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.000    -0.918    design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.918    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/out_click_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.254ns (67.445%)  route 0.123ns (32.555%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/Q
                         net (fo=2, routed)           0.060    -0.361    design_1_i/big_ben_0/inst/freq_counter[10]
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.045    -0.316 r  design_1_i/big_ben_0/inst/out_click_i_2/O
                         net (fo=2, routed)           0.063    -0.254    design_1_i/big_ben_0/inst/out_click_i_2_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  design_1_i/big_ben_0/inst/out_click_i_1/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/big_ben_0/inst/out_click_i_1_n_0
    SLICE_X11Y95         FDRE                                         r  design_1_i/big_ben_0/inst/out_click_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X11Y95         FDRE                                         r  design_1_i/big_ben_0/inst/out_click_reg/C
                         clock pessimism              0.251    -0.572    
                         clock uncertainty            0.081    -0.491    
    SLICE_X11Y95         FDRE (Hold_fdre_C_D)         0.091    -0.400    design_1_i/big_ben_0/inst/out_click_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.465%)  route 0.161ns (49.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.684ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.836 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.675    design_1_i/clk_wiz_0/inst/seq_reg1[7]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I0
                         clock pessimism              0.555    -1.129    
                         clock uncertainty            0.081    -1.048    
    BUFGCTRL_X0Y17       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.889    design_1_i/clk_wiz_0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_design_1_clk_wiz_0_0
  To Clock:  clk_12288_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.576ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.966ns (26.783%)  route 2.641ns (73.217%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.436     2.640    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I4_O)        0.124     2.764 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.764    design_1_i/driver_output_0/inst/p_1_in[8]
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y94          FDRE (Setup_fdre_C_D)        0.029    80.340    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                         80.340    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 77.576    

Slack (MET) :             77.576ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.966ns (26.768%)  route 2.643ns (73.232%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.438     2.642    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I4_O)        0.124     2.766 r  design_1_i/driver_output_0/inst/out_pdata[9]_i_1/O
                         net (fo=1, routed)           0.000     2.766    design_1_i/driver_output_0/inst/p_1_in[9]
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y94          FDRE (Setup_fdre_C_D)        0.031    80.342    design_1_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                         80.342    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                 77.576    

Slack (MET) :             77.726ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.966ns (27.922%)  route 2.494ns (72.078%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.289     2.493    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.617 r  design_1_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000     2.617    design_1_i/driver_output_0/inst/p_1_in[10]
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.031    80.342    design_1_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                         80.342    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                 77.726    

Slack (MET) :             77.726ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.966ns (27.938%)  route 2.492ns (72.062%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.287     2.491    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.615 r  design_1_i/driver_output_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000     2.615    design_1_i/driver_output_0/inst/p_1_in[11]
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.029    80.340    design_1_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                         80.340    
                         arrival time                          -2.615    
  -------------------------------------------------------------------
                         slack                                 77.726    

Slack (MET) :             78.041ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.966ns (30.103%)  route 2.243ns (69.897%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.039     2.242    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X7Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.366 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000     2.366    design_1_i/driver_output_0/inst/p_1_in[17]
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X7Y95          FDRE (Setup_fdre_C_D)        0.029    80.407    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         80.407    
                         arrival time                          -2.366    
  -------------------------------------------------------------------
                         slack                                 78.041    

Slack (MET) :             78.074ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.966ns (29.962%)  route 2.258ns (70.038%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.054     2.257    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.381 r  design_1_i/driver_output_0/inst/out_pdata[16]_i_1/O
                         net (fo=1, routed)           0.000     2.381    design_1_i/driver_output_0/inst/p_1_in[16]
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X6Y95          FDRE (Setup_fdre_C_D)        0.077    80.455    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                         80.455    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                 78.074    

Slack (MET) :             78.088ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.966ns (30.056%)  route 2.248ns (69.944%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.044     2.247    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.371 r  design_1_i/driver_output_0/inst/out_pdata[26]_i_1/O
                         net (fo=1, routed)           0.000     2.371    design_1_i/driver_output_0/inst/p_1_in[26]
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X6Y95          FDRE (Setup_fdre_C_D)        0.081    80.459    design_1_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                         80.459    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 78.088    

Slack (MET) :             78.113ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.642ns (22.639%)  route 2.194ns (77.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y95          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=9, routed)           0.881     0.556    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     0.680 r  design_1_i/driver_output_0/inst/serialized[0]_i_1/O
                         net (fo=38, routed)          1.313     1.993    design_1_i/driver_output_0/inst/serialized[0]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y94          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                 78.113    

Slack (MET) :             78.113ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.642ns (22.639%)  route 2.194ns (77.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y95          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=9, routed)           0.881     0.556    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     0.680 r  design_1_i/driver_output_0/inst/serialized[0]_i_1/O
                         net (fo=38, routed)          1.313     1.993    design_1_i/driver_output_0/inst/serialized[0]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y94          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                 78.113    

Slack (MET) :             78.149ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.966ns (30.656%)  route 2.185ns (69.344%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          0.981     2.184    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124     2.308 r  design_1_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000     2.308    design_1_i/driver_output_0/inst/p_1_in[22]
    SLICE_X6Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.079    80.457    design_1_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                         80.457    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                 78.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.872 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.817    design_1_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.117    -0.883    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)        -0.006    -0.889    design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/Q
                         net (fo=2, routed)           0.116    -0.301    design_1_i/driver_output_0/inst/out_pdata[19]
    SLICE_X7Y95          LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  design_1_i/driver_output_0/inst/out_pdata[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/driver_output_0/inst/p_1_in[20]
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.117    -0.425    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.092    -0.333    design_1_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/sample_width_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  design_1_i/driver_output_0/inst/sample_width_reg[0]/Q
                         net (fo=7, routed)           0.094    -0.299    design_1_i/driver_output_0/inst/sample_width_reg[0]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.254 r  design_1_i/driver_output_0/inst/sample_width[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/driver_output_0/inst/sample_width[5]_i_2_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[5]/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.117    -0.426    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092    -0.334    design_1_i/driver_output_0/inst/sample_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/Q
                         net (fo=2, routed)           0.093    -0.301    design_1_i/driver_output_0/inst/out_pdata[16]
    SLICE_X7Y95          LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/driver_output_0/inst/p_1_in[17]
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.117    -0.428    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.091    -0.337    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.164%)  route 0.113ns (37.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.331    design_1_i/driver_output_0/inst/out_pdata[8]
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.286 r  design_1_i/driver_output_0/inst/out_pdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    design_1_i/driver_output_0/inst/p_1_in[9]
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.117    -0.468    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.092    -0.376    design_1_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/Q
                         net (fo=2, routed)           0.114    -0.330    design_1_i/driver_output_0/inst/out_pdata[8]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.045    -0.285 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/driver_output_0/inst/p_1_in[8]
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.117    -0.468    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.091    -0.377    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.297    design_1_i/driver_output_0/inst/out_pdata[4]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.045    -0.252 r  design_1_i/driver_output_0/inst/out_pdata[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    design_1_i/driver_output_0/inst/p_1_in[4]
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.117    -0.441    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.092    -0.349    design_1_i/driver_output_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.850%)  route 0.152ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/Q
                         net (fo=2, routed)           0.152    -0.242    design_1_i/driver_output_0/inst/out_pdata[15]
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.045    -0.197 r  design_1_i/driver_output_0/inst/out_pdata[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    design_1_i/driver_output_0/inst/p_1_in[16]
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.117    -0.425    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.120    -0.305    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/Q
                         net (fo=2, routed)           0.147    -0.270    design_1_i/driver_output_0/inst/out_pdata[17]
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  design_1_i/driver_output_0/inst/out_pdata[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/driver_output_0/inst/p_1_in[18]
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.117    -0.425    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.091    -0.334    design_1_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.312%)  route 0.150ns (44.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/driver_output_0/inst/out_pdata_reg[1]/Q
                         net (fo=2, routed)           0.150    -0.267    design_1_i/driver_output_0/inst/out_pdata[1]
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  design_1_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/driver_output_0/inst/p_1_in[2]
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.117    -0.425    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.092    -0.333    design_1_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.918%)  route 2.189ns (74.082%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.657     2.043    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.918%)  route 2.189ns (74.082%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.657     2.043    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.918%)  route 2.189ns (74.082%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.657     2.043    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[12]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.918%)  route 2.189ns (74.082%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.657     2.043    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[9]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y95         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.766ns (27.279%)  route 2.042ns (72.721%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.509     1.896    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[13]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y96         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.766ns (27.279%)  route 2.042ns (72.721%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.509     1.896    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[14]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y96         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.766ns (27.279%)  route 2.042ns (72.721%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.509     1.896    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                         clock pessimism              0.577     9.063    
                         clock uncertainty           -0.081     8.982    
    SLICE_X10Y96         FDRE (Setup_fdre_C_R)       -0.524     8.458    design_1_i/big_ben_0/inst/freq_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.766ns (27.241%)  route 2.046ns (72.759%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.513     1.900    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[1]/C
                         clock pessimism              0.602     9.088    
                         clock uncertainty           -0.081     9.007    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524     8.483    design_1_i/big_ben_0/inst/freq_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -1.900    
  -------------------------------------------------------------------
                         slack                                  6.583    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.766ns (27.241%)  route 2.046ns (72.759%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.513     1.900    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[2]/C
                         clock pessimism              0.602     9.088    
                         clock uncertainty           -0.081     9.007    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524     8.483    design_1_i/big_ben_0/inst/freq_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -1.900    
  -------------------------------------------------------------------
                         slack                                  6.583    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.766ns (27.241%)  route 2.046ns (72.759%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.555    -0.912    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     0.415    design_1_i/big_ben_0/inst/freq_counter[4]
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.539 f  design_1_i/big_ben_0/inst/out_click_i_5/O
                         net (fo=2, routed)           0.723     1.263    design_1_i/big_ben_0/inst/out_click_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124     1.387 r  design_1_i/big_ben_0/inst/freq_counter[15]_i_1/O
                         net (fo=15, routed)          0.513     1.900    design_1_i/big_ben_0/inst/out_click_0
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          1.438     8.486    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/C
                         clock pessimism              0.602     9.088    
                         clock uncertainty           -0.081     9.007    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524     8.483    design_1_i/big_ben_0/inst/freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -1.900    
  -------------------------------------------------------------------
                         slack                                  6.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.836 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.780    design_1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.081    -0.918    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.858    design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.858    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.796    design_1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.081    -0.918    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.023    -0.895    design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.895    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X11Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.444 f  design_1_i/big_ben_0/inst/freq_counter_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.276    design_1_i/big_ben_0/inst/freq_counter[0]
    SLICE_X11Y93         LUT1 (Prop_lut1_I0_O)        0.042    -0.234 r  design_1_i/big_ben_0/inst/freq_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    design_1_i/big_ben_0/inst/freq_counter_1[0]
    SLICE_X11Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X11Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[0]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.081    -0.504    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.105    -0.399    design_1_i/big_ben_0/inst/freq_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.296    design_1_i/big_ben_0/inst/freq_counter[11]
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  design_1_i/big_ben_0/inst/freq_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    design_1_i/big_ben_0/inst/data0[11]
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[11]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.081    -0.504    
    SLICE_X10Y95         FDRE (Hold_fdre_C_D)         0.134    -0.370    design_1_i/big_ben_0/inst/freq_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.296    design_1_i/big_ben_0/inst/freq_counter[15]
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  design_1_i/big_ben_0/inst/freq_counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.186    design_1_i/big_ben_0/inst/data0[15]
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y96         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[15]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.081    -0.504    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.134    -0.370    design_1_i/big_ben_0/inst/freq_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y94         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.296    design_1_i/big_ben_0/inst/freq_counter[7]
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  design_1_i/big_ben_0/inst/freq_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    design_1_i/big_ben_0/inst/data0[7]
    SLICE_X10Y94         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y94         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[7]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.081    -0.504    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.134    -0.370    design_1_i/big_ben_0/inst/freq_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/freq_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.295    design_1_i/big_ben_0/inst/freq_counter[3]
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.185 r  design_1_i/big_ben_0/inst/freq_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.185    design_1_i/big_ben_0/inst/data0[3]
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y93         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[3]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.081    -0.504    
    SLICE_X10Y93         FDRE (Hold_fdre_C_D)         0.134    -0.370    design_1_i/big_ben_0/inst/freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.732    design_1_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.081    -0.918    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.000    -0.918    design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.918    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/big_ben_0/inst/out_click_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.254ns (67.445%)  route 0.123ns (32.555%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.585    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X10Y95         FDRE                                         r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/big_ben_0/inst/freq_counter_reg[10]/Q
                         net (fo=2, routed)           0.060    -0.361    design_1_i/big_ben_0/inst/freq_counter[10]
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.045    -0.316 r  design_1_i/big_ben_0/inst/out_click_i_2/O
                         net (fo=2, routed)           0.063    -0.254    design_1_i/big_ben_0/inst/out_click_i_2_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  design_1_i/big_ben_0/inst/out_click_i_1/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/big_ben_0/inst/out_click_i_1_n_0
    SLICE_X11Y95         FDRE                                         r  design_1_i/big_ben_0/inst/out_click_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -0.823    design_1_i/big_ben_0/inst/clk_100_in
    SLICE_X11Y95         FDRE                                         r  design_1_i/big_ben_0/inst/out_click_reg/C
                         clock pessimism              0.251    -0.572    
                         clock uncertainty            0.081    -0.491    
    SLICE_X11Y95         FDRE (Hold_fdre_C_D)         0.091    -0.400    design_1_i/big_ben_0/inst/out_click_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.465%)  route 0.161ns (49.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.684ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.836 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.675    design_1_i/clk_wiz_0/inst/seq_reg1[7]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I0
                         clock pessimism              0.555    -1.129    
                         clock uncertainty            0.081    -1.048    
    BUFGCTRL_X0Y17       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.889    design_1_i/clk_wiz_0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_design_1_clk_wiz_0_0_1
  To Clock:  clk_12288_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       77.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.576ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.966ns (26.783%)  route 2.641ns (73.217%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.436     2.640    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I4_O)        0.124     2.764 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.764    design_1_i/driver_output_0/inst/p_1_in[8]
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y94          FDRE (Setup_fdre_C_D)        0.029    80.340    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                         80.340    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 77.576    

Slack (MET) :             77.576ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.966ns (26.768%)  route 2.643ns (73.232%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.438     2.642    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I4_O)        0.124     2.766 r  design_1_i/driver_output_0/inst/out_pdata[9]_i_1/O
                         net (fo=1, routed)           0.000     2.766    design_1_i/driver_output_0/inst/p_1_in[9]
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y94          FDRE (Setup_fdre_C_D)        0.031    80.342    design_1_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                         80.342    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                 77.576    

Slack (MET) :             77.726ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.966ns (27.922%)  route 2.494ns (72.078%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.289     2.493    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.617 r  design_1_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000     2.617    design_1_i/driver_output_0/inst/p_1_in[10]
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.031    80.342    design_1_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                         80.342    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                 77.726    

Slack (MET) :             77.726ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.966ns (27.938%)  route 2.492ns (72.062%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.287     2.491    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.615 r  design_1_i/driver_output_0/inst/out_pdata[11]_i_1/O
                         net (fo=1, routed)           0.000     2.615    design_1_i/driver_output_0/inst/p_1_in[11]
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.029    80.340    design_1_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                         80.340    
                         arrival time                          -2.615    
  -------------------------------------------------------------------
                         slack                                 77.726    

Slack (MET) :             78.041ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.966ns (30.103%)  route 2.243ns (69.897%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.039     2.242    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X7Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.366 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000     2.366    design_1_i/driver_output_0/inst/p_1_in[17]
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X7Y95          FDRE (Setup_fdre_C_D)        0.029    80.407    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         80.407    
                         arrival time                          -2.366    
  -------------------------------------------------------------------
                         slack                                 78.041    

Slack (MET) :             78.074ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.966ns (29.962%)  route 2.258ns (70.038%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.054     2.257    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.381 r  design_1_i/driver_output_0/inst/out_pdata[16]_i_1/O
                         net (fo=1, routed)           0.000     2.381    design_1_i/driver_output_0/inst/p_1_in[16]
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X6Y95          FDRE (Setup_fdre_C_D)        0.077    80.455    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                         80.455    
                         arrival time                          -2.381    
  -------------------------------------------------------------------
                         slack                                 78.074    

Slack (MET) :             78.088ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.966ns (30.056%)  route 2.248ns (69.944%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          1.044     2.247    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.124     2.371 r  design_1_i/driver_output_0/inst/out_pdata[26]_i_1/O
                         net (fo=1, routed)           0.000     2.371    design_1_i/driver_output_0/inst/p_1_in[26]
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X6Y95          FDRE (Setup_fdre_C_D)        0.081    80.459    design_1_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                         80.459    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 78.088    

Slack (MET) :             78.113ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.642ns (22.639%)  route 2.194ns (77.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y95          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=9, routed)           0.881     0.556    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     0.680 r  design_1_i/driver_output_0/inst/serialized[0]_i_1/O
                         net (fo=38, routed)          1.313     1.993    design_1_i/driver_output_0/inst/serialized[0]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y94          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                 78.113    

Slack (MET) :             78.113ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.642ns (22.639%)  route 2.194ns (77.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 79.864 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y95          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=9, routed)           0.881     0.556    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     0.680 r  design_1_i/driver_output_0/inst/serialized[0]_i_1/O
                         net (fo=38, routed)          1.313     1.993    design_1_i/driver_output_0/inst/serialized[0]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.437    79.864    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.564    80.428    
                         clock uncertainty           -0.117    80.311    
    SLICE_X9Y94          FDRE (Setup_fdre_C_CE)      -0.205    80.106    design_1_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                         80.106    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                 78.113    

Slack (MET) :             78.149ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.966ns (30.656%)  route 2.185ns (69.344%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.624    -0.843    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  design_1_i/driver_output_0/inst/sample_width_reg[2]/Q
                         net (fo=5, routed)           0.898     0.474    design_1_i/driver_output_0/inst/sample_width_reg[2]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.299     0.773 f  design_1_i/driver_output_0/inst/out_sdata_i_5/O
                         net (fo=1, routed)           0.306     1.079    design_1_i/driver_output_0/inst/out_pdata1
    SLICE_X4Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.203 r  design_1_i/driver_output_0/inst/out_sdata_i_3/O
                         net (fo=33, routed)          0.981     2.184    design_1_i/driver_output_0/inst/out_sdata_i_3_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124     2.308 r  design_1_i/driver_output_0/inst/out_pdata[22]_i_1/O
                         net (fo=1, routed)           0.000     2.308    design_1_i/driver_output_0/inst/p_1_in[22]
    SLICE_X6Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[22]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.079    80.457    design_1_i/driver_output_0/inst/out_pdata_reg[22]
  -------------------------------------------------------------------
                         required time                         80.457    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                 78.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.872 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.817    design_1_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.117    -0.883    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)        -0.006    -0.889    design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/Q
                         net (fo=2, routed)           0.116    -0.301    design_1_i/driver_output_0/inst/out_pdata[19]
    SLICE_X7Y95          LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  design_1_i/driver_output_0/inst/out_pdata[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/driver_output_0/inst/p_1_in[20]
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[20]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.117    -0.425    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.092    -0.333    design_1_i/driver_output_0/inst/out_pdata_reg[20]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/sample_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/sample_width_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  design_1_i/driver_output_0/inst/sample_width_reg[0]/Q
                         net (fo=7, routed)           0.094    -0.299    design_1_i/driver_output_0/inst/sample_width_reg[0]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.254 r  design_1_i/driver_output_0/inst/sample_width[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/driver_output_0/inst/sample_width[5]_i_2_n_0
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y94          FDRE                                         r  design_1_i/driver_output_0/inst/sample_width_reg[5]/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.117    -0.426    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092    -0.334    design_1_i/driver_output_0/inst/sample_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/Q
                         net (fo=2, routed)           0.093    -0.301    design_1_i/driver_output_0/inst/out_pdata[16]
    SLICE_X7Y95          LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/driver_output_0/inst/p_1_in[17]
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.117    -0.428    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.091    -0.337    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.164%)  route 0.113ns (37.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.331    design_1_i/driver_output_0/inst/out_pdata[8]
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.286 r  design_1_i/driver_output_0/inst/out_pdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    design_1_i/driver_output_0/inst/p_1_in[9]
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[9]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.117    -0.468    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.092    -0.376    design_1_i/driver_output_0/inst/out_pdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.562    -0.585    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/Q
                         net (fo=2, routed)           0.114    -0.330    design_1_i/driver_output_0/inst/out_pdata[8]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.045    -0.285 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/driver_output_0/inst/p_1_in[8]
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.831    -0.823    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X9Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.117    -0.468    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.091    -0.377    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.297    design_1_i/driver_output_0/inst/out_pdata[4]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.045    -0.252 r  design_1_i/driver_output_0/inst/out_pdata[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    design_1_i/driver_output_0/inst/p_1_in[4]
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.117    -0.441    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.092    -0.349    design_1_i/driver_output_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.850%)  route 0.152ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/Q
                         net (fo=2, routed)           0.152    -0.242    design_1_i/driver_output_0/inst/out_pdata[15]
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.045    -0.197 r  design_1_i/driver_output_0/inst/out_pdata[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    design_1_i/driver_output_0/inst/p_1_in[16]
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X6Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.117    -0.425    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.120    -0.305    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/Q
                         net (fo=2, routed)           0.147    -0.270    design_1_i/driver_output_0/inst/out_pdata[17]
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  design_1_i/driver_output_0/inst/out_pdata[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/driver_output_0/inst/p_1_in[18]
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.117    -0.425    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.091    -0.334    design_1_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.312%)  route 0.150ns (44.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.558    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/driver_output_0/inst/out_pdata_reg[1]/Q
                         net (fo=2, routed)           0.150    -0.267    design_1_i/driver_output_0/inst/out_pdata[1]
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  design_1_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/driver_output_0/inst/p_1_in[2]
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=55, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X7Y94          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.117    -0.425    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.092    -0.333    design_1_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.111    





