#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Jul  8 23:58:59 2025
# Process ID: 13832
# Current directory: C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq
# Command line: vivado.exe -source openofdm_rx.tcl -tclargs zed_fmcs2 100
# Log file: C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/vivado.log
# Journal file: C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq\vivado.jou
#-----------------------------------------------------------
start_gui
source openofdm_rx.tcl
# set ARGUMENT1 [lindex $argv 0]
# set ARGUMENT2 [lindex $argv 1]
# set ARGUMENT3 [lindex $argv 2]
# set ARGUMENT4 [lindex $argv 3]
# set ARGUMENT5 [lindex $argv 4]
# set ARGUMENT6 [lindex $argv 5]
# set ARGUMENT7 [lindex $argv 6]
# if {$ARGUMENT1 eq ""} {
#   set BOARD_NAME zed_fmcs2
# } else {
#   set BOARD_NAME $ARGUMENT1
# }
# if {$ARGUMENT2 eq ""} {
#   set NUM_CLK_PER_US 100
# } else {
#   set NUM_CLK_PER_US $ARGUMENT2
# }
# source ./parse_board_name.tcl
## if {$BOARD_NAME=="zed_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg484-1"
##    set board_part_string []
##    set board_id_string "zed"
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="zcu102_fmcs2"} {
##    set ultra_scale_flag 1
##    set part_string "xczu9eg-ffvb1156-2-e"
##    set board_part_string "xilinx.com:zcu102:part0:3.4"
##    set board_id_string "zcu102"
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="zc706_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z045ffg900-2"
##    set board_part_string []
##    set board_id_string "zc706"
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="zc702_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg484-1"
##    set board_part_string []
##    set board_id_string "zc702"
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="antsdr"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="antsdr_e200"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="sdrpi"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="adrv9361z7035"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z035ifbg676-2L"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="adrv9364z7020"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="neptunesdr"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="e310v2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } else {
##    set ultra_scale_flag []
##    set part_string []
##    set fpga_size_flag []
##    set board_part_string []
##    set board_id_string []
##    puts "$BOARD_NAME is not valid!"
## }
# set MODULE_NAME OPENOFDM_RX
# set  fd  [open  "./verilog/openofdm_rx_pre_def.v"  w]
# if {$NUM_CLK_PER_US == 100} {
#   puts $fd "`define CLK_SPEED_100M"
# } elseif {$NUM_CLK_PER_US == 200} {
#   puts $fd "`define CLK_SPEED_200M"
# } elseif {$NUM_CLK_PER_US == 240} {
#   puts $fd "`define CLK_SPEED_240M"
# } elseif {$NUM_CLK_PER_US == 400} {
#   puts $fd "`define CLK_SPEED_400M"
# } else {
#   throw {NUM_CLK_PER_US MUST BE 100/200/240/400!}
# }
# puts $fd "`define BETTER_SENSITIVITY"
# if {$fpga_size_flag == 1} {
#   puts $fd "`define HAS_OLD_SOFT_BITS_METHOD 1"
# }
# if {$ARGUMENT3 eq ""} {
#   puts $fd "`define SAMPLE_FILE \"../../../../../testing_inputs/simulated/ht_mcs7_gi1_aggr0_len14_pre100_post200_openwifi.txt\""
# } else {
#   puts $fd "`define SAMPLE_FILE \"$ARGUMENT3\""
#   set fc_filename [string range $ARGUMENT3 0 end-4]
#   append fc_filename "_Fc_input.txt"
# }
# if {$ARGUMENT4 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT4"
# }
# if {$ARGUMENT5 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT5"
# }
# if {$ARGUMENT6 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT6"
# }
# if {$ARGUMENT7 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT7"
# }
# puts $fd "`define $BOARD_NAME"
# close $fd
# puts "\nBOARD_NAME $BOARD_NAME\n"

BOARD_NAME zed_fmcs2

# puts "NUM_CLK_PER_US $NUM_CLK_PER_US\n"
NUM_CLK_PER_US 100

# puts "ultra_scale_flag $ultra_scale_flag\n"
ultra_scale_flag 0

# puts "part_string $part_string\n"
part_string xc7z020clg484-1

# puts "fpga_size_flag $fpga_size_flag\n"
fpga_size_flag 0

# puts "ARGUMENT3 $ARGUMENT3\n"
ARGUMENT3 

# puts "ARGUMENT4 $MODULE_NAME\_$ARGUMENT4\n"
ARGUMENT4 OPENOFDM_RX_

# puts "ARGUMENT5 $MODULE_NAME\_$ARGUMENT5\n"
ARGUMENT5 OPENOFDM_RX_

# puts "ARGUMENT6 $MODULE_NAME\_$ARGUMENT6\n"
ARGUMENT6 OPENOFDM_RX_

# puts "ARGUMENT7 $MODULE_NAME\_$ARGUMENT7\n"
ARGUMENT7 OPENOFDM_RX_

# if {$ultra_scale_flag == 0} {
#   set ip_fix_string zynq
# } else {
#   set ip_fix_string zynquplus
# }
# set  fd  [open  "./verilog/openofdm_rx_git_rev.v"  w]
# set HASHCODE "00000000"
# puts $fd "`define OPENOFDM_RX_GIT_REV (32'h$HASHCODE)"
# close $fd
# set origin_dir [file dirname [info script]]
# file delete -force $origin_dir/ip_repo
# file mkdir $origin_dir/ip_repo
# file copy -force $origin_dir/verilog/coregen/div_gen_new_ip_core_$ip_fix_string $origin_dir/ip_repo/div_gen_new
# file copy -force $origin_dir/verilog/Xilinx/$ip_fix_string $origin_dir/ip_repo/$ip_fix_string
# foreach item [glob -nocomplain $origin_dir/ip_repo/$ip_fix_string/*] {
#     file rename -force $item $origin_dir/ip_repo/[file tail $item]
# }
# file delete -force $origin_dir/ip_repo/$ip_fix_string
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set project_name "openofdm_rx"
# if {[file exists $project_name]} {
#     file delete -force $project_name
# }
# if { [info exists ::user_project_name] } {
#   set project_name $::user_project_name
# }
# variable script_file
# set script_file "openofdm_rx.tcl"
# proc help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < [llength $::argc]} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set project_name [lindex $::argv $i] }
#       "--help"         { help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set src_dir "[file normalize "$origin_dir/verilog"]"
# create_project ${project_name} ./${project_name} -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
create_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1133.922 ; gain = 0.000
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "board_connections" -value "" -objects $obj
# set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/activehdl" -objects $obj
# set_property -name "compxlib.funcsim" -value "1" -objects $obj
# set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/ies" -objects $obj
# set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/modelsim" -objects $obj
# set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
# set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/questa" -objects $obj
# set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/riviera" -objects $obj
# set_property -name "compxlib.timesim" -value "1" -objects $obj
# set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/vcs" -objects $obj
# set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
# set_property -name "corecontainer.enable" -value "0" -objects $obj
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "dsa.num_compute_units" -value "60" -objects $obj
WARNING: [Common 17-599] Property 'dsa.num_compute_units' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "dsa.rom.debug_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.debug_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "dsa.rom.prom_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.prom_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
# set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_interface_inference_priority" -value "" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${project_name}.cache/ip" -objects $obj
# set_property -name "project_type" -value "Default" -objects $obj
# set_property -name "pr_flow" -value "0" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "source_mgmt_mode" -value "All" -objects $obj
# set_property -name "target_language" -value "Verilog" -objects $obj
# set_property -name "target_simulator" -value "XSim" -objects $obj
# set_property -name "xpm_libraries" -value "XPM_MEMORY" -objects $obj
# set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
# set_property -name "xsim.radix" -value "hex" -objects $obj
# set_property -name "xsim.time_unit" -value "ns" -objects $obj
# set_property -name "xsim.trace_limit" -value "65536" -objects $obj
# if {[get_filesets -quiet sources_1] eq ""} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set_property ip_repo_paths [list $origin_dir/verilog/coregen/div_gen_new_ip_core_$ip_fix_string] $obj
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
# set obj [get_filesets sources_1]
# set files [list \
#  "[file normalize "$origin_dir/verilog/calc_mean.v"]"\
#  "[file normalize "$origin_dir/verilog/equalizer.v"]"\
#  "[file normalize "$origin_dir/verilog/dot11_setting_agent.v"]"\
#  "[file normalize "$origin_dir/verilog/bits_to_bytes.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_mult.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_to_mag.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_to_mag_sq.v"]"\
#  "[file normalize "$origin_dir/verilog/crc32.v"]"\
#  "[file normalize "$origin_dir/verilog/deinterleave.v"]"\
#  "[file normalize "$origin_dir/verilog/delayT.v"]"\
#  "[file normalize "$origin_dir/verilog/fifo_sample_delay.v"]"\
#  "[file normalize "$origin_dir/verilog/common_defs.v"]"\
#  "[file normalize "$origin_dir/verilog/demodulate.v"]"\
#  "[file normalize "$origin_dir/verilog/descramble.v"]"\
#  "[file normalize "$origin_dir/verilog/divider.v"]"\
#  "[file normalize "$origin_dir/verilog/dot11.v"]"\
#  "[file normalize "$origin_dir/verilog/ht_sig_crc.v"]"\
#  "[file normalize "$origin_dir/verilog/mv_avg.v"]"\
#  "[file normalize "$origin_dir/verilog/mv_avg_dual_ch.v"]"\
#  "[file normalize "$origin_dir/verilog/ofdm_decoder.v"]"\
#  "[file normalize "$origin_dir/verilog/openofdm_rx_s_axi.v"]"\
#  "[file normalize "$origin_dir/verilog/phase.v"]"\
#  "[file normalize "$origin_dir/verilog/dpram.v"]"\
#  "[file normalize "$origin_dir/verilog/rotate.v"]"\
#  "[file normalize "$origin_dir/verilog/stage_mult.v"]"\
#  "[file normalize "$origin_dir/verilog/sync_long.v"]"\
#  "[file normalize "$origin_dir/verilog/sync_short.v"]"\
#  "[file normalize "$origin_dir/verilog/openofdm_rx.v"]"\
#  "[file normalize "$origin_dir/verilog/running_sum_dual_ch.v"]"\
#  "[file normalize "$origin_dir/verilog/signal_watchdog.v"]"\
#  "[file normalize "$origin_dir/verilog/phy_len_calculation.v"]"\
#  "[file normalize "$origin_dir/verilog/rot_after_fft.v"]"\
#  "[file normalize "$origin_dir/ip_repo/div_for_rotafft/div_for_rotafft.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/complex_multiplier/complex_multiplier.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/atan_lut/atan_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/atan_lut/atan_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/viterbi/viterbi_v7_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/deinter_lut/deinter_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/deinter_lut/deinter_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/xfft/xfft_v9.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/rot_lut/rot_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/rot_lut/rot_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen.v"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen_xlslice_0_0/div_gen_xlslice_0_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova.xci"]"\
# ]
# add_files -norecurse -fileset $obj $files
WARNING: [IP_Flow 19-2162] IP 'complex_multiplier' is locked:
* IP definition 'Complex Multiplier (6.0)' for IP 'complex_multiplier' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'complex_multiplier' do not match.
WARNING: [IP_Flow 19-2162] IP 'atan_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'atan_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'atan_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'viterbi_v7_0' is locked:
* IP 'viterbi_v7_0' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows. * IP definition 'Viterbi Decoder (9.1)' for IP 'viterbi_v7_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'viterbi_v7_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'deinter_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'deinter_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'deinter_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'xfft_v9' is locked:
* IP definition 'Fast Fourier Transform (9.1)' for IP 'xfft_v9' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'xfft_v9' do not match.
WARNING: [IP_Flow 19-2162] IP 'rot_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'rot_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'rot_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_div_gen_0_0' is locked:
* IP definition 'Divider Generator (5.1)' for IP 'div_gen_div_gen_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'div_gen_div_gen_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_xlslice_0_0' is locked:
* IP definition 'Slice (1.0)' for IP 'div_gen_xlslice_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'div_gen_xlslice_0_0' do not match.
# set obj [get_filesets sources_1]
# set_property -name "top" -value "openofdm_rx" -objects $obj
# if {[get_filesets -quiet constrs_1] eq ""} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set obj [get_filesets constrs_1]
# if {[get_filesets -quiet sim_1] eq ""} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set files [list \
#  "[file normalize "$origin_dir/verilog/dot11_tb.v"]"
# ]
# add_files -norecurse -fileset $obj $files
# set obj [get_filesets sim_1]
# set_property -name "32bit" -value "0" -objects $obj
# set_property -name "generic" -value "" -objects $obj
# set_property -name "include_dirs" -value "" -objects $obj
# set_property -name "incremental" -value "1" -objects $obj
# set_property -name "name" -value "sim_1" -objects $obj
# set_property -name "nl.cell" -value "" -objects $obj
# set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
# set_property -name "nl.process_corner" -value "slow" -objects $obj
# set_property -name "nl.rename_top" -value "" -objects $obj
# set_property -name "nl.sdf_anno" -value "1" -objects $obj
# set_property -name "nl.write_all_overrides" -value "0" -objects $obj
# set_property -name "source_set" -value "sources_1" -objects $obj
# set_property -name "top" -value "dot11_tb" -objects $obj
# set_property -name "transport_int_delay" -value "0" -objects $obj
# set_property -name "transport_path_delay" -value "0" -objects $obj
# set_property -name "verilog_define" -value "" -objects $obj
# set_property -name "verilog_uppercase" -value "0" -objects $obj
# set_property -name "xelab.dll" -value "0" -objects $obj
# set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
# set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
# set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
# set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
# set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
# set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
# set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
# set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
# set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
# set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
# set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
# set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
# set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
# set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
# set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
# set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
# set_property -name "xsim.simulate.saif" -value "" -objects $obj
# set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
# set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
# set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
# set_property -name "xsim.simulate.wdb" -value "" -objects $obj
# set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj
# if {[get_runs -quiet synth_1] eq ""} {
#     create_run -name synth_1 -part $part_string -flow {Vivado Synthesis 2021} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2021" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] eq "" } {
#   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
# }
# set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.pblocks" -value "" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.slr" -value "0" -objects $obj
# set_property -name "options.packthru" -value "0" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# set obj [get_runs synth_1]
# set_property -name "constrset" -value "constrs_1" -objects $obj
# set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
# set_property -name "flow" -value "Vivado Synthesis 2021" -objects $obj
# set_property -name "name" -value "synth_1" -objects $obj
# set_property -name "needs_refresh" -value "0" -objects $obj
# set_property -name "srcset" -value "sources_1" -objects $obj
# set_property -name "include_in_archive" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
# set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
# set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
# set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
# set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
# set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.more options" -value "" -objects $obj
# if {[get_runs synth_1] ne ""} {
#     current_run -synthesis [get_runs synth_1]
# }
# if {[get_runs -quiet impl_1] eq ""} {
#     create_run -name impl_1 -part $part_string -flow {Vivado Implementation 2021} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2021" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] eq "" } {
#   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.upgrade_cw" -value "0" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.ruledecks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.pblocks" -value "" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.slr" -value "0" -objects $obj
# set_property -name "options.packthru" -value "0" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.verbose" -value "1" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] eq "" } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.upgrade_cw" -value "0" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.ruledecks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.advisory" -value "0" -objects $obj
# set_property -name "options.xpe" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.of_objects" -value "" -objects $obj
# set_property -name "options.route_type" -value "" -objects $obj
# set_property -name "options.list_all_nets" -value "0" -objects $obj
# set_property -name "options.show_all" -value "0" -objects $obj
# set_property -name "options.has_routing" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.write_xdc" -value "0" -objects $obj
# set_property -name "options.clock_roots_only" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# set obj [get_runs impl_1]
# set_property -name "constrset" -value "constrs_1" -objects $obj
# set_property -name "description" -value "Default settings for Implementation." -objects $obj
# set_property -name "flow" -value "Vivado Implementation 2021" -objects $obj
# set_property -name "name" -value "impl_1" -objects $obj
# set_property -name "needs_refresh" -value "0" -objects $obj
# set_property -name "pr_configuration" -value "" -objects $obj
# set_property -name "srcset" -value "sources_1" -objects $obj
# set_property -name "include_in_archive" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
# set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
# set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
# set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.power_opt_design.args.more_options" -value "" -objects $obj
ERROR: [Common 17-54] The object 'run' does not have a property 'steps.power_opt_design.args.more_options'.
update_compile_order -fileset sources_1
source openofdm_rx.tcl
# set ARGUMENT1 [lindex $argv 0]
# set ARGUMENT2 [lindex $argv 1]
# set ARGUMENT3 [lindex $argv 2]
# set ARGUMENT4 [lindex $argv 3]
# set ARGUMENT5 [lindex $argv 4]
# set ARGUMENT6 [lindex $argv 5]
# set ARGUMENT7 [lindex $argv 6]
# if {$ARGUMENT1 eq ""} {
#   set BOARD_NAME zed_fmcs2
# } else {
#   set BOARD_NAME $ARGUMENT1
# }
# if {$ARGUMENT2 eq ""} {
#   set NUM_CLK_PER_US 100
# } else {
#   set NUM_CLK_PER_US $ARGUMENT2
# }
# source ./parse_board_name.tcl
## if {$BOARD_NAME=="zed_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg484-1"
##    set board_part_string []
##    set board_id_string "zed"
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="zcu102_fmcs2"} {
##    set ultra_scale_flag 1
##    set part_string "xczu9eg-ffvb1156-2-e"
##    set board_part_string "xilinx.com:zcu102:part0:3.4"
##    set board_id_string "zcu102"
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="zc706_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z045ffg900-2"
##    set board_part_string []
##    set board_id_string "zc706"
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="zc702_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg484-1"
##    set board_part_string []
##    set board_id_string "zc702"
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="antsdr"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="antsdr_e200"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="sdrpi"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="adrv9361z7035"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z035ifbg676-2L"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="adrv9364z7020"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="neptunesdr"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="e310v2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } else {
##    set ultra_scale_flag []
##    set part_string []
##    set fpga_size_flag []
##    set board_part_string []
##    set board_id_string []
##    puts "$BOARD_NAME is not valid!"
## }
# set MODULE_NAME OPENOFDM_RX
# set  fd  [open  "./verilog/openofdm_rx_pre_def.v"  w]
# if {$NUM_CLK_PER_US == 100} {
#   puts $fd "`define CLK_SPEED_100M"
# } elseif {$NUM_CLK_PER_US == 200} {
#   puts $fd "`define CLK_SPEED_200M"
# } elseif {$NUM_CLK_PER_US == 240} {
#   puts $fd "`define CLK_SPEED_240M"
# } elseif {$NUM_CLK_PER_US == 400} {
#   puts $fd "`define CLK_SPEED_400M"
# } else {
#   throw {NUM_CLK_PER_US MUST BE 100/200/240/400!}
# }
# puts $fd "`define BETTER_SENSITIVITY"
# if {$fpga_size_flag == 1} {
#   puts $fd "`define HAS_OLD_SOFT_BITS_METHOD 1"
# }
# if {$ARGUMENT3 eq ""} {
#   puts $fd "`define SAMPLE_FILE \"../../../../../testing_inputs/simulated/ht_mcs7_gi1_aggr0_len14_pre100_post200_openwifi.txt\""
# } else {
#   puts $fd "`define SAMPLE_FILE \"$ARGUMENT3\""
#   set fc_filename [string range $ARGUMENT3 0 end-4]
#   append fc_filename "_Fc_input.txt"
# }
# if {$ARGUMENT4 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT4"
# }
# if {$ARGUMENT5 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT5"
# }
# if {$ARGUMENT6 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT6"
# }
# if {$ARGUMENT7 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT7"
# }
# puts $fd "`define $BOARD_NAME"
# close $fd
# puts "\nBOARD_NAME $BOARD_NAME\n"

BOARD_NAME zed_fmcs2

# puts "NUM_CLK_PER_US $NUM_CLK_PER_US\n"
NUM_CLK_PER_US 100

# puts "ultra_scale_flag $ultra_scale_flag\n"
ultra_scale_flag 0

# puts "part_string $part_string\n"
part_string xc7z020clg484-1

# puts "fpga_size_flag $fpga_size_flag\n"
fpga_size_flag 0

# puts "ARGUMENT3 $ARGUMENT3\n"
ARGUMENT3 

# puts "ARGUMENT4 $MODULE_NAME\_$ARGUMENT4\n"
ARGUMENT4 OPENOFDM_RX_

# puts "ARGUMENT5 $MODULE_NAME\_$ARGUMENT5\n"
ARGUMENT5 OPENOFDM_RX_

# puts "ARGUMENT6 $MODULE_NAME\_$ARGUMENT6\n"
ARGUMENT6 OPENOFDM_RX_

# puts "ARGUMENT7 $MODULE_NAME\_$ARGUMENT7\n"
ARGUMENT7 OPENOFDM_RX_

# if {$ultra_scale_flag == 0} {
#   set ip_fix_string zynq
# } else {
#   set ip_fix_string zynquplus
# }
# set  fd  [open  "./verilog/openofdm_rx_git_rev.v"  w]
# set HASHCODE "00000000"
# puts $fd "`define OPENOFDM_RX_GIT_REV (32'h$HASHCODE)"
# close $fd
# set origin_dir [file dirname [info script]]
# file delete -force $origin_dir/ip_repo
# file mkdir $origin_dir/ip_repo
# file copy -force $origin_dir/verilog/coregen/div_gen_new_ip_core_$ip_fix_string $origin_dir/ip_repo/div_gen_new
# file copy -force $origin_dir/verilog/Xilinx/$ip_fix_string $origin_dir/ip_repo/$ip_fix_string
# foreach item [glob -nocomplain $origin_dir/ip_repo/$ip_fix_string/*] {
#     file rename -force $item $origin_dir/ip_repo/[file tail $item]
# }
# file delete -force $origin_dir/ip_repo/$ip_fix_string
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set project_name "openofdm_rx"
# if {[file exists $project_name]} {
#     file delete -force $project_name
# }
# if { [info exists ::user_project_name] } {
#   set project_name $::user_project_name
# }
# variable script_file
# set script_file "openofdm_rx.tcl"
# proc help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < [llength $::argc]} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set project_name [lindex $::argv $i] }
#       "--help"         { help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set src_dir "[file normalize "$origin_dir/verilog"]"
# create_project ${project_name} ./${project_name} -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1133.922 ; gain = 0.000
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "board_connections" -value "" -objects $obj
# set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/activehdl" -objects $obj
# set_property -name "compxlib.funcsim" -value "1" -objects $obj
# set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/ies" -objects $obj
# set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/modelsim" -objects $obj
# set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
# set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/questa" -objects $obj
# set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/riviera" -objects $obj
# set_property -name "compxlib.timesim" -value "1" -objects $obj
# set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/vcs" -objects $obj
# set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
# set_property -name "corecontainer.enable" -value "0" -objects $obj
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "dsa.num_compute_units" -value "60" -objects $obj
WARNING: [Common 17-599] Property 'dsa.num_compute_units' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "dsa.rom.debug_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.debug_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "dsa.rom.prom_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.prom_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
# set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_interface_inference_priority" -value "" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${project_name}.cache/ip" -objects $obj
# set_property -name "project_type" -value "Default" -objects $obj
# set_property -name "pr_flow" -value "0" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "source_mgmt_mode" -value "All" -objects $obj
# set_property -name "target_language" -value "Verilog" -objects $obj
# set_property -name "target_simulator" -value "XSim" -objects $obj
# set_property -name "xpm_libraries" -value "XPM_MEMORY" -objects $obj
# set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
# set_property -name "xsim.radix" -value "hex" -objects $obj
# set_property -name "xsim.time_unit" -value "ns" -objects $obj
# set_property -name "xsim.trace_limit" -value "65536" -objects $obj
# if {[get_filesets -quiet sources_1] eq ""} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set_property ip_repo_paths [list $origin_dir/verilog/coregen/div_gen_new_ip_core_$ip_fix_string] $obj
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
# set obj [get_filesets sources_1]
# set files [list \
#  "[file normalize "$origin_dir/verilog/calc_mean.v"]"\
#  "[file normalize "$origin_dir/verilog/equalizer.v"]"\
#  "[file normalize "$origin_dir/verilog/dot11_setting_agent.v"]"\
#  "[file normalize "$origin_dir/verilog/bits_to_bytes.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_mult.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_to_mag.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_to_mag_sq.v"]"\
#  "[file normalize "$origin_dir/verilog/crc32.v"]"\
#  "[file normalize "$origin_dir/verilog/deinterleave.v"]"\
#  "[file normalize "$origin_dir/verilog/delayT.v"]"\
#  "[file normalize "$origin_dir/verilog/fifo_sample_delay.v"]"\
#  "[file normalize "$origin_dir/verilog/common_defs.v"]"\
#  "[file normalize "$origin_dir/verilog/demodulate.v"]"\
#  "[file normalize "$origin_dir/verilog/descramble.v"]"\
#  "[file normalize "$origin_dir/verilog/divider.v"]"\
#  "[file normalize "$origin_dir/verilog/dot11.v"]"\
#  "[file normalize "$origin_dir/verilog/ht_sig_crc.v"]"\
#  "[file normalize "$origin_dir/verilog/mv_avg.v"]"\
#  "[file normalize "$origin_dir/verilog/mv_avg_dual_ch.v"]"\
#  "[file normalize "$origin_dir/verilog/ofdm_decoder.v"]"\
#  "[file normalize "$origin_dir/verilog/openofdm_rx_s_axi.v"]"\
#  "[file normalize "$origin_dir/verilog/phase.v"]"\
#  "[file normalize "$origin_dir/verilog/dpram.v"]"\
#  "[file normalize "$origin_dir/verilog/rotate.v"]"\
#  "[file normalize "$origin_dir/verilog/stage_mult.v"]"\
#  "[file normalize "$origin_dir/verilog/sync_long.v"]"\
#  "[file normalize "$origin_dir/verilog/sync_short.v"]"\
#  "[file normalize "$origin_dir/verilog/openofdm_rx.v"]"\
#  "[file normalize "$origin_dir/verilog/running_sum_dual_ch.v"]"\
#  "[file normalize "$origin_dir/verilog/signal_watchdog.v"]"\
#  "[file normalize "$origin_dir/verilog/phy_len_calculation.v"]"\
#  "[file normalize "$origin_dir/verilog/rot_after_fft.v"]"\
#  "[file normalize "$origin_dir/ip_repo/div_for_rotafft/div_for_rotafft.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/complex_multiplier/complex_multiplier.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/atan_lut/atan_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/atan_lut/atan_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/viterbi/viterbi_v7_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/deinter_lut/deinter_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/deinter_lut/deinter_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/xfft/xfft_v9.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/rot_lut/rot_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/rot_lut/rot_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen.v"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen_xlslice_0_0/div_gen_xlslice_0_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova.xci"]"\
# ]
# add_files -norecurse -fileset $obj $files
WARNING: [IP_Flow 19-2162] IP 'complex_multiplier' is locked:
* IP definition 'Complex Multiplier (6.0)' for IP 'complex_multiplier' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'complex_multiplier' do not match.
WARNING: [IP_Flow 19-2162] IP 'atan_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'atan_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'atan_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'viterbi_v7_0' is locked:
* IP 'viterbi_v7_0' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows. * IP definition 'Viterbi Decoder (9.1)' for IP 'viterbi_v7_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'viterbi_v7_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'deinter_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'deinter_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'deinter_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'xfft_v9' is locked:
* IP definition 'Fast Fourier Transform (9.1)' for IP 'xfft_v9' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'xfft_v9' do not match.
WARNING: [IP_Flow 19-2162] IP 'rot_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'rot_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'rot_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_div_gen_0_0' is locked:
* IP definition 'Divider Generator (5.1)' for IP 'div_gen_div_gen_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'div_gen_div_gen_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_xlslice_0_0' is locked:
* IP definition 'Slice (1.0)' for IP 'div_gen_xlslice_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'div_gen_xlslice_0_0' do not match.
# set obj [get_filesets sources_1]
# set_property -name "top" -value "openofdm_rx" -objects $obj
# if {[get_filesets -quiet constrs_1] eq ""} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set obj [get_filesets constrs_1]
# if {[get_filesets -quiet sim_1] eq ""} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set files [list \
#  "[file normalize "$origin_dir/verilog/dot11_tb.v"]"
# ]
# add_files -norecurse -fileset $obj $files
# set obj [get_filesets sim_1]
# set_property -name "32bit" -value "0" -objects $obj
# set_property -name "generic" -value "" -objects $obj
# set_property -name "include_dirs" -value "" -objects $obj
# set_property -name "incremental" -value "1" -objects $obj
# set_property -name "name" -value "sim_1" -objects $obj
# set_property -name "nl.cell" -value "" -objects $obj
# set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
# set_property -name "nl.process_corner" -value "slow" -objects $obj
# set_property -name "nl.rename_top" -value "" -objects $obj
# set_property -name "nl.sdf_anno" -value "1" -objects $obj
# set_property -name "nl.write_all_overrides" -value "0" -objects $obj
# set_property -name "source_set" -value "sources_1" -objects $obj
# set_property -name "top" -value "dot11_tb" -objects $obj
# set_property -name "transport_int_delay" -value "0" -objects $obj
# set_property -name "transport_path_delay" -value "0" -objects $obj
# set_property -name "verilog_define" -value "" -objects $obj
# set_property -name "verilog_uppercase" -value "0" -objects $obj
# set_property -name "xelab.dll" -value "0" -objects $obj
# set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
# set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
# set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
# set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
# set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
# set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
# set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
# set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
# set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
# set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
# set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
# set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
# set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
# set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
# set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
# set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
# set_property -name "xsim.simulate.saif" -value "" -objects $obj
# set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
# set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
# set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
# set_property -name "xsim.simulate.wdb" -value "" -objects $obj
# set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj
# if {[get_runs -quiet synth_1] eq ""} {
#     create_run -name synth_1 -part $part_string -flow {Vivado Synthesis 2021} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2021" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] eq "" } {
#   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
# }
# set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.pblocks" -value "" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.slr" -value "0" -objects $obj
# set_property -name "options.packthru" -value "0" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# set obj [get_runs synth_1]
# set_property -name "constrset" -value "constrs_1" -objects $obj
# set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
# set_property -name "flow" -value "Vivado Synthesis 2021" -objects $obj
# set_property -name "name" -value "synth_1" -objects $obj
# set_property -name "needs_refresh" -value "0" -objects $obj
# set_property -name "srcset" -value "sources_1" -objects $obj
# set_property -name "include_in_archive" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
# set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
# set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
# set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
# set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
# set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.more options" -value "" -objects $obj
# if {[get_runs synth_1] ne ""} {
#     current_run -synthesis [get_runs synth_1]
# }
# if {[get_runs -quiet impl_1] eq ""} {
#     create_run -name impl_1 -part $part_string -flow {Vivado Implementation 2021} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2021" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] eq "" } {
#   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.upgrade_cw" -value "0" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.ruledecks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.pblocks" -value "" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.slr" -value "0" -objects $obj
# set_property -name "options.packthru" -value "0" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.verbose" -value "1" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] eq "" } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.upgrade_cw" -value "0" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.ruledecks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.advisory" -value "0" -objects $obj
# set_property -name "options.xpe" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.of_objects" -value "" -objects $obj
# set_property -name "options.route_type" -value "" -objects $obj
# set_property -name "options.list_all_nets" -value "0" -objects $obj
# set_property -name "options.show_all" -value "0" -objects $obj
# set_property -name "options.has_routing" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.write_xdc" -value "0" -objects $obj
# set_property -name "options.clock_roots_only" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# set obj [get_runs impl_1]
# set_property -name "constrset" -value "constrs_1" -objects $obj
# set_property -name "description" -value "Default settings for Implementation." -objects $obj
# set_property -name "flow" -value "Vivado Implementation 2021" -objects $obj
# set_property -name "name" -value "impl_1" -objects $obj
# set_property -name "needs_refresh" -value "0" -objects $obj
# set_property -name "pr_configuration" -value "" -objects $obj
# set_property -name "srcset" -value "sources_1" -objects $obj
# set_property -name "include_in_archive" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
# set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
# set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
# set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.place_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.place_design.args.more_options" -value "" -objects $obj
ERROR: [Common 17-54] The object 'run' does not have a property 'steps.place_design.args.more_options'.
update_compile_order -fileset sources_1
current_project openofdm_rx
source openofdm_rx.tcl
# set ARGUMENT1 [lindex $argv 0]
# set ARGUMENT2 [lindex $argv 1]
# set ARGUMENT3 [lindex $argv 2]
# set ARGUMENT4 [lindex $argv 3]
# set ARGUMENT5 [lindex $argv 4]
# set ARGUMENT6 [lindex $argv 5]
# set ARGUMENT7 [lindex $argv 6]
# if {$ARGUMENT1 eq ""} {
#   set BOARD_NAME zed_fmcs2
# } else {
#   set BOARD_NAME $ARGUMENT1
# }
# if {$ARGUMENT2 eq ""} {
#   set NUM_CLK_PER_US 100
# } else {
#   set NUM_CLK_PER_US $ARGUMENT2
# }
# source ./parse_board_name.tcl
## if {$BOARD_NAME=="zed_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg484-1"
##    set board_part_string []
##    set board_id_string "zed"
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="zcu102_fmcs2"} {
##    set ultra_scale_flag 1
##    set part_string "xczu9eg-ffvb1156-2-e"
##    set board_part_string "xilinx.com:zcu102:part0:3.4"
##    set board_id_string "zcu102"
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="zc706_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z045ffg900-2"
##    set board_part_string []
##    set board_id_string "zc706"
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="zc702_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg484-1"
##    set board_part_string []
##    set board_id_string "zc702"
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="antsdr"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="antsdr_e200"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="sdrpi"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="adrv9361z7035"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z035ifbg676-2L"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="adrv9364z7020"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="neptunesdr"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="e310v2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } else {
##    set ultra_scale_flag []
##    set part_string []
##    set fpga_size_flag []
##    set board_part_string []
##    set board_id_string []
##    puts "$BOARD_NAME is not valid!"
## }
# set MODULE_NAME OPENOFDM_RX
# set  fd  [open  "./verilog/openofdm_rx_pre_def.v"  w]
# if {$NUM_CLK_PER_US == 100} {
#   puts $fd "`define CLK_SPEED_100M"
# } elseif {$NUM_CLK_PER_US == 200} {
#   puts $fd "`define CLK_SPEED_200M"
# } elseif {$NUM_CLK_PER_US == 240} {
#   puts $fd "`define CLK_SPEED_240M"
# } elseif {$NUM_CLK_PER_US == 400} {
#   puts $fd "`define CLK_SPEED_400M"
# } else {
#   throw {NUM_CLK_PER_US MUST BE 100/200/240/400!}
# }
# puts $fd "`define BETTER_SENSITIVITY"
# if {$fpga_size_flag == 1} {
#   puts $fd "`define HAS_OLD_SOFT_BITS_METHOD 1"
# }
# if {$ARGUMENT3 eq ""} {
#   puts $fd "`define SAMPLE_FILE \"../../../../../testing_inputs/simulated/ht_mcs7_gi1_aggr0_len14_pre100_post200_openwifi.txt\""
# } else {
#   puts $fd "`define SAMPLE_FILE \"$ARGUMENT3\""
#   set fc_filename [string range $ARGUMENT3 0 end-4]
#   append fc_filename "_Fc_input.txt"
# }
# if {$ARGUMENT4 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT4"
# }
# if {$ARGUMENT5 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT5"
# }
# if {$ARGUMENT6 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT6"
# }
# if {$ARGUMENT7 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT7"
# }
# puts $fd "`define $BOARD_NAME"
# close $fd
# puts "\nBOARD_NAME $BOARD_NAME\n"

BOARD_NAME zed_fmcs2

# puts "NUM_CLK_PER_US $NUM_CLK_PER_US\n"
NUM_CLK_PER_US 100

# puts "ultra_scale_flag $ultra_scale_flag\n"
ultra_scale_flag 0

# puts "part_string $part_string\n"
part_string xc7z020clg484-1

# puts "fpga_size_flag $fpga_size_flag\n"
fpga_size_flag 0

# puts "ARGUMENT3 $ARGUMENT3\n"
ARGUMENT3 

# puts "ARGUMENT4 $MODULE_NAME\_$ARGUMENT4\n"
ARGUMENT4 OPENOFDM_RX_

# puts "ARGUMENT5 $MODULE_NAME\_$ARGUMENT5\n"
ARGUMENT5 OPENOFDM_RX_

# puts "ARGUMENT6 $MODULE_NAME\_$ARGUMENT6\n"
ARGUMENT6 OPENOFDM_RX_

# puts "ARGUMENT7 $MODULE_NAME\_$ARGUMENT7\n"
ARGUMENT7 OPENOFDM_RX_

# if {$ultra_scale_flag == 0} {
#   set ip_fix_string zynq
# } else {
#   set ip_fix_string zynquplus
# }
# set  fd  [open  "./verilog/openofdm_rx_git_rev.v"  w]
# set HASHCODE "00000000"
# puts $fd "`define OPENOFDM_RX_GIT_REV (32'h$HASHCODE)"
# close $fd
# set origin_dir [file dirname [info script]]
# file delete -force $origin_dir/ip_repo
# file mkdir $origin_dir/ip_repo
# file copy -force $origin_dir/verilog/coregen/div_gen_new_ip_core_$ip_fix_string $origin_dir/ip_repo/div_gen_new
# file copy -force $origin_dir/verilog/Xilinx/$ip_fix_string $origin_dir/ip_repo/$ip_fix_string
# foreach item [glob -nocomplain $origin_dir/ip_repo/$ip_fix_string/*] {
#     file rename -force $item $origin_dir/ip_repo/[file tail $item]
# }
# file delete -force $origin_dir/ip_repo/$ip_fix_string
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set project_name "openofdm_rx"
# if {[file exists $project_name]} {
#     file delete -force $project_name
# }
# if { [info exists ::user_project_name] } {
#   set project_name $::user_project_name
# }
# variable script_file
# set script_file "openofdm_rx.tcl"
# proc help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < [llength $::argc]} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set project_name [lindex $::argv $i] }
#       "--help"         { help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set src_dir "[file normalize "$origin_dir/verilog"]"
# create_project ${project_name} ./${project_name} -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1133.922 ; gain = 0.000
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "board_connections" -value "" -objects $obj
# set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/activehdl" -objects $obj
# set_property -name "compxlib.funcsim" -value "1" -objects $obj
# set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/ies" -objects $obj
# set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/modelsim" -objects $obj
# set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
# set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/questa" -objects $obj
# set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/riviera" -objects $obj
# set_property -name "compxlib.timesim" -value "1" -objects $obj
# set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/vcs" -objects $obj
# set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
# set_property -name "corecontainer.enable" -value "0" -objects $obj
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "dsa.num_compute_units" -value "60" -objects $obj
WARNING: [Common 17-599] Property 'dsa.num_compute_units' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "dsa.rom.debug_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.debug_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "dsa.rom.prom_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.prom_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
# set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_interface_inference_priority" -value "" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${project_name}.cache/ip" -objects $obj
# set_property -name "project_type" -value "Default" -objects $obj
# set_property -name "pr_flow" -value "0" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "source_mgmt_mode" -value "All" -objects $obj
# set_property -name "target_language" -value "Verilog" -objects $obj
# set_property -name "target_simulator" -value "XSim" -objects $obj
# set_property -name "xpm_libraries" -value "XPM_MEMORY" -objects $obj
# set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
# set_property -name "xsim.radix" -value "hex" -objects $obj
# set_property -name "xsim.time_unit" -value "ns" -objects $obj
# set_property -name "xsim.trace_limit" -value "65536" -objects $obj
# if {[get_filesets -quiet sources_1] eq ""} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set_property ip_repo_paths [list $origin_dir/verilog/coregen/div_gen_new_ip_core_$ip_fix_string] $obj
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
# set obj [get_filesets sources_1]
# set files [list \
#  "[file normalize "$origin_dir/verilog/calc_mean.v"]"\
#  "[file normalize "$origin_dir/verilog/equalizer.v"]"\
#  "[file normalize "$origin_dir/verilog/dot11_setting_agent.v"]"\
#  "[file normalize "$origin_dir/verilog/bits_to_bytes.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_mult.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_to_mag.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_to_mag_sq.v"]"\
#  "[file normalize "$origin_dir/verilog/crc32.v"]"\
#  "[file normalize "$origin_dir/verilog/deinterleave.v"]"\
#  "[file normalize "$origin_dir/verilog/delayT.v"]"\
#  "[file normalize "$origin_dir/verilog/fifo_sample_delay.v"]"\
#  "[file normalize "$origin_dir/verilog/common_defs.v"]"\
#  "[file normalize "$origin_dir/verilog/demodulate.v"]"\
#  "[file normalize "$origin_dir/verilog/descramble.v"]"\
#  "[file normalize "$origin_dir/verilog/divider.v"]"\
#  "[file normalize "$origin_dir/verilog/dot11.v"]"\
#  "[file normalize "$origin_dir/verilog/ht_sig_crc.v"]"\
#  "[file normalize "$origin_dir/verilog/mv_avg.v"]"\
#  "[file normalize "$origin_dir/verilog/mv_avg_dual_ch.v"]"\
#  "[file normalize "$origin_dir/verilog/ofdm_decoder.v"]"\
#  "[file normalize "$origin_dir/verilog/openofdm_rx_s_axi.v"]"\
#  "[file normalize "$origin_dir/verilog/phase.v"]"\
#  "[file normalize "$origin_dir/verilog/dpram.v"]"\
#  "[file normalize "$origin_dir/verilog/rotate.v"]"\
#  "[file normalize "$origin_dir/verilog/stage_mult.v"]"\
#  "[file normalize "$origin_dir/verilog/sync_long.v"]"\
#  "[file normalize "$origin_dir/verilog/sync_short.v"]"\
#  "[file normalize "$origin_dir/verilog/openofdm_rx.v"]"\
#  "[file normalize "$origin_dir/verilog/running_sum_dual_ch.v"]"\
#  "[file normalize "$origin_dir/verilog/signal_watchdog.v"]"\
#  "[file normalize "$origin_dir/verilog/phy_len_calculation.v"]"\
#  "[file normalize "$origin_dir/verilog/rot_after_fft.v"]"\
#  "[file normalize "$origin_dir/ip_repo/div_for_rotafft/div_for_rotafft.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/complex_multiplier/complex_multiplier.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/atan_lut/atan_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/atan_lut/atan_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/viterbi/viterbi_v7_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/deinter_lut/deinter_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/deinter_lut/deinter_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/xfft/xfft_v9.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/rot_lut/rot_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/rot_lut/rot_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen.v"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen_xlslice_0_0/div_gen_xlslice_0_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova.xci"]"\
# ]
# add_files -norecurse -fileset $obj $files
WARNING: [IP_Flow 19-2162] IP 'complex_multiplier' is locked:
* IP definition 'Complex Multiplier (6.0)' for IP 'complex_multiplier' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'complex_multiplier' do not match.
WARNING: [IP_Flow 19-2162] IP 'atan_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'atan_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'atan_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'viterbi_v7_0' is locked:
* IP 'viterbi_v7_0' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows. * IP definition 'Viterbi Decoder (9.1)' for IP 'viterbi_v7_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'viterbi_v7_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'deinter_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'deinter_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'deinter_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'xfft_v9' is locked:
* IP definition 'Fast Fourier Transform (9.1)' for IP 'xfft_v9' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'xfft_v9' do not match.
WARNING: [IP_Flow 19-2162] IP 'rot_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'rot_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'rot_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_div_gen_0_0' is locked:
* IP definition 'Divider Generator (5.1)' for IP 'div_gen_div_gen_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'div_gen_div_gen_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_xlslice_0_0' is locked:
* IP definition 'Slice (1.0)' for IP 'div_gen_xlslice_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'div_gen_xlslice_0_0' do not match.
# set obj [get_filesets sources_1]
# set_property -name "top" -value "openofdm_rx" -objects $obj
# if {[get_filesets -quiet constrs_1] eq ""} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set obj [get_filesets constrs_1]
# if {[get_filesets -quiet sim_1] eq ""} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set files [list \
#  "[file normalize "$origin_dir/verilog/dot11_tb.v"]"
# ]
# add_files -norecurse -fileset $obj $files
# set obj [get_filesets sim_1]
# set_property -name "32bit" -value "0" -objects $obj
# set_property -name "generic" -value "" -objects $obj
# set_property -name "include_dirs" -value "" -objects $obj
# set_property -name "incremental" -value "1" -objects $obj
# set_property -name "name" -value "sim_1" -objects $obj
# set_property -name "nl.cell" -value "" -objects $obj
# set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
# set_property -name "nl.process_corner" -value "slow" -objects $obj
# set_property -name "nl.rename_top" -value "" -objects $obj
# set_property -name "nl.sdf_anno" -value "1" -objects $obj
# set_property -name "nl.write_all_overrides" -value "0" -objects $obj
# set_property -name "source_set" -value "sources_1" -objects $obj
# set_property -name "top" -value "dot11_tb" -objects $obj
# set_property -name "transport_int_delay" -value "0" -objects $obj
# set_property -name "transport_path_delay" -value "0" -objects $obj
# set_property -name "verilog_define" -value "" -objects $obj
# set_property -name "verilog_uppercase" -value "0" -objects $obj
# set_property -name "xelab.dll" -value "0" -objects $obj
# set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
# set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
# set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
# set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
# set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
# set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
# set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
# set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
# set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
# set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
# set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
# set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
# set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
# set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
# set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
# set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
# set_property -name "xsim.simulate.saif" -value "" -objects $obj
# set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
# set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
# set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
# set_property -name "xsim.simulate.wdb" -value "" -objects $obj
# set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj
# if {[get_runs -quiet synth_1] eq ""} {
#     create_run -name synth_1 -part $part_string -flow {Vivado Synthesis 2021} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2021" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] eq "" } {
#   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
# }
# set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.pblocks" -value "" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.slr" -value "0" -objects $obj
# set_property -name "options.packthru" -value "0" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# set obj [get_runs synth_1]
# set_property -name "constrset" -value "constrs_1" -objects $obj
# set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
# set_property -name "flow" -value "Vivado Synthesis 2021" -objects $obj
# set_property -name "name" -value "synth_1" -objects $obj
# set_property -name "needs_refresh" -value "0" -objects $obj
# set_property -name "srcset" -value "sources_1" -objects $obj
# set_property -name "include_in_archive" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
# set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
# set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
# set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
# set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
# set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.more options" -value "" -objects $obj
# if {[get_runs synth_1] ne ""} {
#     current_run -synthesis [get_runs synth_1]
# }
# if {[get_runs -quiet impl_1] eq ""} {
#     create_run -name impl_1 -part $part_string -flow {Vivado Implementation 2021} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2021" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] eq "" } {
#   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.upgrade_cw" -value "0" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.ruledecks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.pblocks" -value "" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.slr" -value "0" -objects $obj
# set_property -name "options.packthru" -value "0" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.verbose" -value "1" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] eq "" } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.upgrade_cw" -value "0" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.ruledecks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.advisory" -value "0" -objects $obj
# set_property -name "options.xpe" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.of_objects" -value "" -objects $obj
# set_property -name "options.route_type" -value "" -objects $obj
# set_property -name "options.list_all_nets" -value "0" -objects $obj
# set_property -name "options.show_all" -value "0" -objects $obj
# set_property -name "options.has_routing" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.write_xdc" -value "0" -objects $obj
# set_property -name "options.clock_roots_only" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# set obj [get_runs impl_1]
# set_property -name "constrset" -value "constrs_1" -objects $obj
# set_property -name "description" -value "Default settings for Implementation." -objects $obj
# set_property -name "flow" -value "Vivado Implementation 2021" -objects $obj
# set_property -name "name" -value "impl_1" -objects $obj
# set_property -name "needs_refresh" -value "0" -objects $obj
# set_property -name "pr_configuration" -value "" -objects $obj
# set_property -name "srcset" -value "sources_1" -objects $obj
# set_property -name "include_in_archive" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
# set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
# set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
# set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.place_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.place_design.args.more options" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.args.more_options" -value "" -objects $obj
ERROR: [Common 17-54] The object 'run' does not have a property 'steps.post_place_power_opt_design.args.more_options'.
update_compile_order -fileset sources_1
current_project openofdm_rx
source openofdm_rx.tcl
# set ARGUMENT1 [lindex $argv 0]
# set ARGUMENT2 [lindex $argv 1]
# set ARGUMENT3 [lindex $argv 2]
# set ARGUMENT4 [lindex $argv 3]
# set ARGUMENT5 [lindex $argv 4]
# set ARGUMENT6 [lindex $argv 5]
# set ARGUMENT7 [lindex $argv 6]
# if {$ARGUMENT1 eq ""} {
#   set BOARD_NAME zed_fmcs2
# } else {
#   set BOARD_NAME $ARGUMENT1
# }
# if {$ARGUMENT2 eq ""} {
#   set NUM_CLK_PER_US 100
# } else {
#   set NUM_CLK_PER_US $ARGUMENT2
# }
# source ./parse_board_name.tcl
## if {$BOARD_NAME=="zed_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg484-1"
##    set board_part_string []
##    set board_id_string "zed"
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="zcu102_fmcs2"} {
##    set ultra_scale_flag 1
##    set part_string "xczu9eg-ffvb1156-2-e"
##    set board_part_string "xilinx.com:zcu102:part0:3.4"
##    set board_id_string "zcu102"
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="zc706_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z045ffg900-2"
##    set board_part_string []
##    set board_id_string "zc706"
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="zc702_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg484-1"
##    set board_part_string []
##    set board_id_string "zc702"
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="antsdr"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="antsdr_e200"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="sdrpi"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="adrv9361z7035"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z035ifbg676-2L"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="adrv9364z7020"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="neptunesdr"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="e310v2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } else {
##    set ultra_scale_flag []
##    set part_string []
##    set fpga_size_flag []
##    set board_part_string []
##    set board_id_string []
##    puts "$BOARD_NAME is not valid!"
## }
# set MODULE_NAME OPENOFDM_RX
# set  fd  [open  "./verilog/openofdm_rx_pre_def.v"  w]
# if {$NUM_CLK_PER_US == 100} {
#   puts $fd "`define CLK_SPEED_100M"
# } elseif {$NUM_CLK_PER_US == 200} {
#   puts $fd "`define CLK_SPEED_200M"
# } elseif {$NUM_CLK_PER_US == 240} {
#   puts $fd "`define CLK_SPEED_240M"
# } elseif {$NUM_CLK_PER_US == 400} {
#   puts $fd "`define CLK_SPEED_400M"
# } else {
#   throw {NUM_CLK_PER_US MUST BE 100/200/240/400!}
# }
# puts $fd "`define BETTER_SENSITIVITY"
# if {$fpga_size_flag == 1} {
#   puts $fd "`define HAS_OLD_SOFT_BITS_METHOD 1"
# }
# if {$ARGUMENT3 eq ""} {
#   puts $fd "`define SAMPLE_FILE \"../../../../../testing_inputs/simulated/ht_mcs7_gi1_aggr0_len14_pre100_post200_openwifi.txt\""
# } else {
#   puts $fd "`define SAMPLE_FILE \"$ARGUMENT3\""
#   set fc_filename [string range $ARGUMENT3 0 end-4]
#   append fc_filename "_Fc_input.txt"
# }
# if {$ARGUMENT4 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT4"
# }
# if {$ARGUMENT5 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT5"
# }
# if {$ARGUMENT6 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT6"
# }
# if {$ARGUMENT7 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT7"
# }
# puts $fd "`define $BOARD_NAME"
# close $fd
# puts "\nBOARD_NAME $BOARD_NAME\n"

BOARD_NAME zed_fmcs2

# puts "NUM_CLK_PER_US $NUM_CLK_PER_US\n"
NUM_CLK_PER_US 100

# puts "ultra_scale_flag $ultra_scale_flag\n"
ultra_scale_flag 0

# puts "part_string $part_string\n"
part_string xc7z020clg484-1

# puts "fpga_size_flag $fpga_size_flag\n"
fpga_size_flag 0

# puts "ARGUMENT3 $ARGUMENT3\n"
ARGUMENT3 

# puts "ARGUMENT4 $MODULE_NAME\_$ARGUMENT4\n"
ARGUMENT4 OPENOFDM_RX_

# puts "ARGUMENT5 $MODULE_NAME\_$ARGUMENT5\n"
ARGUMENT5 OPENOFDM_RX_

# puts "ARGUMENT6 $MODULE_NAME\_$ARGUMENT6\n"
ARGUMENT6 OPENOFDM_RX_

# puts "ARGUMENT7 $MODULE_NAME\_$ARGUMENT7\n"
ARGUMENT7 OPENOFDM_RX_

# if {$ultra_scale_flag == 0} {
#   set ip_fix_string zynq
# } else {
#   set ip_fix_string zynquplus
# }
# set  fd  [open  "./verilog/openofdm_rx_git_rev.v"  w]
# set HASHCODE "00000000"
# puts $fd "`define OPENOFDM_RX_GIT_REV (32'h$HASHCODE)"
# close $fd
# set origin_dir [file dirname [info script]]
# file delete -force $origin_dir/ip_repo
# file mkdir $origin_dir/ip_repo
# file copy -force $origin_dir/verilog/coregen/div_gen_new_ip_core_$ip_fix_string $origin_dir/ip_repo/div_gen_new
# file copy -force $origin_dir/verilog/Xilinx/$ip_fix_string $origin_dir/ip_repo/$ip_fix_string
# foreach item [glob -nocomplain $origin_dir/ip_repo/$ip_fix_string/*] {
#     file rename -force $item $origin_dir/ip_repo/[file tail $item]
# }
# file delete -force $origin_dir/ip_repo/$ip_fix_string
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set project_name "openofdm_rx"
# if {[file exists $project_name]} {
#     file delete -force $project_name
# }
# if { [info exists ::user_project_name] } {
#   set project_name $::user_project_name
# }
# variable script_file
# set script_file "openofdm_rx.tcl"
# proc help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < [llength $::argc]} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set project_name [lindex $::argv $i] }
#       "--help"         { help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set src_dir "[file normalize "$origin_dir/verilog"]"
# create_project ${project_name} ./${project_name} -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1133.922 ; gain = 0.000
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "board_connections" -value "" -objects $obj
# set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/activehdl" -objects $obj
# set_property -name "compxlib.funcsim" -value "1" -objects $obj
# set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/ies" -objects $obj
# set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/modelsim" -objects $obj
# set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
# set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/questa" -objects $obj
# set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/riviera" -objects $obj
# set_property -name "compxlib.timesim" -value "1" -objects $obj
# set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/vcs" -objects $obj
# set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
# set_property -name "corecontainer.enable" -value "0" -objects $obj
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "dsa.num_compute_units" -value "60" -objects $obj
WARNING: [Common 17-599] Property 'dsa.num_compute_units' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "dsa.rom.debug_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.debug_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "dsa.rom.prom_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.prom_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
# set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_interface_inference_priority" -value "" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${project_name}.cache/ip" -objects $obj
# set_property -name "project_type" -value "Default" -objects $obj
# set_property -name "pr_flow" -value "0" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "source_mgmt_mode" -value "All" -objects $obj
# set_property -name "target_language" -value "Verilog" -objects $obj
# set_property -name "target_simulator" -value "XSim" -objects $obj
# set_property -name "xpm_libraries" -value "XPM_MEMORY" -objects $obj
# set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
# set_property -name "xsim.radix" -value "hex" -objects $obj
# set_property -name "xsim.time_unit" -value "ns" -objects $obj
# set_property -name "xsim.trace_limit" -value "65536" -objects $obj
# if {[get_filesets -quiet sources_1] eq ""} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set_property ip_repo_paths [list $origin_dir/verilog/coregen/div_gen_new_ip_core_$ip_fix_string] $obj
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
# set obj [get_filesets sources_1]
# set files [list \
#  "[file normalize "$origin_dir/verilog/calc_mean.v"]"\
#  "[file normalize "$origin_dir/verilog/equalizer.v"]"\
#  "[file normalize "$origin_dir/verilog/dot11_setting_agent.v"]"\
#  "[file normalize "$origin_dir/verilog/bits_to_bytes.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_mult.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_to_mag.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_to_mag_sq.v"]"\
#  "[file normalize "$origin_dir/verilog/crc32.v"]"\
#  "[file normalize "$origin_dir/verilog/deinterleave.v"]"\
#  "[file normalize "$origin_dir/verilog/delayT.v"]"\
#  "[file normalize "$origin_dir/verilog/fifo_sample_delay.v"]"\
#  "[file normalize "$origin_dir/verilog/common_defs.v"]"\
#  "[file normalize "$origin_dir/verilog/demodulate.v"]"\
#  "[file normalize "$origin_dir/verilog/descramble.v"]"\
#  "[file normalize "$origin_dir/verilog/divider.v"]"\
#  "[file normalize "$origin_dir/verilog/dot11.v"]"\
#  "[file normalize "$origin_dir/verilog/ht_sig_crc.v"]"\
#  "[file normalize "$origin_dir/verilog/mv_avg.v"]"\
#  "[file normalize "$origin_dir/verilog/mv_avg_dual_ch.v"]"\
#  "[file normalize "$origin_dir/verilog/ofdm_decoder.v"]"\
#  "[file normalize "$origin_dir/verilog/openofdm_rx_s_axi.v"]"\
#  "[file normalize "$origin_dir/verilog/phase.v"]"\
#  "[file normalize "$origin_dir/verilog/dpram.v"]"\
#  "[file normalize "$origin_dir/verilog/rotate.v"]"\
#  "[file normalize "$origin_dir/verilog/stage_mult.v"]"\
#  "[file normalize "$origin_dir/verilog/sync_long.v"]"\
#  "[file normalize "$origin_dir/verilog/sync_short.v"]"\
#  "[file normalize "$origin_dir/verilog/openofdm_rx.v"]"\
#  "[file normalize "$origin_dir/verilog/running_sum_dual_ch.v"]"\
#  "[file normalize "$origin_dir/verilog/signal_watchdog.v"]"\
#  "[file normalize "$origin_dir/verilog/phy_len_calculation.v"]"\
#  "[file normalize "$origin_dir/verilog/rot_after_fft.v"]"\
#  "[file normalize "$origin_dir/ip_repo/div_for_rotafft/div_for_rotafft.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/complex_multiplier/complex_multiplier.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/atan_lut/atan_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/atan_lut/atan_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/viterbi/viterbi_v7_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/deinter_lut/deinter_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/deinter_lut/deinter_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/xfft/xfft_v9.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/rot_lut/rot_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/rot_lut/rot_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen.v"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen_xlslice_0_0/div_gen_xlslice_0_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova.xci"]"\
# ]
# add_files -norecurse -fileset $obj $files
WARNING: [IP_Flow 19-2162] IP 'complex_multiplier' is locked:
* IP definition 'Complex Multiplier (6.0)' for IP 'complex_multiplier' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'complex_multiplier' do not match.
WARNING: [IP_Flow 19-2162] IP 'atan_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'atan_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'atan_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'viterbi_v7_0' is locked:
* IP 'viterbi_v7_0' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows. * IP definition 'Viterbi Decoder (9.1)' for IP 'viterbi_v7_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'viterbi_v7_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'deinter_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'deinter_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'deinter_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'xfft_v9' is locked:
* IP definition 'Fast Fourier Transform (9.1)' for IP 'xfft_v9' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'xfft_v9' do not match.
WARNING: [IP_Flow 19-2162] IP 'rot_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'rot_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'rot_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_div_gen_0_0' is locked:
* IP definition 'Divider Generator (5.1)' for IP 'div_gen_div_gen_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'div_gen_div_gen_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_xlslice_0_0' is locked:
* IP definition 'Slice (1.0)' for IP 'div_gen_xlslice_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'div_gen_xlslice_0_0' do not match.
# set obj [get_filesets sources_1]
# set_property -name "top" -value "openofdm_rx" -objects $obj
# if {[get_filesets -quiet constrs_1] eq ""} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set obj [get_filesets constrs_1]
# if {[get_filesets -quiet sim_1] eq ""} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set files [list \
#  "[file normalize "$origin_dir/verilog/dot11_tb.v"]"
# ]
# add_files -norecurse -fileset $obj $files
# set obj [get_filesets sim_1]
# set_property -name "32bit" -value "0" -objects $obj
# set_property -name "generic" -value "" -objects $obj
# set_property -name "include_dirs" -value "" -objects $obj
# set_property -name "incremental" -value "1" -objects $obj
# set_property -name "name" -value "sim_1" -objects $obj
# set_property -name "nl.cell" -value "" -objects $obj
# set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
# set_property -name "nl.process_corner" -value "slow" -objects $obj
# set_property -name "nl.rename_top" -value "" -objects $obj
# set_property -name "nl.sdf_anno" -value "1" -objects $obj
# set_property -name "nl.write_all_overrides" -value "0" -objects $obj
# set_property -name "source_set" -value "sources_1" -objects $obj
# set_property -name "top" -value "dot11_tb" -objects $obj
# set_property -name "transport_int_delay" -value "0" -objects $obj
# set_property -name "transport_path_delay" -value "0" -objects $obj
# set_property -name "verilog_define" -value "" -objects $obj
# set_property -name "verilog_uppercase" -value "0" -objects $obj
# set_property -name "xelab.dll" -value "0" -objects $obj
# set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
# set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
# set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
# set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
# set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
# set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
# set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
# set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
# set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
# set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
# set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
# set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
# set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
# set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
# set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
# set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
# set_property -name "xsim.simulate.saif" -value "" -objects $obj
# set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
# set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
# set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
# set_property -name "xsim.simulate.wdb" -value "" -objects $obj
# set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj
# if {[get_runs -quiet synth_1] eq ""} {
#     create_run -name synth_1 -part $part_string -flow {Vivado Synthesis 2021} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2021" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] eq "" } {
#   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
# }
# set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.pblocks" -value "" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.slr" -value "0" -objects $obj
# set_property -name "options.packthru" -value "0" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# set obj [get_runs synth_1]
# set_property -name "constrset" -value "constrs_1" -objects $obj
# set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
# set_property -name "flow" -value "Vivado Synthesis 2021" -objects $obj
# set_property -name "name" -value "synth_1" -objects $obj
# set_property -name "needs_refresh" -value "0" -objects $obj
# set_property -name "srcset" -value "sources_1" -objects $obj
# set_property -name "include_in_archive" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
# set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
# set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
# set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
# set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
# set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.more options" -value "" -objects $obj
# if {[get_runs synth_1] ne ""} {
#     current_run -synthesis [get_runs synth_1]
# }
# if {[get_runs -quiet impl_1] eq ""} {
#     create_run -name impl_1 -part $part_string -flow {Vivado Implementation 2021} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2021" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] eq "" } {
#   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.upgrade_cw" -value "0" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.ruledecks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.pblocks" -value "" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.slr" -value "0" -objects $obj
# set_property -name "options.packthru" -value "0" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.verbose" -value "1" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] eq "" } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.upgrade_cw" -value "0" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.ruledecks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.advisory" -value "0" -objects $obj
# set_property -name "options.xpe" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.of_objects" -value "" -objects $obj
# set_property -name "options.route_type" -value "" -objects $obj
# set_property -name "options.list_all_nets" -value "0" -objects $obj
# set_property -name "options.show_all" -value "0" -objects $obj
# set_property -name "options.has_routing" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.write_xdc" -value "0" -objects $obj
# set_property -name "options.clock_roots_only" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# set obj [get_runs impl_1]
# set_property -name "constrset" -value "constrs_1" -objects $obj
# set_property -name "description" -value "Default settings for Implementation." -objects $obj
# set_property -name "flow" -value "Vivado Implementation 2021" -objects $obj
# set_property -name "name" -value "impl_1" -objects $obj
# set_property -name "needs_refresh" -value "0" -objects $obj
# set_property -name "pr_configuration" -value "" -objects $obj
# set_property -name "srcset" -value "sources_1" -objects $obj
# set_property -name "include_in_archive" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
# set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
# set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
# set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.place_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.place_design.args.more options" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.phys_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.phys_opt_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.route_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.route_design.args.more_options" -value "" -objects $obj
ERROR: [Common 17-54] The object 'run' does not have a property 'steps.route_design.args.more_options'.
update_compile_order -fileset sources_1
current_project openofdm_rx
source openofdm_rx.tcl
# set ARGUMENT1 [lindex $argv 0]
# set ARGUMENT2 [lindex $argv 1]
# set ARGUMENT3 [lindex $argv 2]
# set ARGUMENT4 [lindex $argv 3]
# set ARGUMENT5 [lindex $argv 4]
# set ARGUMENT6 [lindex $argv 5]
# set ARGUMENT7 [lindex $argv 6]
# if {$ARGUMENT1 eq ""} {
#   set BOARD_NAME zed_fmcs2
# } else {
#   set BOARD_NAME $ARGUMENT1
# }
# if {$ARGUMENT2 eq ""} {
#   set NUM_CLK_PER_US 100
# } else {
#   set NUM_CLK_PER_US $ARGUMENT2
# }
# source ./parse_board_name.tcl
## if {$BOARD_NAME=="zed_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg484-1"
##    set board_part_string []
##    set board_id_string "zed"
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="zcu102_fmcs2"} {
##    set ultra_scale_flag 1
##    set part_string "xczu9eg-ffvb1156-2-e"
##    set board_part_string "xilinx.com:zcu102:part0:3.4"
##    set board_id_string "zcu102"
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="zc706_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z045ffg900-2"
##    set board_part_string []
##    set board_id_string "zc706"
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="zc702_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg484-1"
##    set board_part_string []
##    set board_id_string "zc702"
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="antsdr"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="antsdr_e200"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="sdrpi"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="adrv9361z7035"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z035ifbg676-2L"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="adrv9364z7020"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="neptunesdr"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="e310v2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } else {
##    set ultra_scale_flag []
##    set part_string []
##    set fpga_size_flag []
##    set board_part_string []
##    set board_id_string []
##    puts "$BOARD_NAME is not valid!"
## }
# set MODULE_NAME OPENOFDM_RX
# set  fd  [open  "./verilog/openofdm_rx_pre_def.v"  w]
# if {$NUM_CLK_PER_US == 100} {
#   puts $fd "`define CLK_SPEED_100M"
# } elseif {$NUM_CLK_PER_US == 200} {
#   puts $fd "`define CLK_SPEED_200M"
# } elseif {$NUM_CLK_PER_US == 240} {
#   puts $fd "`define CLK_SPEED_240M"
# } elseif {$NUM_CLK_PER_US == 400} {
#   puts $fd "`define CLK_SPEED_400M"
# } else {
#   throw {NUM_CLK_PER_US MUST BE 100/200/240/400!}
# }
# puts $fd "`define BETTER_SENSITIVITY"
# if {$fpga_size_flag == 1} {
#   puts $fd "`define HAS_OLD_SOFT_BITS_METHOD 1"
# }
# if {$ARGUMENT3 eq ""} {
#   puts $fd "`define SAMPLE_FILE \"../../../../../testing_inputs/simulated/ht_mcs7_gi1_aggr0_len14_pre100_post200_openwifi.txt\""
# } else {
#   puts $fd "`define SAMPLE_FILE \"$ARGUMENT3\""
#   set fc_filename [string range $ARGUMENT3 0 end-4]
#   append fc_filename "_Fc_input.txt"
# }
# if {$ARGUMENT4 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT4"
# }
# if {$ARGUMENT5 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT5"
# }
# if {$ARGUMENT6 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT6"
# }
# if {$ARGUMENT7 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT7"
# }
# puts $fd "`define $BOARD_NAME"
# close $fd
# puts "\nBOARD_NAME $BOARD_NAME\n"

BOARD_NAME zed_fmcs2

# puts "NUM_CLK_PER_US $NUM_CLK_PER_US\n"
NUM_CLK_PER_US 100

# puts "ultra_scale_flag $ultra_scale_flag\n"
ultra_scale_flag 0

# puts "part_string $part_string\n"
part_string xc7z020clg484-1

# puts "fpga_size_flag $fpga_size_flag\n"
fpga_size_flag 0

# puts "ARGUMENT3 $ARGUMENT3\n"
ARGUMENT3 

# puts "ARGUMENT4 $MODULE_NAME\_$ARGUMENT4\n"
ARGUMENT4 OPENOFDM_RX_

# puts "ARGUMENT5 $MODULE_NAME\_$ARGUMENT5\n"
ARGUMENT5 OPENOFDM_RX_

# puts "ARGUMENT6 $MODULE_NAME\_$ARGUMENT6\n"
ARGUMENT6 OPENOFDM_RX_

# puts "ARGUMENT7 $MODULE_NAME\_$ARGUMENT7\n"
ARGUMENT7 OPENOFDM_RX_

# if {$ultra_scale_flag == 0} {
#   set ip_fix_string zynq
# } else {
#   set ip_fix_string zynquplus
# }
# set  fd  [open  "./verilog/openofdm_rx_git_rev.v"  w]
# set HASHCODE "00000000"
# puts $fd "`define OPENOFDM_RX_GIT_REV (32'h$HASHCODE)"
# close $fd
# set origin_dir [file dirname [info script]]
# file delete -force $origin_dir/ip_repo
# file mkdir $origin_dir/ip_repo
# file copy -force $origin_dir/verilog/coregen/div_gen_new_ip_core_$ip_fix_string $origin_dir/ip_repo/div_gen_new
# file copy -force $origin_dir/verilog/Xilinx/$ip_fix_string $origin_dir/ip_repo/$ip_fix_string
# foreach item [glob -nocomplain $origin_dir/ip_repo/$ip_fix_string/*] {
#     file rename -force $item $origin_dir/ip_repo/[file tail $item]
# }
# file delete -force $origin_dir/ip_repo/$ip_fix_string
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set project_name "openofdm_rx"
# if {[file exists $project_name]} {
#     file delete -force $project_name
# }
# if { [info exists ::user_project_name] } {
#   set project_name $::user_project_name
# }
# variable script_file
# set script_file "openofdm_rx.tcl"
# proc help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < [llength $::argc]} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set project_name [lindex $::argv $i] }
#       "--help"         { help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set src_dir "[file normalize "$origin_dir/verilog"]"
# create_project ${project_name} ./${project_name} -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1133.922 ; gain = 0.000
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "board_connections" -value "" -objects $obj
# set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/activehdl" -objects $obj
# set_property -name "compxlib.funcsim" -value "1" -objects $obj
# set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/ies" -objects $obj
# set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/modelsim" -objects $obj
# set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
# set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/questa" -objects $obj
# set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/riviera" -objects $obj
# set_property -name "compxlib.timesim" -value "1" -objects $obj
# set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/vcs" -objects $obj
# set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
# set_property -name "corecontainer.enable" -value "0" -objects $obj
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "dsa.num_compute_units" -value "60" -objects $obj
WARNING: [Common 17-599] Property 'dsa.num_compute_units' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "dsa.rom.debug_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.debug_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "dsa.rom.prom_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.prom_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
# set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_interface_inference_priority" -value "" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${project_name}.cache/ip" -objects $obj
# set_property -name "project_type" -value "Default" -objects $obj
# set_property -name "pr_flow" -value "0" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "source_mgmt_mode" -value "All" -objects $obj
# set_property -name "target_language" -value "Verilog" -objects $obj
# set_property -name "target_simulator" -value "XSim" -objects $obj
# set_property -name "xpm_libraries" -value "XPM_MEMORY" -objects $obj
# set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
# set_property -name "xsim.radix" -value "hex" -objects $obj
# set_property -name "xsim.time_unit" -value "ns" -objects $obj
# set_property -name "xsim.trace_limit" -value "65536" -objects $obj
# if {[get_filesets -quiet sources_1] eq ""} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set_property ip_repo_paths [list $origin_dir/verilog/coregen/div_gen_new_ip_core_$ip_fix_string] $obj
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
# set obj [get_filesets sources_1]
# set files [list \
#  "[file normalize "$origin_dir/verilog/calc_mean.v"]"\
#  "[file normalize "$origin_dir/verilog/equalizer.v"]"\
#  "[file normalize "$origin_dir/verilog/dot11_setting_agent.v"]"\
#  "[file normalize "$origin_dir/verilog/bits_to_bytes.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_mult.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_to_mag.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_to_mag_sq.v"]"\
#  "[file normalize "$origin_dir/verilog/crc32.v"]"\
#  "[file normalize "$origin_dir/verilog/deinterleave.v"]"\
#  "[file normalize "$origin_dir/verilog/delayT.v"]"\
#  "[file normalize "$origin_dir/verilog/fifo_sample_delay.v"]"\
#  "[file normalize "$origin_dir/verilog/common_defs.v"]"\
#  "[file normalize "$origin_dir/verilog/demodulate.v"]"\
#  "[file normalize "$origin_dir/verilog/descramble.v"]"\
#  "[file normalize "$origin_dir/verilog/divider.v"]"\
#  "[file normalize "$origin_dir/verilog/dot11.v"]"\
#  "[file normalize "$origin_dir/verilog/ht_sig_crc.v"]"\
#  "[file normalize "$origin_dir/verilog/mv_avg.v"]"\
#  "[file normalize "$origin_dir/verilog/mv_avg_dual_ch.v"]"\
#  "[file normalize "$origin_dir/verilog/ofdm_decoder.v"]"\
#  "[file normalize "$origin_dir/verilog/openofdm_rx_s_axi.v"]"\
#  "[file normalize "$origin_dir/verilog/phase.v"]"\
#  "[file normalize "$origin_dir/verilog/dpram.v"]"\
#  "[file normalize "$origin_dir/verilog/rotate.v"]"\
#  "[file normalize "$origin_dir/verilog/stage_mult.v"]"\
#  "[file normalize "$origin_dir/verilog/sync_long.v"]"\
#  "[file normalize "$origin_dir/verilog/sync_short.v"]"\
#  "[file normalize "$origin_dir/verilog/openofdm_rx.v"]"\
#  "[file normalize "$origin_dir/verilog/running_sum_dual_ch.v"]"\
#  "[file normalize "$origin_dir/verilog/signal_watchdog.v"]"\
#  "[file normalize "$origin_dir/verilog/phy_len_calculation.v"]"\
#  "[file normalize "$origin_dir/verilog/rot_after_fft.v"]"\
#  "[file normalize "$origin_dir/ip_repo/div_for_rotafft/div_for_rotafft.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/complex_multiplier/complex_multiplier.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/atan_lut/atan_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/atan_lut/atan_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/viterbi/viterbi_v7_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/deinter_lut/deinter_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/deinter_lut/deinter_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/xfft/xfft_v9.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/rot_lut/rot_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/rot_lut/rot_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen.v"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen_xlslice_0_0/div_gen_xlslice_0_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova.xci"]"\
# ]
# add_files -norecurse -fileset $obj $files
WARNING: [IP_Flow 19-2162] IP 'complex_multiplier' is locked:
* IP definition 'Complex Multiplier (6.0)' for IP 'complex_multiplier' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'complex_multiplier' do not match.
WARNING: [IP_Flow 19-2162] IP 'atan_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'atan_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'atan_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'viterbi_v7_0' is locked:
* IP 'viterbi_v7_0' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows. * IP definition 'Viterbi Decoder (9.1)' for IP 'viterbi_v7_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'viterbi_v7_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'deinter_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'deinter_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'deinter_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'xfft_v9' is locked:
* IP definition 'Fast Fourier Transform (9.1)' for IP 'xfft_v9' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'xfft_v9' do not match.
WARNING: [IP_Flow 19-2162] IP 'rot_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'rot_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'rot_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_div_gen_0_0' is locked:
* IP definition 'Divider Generator (5.1)' for IP 'div_gen_div_gen_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'div_gen_div_gen_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_xlslice_0_0' is locked:
* IP definition 'Slice (1.0)' for IP 'div_gen_xlslice_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'div_gen_xlslice_0_0' do not match.
# set obj [get_filesets sources_1]
# set_property -name "top" -value "openofdm_rx" -objects $obj
# if {[get_filesets -quiet constrs_1] eq ""} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set obj [get_filesets constrs_1]
# if {[get_filesets -quiet sim_1] eq ""} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set files [list \
#  "[file normalize "$origin_dir/verilog/dot11_tb.v"]"
# ]
# add_files -norecurse -fileset $obj $files
# set obj [get_filesets sim_1]
# set_property -name "32bit" -value "0" -objects $obj
# set_property -name "generic" -value "" -objects $obj
# set_property -name "include_dirs" -value "" -objects $obj
# set_property -name "incremental" -value "1" -objects $obj
# set_property -name "name" -value "sim_1" -objects $obj
# set_property -name "nl.cell" -value "" -objects $obj
# set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
# set_property -name "nl.process_corner" -value "slow" -objects $obj
# set_property -name "nl.rename_top" -value "" -objects $obj
# set_property -name "nl.sdf_anno" -value "1" -objects $obj
# set_property -name "nl.write_all_overrides" -value "0" -objects $obj
# set_property -name "source_set" -value "sources_1" -objects $obj
# set_property -name "top" -value "dot11_tb" -objects $obj
# set_property -name "transport_int_delay" -value "0" -objects $obj
# set_property -name "transport_path_delay" -value "0" -objects $obj
# set_property -name "verilog_define" -value "" -objects $obj
# set_property -name "verilog_uppercase" -value "0" -objects $obj
# set_property -name "xelab.dll" -value "0" -objects $obj
# set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
# set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
# set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
# set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
# set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
# set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
# set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
# set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
# set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
# set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
# set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
# set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
# set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
# set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
# set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
# set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
# set_property -name "xsim.simulate.saif" -value "" -objects $obj
# set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
# set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
# set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
# set_property -name "xsim.simulate.wdb" -value "" -objects $obj
# set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj
# if {[get_runs -quiet synth_1] eq ""} {
#     create_run -name synth_1 -part $part_string -flow {Vivado Synthesis 2021} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2021" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] eq "" } {
#   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
# }
# set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.pblocks" -value "" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.slr" -value "0" -objects $obj
# set_property -name "options.packthru" -value "0" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# set obj [get_runs synth_1]
# set_property -name "constrset" -value "constrs_1" -objects $obj
# set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
# set_property -name "flow" -value "Vivado Synthesis 2021" -objects $obj
# set_property -name "name" -value "synth_1" -objects $obj
# set_property -name "needs_refresh" -value "0" -objects $obj
# set_property -name "srcset" -value "sources_1" -objects $obj
# set_property -name "include_in_archive" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
# set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
# set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
# set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
# set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
# set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.more options" -value "" -objects $obj
# if {[get_runs synth_1] ne ""} {
#     current_run -synthesis [get_runs synth_1]
# }
# if {[get_runs -quiet impl_1] eq ""} {
#     create_run -name impl_1 -part $part_string -flow {Vivado Implementation 2021} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2021" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] eq "" } {
#   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.upgrade_cw" -value "0" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.ruledecks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.pblocks" -value "" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.slr" -value "0" -objects $obj
# set_property -name "options.packthru" -value "0" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.verbose" -value "1" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] eq "" } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.upgrade_cw" -value "0" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.ruledecks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.advisory" -value "0" -objects $obj
# set_property -name "options.xpe" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.of_objects" -value "" -objects $obj
# set_property -name "options.route_type" -value "" -objects $obj
# set_property -name "options.list_all_nets" -value "0" -objects $obj
# set_property -name "options.show_all" -value "0" -objects $obj
# set_property -name "options.has_routing" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.write_xdc" -value "0" -objects $obj
# set_property -name "options.clock_roots_only" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# set obj [get_runs impl_1]
# set_property -name "constrset" -value "constrs_1" -objects $obj
# set_property -name "description" -value "Default settings for Implementation." -objects $obj
# set_property -name "flow" -value "Vivado Implementation 2021" -objects $obj
# set_property -name "name" -value "impl_1" -objects $obj
# set_property -name "needs_refresh" -value "0" -objects $obj
# set_property -name "pr_configuration" -value "" -objects $obj
# set_property -name "srcset" -value "sources_1" -objects $obj
# set_property -name "include_in_archive" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
# set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
# set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
# set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.place_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.place_design.args.more options" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.phys_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.phys_opt_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.route_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.route_design.args.more options" -value "" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
# set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
# set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj
# if {[get_runs impl_1] ne ""} {
#     current_run -implementation [get_runs impl_1]
# }
# puts "\nINFO: Project created:$project_name\n"

INFO: Project created:openofdm_rx

# update_compile_order -fileset sources_1
# report_ip_status -name ip_status 
# set all_ips_to_upgrade {atan_lut complex_multiplier deinter_lut div_gen_div_gen_0_0 div_gen_xlslice_0_0 rot_lut viterbi_v7_0 xfft_v9 div_for_rotafft div_gen_csi_over_nova}
# if {[llength [get_ips -quiet $all_ips_to_upgrade]] > 0} {
#     upgrade_ip [get_ips $all_ips_to_upgrade] -log ip_upgrade.log
# }
Upgrading 'atan_lut'
INFO: [IP_Flow 19-3422] Upgraded atan_lut (Block Memory Generator 8.4) from revision 2 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'atan_lut'...
Upgrading 'complex_multiplier'
INFO: [IP_Flow 19-3422] Upgraded complex_multiplier (Complex Multiplier 6.0) from revision 16 to revision 20
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'complex_multiplier'...
Upgrading 'deinter_lut'
INFO: [IP_Flow 19-3422] Upgraded deinter_lut (Block Memory Generator 8.4) from revision 2 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'deinter_lut'...
Upgrading 'div_gen_div_gen_0_0'
INFO: [IP_Flow 19-3422] Upgraded div_gen_div_gen_0_0 (Divider Generator 5.1) from revision 14 to revision 18
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_div_gen_0_0'...
Upgrading 'div_gen_xlslice_0_0'
INFO: [IP_Flow 19-3422] Upgraded div_gen_xlslice_0_0 (Slice 1.0) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_xlslice_0_0'...
Upgrading 'rot_lut'
INFO: [IP_Flow 19-3422] Upgraded rot_lut (Block Memory Generator 8.4) from revision 2 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rot_lut'...
Upgrading 'xfft_v9'
INFO: [IP_Flow 19-3422] Upgraded xfft_v9 (Fast Fourier Transform 9.1) from revision 1 to revision 6
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xfft_v9'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1194.492 ; gain = 60.570
# export_ip_user_files -of_objects [get_ips $all_ips_to_upgrade] -no_script -sync -force -output_dir "ip_user_files" -quiet
ERROR: [Common 17-170] Unknown option '-output_dir', please type 'export_ip_user_files -help' for usage info.
update_compile_order -fileset sources_1
current_project openofdm_rx(2)
-output_dir <dir>
invalid command name "-output_dir"
close_project
close_project
close_project
close_project
-output_dir <dir>
invalid command name "-output_dir"
export_ip_user_files -help
export_ip_user_files

Description: 
(User-written application)
Generate and export IP/IPI user files from a project. This can be scoped to work on one or more IPs.


Syntax: 
export_ip_user_files  [-of_objects <arg>] [-ip_user_files_dir <arg>]
                      [-ipstatic_source_dir <arg>] [-lib_map_path <arg>]
                      [-no_script] [-sync] [-reset] [-force] [-quiet]
                      [-verbose]

Returns: 
list of files that were exported


Usage: 
  Name                    Description
  -----------------------------------
  [-of_objects]           IP,IPI or a fileset object
                          Default: None
  [-ip_user_files_dir]    Directory path to simulation base directory (for 
                          static, dynamic, wrapper, netlist, script and MEM 
                          files)
                          Default: None
  [-ipstatic_source_dir]  Directory path to the IP static files
                          Default: None
  [-lib_map_path]         Compiled simulation library directory path
                          Default: Empty
  [-no_script]            Do not export simulation scripts
                          Default: 1
  [-sync]                 Delete IP/IPI dynamic and simulation script files
  [-reset]                Delete all IP/IPI static, dynamic and simulation 
                          script files
  [-force]                Overwrite files
  [-quiet]                Ignore command errors
  [-verbose]              Suspend message limits during command execution

Categories: 
simulation, xilinxtclstore, user-written

Description:

  Export IP user files repository with static, dynamic, netlist, verilog/vhdl stubs and memory initializaton files.

Arguments:

  -of_objects - (Optional) Target object for which the IP static and dynamic files needs to be exported.

  -ip_user_files_dir - (Optional) Directory path to IP user files base directory. By default, if this switch is not specified then
                       this command will use the path specified with the "IP.USER_FILES_DIR" project property value.

  -ipstatic_source_dir - (Optional)  Directory path to the static IP files. By default, if this switch is not specified then this
                       command will use the path specified with the "SIM.IPSTATIC_SOURCE_DIR" project property value.

  -lib_map_path - (Optional) Directory path to the compiled simulation library.

  -no_script - (Optional) Do not export simulation scripts generated by export_simulation Tcl command. By default, this command will
               call export_simulation to generate simulation scripts.

  -sync - (Optional) Delete specific IP/IPI instance static, dynamic and generated scripts from the ip_user_files dir.

  -reset - (Optional) Delete all IP/IPI static, dynamic and simulation script files from the ip_user_files dir.

  -force - (Optional) Overwrite existing source files in the ip_user_files directory

  NOTE:- If the -ip_user_files_dir switch is specified, by default the IP static files will be exported under the sub-directory
         with the name "ipstatic". If this switch is specified in conjunction with -ipstatic_source_dir, then the IP static
         files will be exported in the path specified with the -ipstatic_source_dir switch. 

  -quiet - (Optional) Execute the command quietly, ignoring any command line errors and returning no
  messages. The command also returns TCL_OK regardless of any errors encountered during execution.

  -verbose - (Optional) Temporarily override any message limits and return all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

Examples:

  The following command will export, 'char_fifo' IP dynamic files to '<project>/<project>.ip_user_files/ip/char_fifo' directory,
  'char_fifo' IP static files to '<project>/<project>.ip_user_files/ipstatic' directory, and simulation scripts files to
  '<project>/<project>.ip_user_files/sim_scripts/char_fifo/<simulator>' directory:-

  % export_ip_user_files -of_objects [get_ips char_fifo]

  The following command will export 'char_fifo' static files in '/my_project/user_files/static' and dynamic files
  in '/my_project/user_files/ip' directory:-

  % export_ip_user_files -of_objects [get_ips char_fifo] -ip_user_files_dir /my_project/user_files -ipstatic_source_dir /my_project/user_files/static

  The following command will export 'char_fifo' simulation script files using compiled library from '/my_project/compiled_libs/lib':-

  % export_ip_user_files -of_objects [get_ips char_fifo] -lib_map_path /my_project/compiled_libs/lib

  The following command will export files but will not generate simulation scripts for 'char_fifo':-

  % export_ip_user_files -of_objects [get_ips char_fifo] -no_script

  The following command will delete static, dynamic and simulation script files for the 'char_fifo' instance:-

  % export_ip_user_files -of_objects [get_ips char_fifo] -sync

  The following command will delete all static, dynamic and simulation script files:-

  % export_ip_user_files -of_objects [get_ips char_fifo] -reset

  The following command will overwrite all static, dynamic and simulation script files:-

  % export_ip_user_files -of_objects [get_ips char_fifo] -force

See Also:

   *  get_files
   *  get_ips
source openofdm_rx.tcl
# set ARGUMENT1 [lindex $argv 0]
# set ARGUMENT2 [lindex $argv 1]
# set ARGUMENT3 [lindex $argv 2]
# set ARGUMENT4 [lindex $argv 3]
# set ARGUMENT5 [lindex $argv 4]
# set ARGUMENT6 [lindex $argv 5]
# set ARGUMENT7 [lindex $argv 6]
# if {$ARGUMENT1 eq ""} {
#   set BOARD_NAME zed_fmcs2
# } else {
#   set BOARD_NAME $ARGUMENT1
# }
# if {$ARGUMENT2 eq ""} {
#   set NUM_CLK_PER_US 100
# } else {
#   set NUM_CLK_PER_US $ARGUMENT2
# }
# source ./parse_board_name.tcl
## if {$BOARD_NAME=="zed_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg484-1"
##    set board_part_string []
##    set board_id_string "zed"
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="zcu102_fmcs2"} {
##    set ultra_scale_flag 1
##    set part_string "xczu9eg-ffvb1156-2-e"
##    set board_part_string "xilinx.com:zcu102:part0:3.4"
##    set board_id_string "zcu102"
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="zc706_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z045ffg900-2"
##    set board_part_string []
##    set board_id_string "zc706"
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="zc702_fmcs2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg484-1"
##    set board_part_string []
##    set board_id_string "zc702"
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="antsdr"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="antsdr_e200"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="sdrpi"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="adrv9361z7035"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z035ifbg676-2L"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 1
## } elseif {$BOARD_NAME=="adrv9364z7020"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="neptunesdr"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } elseif {$BOARD_NAME=="e310v2"} {
##    set ultra_scale_flag 0
##    set part_string "xc7z020clg400-1"
##    set board_part_string []
##    set board_id_string []
##    set fpga_size_flag 0
## } else {
##    set ultra_scale_flag []
##    set part_string []
##    set fpga_size_flag []
##    set board_part_string []
##    set board_id_string []
##    puts "$BOARD_NAME is not valid!"
## }
# set MODULE_NAME OPENOFDM_RX
# set  fd  [open  "./verilog/openofdm_rx_pre_def.v"  w]
# if {$NUM_CLK_PER_US == 100} {
#   puts $fd "`define CLK_SPEED_100M"
# } elseif {$NUM_CLK_PER_US == 200} {
#   puts $fd "`define CLK_SPEED_200M"
# } elseif {$NUM_CLK_PER_US == 240} {
#   puts $fd "`define CLK_SPEED_240M"
# } elseif {$NUM_CLK_PER_US == 400} {
#   puts $fd "`define CLK_SPEED_400M"
# } else {
#   throw {NUM_CLK_PER_US MUST BE 100/200/240/400!}
# }
# puts $fd "`define BETTER_SENSITIVITY"
# if {$fpga_size_flag == 1} {
#   puts $fd "`define HAS_OLD_SOFT_BITS_METHOD 1"
# }
# if {$ARGUMENT3 eq ""} {
#   puts $fd "`define SAMPLE_FILE \"../../../../../testing_inputs/simulated/ht_mcs7_gi1_aggr0_len14_pre100_post200_openwifi.txt\""
# } else {
#   puts $fd "`define SAMPLE_FILE \"$ARGUMENT3\""
#   set fc_filename [string range $ARGUMENT3 0 end-4]
#   append fc_filename "_Fc_input.txt"
# }
# if {$ARGUMENT4 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT4"
# }
# if {$ARGUMENT5 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT5"
# }
# if {$ARGUMENT6 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT6"
# }
# if {$ARGUMENT7 eq ""} {
#   puts $fd " "
# } else {
#   puts $fd "`define $MODULE_NAME\_$ARGUMENT7"
# }
# puts $fd "`define $BOARD_NAME"
# close $fd
# puts "\nBOARD_NAME $BOARD_NAME\n"

BOARD_NAME zed_fmcs2

# puts "NUM_CLK_PER_US $NUM_CLK_PER_US\n"
NUM_CLK_PER_US 100

# puts "ultra_scale_flag $ultra_scale_flag\n"
ultra_scale_flag 0

# puts "part_string $part_string\n"
part_string xc7z020clg484-1

# puts "fpga_size_flag $fpga_size_flag\n"
fpga_size_flag 0

# puts "ARGUMENT3 $ARGUMENT3\n"
ARGUMENT3 

# puts "ARGUMENT4 $MODULE_NAME\_$ARGUMENT4\n"
ARGUMENT4 OPENOFDM_RX_

# puts "ARGUMENT5 $MODULE_NAME\_$ARGUMENT5\n"
ARGUMENT5 OPENOFDM_RX_

# puts "ARGUMENT6 $MODULE_NAME\_$ARGUMENT6\n"
ARGUMENT6 OPENOFDM_RX_

# puts "ARGUMENT7 $MODULE_NAME\_$ARGUMENT7\n"
ARGUMENT7 OPENOFDM_RX_

# if {$ultra_scale_flag == 0} {
#   set ip_fix_string zynq
# } else {
#   set ip_fix_string zynquplus
# }
# set  fd  [open  "./verilog/openofdm_rx_git_rev.v"  w]
# set HASHCODE "00000000"
# puts $fd "`define OPENOFDM_RX_GIT_REV (32'h$HASHCODE)"
# close $fd
# set origin_dir [file dirname [info script]]
# file delete -force $origin_dir/ip_repo
# file mkdir $origin_dir/ip_repo
# file copy -force $origin_dir/verilog/coregen/div_gen_new_ip_core_$ip_fix_string $origin_dir/ip_repo/div_gen_new
# file copy -force $origin_dir/verilog/Xilinx/$ip_fix_string $origin_dir/ip_repo/$ip_fix_string
# foreach item [glob -nocomplain $origin_dir/ip_repo/$ip_fix_string/*] {
#     file rename -force $item $origin_dir/ip_repo/[file tail $item]
# }
# file delete -force $origin_dir/ip_repo/$ip_fix_string
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set project_name "openofdm_rx"
# if {[file exists $project_name]} {
#     file delete -force $project_name
# }
# if { [info exists ::user_project_name] } {
#   set project_name $::user_project_name
# }
# variable script_file
# set script_file "openofdm_rx.tcl"
# proc help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < [llength $::argc]} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set project_name [lindex $::argv $i] }
#       "--help"         { help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set src_dir "[file normalize "$origin_dir/verilog"]"
# create_project ${project_name} ./${project_name} -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.055 ; gain = 0.000
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "board_connections" -value "" -objects $obj
# set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/activehdl" -objects $obj
# set_property -name "compxlib.funcsim" -value "1" -objects $obj
# set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/ies" -objects $obj
# set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/modelsim" -objects $obj
# set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
# set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/questa" -objects $obj
# set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/riviera" -objects $obj
# set_property -name "compxlib.timesim" -value "1" -objects $obj
# set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/vcs" -objects $obj
# set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
# set_property -name "corecontainer.enable" -value "0" -objects $obj
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "dsa.num_compute_units" -value "60" -objects $obj
WARNING: [Common 17-599] Property 'dsa.num_compute_units' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "dsa.rom.debug_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.debug_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "dsa.rom.prom_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.prom_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
# set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
# set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_interface_inference_priority" -value "" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${project_name}.cache/ip" -objects $obj
# set_property -name "project_type" -value "Default" -objects $obj
# set_property -name "pr_flow" -value "0" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "source_mgmt_mode" -value "All" -objects $obj
# set_property -name "target_language" -value "Verilog" -objects $obj
# set_property -name "target_simulator" -value "XSim" -objects $obj
# set_property -name "xpm_libraries" -value "XPM_MEMORY" -objects $obj
# set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
# set_property -name "xsim.radix" -value "hex" -objects $obj
# set_property -name "xsim.time_unit" -value "ns" -objects $obj
# set_property -name "xsim.trace_limit" -value "65536" -objects $obj
# if {[get_filesets -quiet sources_1] eq ""} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set_property ip_repo_paths [list $origin_dir/verilog/coregen/div_gen_new_ip_core_$ip_fix_string] $obj
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
# set obj [get_filesets sources_1]
# set files [list \
#  "[file normalize "$origin_dir/verilog/calc_mean.v"]"\
#  "[file normalize "$origin_dir/verilog/equalizer.v"]"\
#  "[file normalize "$origin_dir/verilog/dot11_setting_agent.v"]"\
#  "[file normalize "$origin_dir/verilog/bits_to_bytes.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_mult.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_to_mag.v"]"\
#  "[file normalize "$origin_dir/verilog/complex_to_mag_sq.v"]"\
#  "[file normalize "$origin_dir/verilog/crc32.v"]"\
#  "[file normalize "$origin_dir/verilog/deinterleave.v"]"\
#  "[file normalize "$origin_dir/verilog/delayT.v"]"\
#  "[file normalize "$origin_dir/verilog/fifo_sample_delay.v"]"\
#  "[file normalize "$origin_dir/verilog/common_defs.v"]"\
#  "[file normalize "$origin_dir/verilog/demodulate.v"]"\
#  "[file normalize "$origin_dir/verilog/descramble.v"]"\
#  "[file normalize "$origin_dir/verilog/divider.v"]"\
#  "[file normalize "$origin_dir/verilog/dot11.v"]"\
#  "[file normalize "$origin_dir/verilog/ht_sig_crc.v"]"\
#  "[file normalize "$origin_dir/verilog/mv_avg.v"]"\
#  "[file normalize "$origin_dir/verilog/mv_avg_dual_ch.v"]"\
#  "[file normalize "$origin_dir/verilog/ofdm_decoder.v"]"\
#  "[file normalize "$origin_dir/verilog/openofdm_rx_s_axi.v"]"\
#  "[file normalize "$origin_dir/verilog/phase.v"]"\
#  "[file normalize "$origin_dir/verilog/dpram.v"]"\
#  "[file normalize "$origin_dir/verilog/rotate.v"]"\
#  "[file normalize "$origin_dir/verilog/stage_mult.v"]"\
#  "[file normalize "$origin_dir/verilog/sync_long.v"]"\
#  "[file normalize "$origin_dir/verilog/sync_short.v"]"\
#  "[file normalize "$origin_dir/verilog/openofdm_rx.v"]"\
#  "[file normalize "$origin_dir/verilog/running_sum_dual_ch.v"]"\
#  "[file normalize "$origin_dir/verilog/signal_watchdog.v"]"\
#  "[file normalize "$origin_dir/verilog/phy_len_calculation.v"]"\
#  "[file normalize "$origin_dir/verilog/rot_after_fft.v"]"\
#  "[file normalize "$origin_dir/ip_repo/div_for_rotafft/div_for_rotafft.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/complex_multiplier/complex_multiplier.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/atan_lut/atan_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/atan_lut/atan_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/viterbi/viterbi_v7_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/deinter_lut/deinter_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/deinter_lut/deinter_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/xfft/xfft_v9.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/rot_lut/rot_lut.coe"]"\
#  "[file normalize "$origin_dir/ip_repo/rot_lut/rot_lut.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen.v"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen_xlslice_0_0/div_gen_xlslice_0_0.xci"]"\
#  "[file normalize "$origin_dir/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova.xci"]"\
# ]
# add_files -norecurse -fileset $obj $files
WARNING: [IP_Flow 19-2162] IP 'complex_multiplier' is locked:
* IP definition 'Complex Multiplier (6.0)' for IP 'complex_multiplier' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'complex_multiplier' do not match.
WARNING: [IP_Flow 19-2162] IP 'atan_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'atan_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'atan_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'viterbi_v7_0' is locked:
* IP 'viterbi_v7_0' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows. * IP definition 'Viterbi Decoder (9.1)' for IP 'viterbi_v7_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'viterbi_v7_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'deinter_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'deinter_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'deinter_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'xfft_v9' is locked:
* IP definition 'Fast Fourier Transform (9.1)' for IP 'xfft_v9' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'xfft_v9' do not match.
WARNING: [IP_Flow 19-2162] IP 'rot_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'rot_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'rot_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_div_gen_0_0' is locked:
* IP definition 'Divider Generator (5.1)' for IP 'div_gen_div_gen_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'div_gen_div_gen_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_xlslice_0_0' is locked:
* IP definition 'Slice (1.0)' for IP 'div_gen_xlslice_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'div_gen_xlslice_0_0' do not match.
# set obj [get_filesets sources_1]
# set_property -name "top" -value "openofdm_rx" -objects $obj
# if {[get_filesets -quiet constrs_1] eq ""} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set obj [get_filesets constrs_1]
# if {[get_filesets -quiet sim_1] eq ""} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set files [list \
#  "[file normalize "$origin_dir/verilog/dot11_tb.v"]"
# ]
# add_files -norecurse -fileset $obj $files
# set obj [get_filesets sim_1]
# set_property -name "32bit" -value "0" -objects $obj
# set_property -name "generic" -value "" -objects $obj
# set_property -name "include_dirs" -value "" -objects $obj
# set_property -name "incremental" -value "1" -objects $obj
# set_property -name "name" -value "sim_1" -objects $obj
# set_property -name "nl.cell" -value "" -objects $obj
# set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
# set_property -name "nl.process_corner" -value "slow" -objects $obj
# set_property -name "nl.rename_top" -value "" -objects $obj
# set_property -name "nl.sdf_anno" -value "1" -objects $obj
# set_property -name "nl.write_all_overrides" -value "0" -objects $obj
# set_property -name "source_set" -value "sources_1" -objects $obj
# set_property -name "top" -value "dot11_tb" -objects $obj
# set_property -name "transport_int_delay" -value "0" -objects $obj
# set_property -name "transport_path_delay" -value "0" -objects $obj
# set_property -name "verilog_define" -value "" -objects $obj
# set_property -name "verilog_uppercase" -value "0" -objects $obj
# set_property -name "xelab.dll" -value "0" -objects $obj
# set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
# set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
# set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
# set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
# set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
# set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
# set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
# set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
# set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
# set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
# set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
# set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
# set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
# set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
# set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
# set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
# set_property -name "xsim.simulate.saif" -value "" -objects $obj
# set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
# set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
# set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
# set_property -name "xsim.simulate.wdb" -value "" -objects $obj
# set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj
# if {[get_runs -quiet synth_1] eq ""} {
#     create_run -name synth_1 -part $part_string -flow {Vivado Synthesis 2021} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2021" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] eq "" } {
#   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
# }
# set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.pblocks" -value "" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.slr" -value "0" -objects $obj
# set_property -name "options.packthru" -value "0" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# set obj [get_runs synth_1]
# set_property -name "constrset" -value "constrs_1" -objects $obj
# set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
# set_property -name "flow" -value "Vivado Synthesis 2021" -objects $obj
# set_property -name "name" -value "synth_1" -objects $obj
# set_property -name "needs_refresh" -value "0" -objects $obj
# set_property -name "srcset" -value "sources_1" -objects $obj
# set_property -name "include_in_archive" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
# set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
# set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
# set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
# set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
# set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.more options" -value "" -objects $obj
# if {[get_runs synth_1] ne ""} {
#     current_run -synthesis [get_runs synth_1]
# }
# if {[get_runs -quiet impl_1] eq ""} {
#     create_run -name impl_1 -part $part_string -flow {Vivado Implementation 2021} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2021" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] eq "" } {
#   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.upgrade_cw" -value "0" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.ruledecks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.pblocks" -value "" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.slr" -value "0" -objects $obj
# set_property -name "options.packthru" -value "0" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.verbose" -value "1" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] eq "" } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.upgrade_cw" -value "0" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.ruledecks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.advisory" -value "0" -objects $obj
# set_property -name "options.xpe" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.of_objects" -value "" -objects $obj
# set_property -name "options.route_type" -value "" -objects $obj
# set_property -name "options.list_all_nets" -value "0" -objects $obj
# set_property -name "options.show_all" -value "0" -objects $obj
# set_property -name "options.has_routing" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] eq "" } {
#   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.write_xdc" -value "0" -objects $obj
# set_property -name "options.clock_roots_only" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] eq "" } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
# if { $obj ne "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# set obj [get_runs impl_1]
# set_property -name "constrset" -value "constrs_1" -objects $obj
# set_property -name "description" -value "Default settings for Implementation." -objects $obj
# set_property -name "flow" -value "Vivado Implementation 2021" -objects $obj
# set_property -name "name" -value "impl_1" -objects $obj
# set_property -name "needs_refresh" -value "0" -objects $obj
# set_property -name "pr_configuration" -value "" -objects $obj
# set_property -name "srcset" -value "sources_1" -objects $obj
# set_property -name "include_in_archive" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
# set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
# set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
# set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.place_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.place_design.args.more options" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.phys_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.phys_opt_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.route_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.route_design.args.more options" -value "" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
# set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
# set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj
# if {[get_runs impl_1] ne ""} {
#     current_run -implementation [get_runs impl_1]
# }
# puts "\nINFO: Project created:$project_name\n"

INFO: Project created:openofdm_rx

# update_compile_order -fileset sources_1
# report_ip_status -name ip_status 
# set all_ips_to_upgrade {atan_lut complex_multiplier deinter_lut div_gen_div_gen_0_0 div_gen_xlslice_0_0 rot_lut viterbi_v7_0 xfft_v9 div_for_rotafft div_gen_csi_over_nova}
# if {[llength [get_ips -quiet $all_ips_to_upgrade]] > 0} {
#     upgrade_ip [get_ips $all_ips_to_upgrade] -log ip_upgrade.log
# }
Upgrading 'atan_lut'
INFO: [IP_Flow 19-3422] Upgraded atan_lut (Block Memory Generator 8.4) from revision 2 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'atan_lut'...
Upgrading 'complex_multiplier'
INFO: [IP_Flow 19-3422] Upgraded complex_multiplier (Complex Multiplier 6.0) from revision 16 to revision 20
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'complex_multiplier'...
Upgrading 'deinter_lut'
INFO: [IP_Flow 19-3422] Upgraded deinter_lut (Block Memory Generator 8.4) from revision 2 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'deinter_lut'...
Upgrading 'div_gen_div_gen_0_0'
INFO: [IP_Flow 19-3422] Upgraded div_gen_div_gen_0_0 (Divider Generator 5.1) from revision 14 to revision 18
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_div_gen_0_0'...
Upgrading 'div_gen_xlslice_0_0'
INFO: [IP_Flow 19-3422] Upgraded div_gen_xlslice_0_0 (Slice 1.0) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_xlslice_0_0'...
Upgrading 'rot_lut'
INFO: [IP_Flow 19-3422] Upgraded rot_lut (Block Memory Generator 8.4) from revision 2 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rot_lut'...
Upgrading 'xfft_v9'
INFO: [IP_Flow 19-3422] Upgraded xfft_v9 (Fast Fourier Transform 9.1) from revision 1 to revision 6
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xfft_v9'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1214.055 ; gain = 0.000
# export_ip_user_files -of_objects [get_ips $all_ips_to_upgrade] -no_script -sync -force -ip_user_files_dir "ip_user_files" -quiet
# update_compile_order -fileset sources_1
# report_ip_status -name ip_status 
update_compile_order -fileset sources_1
current_project openofdm_rx
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  rot_lut] -log ip_upgrade.log
Upgrading 'rot_lut'
INFO: [IP_Flow 19-3422] Upgraded rot_lut (Block Memory Generator 8.4) from revision 2 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rot_lut'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips rot_lut] -no_script -sync -force -quiet
set_property generate_synth_checkpoint false [get_files  C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/rot_lut/rot_lut.xci]
generate_target all [get_files  C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/rot_lut/rot_lut.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rot_lut'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rot_lut'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rot_lut'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rot_lut'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rot_lut'...
export_ip_user_files -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/rot_lut/rot_lut.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/rot_lut/rot_lut.xci] -directory C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files -ipstatic_source_dir C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/questa} {riviera=C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  atan_lut] -log ip_upgrade.log
Upgrading 'atan_lut'
INFO: [IP_Flow 19-3422] Upgraded atan_lut (Block Memory Generator 8.4) from revision 2 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'atan_lut'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips atan_lut] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/atan_lut/atan_lut.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'atan_lut'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'atan_lut'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'atan_lut'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'atan_lut'...
export_ip_user_files -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/atan_lut/atan_lut.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/atan_lut/atan_lut.xci] -directory C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files -ipstatic_source_dir C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/questa} {riviera=C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project openofdm_rx(2)
set_property is_enabled false [get_files  C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/viterbi/viterbi_v7_0.xci]
current_project openofdm_rx
close_project
add_files -norecurse C:/Users/ASUS/Downloads/Openofdm/viterbi.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.xco
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.xco': IP name 'viterbi_v7_0' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file 'C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.xco' cannot be added to the fileset 'sources_1'.
add_files -norecurse {C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.veo C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.vhd C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.v C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.vho}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/viterbi/viterbi_v7_0.xci] -no_script -reset -force -quiet
remove_files  C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/viterbi/viterbi_v7_0.xci
add_files -norecurse {C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.ngc C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0romlifo.mif C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.xco C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0rombram.mif C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0romwe.mif}
WARNING: [IP_Flow 19-2162] IP 'viterbi_v7_0' is locked:
* IP 'viterbi_v7_0' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory. * IP definition 'Viterbi Decoder (7.0)' for IP 'viterbi_v7_0' has a newer major version in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc3sd3400afg676-5' used to customize the IP 'viterbi_v7_0' do not match.
export_ip_user_files -of_objects  [get_files  C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.xco] -lib_map_path [list {modelsim=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/modelsim} {questa=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/questa} {riviera=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/riviera} {activehdl=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/activehdl}] -force -quiet
add_files -norecurse {C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.veo C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.vhd C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.v C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.vho}
WARNING: [filemgmt 56-12] File 'C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.veo' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.vho' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.1 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.1 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Apps/v_log/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
convert_ips [get_files  C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.xco]
ERROR: [Vivado 12-4687] The XCO file 'C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.xco' is locked. It must be upgraded before it can be converted to a core container.
export_ip_user_files -of_objects  [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.xco] -no_script -reset -force -quiet
remove_files  C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.xco
update_compile_order -fileset sources_1
generate_target all [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/deinter_lut.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'deinter_lut'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'deinter_lut'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'deinter_lut'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'deinter_lut'...
export_ip_user_files -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/deinter_lut.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/deinter_lut.xci] -directory c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/sim_scripts -ip_user_files_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files -ipstatic_source_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/modelsim} {questa=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/questa} {riviera=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/riviera} {activehdl=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset deinter_lut
set_property top deinter_lut [get_fileset deinter_lut]
move_files -fileset [get_fileset deinter_lut] [get_files -of_objects [get_fileset sources_1] C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/deinter_lut.xci]
generate_target all [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_csi_over_nova'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_csi_over_nova'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_csi_over_nova'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_csi_over_nova'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_csi_over_nova'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_csi_over_nova'...
export_ip_user_files -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova.xci] -directory c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/sim_scripts -ip_user_files_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files -ipstatic_source_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/modelsim} {questa=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/questa} {riviera=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/riviera} {activehdl=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset div_gen_csi_over_nova
set_property top div_gen_csi_over_nova [get_fileset div_gen_csi_over_nova]
move_files -fileset [get_fileset div_gen_csi_over_nova] [get_files -of_objects [get_fileset sources_1] C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova.xci]
generate_target Simulation [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/complex_multiplier/complex_multiplier.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'complex_multiplier'...
export_ip_user_files -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/complex_multiplier/complex_multiplier.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/complex_multiplier/complex_multiplier.xci] -directory c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/sim_scripts -ip_user_files_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files -ipstatic_source_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/modelsim} {questa=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/questa} {riviera=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/riviera} {activehdl=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_xlslice_0_0/div_gen_xlslice_0_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_xlslice_0_0'...
export_ip_user_files -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_xlslice_0_0/div_gen_xlslice_0_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_xlslice_0_0/div_gen_xlslice_0_0.xci] -directory c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/sim_scripts -ip_user_files_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files -ipstatic_source_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/modelsim} {questa=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/questa} {riviera=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/riviera} {activehdl=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_div_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_div_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_div_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_div_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_div_gen_0_0'...
export_ip_user_files -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0.xci] -directory c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/sim_scripts -ip_user_files_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files -ipstatic_source_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/modelsim} {questa=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/questa} {riviera=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/riviera} {activehdl=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset div_gen_div_gen_0_0
set_property top div_gen_div_gen_0_0 [get_fileset div_gen_div_gen_0_0]
move_files -fileset [get_fileset div_gen_div_gen_0_0] [get_files -of_objects [get_fileset sources_1] C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0.xci]
generate_target all [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/div_for_rotafft.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_for_rotafft'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_for_rotafft'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_for_rotafft'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_for_rotafft'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_for_rotafft'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_for_rotafft'...
export_ip_user_files -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/div_for_rotafft.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/div_for_rotafft.xci] -directory c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/sim_scripts -ip_user_files_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files -ipstatic_source_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/modelsim} {questa=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/questa} {riviera=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/riviera} {activehdl=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset div_for_rotafft
set_property top div_for_rotafft [get_fileset div_for_rotafft]
move_files -fileset [get_fileset div_for_rotafft] [get_files -of_objects [get_fileset sources_1] C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/div_for_rotafft.xci]
generate_target all [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/xfft/xfft_v9.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xfft_v9'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xfft_v9'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'xfft_v9'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'xfft_v9'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xfft_v9'...
export_ip_user_files -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/xfft/xfft_v9.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/xfft/xfft_v9.xci] -directory c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/sim_scripts -ip_user_files_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files -ipstatic_source_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/modelsim} {questa=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/questa} {riviera=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/riviera} {activehdl=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset xfft_v9
set_property top xfft_v9 [get_fileset xfft_v9]
move_files -fileset [get_fileset xfft_v9] [get_files -of_objects [get_fileset sources_1] C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/xfft/xfft_v9.xci]
generate_target Simulation [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/atan_lut/atan_lut.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'atan_lut'...
export_ip_user_files -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/atan_lut/atan_lut.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/atan_lut/atan_lut.xci] -directory c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/sim_scripts -ip_user_files_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files -ipstatic_source_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/modelsim} {questa=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/questa} {riviera=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/riviera} {activehdl=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/rot_lut/rot_lut.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rot_lut'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rot_lut'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rot_lut'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rot_lut'...
export_ip_user_files -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/rot_lut/rot_lut.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/rot_lut/rot_lut.xci] -directory c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/sim_scripts -ip_user_files_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files -ipstatic_source_dir c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/modelsim} {questa=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/questa} {riviera=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/riviera} {activehdl=c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset rot_lut
set_property top rot_lut [get_fileset rot_lut]
move_files -fileset [get_fileset rot_lut] [get_files -of_objects [get_fileset sources_1] C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/rot_lut/rot_lut.xci]
launch_run {deinter_lut_synth_1 div_gen_csi_over_nova_synth_1 div_gen_div_gen_0_0_synth_1 div_for_rotafft_synth_1 xfft_v9_synth_1 rot_lut_synth_1}
[Wed Jul  9 00:34:10 2025] Launched deinter_lut_synth_1, div_gen_csi_over_nova_synth_1, div_gen_div_gen_0_0_synth_1, div_for_rotafft_synth_1, xfft_v9_synth_1, rot_lut_synth_1...
Run output will be captured here:
deinter_lut_synth_1: c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/runme.log
div_gen_csi_over_nova_synth_1: c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/runme.log
div_gen_div_gen_0_0_synth_1: c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/runme.log
div_for_rotafft_synth_1: c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_for_rotafft_synth_1/runme.log
xfft_v9_synth_1: c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/xfft_v9_synth_1/runme.log
rot_lut_synth_1: c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/rot_lut_synth_1/runme.log
wait_on_run deinter_lut_synth_1

[Wed Jul  9 00:34:11 2025] Waiting for deinter_lut_synth_1 to finish...
[Wed Jul  9 00:34:16 2025] Waiting for deinter_lut_synth_1 to finish...
[Wed Jul  9 00:34:21 2025] Waiting for deinter_lut_synth_1 to finish...
[Wed Jul  9 00:34:26 2025] Waiting for deinter_lut_synth_1 to finish...
[Wed Jul  9 00:34:36 2025] Waiting for deinter_lut_synth_1 to finish...
[Wed Jul  9 00:34:46 2025] Waiting for deinter_lut_synth_1 to finish...
[Wed Jul  9 00:34:56 2025] Waiting for deinter_lut_synth_1 to finish...
[Wed Jul  9 00:35:06 2025] Waiting for deinter_lut_synth_1 to finish...

*** Running vivado
    with args -log deinter_lut.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source deinter_lut.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source deinter_lut.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top deinter_lut -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18992
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.766 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'deinter_lut' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: deinter_lut.mif - type: string 
	Parameter C_INIT_FILE bound to: deinter_lut.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.891999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'deinter_lut' (9#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/deinter_lut_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/deinter_lut_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1278.539 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5817400b
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 1278.539 ; gain = 127.773
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/deinter_lut.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP deinter_lut, cache-ID = 34037324c202178c
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/deinter_lut.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file deinter_lut_utilization_synth.rpt -pb deinter_lut_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:35:06 2025...
[Wed Jul  9 00:35:11 2025] deinter_lut_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 1248.770 ; gain = 8.941
wait_on_run deinter_lut_synth_1
wait_on_run div_gen_csi_over_nova_synth_1

[Wed Jul  9 00:35:12 2025] Waiting for deinter_lut_synth_1 to finish...

*** Running vivado
    with args -log deinter_lut.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source deinter_lut.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source deinter_lut.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top deinter_lut -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18992
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.766 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'deinter_lut' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: deinter_lut.mif - type: string 
	Parameter C_INIT_FILE bound to: deinter_lut.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.891999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'deinter_lut' (9#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/deinter_lut_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/deinter_lut_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1278.539 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5817400b
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 1278.539 ; gain = 127.773
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/deinter_lut.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP deinter_lut, cache-ID = 34037324c202178c
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/deinter_lut.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file deinter_lut_utilization_synth.rpt -pb deinter_lut_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:35:06 2025...
[Wed Jul  9 00:35:12 2025] deinter_lut_synth_1 finished
[Wed Jul  9 00:35:12 2025] Waiting for div_gen_csi_over_nova_synth_1 to finish...
[Wed Jul  9 00:35:17 2025] Waiting for div_gen_csi_over_nova_synth_1 to finish...
[Wed Jul  9 00:35:22 2025] Waiting for div_gen_csi_over_nova_synth_1 to finish...
[Wed Jul  9 00:35:27 2025] Waiting for div_gen_csi_over_nova_synth_1 to finish...
[Wed Jul  9 00:35:37 2025] Waiting for div_gen_csi_over_nova_synth_1 to finish...
[Wed Jul  9 00:35:48 2025] Waiting for div_gen_csi_over_nova_synth_1 to finish...
[Wed Jul  9 00:35:58 2025] Waiting for div_gen_csi_over_nova_synth_1 to finish...

*** Running vivado
    with args -log div_gen_csi_over_nova.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_gen_csi_over_nova.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source div_gen_csi_over_nova.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top div_gen_csi_over_nova -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29044
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div_gen_csi_over_nova' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/synth/div_gen_csi_over_nova.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 38 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 25 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 34 - type: integer 
	Parameter SIGNED_B bound to: 0 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_18' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_18' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/synth/div_gen_csi_over_nova.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'div_gen_csi_over_nova' (10#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/synth/div_gen_csi_over_nova.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1135.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1163.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1175.395 ; gain = 12.098
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    95|
|2     |LUT2    |    75|
|3     |LUT3    |   873|
|4     |MUXCY   |   936|
|5     |SRLC32E |     2|
|6     |XORCY   |   936|
|7     |FDRE    |  3196|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1175.395 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1175.395 ; gain = 39.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1175.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1202.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 252 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 252 instances

Synth Design complete, checksum: 735afc73
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1202.809 ; gain = 67.242
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/div_gen_csi_over_nova.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP div_gen_csi_over_nova, cache-ID = 9ca5f311ecec39dd
INFO: [Coretcl 2-1174] Renamed 329 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/div_gen_csi_over_nova.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file div_gen_csi_over_nova_utilization_synth.rpt -pb div_gen_csi_over_nova_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:35:55 2025...
[Wed Jul  9 00:35:58 2025] div_gen_csi_over_nova_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 1248.770 ; gain = 0.000
wait_on_run deinter_lut_synth_1
wait_on_run div_gen_csi_over_nova_synth_1
wait_on_run div_gen_div_gen_0_0_synth_1

[Wed Jul  9 00:35:58 2025] Waiting for deinter_lut_synth_1 to finish...

*** Running vivado
    with args -log deinter_lut.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source deinter_lut.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source deinter_lut.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top deinter_lut -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18992
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.766 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'deinter_lut' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: deinter_lut.mif - type: string 
	Parameter C_INIT_FILE bound to: deinter_lut.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.891999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'deinter_lut' (9#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/deinter_lut_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/deinter_lut_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1278.539 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5817400b
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 1278.539 ; gain = 127.773
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/deinter_lut.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP deinter_lut, cache-ID = 34037324c202178c
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/deinter_lut.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file deinter_lut_utilization_synth.rpt -pb deinter_lut_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:35:06 2025...
[Wed Jul  9 00:35:58 2025] deinter_lut_synth_1 finished
[Wed Jul  9 00:35:58 2025] Waiting for div_gen_csi_over_nova_synth_1 to finish...

*** Running vivado
    with args -log div_gen_csi_over_nova.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_gen_csi_over_nova.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source div_gen_csi_over_nova.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top div_gen_csi_over_nova -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29044
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div_gen_csi_over_nova' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/synth/div_gen_csi_over_nova.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 38 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 25 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 34 - type: integer 
	Parameter SIGNED_B bound to: 0 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_18' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_18' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/synth/div_gen_csi_over_nova.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'div_gen_csi_over_nova' (10#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/synth/div_gen_csi_over_nova.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1135.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1163.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1175.395 ; gain = 12.098
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    95|
|2     |LUT2    |    75|
|3     |LUT3    |   873|
|4     |MUXCY   |   936|
|5     |SRLC32E |     2|
|6     |XORCY   |   936|
|7     |FDRE    |  3196|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1175.395 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1175.395 ; gain = 39.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1175.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1202.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 252 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 252 instances

Synth Design complete, checksum: 735afc73
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1202.809 ; gain = 67.242
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/div_gen_csi_over_nova.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP div_gen_csi_over_nova, cache-ID = 9ca5f311ecec39dd
INFO: [Coretcl 2-1174] Renamed 329 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/div_gen_csi_over_nova.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file div_gen_csi_over_nova_utilization_synth.rpt -pb div_gen_csi_over_nova_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:35:55 2025...
[Wed Jul  9 00:35:58 2025] div_gen_csi_over_nova_synth_1 finished
[Wed Jul  9 00:35:58 2025] Waiting for div_gen_div_gen_0_0_synth_1 to finish...
[Wed Jul  9 00:36:03 2025] Waiting for div_gen_div_gen_0_0_synth_1 to finish...
[Wed Jul  9 00:36:08 2025] Waiting for div_gen_div_gen_0_0_synth_1 to finish...
[Wed Jul  9 00:36:13 2025] Waiting for div_gen_div_gen_0_0_synth_1 to finish...
[Wed Jul  9 00:36:23 2025] Waiting for div_gen_div_gen_0_0_synth_1 to finish...
[Wed Jul  9 00:36:33 2025] Waiting for div_gen_div_gen_0_0_synth_1 to finish...
[Wed Jul  9 00:36:44 2025] Waiting for div_gen_div_gen_0_0_synth_1 to finish...

*** Running vivado
    with args -log div_gen_div_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_gen_div_gen_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source div_gen_div_gen_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top div_gen_div_gen_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29596
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div_gen_div_gen_0_0' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/synth/div_gen_div_gen_0_0.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 36 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 24 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 32 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 24 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 56 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_18' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/ipshared/30e8/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_18' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/synth/div_gen_div_gen_0_0.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'div_gen_div_gen_0_0' (12#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/synth/div_gen_div_gen_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.141 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1135.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2800 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1234.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1237.844 ; gain = 2.895
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    28|
|2     |LUT1    |   137|
|3     |LUT2    |   190|
|4     |LUT3    |  1351|
|5     |MUXCY   |  1400|
|6     |SRLC32E |     6|
|7     |XORCY   |  1400|
|8     |FDRE    |  3647|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1237.844 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1237.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2828 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1237.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 392 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 392 instances

Synth Design complete, checksum: d5be1890
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1237.844 ; gain = 102.703
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/div_gen_div_gen_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP div_gen_div_gen_0_0, cache-ID = 72b10a9683841d67
INFO: [Coretcl 2-1174] Renamed 438 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/div_gen_div_gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file div_gen_div_gen_0_0_utilization_synth.rpt -pb div_gen_div_gen_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:36:47 2025...
[Wed Jul  9 00:36:49 2025] div_gen_div_gen_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 1252.328 ; gain = 3.559
wait_on_run deinter_lut_synth_1
wait_on_run div_gen_csi_over_nova_synth_1
wait_on_run div_gen_div_gen_0_0_synth_1
wait_on_run div_for_rotafft_synth_1

[Wed Jul  9 00:36:49 2025] Waiting for deinter_lut_synth_1 to finish...

*** Running vivado
    with args -log deinter_lut.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source deinter_lut.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source deinter_lut.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top deinter_lut -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18992
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.766 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'deinter_lut' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: deinter_lut.mif - type: string 
	Parameter C_INIT_FILE bound to: deinter_lut.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.891999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'deinter_lut' (9#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/deinter_lut_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/deinter_lut_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1278.539 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5817400b
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 1278.539 ; gain = 127.773
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/deinter_lut.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP deinter_lut, cache-ID = 34037324c202178c
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/deinter_lut.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file deinter_lut_utilization_synth.rpt -pb deinter_lut_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:35:06 2025...
[Wed Jul  9 00:36:49 2025] deinter_lut_synth_1 finished
[Wed Jul  9 00:36:49 2025] Waiting for div_gen_csi_over_nova_synth_1 to finish...

*** Running vivado
    with args -log div_gen_csi_over_nova.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_gen_csi_over_nova.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source div_gen_csi_over_nova.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top div_gen_csi_over_nova -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29044
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div_gen_csi_over_nova' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/synth/div_gen_csi_over_nova.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 38 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 25 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 34 - type: integer 
	Parameter SIGNED_B bound to: 0 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_18' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_18' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/synth/div_gen_csi_over_nova.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'div_gen_csi_over_nova' (10#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/synth/div_gen_csi_over_nova.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1135.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1163.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1175.395 ; gain = 12.098
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    95|
|2     |LUT2    |    75|
|3     |LUT3    |   873|
|4     |MUXCY   |   936|
|5     |SRLC32E |     2|
|6     |XORCY   |   936|
|7     |FDRE    |  3196|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1175.395 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1175.395 ; gain = 39.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1175.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1202.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 252 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 252 instances

Synth Design complete, checksum: 735afc73
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1202.809 ; gain = 67.242
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/div_gen_csi_over_nova.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP div_gen_csi_over_nova, cache-ID = 9ca5f311ecec39dd
INFO: [Coretcl 2-1174] Renamed 329 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/div_gen_csi_over_nova.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file div_gen_csi_over_nova_utilization_synth.rpt -pb div_gen_csi_over_nova_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:35:55 2025...
[Wed Jul  9 00:36:49 2025] div_gen_csi_over_nova_synth_1 finished
[Wed Jul  9 00:36:49 2025] Waiting for div_gen_div_gen_0_0_synth_1 to finish...

*** Running vivado
    with args -log div_gen_div_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_gen_div_gen_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source div_gen_div_gen_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top div_gen_div_gen_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29596
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div_gen_div_gen_0_0' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/synth/div_gen_div_gen_0_0.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 36 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 24 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 32 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 24 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 56 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_18' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/ipshared/30e8/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_18' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/synth/div_gen_div_gen_0_0.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'div_gen_div_gen_0_0' (12#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/synth/div_gen_div_gen_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.141 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1135.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2800 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1234.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1237.844 ; gain = 2.895
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    28|
|2     |LUT1    |   137|
|3     |LUT2    |   190|
|4     |LUT3    |  1351|
|5     |MUXCY   |  1400|
|6     |SRLC32E |     6|
|7     |XORCY   |  1400|
|8     |FDRE    |  3647|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1237.844 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1237.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2828 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1237.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 392 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 392 instances

Synth Design complete, checksum: d5be1890
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1237.844 ; gain = 102.703
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/div_gen_div_gen_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP div_gen_div_gen_0_0, cache-ID = 72b10a9683841d67
INFO: [Coretcl 2-1174] Renamed 438 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/div_gen_div_gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file div_gen_div_gen_0_0_utilization_synth.rpt -pb div_gen_div_gen_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:36:47 2025...
[Wed Jul  9 00:36:49 2025] div_gen_div_gen_0_0_synth_1 finished
[Wed Jul  9 00:36:49 2025] Waiting for div_for_rotafft_synth_1 to finish...
[Wed Jul  9 00:36:54 2025] Waiting for div_for_rotafft_synth_1 to finish...
[Wed Jul  9 00:36:59 2025] Waiting for div_for_rotafft_synth_1 to finish...
[Wed Jul  9 00:37:04 2025] Waiting for div_for_rotafft_synth_1 to finish...
[Wed Jul  9 00:37:14 2025] Waiting for div_for_rotafft_synth_1 to finish...
[Wed Jul  9 00:37:24 2025] Waiting for div_for_rotafft_synth_1 to finish...
[Wed Jul  9 00:37:34 2025] Waiting for div_for_rotafft_synth_1 to finish...
[Wed Jul  9 00:37:44 2025] Waiting for div_for_rotafft_synth_1 to finish...

*** Running vivado
    with args -log div_for_rotafft.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_for_rotafft.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source div_for_rotafft.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top div_for_rotafft -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11620
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div_for_rotafft' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/synth/div_for_rotafft.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 36 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 40 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 32 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 28 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_18' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ipshared/30e8/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_18' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/synth/div_for_rotafft.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'div_for_rotafft' (12#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/synth/div_for_rotafft.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1135.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1135.586 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1135.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4920 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/div_for_rotafft_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/div_for_rotafft_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_for_rotafft_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_for_rotafft_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1189.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1203.328 ; gain = 13.949
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_for_rotafft_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    33|
|2     |LUT1    |   161|
|3     |LUT2    |   218|
|4     |LUT3    |  2391|
|5     |MUXCY   |  2460|
|6     |SRLC32E |     6|
|7     |XORCY   |  2460|
|8     |FDRE    |  5319|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1203.328 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 1203.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4953 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1262.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 660 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 660 instances

Synth Design complete, checksum: 64bc6300
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1262.074 ; gain = 126.488
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_for_rotafft_synth_1/div_for_rotafft.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP div_for_rotafft, cache-ID = ae6e1814a5cb5e20
INFO: [Coretcl 2-1174] Renamed 460 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_for_rotafft_synth_1/div_for_rotafft.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file div_for_rotafft_utilization_synth.rpt -pb div_for_rotafft_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:37:46 2025...
[Wed Jul  9 00:37:50 2025] div_for_rotafft_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 1252.594 ; gain = 0.266
wait_on_run deinter_lut_synth_1
wait_on_run div_gen_csi_over_nova_synth_1
wait_on_run div_gen_div_gen_0_0_synth_1
wait_on_run div_for_rotafft_synth_1
wait_on_run xfft_v9_synth_1

[Wed Jul  9 00:37:50 2025] Waiting for deinter_lut_synth_1 to finish...

*** Running vivado
    with args -log deinter_lut.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source deinter_lut.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source deinter_lut.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top deinter_lut -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18992
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.766 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'deinter_lut' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: deinter_lut.mif - type: string 
	Parameter C_INIT_FILE bound to: deinter_lut.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.891999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'deinter_lut' (9#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/deinter_lut_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/deinter_lut_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1278.539 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5817400b
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 1278.539 ; gain = 127.773
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/deinter_lut.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP deinter_lut, cache-ID = 34037324c202178c
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/deinter_lut.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file deinter_lut_utilization_synth.rpt -pb deinter_lut_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:35:06 2025...
[Wed Jul  9 00:37:50 2025] deinter_lut_synth_1 finished
[Wed Jul  9 00:37:50 2025] Waiting for div_gen_csi_over_nova_synth_1 to finish...

*** Running vivado
    with args -log div_gen_csi_over_nova.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_gen_csi_over_nova.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source div_gen_csi_over_nova.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top div_gen_csi_over_nova -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29044
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div_gen_csi_over_nova' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/synth/div_gen_csi_over_nova.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 38 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 25 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 34 - type: integer 
	Parameter SIGNED_B bound to: 0 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_18' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_18' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/synth/div_gen_csi_over_nova.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'div_gen_csi_over_nova' (10#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/synth/div_gen_csi_over_nova.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1135.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1163.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1175.395 ; gain = 12.098
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    95|
|2     |LUT2    |    75|
|3     |LUT3    |   873|
|4     |MUXCY   |   936|
|5     |SRLC32E |     2|
|6     |XORCY   |   936|
|7     |FDRE    |  3196|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1175.395 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1175.395 ; gain = 39.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1175.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1202.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 252 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 252 instances

Synth Design complete, checksum: 735afc73
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1202.809 ; gain = 67.242
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/div_gen_csi_over_nova.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP div_gen_csi_over_nova, cache-ID = 9ca5f311ecec39dd
INFO: [Coretcl 2-1174] Renamed 329 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/div_gen_csi_over_nova.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file div_gen_csi_over_nova_utilization_synth.rpt -pb div_gen_csi_over_nova_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:35:55 2025...
[Wed Jul  9 00:37:50 2025] div_gen_csi_over_nova_synth_1 finished
[Wed Jul  9 00:37:50 2025] Waiting for div_gen_div_gen_0_0_synth_1 to finish...

*** Running vivado
    with args -log div_gen_div_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_gen_div_gen_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source div_gen_div_gen_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top div_gen_div_gen_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29596
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div_gen_div_gen_0_0' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/synth/div_gen_div_gen_0_0.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 36 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 24 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 32 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 24 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 56 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_18' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/ipshared/30e8/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_18' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/synth/div_gen_div_gen_0_0.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'div_gen_div_gen_0_0' (12#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/synth/div_gen_div_gen_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.141 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1135.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2800 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1234.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1237.844 ; gain = 2.895
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    28|
|2     |LUT1    |   137|
|3     |LUT2    |   190|
|4     |LUT3    |  1351|
|5     |MUXCY   |  1400|
|6     |SRLC32E |     6|
|7     |XORCY   |  1400|
|8     |FDRE    |  3647|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1237.844 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1237.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2828 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1237.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 392 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 392 instances

Synth Design complete, checksum: d5be1890
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1237.844 ; gain = 102.703
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/div_gen_div_gen_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP div_gen_div_gen_0_0, cache-ID = 72b10a9683841d67
INFO: [Coretcl 2-1174] Renamed 438 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/div_gen_div_gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file div_gen_div_gen_0_0_utilization_synth.rpt -pb div_gen_div_gen_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:36:47 2025...
[Wed Jul  9 00:37:50 2025] div_gen_div_gen_0_0_synth_1 finished
[Wed Jul  9 00:37:50 2025] Waiting for div_for_rotafft_synth_1 to finish...

*** Running vivado
    with args -log div_for_rotafft.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_for_rotafft.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source div_for_rotafft.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top div_for_rotafft -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11620
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div_for_rotafft' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/synth/div_for_rotafft.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 36 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 40 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 32 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 28 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_18' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ipshared/30e8/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_18' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/synth/div_for_rotafft.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'div_for_rotafft' (12#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/synth/div_for_rotafft.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1135.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1135.586 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1135.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4920 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/div_for_rotafft_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/div_for_rotafft_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_for_rotafft_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_for_rotafft_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1189.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1203.328 ; gain = 13.949
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_for_rotafft_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    33|
|2     |LUT1    |   161|
|3     |LUT2    |   218|
|4     |LUT3    |  2391|
|5     |MUXCY   |  2460|
|6     |SRLC32E |     6|
|7     |XORCY   |  2460|
|8     |FDRE    |  5319|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1203.328 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 1203.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4953 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1262.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 660 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 660 instances

Synth Design complete, checksum: 64bc6300
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1262.074 ; gain = 126.488
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_for_rotafft_synth_1/div_for_rotafft.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP div_for_rotafft, cache-ID = ae6e1814a5cb5e20
INFO: [Coretcl 2-1174] Renamed 460 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_for_rotafft_synth_1/div_for_rotafft.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file div_for_rotafft_utilization_synth.rpt -pb div_for_rotafft_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:37:46 2025...
[Wed Jul  9 00:37:50 2025] div_for_rotafft_synth_1 finished
[Wed Jul  9 00:37:50 2025] Waiting for xfft_v9_synth_1 to finish...
[Wed Jul  9 00:37:55 2025] Waiting for xfft_v9_synth_1 to finish...
[Wed Jul  9 00:38:00 2025] Waiting for xfft_v9_synth_1 to finish...
[Wed Jul  9 00:38:05 2025] Waiting for xfft_v9_synth_1 to finish...
[Wed Jul  9 00:38:15 2025] Waiting for xfft_v9_synth_1 to finish...
[Wed Jul  9 00:38:25 2025] Waiting for xfft_v9_synth_1 to finish...
[Wed Jul  9 00:38:35 2025] Waiting for xfft_v9_synth_1 to finish...
[Wed Jul  9 00:38:46 2025] Waiting for xfft_v9_synth_1 to finish...
[Wed Jul  9 00:39:06 2025] Waiting for xfft_v9_synth_1 to finish...
[Wed Jul  9 00:39:26 2025] Waiting for xfft_v9_synth_1 to finish...

*** Running vivado
    with args -log xfft_v9.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xfft_v9.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xfft_v9.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top xfft_v9 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1135.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xfft_v9' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/xfft/synth/xfft_v9.vhd:83]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg484-1 - type: string 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 48 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_STATUS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 1 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_NFFT_MAX bound to: 6 - type: integer 
	Parameter C_ARCH bound to: 3 - type: integer 
	Parameter C_HAS_NFFT bound to: 0 - type: integer 
	Parameter C_USE_FLT_PT bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_TWIDDLE_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 23 - type: integer 
	Parameter C_HAS_SCALING bound to: 0 - type: integer 
	Parameter C_HAS_BFP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_HAS_OVFLO bound to: 0 - type: integer 
	Parameter C_HAS_NATURAL_INPUT bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_OUTPUT bound to: 1 - type: integer 
	Parameter C_HAS_CYCLIC_PREFIX bound to: 0 - type: integer 
	Parameter C_HAS_XK_INDEX bound to: 0 - type: integer 
	Parameter C_DATA_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_TWIDDLE_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BRAM_STAGES bound to: 0 - type: integer 
	Parameter C_REORDER_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_USE_HYBRID_RAM bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_CMPY_TYPE bound to: 1 - type: integer 
	Parameter C_BFLY_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xfft_v9_1_6' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/xfft/hdl/xfft_v9_1_vh_rfs.vhd:103739' bound to instance 'U0' of component 'xfft_v9_1_6' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/xfft/synth/xfft_v9.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9' (53#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/xfft/synth/xfft_v9.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2053.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/xfft/xfft_v9_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/xfft/xfft_v9_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/xfft_v9_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/xfft_v9_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2053.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 166 instances were transformed.
  FD => FDRE: 3 instances
  FDE => FDRE: 138 instances
  FDR => FDRE: 25 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 2053.613 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/xfft_v9_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_compare' (logic_gate) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_compare' (logic_gate__parameterized0) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_compare' (logic_gate__parameterized1) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_compare' (logic_gate__parameterized2) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_compare1'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_compare' (logic_gate__parameterized3) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_compare1'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:13 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    23|
|2     |DSP48E1  |     6|
|5     |LUT1     |    19|
|6     |LUT2     |   359|
|7     |LUT3     |   674|
|8     |LUT4     |   196|
|9     |LUT5     |    20|
|10    |LUT6     |    59|
|11    |MUXCY    |   483|
|12    |RAMB18E1 |     2|
|13    |SRL16E   |   591|
|14    |SRLC32E  |    48|
|15    |XORCY    |   488|
|16    |FD       |     3|
|17    |FDE      |   132|
|18    |FDR      |    18|
|19    |FDRE     |  2435|
|20    |FDSE     |    26|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:01:15 . Memory (MB): peak = 2053.613 ; gain = 918.387
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 2053.613 ; gain = 918.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2053.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1155 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2053.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 299 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 146 instances
  FD => FDRE: 3 instances
  FDE => FDRE: 132 instances
  FDR => FDRE: 18 instances

Synth Design complete, checksum: 3cc8d83e
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 2053.613 ; gain = 918.387
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/xfft_v9_synth_1/xfft_v9.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP xfft_v9, cache-ID = a1adea7fa197ce3e
INFO: [Coretcl 2-1174] Renamed 392 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/xfft_v9_synth_1/xfft_v9.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xfft_v9_utilization_synth.rpt -pb xfft_v9_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:39:22 2025...
[Wed Jul  9 00:39:26 2025] xfft_v9_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:07 ; elapsed = 00:01:36 . Memory (MB): peak = 1253.047 ; gain = 0.453
wait_on_run deinter_lut_synth_1
wait_on_run div_gen_csi_over_nova_synth_1
wait_on_run div_gen_div_gen_0_0_synth_1
wait_on_run div_for_rotafft_synth_1
wait_on_run xfft_v9_synth_1
wait_on_run rot_lut_synth_1

[Wed Jul  9 00:39:26 2025] Waiting for deinter_lut_synth_1 to finish...

*** Running vivado
    with args -log deinter_lut.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source deinter_lut.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source deinter_lut.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top deinter_lut -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18992
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.766 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'deinter_lut' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: deinter_lut.mif - type: string 
	Parameter C_INIT_FILE bound to: deinter_lut.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.891999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'deinter_lut' (9#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/synth/deinter_lut.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/deinter_lut_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/deinter_lut_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1278.539 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 1278.539 ; gain = 127.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1278.539 ; gain = 127.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5817400b
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 1278.539 ; gain = 127.773
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/deinter_lut.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP deinter_lut, cache-ID = 34037324c202178c
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/deinter_lut_synth_1/deinter_lut.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file deinter_lut_utilization_synth.rpt -pb deinter_lut_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:35:06 2025...
[Wed Jul  9 00:39:27 2025] deinter_lut_synth_1 finished
[Wed Jul  9 00:39:27 2025] Waiting for div_gen_csi_over_nova_synth_1 to finish...

*** Running vivado
    with args -log div_gen_csi_over_nova.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_gen_csi_over_nova.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source div_gen_csi_over_nova.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top div_gen_csi_over_nova -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29044
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div_gen_csi_over_nova' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/synth/div_gen_csi_over_nova.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 38 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 25 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 34 - type: integer 
	Parameter SIGNED_B bound to: 0 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_18' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_18' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/synth/div_gen_csi_over_nova.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'div_gen_csi_over_nova' (10#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/synth/div_gen_csi_over_nova.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.566 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1135.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/div_gen_csi_over_nova_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1163.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1175.395 ; gain = 12.098
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    95|
|2     |LUT2    |    75|
|3     |LUT3    |   873|
|4     |MUXCY   |   936|
|5     |SRLC32E |     2|
|6     |XORCY   |   936|
|7     |FDRE    |  3196|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1175.395 ; gain = 39.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1175.395 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1175.395 ; gain = 39.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1175.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1202.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 252 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 252 instances

Synth Design complete, checksum: 735afc73
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1202.809 ; gain = 67.242
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/div_gen_csi_over_nova.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP div_gen_csi_over_nova, cache-ID = 9ca5f311ecec39dd
INFO: [Coretcl 2-1174] Renamed 329 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_csi_over_nova_synth_1/div_gen_csi_over_nova.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file div_gen_csi_over_nova_utilization_synth.rpt -pb div_gen_csi_over_nova_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:35:55 2025...
[Wed Jul  9 00:39:27 2025] div_gen_csi_over_nova_synth_1 finished
[Wed Jul  9 00:39:27 2025] Waiting for div_gen_div_gen_0_0_synth_1 to finish...

*** Running vivado
    with args -log div_gen_div_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_gen_div_gen_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source div_gen_div_gen_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top div_gen_div_gen_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29596
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div_gen_div_gen_0_0' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/synth/div_gen_div_gen_0_0.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 36 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 24 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 32 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 24 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 56 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_18' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/ipshared/30e8/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_18' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/synth/div_gen_div_gen_0_0.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'div_gen_div_gen_0_0' (12#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/synth/div_gen_div_gen_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.141 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1135.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2800 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1234.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1237.844 ; gain = 2.895
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    28|
|2     |LUT1    |   137|
|3     |LUT2    |   190|
|4     |LUT3    |  1351|
|5     |MUXCY   |  1400|
|6     |SRLC32E |     6|
|7     |XORCY   |  1400|
|8     |FDRE    |  3647|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1237.844 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1237.844 ; gain = 102.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1237.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2828 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1237.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 392 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 392 instances

Synth Design complete, checksum: d5be1890
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1237.844 ; gain = 102.703
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/div_gen_div_gen_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP div_gen_div_gen_0_0, cache-ID = 72b10a9683841d67
INFO: [Coretcl 2-1174] Renamed 438 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_gen_div_gen_0_0_synth_1/div_gen_div_gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file div_gen_div_gen_0_0_utilization_synth.rpt -pb div_gen_div_gen_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:36:47 2025...
[Wed Jul  9 00:39:27 2025] div_gen_div_gen_0_0_synth_1 finished
[Wed Jul  9 00:39:27 2025] Waiting for div_for_rotafft_synth_1 to finish...

*** Running vivado
    with args -log div_for_rotafft.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_for_rotafft.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source div_for_rotafft.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top div_for_rotafft -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11620
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div_for_rotafft' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/synth/div_for_rotafft.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 36 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 40 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 32 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 28 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_18' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ipshared/30e8/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_18' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/synth/div_for_rotafft.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'div_for_rotafft' (12#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/synth/div_for_rotafft.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1135.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1135.586 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1135.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4920 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/div_for_rotafft_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/div_for_rotafft_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_for_rotafft_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_for_rotafft_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1189.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1203.328 ; gain = 13.949
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_for_rotafft_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    33|
|2     |LUT1    |   161|
|3     |LUT2    |   218|
|4     |LUT3    |  2391|
|5     |MUXCY   |  2460|
|6     |SRLC32E |     6|
|7     |XORCY   |  2460|
|8     |FDRE    |  5319|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1203.328 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.328 ; gain = 67.742
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 1203.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4953 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1262.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 660 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 660 instances

Synth Design complete, checksum: 64bc6300
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1262.074 ; gain = 126.488
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_for_rotafft_synth_1/div_for_rotafft.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP div_for_rotafft, cache-ID = ae6e1814a5cb5e20
INFO: [Coretcl 2-1174] Renamed 460 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/div_for_rotafft_synth_1/div_for_rotafft.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file div_for_rotafft_utilization_synth.rpt -pb div_for_rotafft_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:37:46 2025...
[Wed Jul  9 00:39:27 2025] div_for_rotafft_synth_1 finished
[Wed Jul  9 00:39:27 2025] Waiting for xfft_v9_synth_1 to finish...

*** Running vivado
    with args -log xfft_v9.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xfft_v9.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xfft_v9.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
Command: synth_design -top xfft_v9 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1135.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xfft_v9' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/xfft/synth/xfft_v9.vhd:83]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg484-1 - type: string 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 48 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_STATUS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 1 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_NFFT_MAX bound to: 6 - type: integer 
	Parameter C_ARCH bound to: 3 - type: integer 
	Parameter C_HAS_NFFT bound to: 0 - type: integer 
	Parameter C_USE_FLT_PT bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_TWIDDLE_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 23 - type: integer 
	Parameter C_HAS_SCALING bound to: 0 - type: integer 
	Parameter C_HAS_BFP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_HAS_OVFLO bound to: 0 - type: integer 
	Parameter C_HAS_NATURAL_INPUT bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_OUTPUT bound to: 1 - type: integer 
	Parameter C_HAS_CYCLIC_PREFIX bound to: 0 - type: integer 
	Parameter C_HAS_XK_INDEX bound to: 0 - type: integer 
	Parameter C_DATA_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_TWIDDLE_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BRAM_STAGES bound to: 0 - type: integer 
	Parameter C_REORDER_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_USE_HYBRID_RAM bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_CMPY_TYPE bound to: 1 - type: integer 
	Parameter C_BFLY_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xfft_v9_1_6' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/xfft/hdl/xfft_v9_1_vh_rfs.vhd:103739' bound to instance 'U0' of component 'xfft_v9_1_6' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/xfft/synth/xfft_v9.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9' (53#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/xfft/synth/xfft_v9.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2053.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/xfft/xfft_v9_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/xfft/xfft_v9_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/xfft_v9_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/xfft_v9_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2053.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 166 instances were transformed.
  FD => FDRE: 3 instances
  FDE => FDRE: 138 instances
  FDR => FDRE: 25 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 2053.613 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/xfft_v9_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_compare' (logic_gate) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_compare' (logic_gate__parameterized0) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_compare' (logic_gate__parameterized1) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_compare' (logic_gate__parameterized2) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_compare1'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_compare' (logic_gate__parameterized3) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_compare1'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:13 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    23|
|2     |DSP48E1  |     6|
|5     |LUT1     |    19|
|6     |LUT2     |   359|
|7     |LUT3     |   674|
|8     |LUT4     |   196|
|9     |LUT5     |    20|
|10    |LUT6     |    59|
|11    |MUXCY    |   483|
|12    |RAMB18E1 |     2|
|13    |SRL16E   |   591|
|14    |SRLC32E  |    48|
|15    |XORCY    |   488|
|16    |FD       |     3|
|17    |FDE      |   132|
|18    |FDR      |    18|
|19    |FDRE     |  2435|
|20    |FDSE     |    26|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 2053.613 ; gain = 918.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:01:15 . Memory (MB): peak = 2053.613 ; gain = 918.387
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 2053.613 ; gain = 918.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2053.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1155 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2053.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 299 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 146 instances
  FD => FDRE: 3 instances
  FDE => FDRE: 132 instances
  FDR => FDRE: 18 instances

Synth Design complete, checksum: 3cc8d83e
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 2053.613 ; gain = 918.387
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/xfft_v9_synth_1/xfft_v9.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP xfft_v9, cache-ID = a1adea7fa197ce3e
INFO: [Coretcl 2-1174] Renamed 392 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/xfft_v9_synth_1/xfft_v9.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xfft_v9_utilization_synth.rpt -pb xfft_v9_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:39:22 2025...
[Wed Jul  9 00:39:27 2025] xfft_v9_synth_1 finished
[Wed Jul  9 00:39:27 2025] Waiting for rot_lut_synth_1 to finish...
[Wed Jul  9 00:39:32 2025] Waiting for rot_lut_synth_1 to finish...
[Wed Jul  9 00:39:37 2025] Waiting for rot_lut_synth_1 to finish...
[Wed Jul  9 00:39:42 2025] Waiting for rot_lut_synth_1 to finish...
[Wed Jul  9 00:39:52 2025] Waiting for rot_lut_synth_1 to finish...
[Wed Jul  9 00:40:02 2025] Waiting for rot_lut_synth_1 to finish...
[Wed Jul  9 00:40:12 2025] Waiting for rot_lut_synth_1 to finish...

*** Running vivado
    with args -log rot_lut.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rot_lut.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source rot_lut.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/v_log/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.cache/ip 
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: rot_lut
Command: synth_design -top rot_lut -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/rot_lut/rot_lut.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23836
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1134.906 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rot_lut' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/rot_lut/synth/rot_lut.vhd:70]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 4 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: rot_lut.mif - type: string 
	Parameter C_INIT_FILE bound to: rot_lut.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.244 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/rot_lut/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/rot_lut/synth/rot_lut.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'rot_lut' (9#1) [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/rot_lut/synth/rot_lut.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1266.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/rot_lut/rot_lut_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/rot_lut/rot_lut_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/rot_lut_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/rot_lut_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1266.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1266.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/rot_lut_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1266.887 ; gain = 131.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 1266.887 ; gain = 131.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1266.887 ; gain = 131.980
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1266.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1266.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c919c405
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1266.887 ; gain = 131.980
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/rot_lut_synth_1/rot_lut.dcp' has been generated.
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: rot_lut
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.runs/rot_lut_synth_1/rot_lut.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rot_lut_utilization_synth.rpt -pb rot_lut_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:40:09 2025...
[Wed Jul  9 00:40:12 2025] rot_lut_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1256.410 ; gain = 3.363
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dot11_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Apps/v_log/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Apps/v_log/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dot11_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/atan_lut.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/atan_lut.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/deinter_lut.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/deinter_lut.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/rot_lut.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/rot_lut.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/viterbi_v7_0romlifo.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/viterbi_v7_0rombram.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/viterbi_v7_0romwe.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dot11_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/deinter_lut/sim/deinter_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deinter_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_xlslice_0_0/sim/div_gen_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_gen_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/atan_lut/sim/atan_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atan_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/rot_lut/sim/rot_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rot_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/bits_to_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bits_to_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/calc_mean.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_mean
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/complex_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/complex_to_mag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_to_mag
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/complex_to_mag_sq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_to_mag_sq
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/crc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/deinterleave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deinterleave
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/delayT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayT
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/demodulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demodulate
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/descramble.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module descramble
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/dot11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot11
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/dpram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equalizer
INFO: [VRFC 10-2458] undeclared symbol pilot_out_stb, assumed default net type wire [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/equalizer.v:338]
INFO: [VRFC 10-2458] undeclared symbol rot_out_stb, assumed default net type wire [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/equalizer.v:356]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/fifo_sample_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sample_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ht_sig_crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ht_sig_crc
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/mv_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mv_avg
INFO: [VRFC 10-2458] undeclared symbol empty, assumed default net type wire [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/mv_avg.v:62]
INFO: [VRFC 10-2458] undeclared symbol full, assumed default net type wire [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/mv_avg.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/mv_avg_dual_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mv_avg_dual_ch
INFO: [VRFC 10-2458] undeclared symbol empty, assumed default net type wire [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/mv_avg_dual_ch.v:72]
INFO: [VRFC 10-2458] undeclared symbol full, assumed default net type wire [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/mv_avg_dual_ch.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phase
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/phy_len_calculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_len_calculation
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/rot_after_fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rot_after_fft
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/rotate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rotate
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/running_sum_dual_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module running_sum_dual_ch
INFO: [VRFC 10-2458] undeclared symbol empty, assumed default net type wire [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/running_sum_dual_ch.v:61]
INFO: [VRFC 10-2458] undeclared symbol full, assumed default net type wire [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/running_sum_dual_ch.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/signal_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/stage_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/sync_long.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_long
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/sync_short.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_short
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viterbi_v7_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/dot11_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot11_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/glbl.v:6]
"xvhdl --incr --relax -prj dot11_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_csi_over_nova/sim/div_gen_csi_over_nova.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_csi_over_nova'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/complex_multiplier/sim/complex_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'complex_multiplier'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/sim/div_gen_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_div_gen_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/div_for_rotafft/sim/div_for_rotafft.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_for_rotafft'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/ip_repo/xfft/sim/xfft_v9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xfft_v9'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1256.410 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim'
"xelab -wto 4b4086e26e3541638dafe00ef6639350 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L floating_point_v7_0_19 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_18 -L cmpy_v6_0_20 -L xlslice_v1_0_2 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xfft_v9_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dot11_tb_behav xil_defaultlib.dot11_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/v_log/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4b4086e26e3541638dafe00ef6639350 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L floating_point_v7_0_19 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_18 -L cmpy_v6_0_20 -L xlslice_v1_0_2 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xfft_v9_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dot11_tb_behav xil_defaultlib.dot11_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'm_axis_data_tvalid' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:211]
ERROR: [VRFC 10-3180] cannot find port 'm_axis_data_tdata' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:210]
ERROR: [VRFC 10-3180] cannot find port 's_axis_data_tready' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:209]
ERROR: [VRFC 10-3180] cannot find port 's_axis_data_tvalid' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:208]
ERROR: [VRFC 10-3180] cannot find port 's_axis_data_tuser' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:207]
ERROR: [VRFC 10-3180] cannot find port 's_axis_data_tdata' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:206]
ERROR: [VRFC 10-3180] cannot find port 'aclken' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:205]
ERROR: [VRFC 10-3180] cannot find port 'aresetn' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:204]
ERROR: [VRFC 10-3180] cannot find port 'aclk' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:203]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:02:38 . Memory (MB): peak = 1256.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '158' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:02:48 . Memory (MB): peak = 1256.410 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse {C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.veo C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.vhd C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.v C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.vho}
WARNING: [filemgmt 56-12] File 'C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.veo' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.vho' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse {C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.ngc C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0romlifo.mif C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0rombram.mif C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0romwe.mif}
WARNING: [filemgmt 56-12] File 'C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0.ngc' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0romlifo.mif' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0rombram.mif' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ASUS/Downloads/Openofdm/openofdm-39cec9f3ecf3d67069461a3e2bb85d5594712d05/verilog/coregen/viterbi_v7_0romwe.mif' cannot be added to the project because it already exists in the project, skipping this file
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dot11_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Apps/v_log/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Apps/v_log/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dot11_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/atan_lut.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/atan_lut.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/deinter_lut.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/deinter_lut.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/rot_lut.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/rot_lut.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/viterbi_v7_0romlifo.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/viterbi_v7_0rombram.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/viterbi_v7_0romwe.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dot11_tb_vlog.prj"
"xvhdl --incr --relax -prj dot11_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim'
"xelab -wto 4b4086e26e3541638dafe00ef6639350 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L floating_point_v7_0_19 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_18 -L cmpy_v6_0_20 -L xlslice_v1_0_2 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xfft_v9_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dot11_tb_behav xil_defaultlib.dot11_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/v_log/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4b4086e26e3541638dafe00ef6639350 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L floating_point_v7_0_19 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_18 -L cmpy_v6_0_20 -L xlslice_v1_0_2 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xfft_v9_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dot11_tb_behav xil_defaultlib.dot11_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'm_axis_data_tvalid' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:211]
ERROR: [VRFC 10-3180] cannot find port 'm_axis_data_tdata' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:210]
ERROR: [VRFC 10-3180] cannot find port 's_axis_data_tready' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:209]
ERROR: [VRFC 10-3180] cannot find port 's_axis_data_tvalid' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:208]
ERROR: [VRFC 10-3180] cannot find port 's_axis_data_tuser' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:207]
ERROR: [VRFC 10-3180] cannot find port 's_axis_data_tdata' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:206]
ERROR: [VRFC 10-3180] cannot find port 'aclken' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:205]
ERROR: [VRFC 10-3180] cannot find port 'aresetn' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:204]
ERROR: [VRFC 10-3180] cannot find port 'aclk' on this module [c:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/verilog/ofdm_decoder.v:203]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:02:25 . Memory (MB): peak = 1269.188 ; gain = 12.777
INFO: [USF-XSim-69] 'elaborate' step finished in '145' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ASUS/Downloads/Openofdm/openofdm-dot11zynq/openofdm_rx/openofdm_rx.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:02:30 . Memory (MB): peak = 1269.188 ; gain = 12.777
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 00:55:10 2025...
