
*** Running vivado
    with args -log top_design.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_design.tcl -notrace


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top_design.tcl -notrace
Command: link_design -top top_design -part xc7a75tfgg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a75tfgg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 897.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_design' is not ideal for floorplanning, since the cellview 'IO_deal' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc]
WARNING: [Vivado 12-584] No ports matched 'beep'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_miso_DAT0'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_mosi_CMD'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_clk'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_cs_DAT3'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_DAT1'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_DAT2'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_RXD'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_TXD'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vn_in'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'VGA_VSYNC'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HSYNC'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[0]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:69]
CRITICAL WARNING: [Common 17-161] Invalid option value '//VGA' specified for 'objects'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'VGA_D[1]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:70]
CRITICAL WARNING: [Common 17-161] Invalid option value '//VGA' specified for 'objects'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'VGA_D[2]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:71]
CRITICAL WARNING: [Common 17-161] Invalid option value '//VGA' specified for 'objects'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'VGA_HSYNC'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VSYNC'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[2]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[1]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[0]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[0]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[1]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[2]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[2]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[1]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[0]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p_A'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[0]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[0]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[0]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p_A'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p_A'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[0]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:122]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports cam_pclk]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:122]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_rst_n'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pwdn'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[0]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[1]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[2]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[3]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[4]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[5]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[6]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[7]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_href'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_scl'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_sda'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rst_n'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxc'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rx_ctl'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[0]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[1]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[2]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[3]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txc'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_tx_ctl'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[0]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[1]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[2]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[3]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[0]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[1]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[2]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[3]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[4]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[5]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[6]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[7]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[8]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[9]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[10]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[11]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[12]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[13]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[14]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[15]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[17]'. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:174]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:174]
Finished Parsing XDC File [Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1036.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
9 Infos, 105 Warnings, 105 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.501 . Memory (MB): peak = 1059.840 ; gain = 18.945

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e5de13b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1615.387 ; gain = 555.547

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: e5de13b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: e5de13b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1981.711 ; gain = 0.000
Phase 1 Initialization | Checksum: e5de13b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: e5de13b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: e5de13b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1981.711 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: e5de13b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: e5de13b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1981.711 ; gain = 0.000
Retarget | Checksum: e5de13b0
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 8a62836e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1981.711 ; gain = 0.000
Constant propagation | Checksum: 8a62836e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 179f24a46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1981.711 ; gain = 0.000
Sweep | Checksum: 179f24a46
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 179f24a46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1981.711 ; gain = 0.000
BUFG optimization | Checksum: 179f24a46
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 179f24a46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1981.711 ; gain = 0.000
Shift Register Optimization | Checksum: 179f24a46
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 124ad04c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1981.711 ; gain = 0.000
Post Processing Netlist | Checksum: 124ad04c3
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 13104db6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1981.711 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 13104db6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1981.711 ; gain = 0.000
Phase 9 Finalization | Checksum: 13104db6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1981.711 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13104db6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1981.711 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1981.711 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13104db6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1981.711 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13104db6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1981.711 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.711 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13104db6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1981.711 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 105 Warnings, 105 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1981.711 ; gain = 940.816
INFO: [runtcl-4] Executing : report_drc -file top_design_drc_opted.rpt -pb top_design_drc_opted.pb -rpx top_design_drc_opted.rpx
Command: report_drc -file top_design_drc_opted.rpt -pb top_design_drc_opted.pb -rpx top_design_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/F-FPGA/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.runs/impl_1/top_design_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1981.711 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1981.711 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.711 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1981.711 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.711 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1981.711 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1981.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.runs/impl_1/top_design_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1981.711 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7e75d199

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1981.711 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9224d69d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 182214014

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.631 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 182214014

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.634 . Memory (MB): peak = 1981.711 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 182214014

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.639 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1836529bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.693 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 164969dc9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.724 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 164969dc9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.727 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: c8ef3c7c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 145 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 70 nets or LUTs. Breaked 0 LUT, combined 70 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.711 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             70  |                    70  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             70  |                    70  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 146e08646

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.711 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 19ac15256

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.711 ; gain = 0.000
Phase 2 Global Placement | Checksum: 19ac15256

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16e32517c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22e2ed635

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e22fd4fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ed90d13b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 115793816

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20762ab09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fdc3aec8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1981.711 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1fdc3aec8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1981.711 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 241505016

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.804 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 213c26477

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1981.781 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 213c26477

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1981.781 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 241505016

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1981.781 ; gain = 0.070

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.804. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ee2b630e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1981.781 ; gain = 0.070

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1981.781 ; gain = 0.070
Phase 4.1 Post Commit Optimization | Checksum: 1ee2b630e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1981.781 ; gain = 0.070

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ee2b630e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.781 ; gain = 0.070

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ee2b630e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.781 ; gain = 0.070
Phase 4.3 Placer Reporting | Checksum: 1ee2b630e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.781 ; gain = 0.070

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.781 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.781 ; gain = 0.070
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2606045cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.781 ; gain = 0.070
Ending Placer Task | Checksum: 1d3683d61

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.781 ; gain = 0.070
64 Infos, 105 Warnings, 105 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file top_design_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1981.781 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_design_utilization_placed.rpt -pb top_design_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_design_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1981.781 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1981.848 ; gain = 0.012
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1981.848 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.848 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1981.848 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1981.848 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1981.848 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1981.848 ; gain = 0.012
INFO: [Common 17-1381] The checkpoint 'Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.runs/impl_1/top_design_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1996.430 ; gain = 14.582
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 105 Warnings, 105 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2014.320 ; gain = 0.035
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 2014.320 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.320 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2014.320 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2014.320 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2014.320 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 2014.320 ; gain = 0.035
INFO: [Common 17-1381] The checkpoint 'Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.runs/impl_1/top_design_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f7d0af48 ConstDB: 0 ShapeSum: db978e19 RouteDB: 0
Post Restoration Checksum: NetGraph: c60f3c59 | NumContArr: b68205ff | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 301e33792

Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2167.191 ; gain = 143.832

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 301e33792

Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2167.191 ; gain = 143.832

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 301e33792

Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2167.191 ; gain = 143.832
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 195ead844

Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 2233.773 ; gain = 210.414
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.970 | TNS=0.000  | WHS=-0.139 | THS=-3.063 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 1.10924 %
  Global Horizontal Routing Utilization  = 1.01009 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3490
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3270
  Number of Partially Routed Nets     = 220
  Number of Node Overlaps             = 9560

Phase 2 Router Initialization | Checksum: 18abdbb75

Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2246.898 ; gain = 223.539

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18abdbb75

Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2246.898 ; gain = 223.539

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1c09206c9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2246.898 ; gain = 223.539
Phase 3 Initial Routing | Checksum: 1c09206c9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2246.898 ; gain = 223.539

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 590
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.193 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ef85d111

Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2246.898 ; gain = 223.539
Phase 4 Rip-up And Reroute | Checksum: 1ef85d111

Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2246.898 ; gain = 223.539

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ef85d111

Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2246.898 ; gain = 223.539

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ef85d111

Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2246.898 ; gain = 223.539
Phase 5 Delay and Skew Optimization | Checksum: 1ef85d111

Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2246.898 ; gain = 223.539

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2adf889fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2246.898 ; gain = 223.539
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.267 | TNS=0.000  | WHS=0.160  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2adf889fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2246.898 ; gain = 223.539
Phase 6 Post Hold Fix | Checksum: 2adf889fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2246.898 ; gain = 223.539

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.38321 %
  Global Horizontal Routing Utilization  = 1.53488 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2adf889fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2246.898 ; gain = 223.539

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2adf889fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2246.898 ; gain = 223.539

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 29bd49b1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2246.898 ; gain = 223.539

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.267 | TNS=0.000  | WHS=0.160  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 29bd49b1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2246.898 ; gain = 223.539
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 13cf6c049

Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2246.898 ; gain = 223.539
Ending Routing Task | Checksum: 13cf6c049

Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2246.898 ; gain = 223.539

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 105 Warnings, 105 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2246.898 ; gain = 232.578
INFO: [runtcl-4] Executing : report_drc -file top_design_drc_routed.rpt -pb top_design_drc_routed.pb -rpx top_design_drc_routed.rpx
Command: report_drc -file top_design_drc_routed.rpt -pb top_design_drc_routed.pb -rpx top_design_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.runs/impl_1/top_design_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_design_methodology_drc_routed.rpt -pb top_design_methodology_drc_routed.pb -rpx top_design_methodology_drc_routed.rpx
Command: report_methodology -file top_design_methodology_drc_routed.rpt -pb top_design_methodology_drc_routed.pb -rpx top_design_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.runs/impl_1/top_design_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_design_power_routed.rpt -pb top_design_power_summary_routed.pb -rpx top_design_power_routed.rpx
Command: report_power -file top_design_power_routed.rpt -pb top_design_power_summary_routed.pb -rpx top_design_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 105 Warnings, 105 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_design_route_status.rpt -pb top_design_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_design_timing_summary_routed.rpt -pb top_design_timing_summary_routed.pb -rpx top_design_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_design_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_design_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_design_bus_skew_routed.rpt -pb top_design_bus_skew_routed.pb -rpx top_design_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2251.891 ; gain = 0.047
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 2251.891 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2251.891 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2251.891 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2251.891 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2251.891 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 2251.891 ; gain = 0.047
INFO: [Common 17-1381] The checkpoint 'Z:/FPGA/Railway_System/Railway_System_V6/hx75_key_7seg.runs/impl_1/top_design_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Sep 12 03:22:47 2024...

*** Running vivado
    with args -log top_design.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_design.tcl -notrace


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top_design.tcl -notrace
Command: open_checkpoint top_design_routed.dcp
INFO: [Device 21-403] Loading part xc7a75tfgg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 897.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_design' is not ideal for floorplanning, since the cellview 'IO_deal' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 994.086 ; gain = 0.555
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1613.531 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1613.531 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1613.531 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.531 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1613.531 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1613.531 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1613.531 ; gain = 7.723
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1613.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1613.531 ; gain = 1312.672
Command: write_bitstream -force top_design.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/F-FPGA/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net U1/key_value_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin U1/key_value_reg[3]_i_2/O, cell U1/key_value_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U2/price_reg[3]_i_13_0[0] is a gated clock net sourced by a combinational pin U2/price_reg[0]_i_2/O, cell U2/price_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U2/price_reg[3]_i_13_0[1] is a gated clock net sourced by a combinational pin U2/price_reg[1]_i_2/O, cell U2/price_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U2/price_reg[3]_i_13_0[2] is a gated clock net sourced by a combinational pin U2/price_reg[2]_i_2/O, cell U2/price_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U2/price_reg[3]_i_13_0[3] is a gated clock net sourced by a combinational pin U2/price_reg[3]_i_2/O, cell U2/price_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_design.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2142.820 ; gain = 529.289
INFO: [Common 17-206] Exiting Vivado at Thu Sep 12 03:23:39 2024...
