
ArgosV2_SI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010428  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  080105b0  080105b0  000205b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080109f0  080109f0  0003043c  2**0
                  CONTENTS
  4 .ARM          00000008  080109f0  080109f0  000209f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080109f8  080109f8  0003043c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080109f8  080109f8  000209f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080109fc  080109fc  000209fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000043c  20000000  08010a00  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c18  2000043c  08010e3c  0003043c  2**2
                  ALLOC
 10 ._user_heap_stack 00000804  20002054  08010e3c  00032054  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0003043c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000278c8  00000000  00000000  00030465  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000053ef  00000000  00000000  00057d2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001fb0  00000000  00000000  0005d120  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001d48  00000000  00000000  0005f0d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029492  00000000  00000000  00060e18  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001d316  00000000  00000000  0008a2aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e34b4  00000000  00000000  000a75c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018aa74  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000903c  00000000  00000000  0018aaf0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000043c 	.word	0x2000043c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08010598 	.word	0x08010598

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000440 	.word	0x20000440
 80001c4:	08010598 	.word	0x08010598

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b974 	b.w	8000e00 <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	468c      	mov	ip, r1
 8000b36:	4604      	mov	r4, r0
 8000b38:	9e08      	ldr	r6, [sp, #32]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d14b      	bne.n	8000bd6 <__udivmoddi4+0xa6>
 8000b3e:	428a      	cmp	r2, r1
 8000b40:	4615      	mov	r5, r2
 8000b42:	d967      	bls.n	8000c14 <__udivmoddi4+0xe4>
 8000b44:	fab2 f282 	clz	r2, r2
 8000b48:	b14a      	cbz	r2, 8000b5e <__udivmoddi4+0x2e>
 8000b4a:	f1c2 0720 	rsb	r7, r2, #32
 8000b4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b52:	fa20 f707 	lsr.w	r7, r0, r7
 8000b56:	4095      	lsls	r5, r2
 8000b58:	ea47 0c03 	orr.w	ip, r7, r3
 8000b5c:	4094      	lsls	r4, r2
 8000b5e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b62:	fbbc f7fe 	udiv	r7, ip, lr
 8000b66:	fa1f f885 	uxth.w	r8, r5
 8000b6a:	fb0e c317 	mls	r3, lr, r7, ip
 8000b6e:	fb07 f908 	mul.w	r9, r7, r8
 8000b72:	0c21      	lsrs	r1, r4, #16
 8000b74:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b78:	4599      	cmp	r9, r3
 8000b7a:	d909      	bls.n	8000b90 <__udivmoddi4+0x60>
 8000b7c:	18eb      	adds	r3, r5, r3
 8000b7e:	f107 31ff 	add.w	r1, r7, #4294967295
 8000b82:	f080 811c 	bcs.w	8000dbe <__udivmoddi4+0x28e>
 8000b86:	4599      	cmp	r9, r3
 8000b88:	f240 8119 	bls.w	8000dbe <__udivmoddi4+0x28e>
 8000b8c:	3f02      	subs	r7, #2
 8000b8e:	442b      	add	r3, r5
 8000b90:	eba3 0309 	sub.w	r3, r3, r9
 8000b94:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b98:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b9c:	fb00 f108 	mul.w	r1, r0, r8
 8000ba0:	b2a4      	uxth	r4, r4
 8000ba2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ba6:	42a1      	cmp	r1, r4
 8000ba8:	d909      	bls.n	8000bbe <__udivmoddi4+0x8e>
 8000baa:	192c      	adds	r4, r5, r4
 8000bac:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb0:	f080 8107 	bcs.w	8000dc2 <__udivmoddi4+0x292>
 8000bb4:	42a1      	cmp	r1, r4
 8000bb6:	f240 8104 	bls.w	8000dc2 <__udivmoddi4+0x292>
 8000bba:	3802      	subs	r0, #2
 8000bbc:	442c      	add	r4, r5
 8000bbe:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bc2:	2700      	movs	r7, #0
 8000bc4:	1a64      	subs	r4, r4, r1
 8000bc6:	b11e      	cbz	r6, 8000bd0 <__udivmoddi4+0xa0>
 8000bc8:	2300      	movs	r3, #0
 8000bca:	40d4      	lsrs	r4, r2
 8000bcc:	e9c6 4300 	strd	r4, r3, [r6]
 8000bd0:	4639      	mov	r1, r7
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d909      	bls.n	8000bee <__udivmoddi4+0xbe>
 8000bda:	2e00      	cmp	r6, #0
 8000bdc:	f000 80ec 	beq.w	8000db8 <__udivmoddi4+0x288>
 8000be0:	2700      	movs	r7, #0
 8000be2:	e9c6 0100 	strd	r0, r1, [r6]
 8000be6:	4638      	mov	r0, r7
 8000be8:	4639      	mov	r1, r7
 8000bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bee:	fab3 f783 	clz	r7, r3
 8000bf2:	2f00      	cmp	r7, #0
 8000bf4:	d148      	bne.n	8000c88 <__udivmoddi4+0x158>
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d302      	bcc.n	8000c00 <__udivmoddi4+0xd0>
 8000bfa:	4282      	cmp	r2, r0
 8000bfc:	f200 80fb 	bhi.w	8000df6 <__udivmoddi4+0x2c6>
 8000c00:	1a84      	subs	r4, r0, r2
 8000c02:	eb61 0303 	sbc.w	r3, r1, r3
 8000c06:	2001      	movs	r0, #1
 8000c08:	469c      	mov	ip, r3
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	d0e0      	beq.n	8000bd0 <__udivmoddi4+0xa0>
 8000c0e:	e9c6 4c00 	strd	r4, ip, [r6]
 8000c12:	e7dd      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000c14:	b902      	cbnz	r2, 8000c18 <__udivmoddi4+0xe8>
 8000c16:	deff      	udf	#255	; 0xff
 8000c18:	fab2 f282 	clz	r2, r2
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	f040 808f 	bne.w	8000d40 <__udivmoddi4+0x210>
 8000c22:	2701      	movs	r7, #1
 8000c24:	1b49      	subs	r1, r1, r5
 8000c26:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000c2a:	fa1f f985 	uxth.w	r9, r5
 8000c2e:	fbb1 fef8 	udiv	lr, r1, r8
 8000c32:	fb08 111e 	mls	r1, r8, lr, r1
 8000c36:	fb09 f00e 	mul.w	r0, r9, lr
 8000c3a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000c3e:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000c42:	4298      	cmp	r0, r3
 8000c44:	d907      	bls.n	8000c56 <__udivmoddi4+0x126>
 8000c46:	18eb      	adds	r3, r5, r3
 8000c48:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000c4c:	d202      	bcs.n	8000c54 <__udivmoddi4+0x124>
 8000c4e:	4298      	cmp	r0, r3
 8000c50:	f200 80cd 	bhi.w	8000dee <__udivmoddi4+0x2be>
 8000c54:	468e      	mov	lr, r1
 8000c56:	1a1b      	subs	r3, r3, r0
 8000c58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c5c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c60:	fb09 f900 	mul.w	r9, r9, r0
 8000c64:	b2a4      	uxth	r4, r4
 8000c66:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6a:	45a1      	cmp	r9, r4
 8000c6c:	d907      	bls.n	8000c7e <__udivmoddi4+0x14e>
 8000c6e:	192c      	adds	r4, r5, r4
 8000c70:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c74:	d202      	bcs.n	8000c7c <__udivmoddi4+0x14c>
 8000c76:	45a1      	cmp	r9, r4
 8000c78:	f200 80b6 	bhi.w	8000de8 <__udivmoddi4+0x2b8>
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	eba4 0409 	sub.w	r4, r4, r9
 8000c82:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000c86:	e79e      	b.n	8000bc6 <__udivmoddi4+0x96>
 8000c88:	f1c7 0520 	rsb	r5, r7, #32
 8000c8c:	40bb      	lsls	r3, r7
 8000c8e:	fa22 fc05 	lsr.w	ip, r2, r5
 8000c92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c96:	fa21 f405 	lsr.w	r4, r1, r5
 8000c9a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c9e:	fbb4 f9fe 	udiv	r9, r4, lr
 8000ca2:	fa1f f88c 	uxth.w	r8, ip
 8000ca6:	fb0e 4419 	mls	r4, lr, r9, r4
 8000caa:	fa20 f305 	lsr.w	r3, r0, r5
 8000cae:	40b9      	lsls	r1, r7
 8000cb0:	fb09 fa08 	mul.w	sl, r9, r8
 8000cb4:	4319      	orrs	r1, r3
 8000cb6:	0c0b      	lsrs	r3, r1, #16
 8000cb8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cbc:	45a2      	cmp	sl, r4
 8000cbe:	fa02 f207 	lsl.w	r2, r2, r7
 8000cc2:	fa00 f307 	lsl.w	r3, r0, r7
 8000cc6:	d90b      	bls.n	8000ce0 <__udivmoddi4+0x1b0>
 8000cc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ccc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cd0:	f080 8088 	bcs.w	8000de4 <__udivmoddi4+0x2b4>
 8000cd4:	45a2      	cmp	sl, r4
 8000cd6:	f240 8085 	bls.w	8000de4 <__udivmoddi4+0x2b4>
 8000cda:	f1a9 0902 	sub.w	r9, r9, #2
 8000cde:	4464      	add	r4, ip
 8000ce0:	eba4 040a 	sub.w	r4, r4, sl
 8000ce4:	fbb4 f0fe 	udiv	r0, r4, lr
 8000ce8:	fb0e 4410 	mls	r4, lr, r0, r4
 8000cec:	fb00 fa08 	mul.w	sl, r0, r8
 8000cf0:	b289      	uxth	r1, r1
 8000cf2:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000cf6:	45a2      	cmp	sl, r4
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x1dc>
 8000cfa:	eb1c 0404 	adds.w	r4, ip, r4
 8000cfe:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d02:	d26b      	bcs.n	8000ddc <__udivmoddi4+0x2ac>
 8000d04:	45a2      	cmp	sl, r4
 8000d06:	d969      	bls.n	8000ddc <__udivmoddi4+0x2ac>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4464      	add	r4, ip
 8000d0c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d10:	fba0 8902 	umull	r8, r9, r0, r2
 8000d14:	eba4 040a 	sub.w	r4, r4, sl
 8000d18:	454c      	cmp	r4, r9
 8000d1a:	4641      	mov	r1, r8
 8000d1c:	46ce      	mov	lr, r9
 8000d1e:	d354      	bcc.n	8000dca <__udivmoddi4+0x29a>
 8000d20:	d051      	beq.n	8000dc6 <__udivmoddi4+0x296>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	d069      	beq.n	8000dfa <__udivmoddi4+0x2ca>
 8000d26:	1a5a      	subs	r2, r3, r1
 8000d28:	eb64 040e 	sbc.w	r4, r4, lr
 8000d2c:	fa04 f505 	lsl.w	r5, r4, r5
 8000d30:	fa22 f307 	lsr.w	r3, r2, r7
 8000d34:	40fc      	lsrs	r4, r7
 8000d36:	431d      	orrs	r5, r3
 8000d38:	e9c6 5400 	strd	r5, r4, [r6]
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	e747      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000d40:	4095      	lsls	r5, r2
 8000d42:	f1c2 0320 	rsb	r3, r2, #32
 8000d46:	fa21 f003 	lsr.w	r0, r1, r3
 8000d4a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000d4e:	fbb0 f7f8 	udiv	r7, r0, r8
 8000d52:	fa1f f985 	uxth.w	r9, r5
 8000d56:	fb08 0017 	mls	r0, r8, r7, r0
 8000d5a:	fa24 f303 	lsr.w	r3, r4, r3
 8000d5e:	4091      	lsls	r1, r2
 8000d60:	fb07 fc09 	mul.w	ip, r7, r9
 8000d64:	430b      	orrs	r3, r1
 8000d66:	0c19      	lsrs	r1, r3, #16
 8000d68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d6c:	458c      	cmp	ip, r1
 8000d6e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x254>
 8000d74:	1869      	adds	r1, r5, r1
 8000d76:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d7a:	d231      	bcs.n	8000de0 <__udivmoddi4+0x2b0>
 8000d7c:	458c      	cmp	ip, r1
 8000d7e:	d92f      	bls.n	8000de0 <__udivmoddi4+0x2b0>
 8000d80:	3f02      	subs	r7, #2
 8000d82:	4429      	add	r1, r5
 8000d84:	eba1 010c 	sub.w	r1, r1, ip
 8000d88:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d8c:	fb08 1c10 	mls	ip, r8, r0, r1
 8000d90:	fb00 fe09 	mul.w	lr, r0, r9
 8000d94:	b299      	uxth	r1, r3
 8000d96:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d9a:	458e      	cmp	lr, r1
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x27e>
 8000d9e:	1869      	adds	r1, r5, r1
 8000da0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da4:	d218      	bcs.n	8000dd8 <__udivmoddi4+0x2a8>
 8000da6:	458e      	cmp	lr, r1
 8000da8:	d916      	bls.n	8000dd8 <__udivmoddi4+0x2a8>
 8000daa:	3802      	subs	r0, #2
 8000dac:	4429      	add	r1, r5
 8000dae:	eba1 010e 	sub.w	r1, r1, lr
 8000db2:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000db6:	e73a      	b.n	8000c2e <__udivmoddi4+0xfe>
 8000db8:	4637      	mov	r7, r6
 8000dba:	4630      	mov	r0, r6
 8000dbc:	e708      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dbe:	460f      	mov	r7, r1
 8000dc0:	e6e6      	b.n	8000b90 <__udivmoddi4+0x60>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	e6fb      	b.n	8000bbe <__udivmoddi4+0x8e>
 8000dc6:	4543      	cmp	r3, r8
 8000dc8:	d2ab      	bcs.n	8000d22 <__udivmoddi4+0x1f2>
 8000dca:	ebb8 0102 	subs.w	r1, r8, r2
 8000dce:	eb69 020c 	sbc.w	r2, r9, ip
 8000dd2:	3801      	subs	r0, #1
 8000dd4:	4696      	mov	lr, r2
 8000dd6:	e7a4      	b.n	8000d22 <__udivmoddi4+0x1f2>
 8000dd8:	4618      	mov	r0, r3
 8000dda:	e7e8      	b.n	8000dae <__udivmoddi4+0x27e>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	e795      	b.n	8000d0c <__udivmoddi4+0x1dc>
 8000de0:	4607      	mov	r7, r0
 8000de2:	e7cf      	b.n	8000d84 <__udivmoddi4+0x254>
 8000de4:	4681      	mov	r9, r0
 8000de6:	e77b      	b.n	8000ce0 <__udivmoddi4+0x1b0>
 8000de8:	3802      	subs	r0, #2
 8000dea:	442c      	add	r4, r5
 8000dec:	e747      	b.n	8000c7e <__udivmoddi4+0x14e>
 8000dee:	f1ae 0e02 	sub.w	lr, lr, #2
 8000df2:	442b      	add	r3, r5
 8000df4:	e72f      	b.n	8000c56 <__udivmoddi4+0x126>
 8000df6:	4638      	mov	r0, r7
 8000df8:	e707      	b.n	8000c0a <__udivmoddi4+0xda>
 8000dfa:	4637      	mov	r7, r6
 8000dfc:	e6e8      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dfe:	bf00      	nop

08000e00 <__aeabi_idiv0>:
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop

08000e04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e08:	4b04      	ldr	r3, [pc, #16]	; (8000e1c <__NVIC_GetPriorityGrouping+0x18>)
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	0a1b      	lsrs	r3, r3, #8
 8000e0e:	f003 0307 	and.w	r3, r3, #7
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bc80      	pop	{r7}
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	db0b      	blt.n	8000e4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	f003 021f 	and.w	r2, r3, #31
 8000e38:	4906      	ldr	r1, [pc, #24]	; (8000e54 <__NVIC_EnableIRQ+0x34>)
 8000e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3e:	095b      	lsrs	r3, r3, #5
 8000e40:	2001      	movs	r0, #1
 8000e42:	fa00 f202 	lsl.w	r2, r0, r2
 8000e46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e4a:	bf00      	nop
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr
 8000e54:	e000e100 	.word	0xe000e100

08000e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	6039      	str	r1, [r7, #0]
 8000e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	db0a      	blt.n	8000e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	490c      	ldr	r1, [pc, #48]	; (8000ea4 <__NVIC_SetPriority+0x4c>)
 8000e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e76:	0112      	lsls	r2, r2, #4
 8000e78:	b2d2      	uxtb	r2, r2
 8000e7a:	440b      	add	r3, r1
 8000e7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e80:	e00a      	b.n	8000e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	4908      	ldr	r1, [pc, #32]	; (8000ea8 <__NVIC_SetPriority+0x50>)
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	f003 030f 	and.w	r3, r3, #15
 8000e8e:	3b04      	subs	r3, #4
 8000e90:	0112      	lsls	r2, r2, #4
 8000e92:	b2d2      	uxtb	r2, r2
 8000e94:	440b      	add	r3, r1
 8000e96:	761a      	strb	r2, [r3, #24]
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bc80      	pop	{r7}
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	e000e100 	.word	0xe000e100
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b089      	sub	sp, #36	; 0x24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	f1c3 0307 	rsb	r3, r3, #7
 8000ec6:	2b04      	cmp	r3, #4
 8000ec8:	bf28      	it	cs
 8000eca:	2304      	movcs	r3, #4
 8000ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	3304      	adds	r3, #4
 8000ed2:	2b06      	cmp	r3, #6
 8000ed4:	d902      	bls.n	8000edc <NVIC_EncodePriority+0x30>
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	3b03      	subs	r3, #3
 8000eda:	e000      	b.n	8000ede <NVIC_EncodePriority+0x32>
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eea:	43da      	mvns	r2, r3
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	401a      	ands	r2, r3
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	fa01 f303 	lsl.w	r3, r1, r3
 8000efe:	43d9      	mvns	r1, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f04:	4313      	orrs	r3, r2
         );
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3724      	adds	r7, #36	; 0x24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bc80      	pop	{r7}
 8000f0e:	4770      	bx	lr

08000f10 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	601a      	str	r2, [r3, #0]
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr

08000f2e <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	b083      	sub	sp, #12
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
 8000f36:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	689b      	ldr	r3, [r3, #8]
 8000f3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000f40:	f023 0307 	bic.w	r3, r3, #7
 8000f44:	683a      	ldr	r2, [r7, #0]
 8000f46:	431a      	orrs	r2, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
}
 8000f4c:	bf00      	nop
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bc80      	pop	{r7}
 8000f54:	4770      	bx	lr

08000f56 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000f56:	b480      	push	{r7}
 8000f58:	b083      	sub	sp, #12
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
 8000f5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	431a      	orrs	r2, r3
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	605a      	str	r2, [r3, #4]
}
 8000f70:	bf00      	nop
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr

08000f7a <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	b083      	sub	sp, #12
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bc80      	pop	{r7}
 8000f96:	4770      	bx	lr

08000f98 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	f043 0201 	orr.w	r2, r3, #1
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	60da      	str	r2, [r3, #12]
}
 8000fac:	bf00      	nop
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bc80      	pop	{r7}
 8000fb4:	4770      	bx	lr
	...

08000fb8 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000fc0:	4b08      	ldr	r3, [pc, #32]	; (8000fe4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fc4:	4907      	ldr	r1, [pc, #28]	; (8000fe4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000fcc:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
}
 8000fd8:	bf00      	nop
 8000fda:	3714      	adds	r7, #20
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	40023800 	.word	0x40023800

08000fe8 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{ // Strobe CHK
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin & STROBE0_Pin)
 8000ff2:	88fb      	ldrh	r3, [r7, #6]
 8000ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d00c      	beq.n	8001016 <HAL_GPIO_EXTI_Callback+0x2e>
	{
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	4835      	ldr	r0, [pc, #212]	; (80010d4 <HAL_GPIO_EXTI_Callback+0xec>)
 8001000:	f004 f9cb 	bl	800539a <HAL_GPIO_TogglePin>
		stbchk0 = 1;
 8001004:	4b34      	ldr	r3, [pc, #208]	; (80010d8 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001006:	2201      	movs	r2, #1
 8001008:	701a      	strb	r2, [r3, #0]
		stb0++;
 800100a:	4b34      	ldr	r3, [pc, #208]	; (80010dc <HAL_GPIO_EXTI_Callback+0xf4>)
 800100c:	881b      	ldrh	r3, [r3, #0]
 800100e:	3301      	adds	r3, #1
 8001010:	b29a      	uxth	r2, r3
 8001012:	4b32      	ldr	r3, [pc, #200]	; (80010dc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001014:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE1_Pin)
 8001016:	88fb      	ldrh	r3, [r7, #6]
 8001018:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800101c:	2b00      	cmp	r3, #0
 800101e:	d00c      	beq.n	800103a <HAL_GPIO_EXTI_Callback+0x52>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001020:	2180      	movs	r1, #128	; 0x80
 8001022:	482c      	ldr	r0, [pc, #176]	; (80010d4 <HAL_GPIO_EXTI_Callback+0xec>)
 8001024:	f004 f9b9 	bl	800539a <HAL_GPIO_TogglePin>
		stbchk1 = 1;
 8001028:	4b2d      	ldr	r3, [pc, #180]	; (80010e0 <HAL_GPIO_EXTI_Callback+0xf8>)
 800102a:	2201      	movs	r2, #1
 800102c:	701a      	strb	r2, [r3, #0]
		stb1++;
 800102e:	4b2d      	ldr	r3, [pc, #180]	; (80010e4 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001030:	881b      	ldrh	r3, [r3, #0]
 8001032:	3301      	adds	r3, #1
 8001034:	b29a      	uxth	r2, r3
 8001036:	4b2b      	ldr	r3, [pc, #172]	; (80010e4 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001038:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE2_Pin)
 800103a:	88fb      	ldrh	r3, [r7, #6]
 800103c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001040:	2b00      	cmp	r3, #0
 8001042:	d008      	beq.n	8001056 <HAL_GPIO_EXTI_Callback+0x6e>
	{
		//HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
		stbchk2 = 1;
 8001044:	4b28      	ldr	r3, [pc, #160]	; (80010e8 <HAL_GPIO_EXTI_Callback+0x100>)
 8001046:	2201      	movs	r2, #1
 8001048:	701a      	strb	r2, [r3, #0]
		stb2++;
 800104a:	4b28      	ldr	r3, [pc, #160]	; (80010ec <HAL_GPIO_EXTI_Callback+0x104>)
 800104c:	881b      	ldrh	r3, [r3, #0]
 800104e:	3301      	adds	r3, #1
 8001050:	b29a      	uxth	r2, r3
 8001052:	4b26      	ldr	r3, [pc, #152]	; (80010ec <HAL_GPIO_EXTI_Callback+0x104>)
 8001054:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE3_Pin)
 8001056:	88fb      	ldrh	r3, [r7, #6]
 8001058:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800105c:	2b00      	cmp	r3, #0
 800105e:	d008      	beq.n	8001072 <HAL_GPIO_EXTI_Callback+0x8a>
	{
		stbchk3 = 1;
 8001060:	4b23      	ldr	r3, [pc, #140]	; (80010f0 <HAL_GPIO_EXTI_Callback+0x108>)
 8001062:	2201      	movs	r2, #1
 8001064:	701a      	strb	r2, [r3, #0]
		stb3++;
 8001066:	4b23      	ldr	r3, [pc, #140]	; (80010f4 <HAL_GPIO_EXTI_Callback+0x10c>)
 8001068:	881b      	ldrh	r3, [r3, #0]
 800106a:	3301      	adds	r3, #1
 800106c:	b29a      	uxth	r2, r3
 800106e:	4b21      	ldr	r3, [pc, #132]	; (80010f4 <HAL_GPIO_EXTI_Callback+0x10c>)
 8001070:	801a      	strh	r2, [r3, #0]
	 {
	 stb_all++;
	 HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, SET);
	 }
	 */
	if ((stbchk0 == 1 && stbchk1) == 1 || (stbchk2 == 1 && stbchk3 == 1)) // if (stbchk0 == 1 && stbchk1 == 1 && stbchk2 == 1 && stbchk3 == 1)
 8001072:	4b19      	ldr	r3, [pc, #100]	; (80010d8 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d105      	bne.n	8001086 <HAL_GPIO_EXTI_Callback+0x9e>
 800107a:	4b19      	ldr	r3, [pc, #100]	; (80010e0 <HAL_GPIO_EXTI_Callback+0xf8>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <HAL_GPIO_EXTI_Callback+0x9e>
 8001082:	2301      	movs	r3, #1
 8001084:	e000      	b.n	8001088 <HAL_GPIO_EXTI_Callback+0xa0>
 8001086:	2300      	movs	r3, #0
 8001088:	2b01      	cmp	r3, #1
 800108a:	d007      	beq.n	800109c <HAL_GPIO_EXTI_Callback+0xb4>
 800108c:	4b16      	ldr	r3, [pc, #88]	; (80010e8 <HAL_GPIO_EXTI_Callback+0x100>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d11a      	bne.n	80010ca <HAL_GPIO_EXTI_Callback+0xe2>
 8001094:	4b16      	ldr	r3, [pc, #88]	; (80010f0 <HAL_GPIO_EXTI_Callback+0x108>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b01      	cmp	r3, #1
 800109a:	d116      	bne.n	80010ca <HAL_GPIO_EXTI_Callback+0xe2>
	{
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800109c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010a0:	480c      	ldr	r0, [pc, #48]	; (80010d4 <HAL_GPIO_EXTI_Callback+0xec>)
 80010a2:	f004 f97a 	bl	800539a <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_SET);
 80010a6:	2201      	movs	r2, #1
 80010a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010ac:	4812      	ldr	r0, [pc, #72]	; (80010f8 <HAL_GPIO_EXTI_Callback+0x110>)
 80010ae:	f004 f95c 	bl	800536a <HAL_GPIO_WritePin>
		stbchk0 = 0;
 80010b2:	4b09      	ldr	r3, [pc, #36]	; (80010d8 <HAL_GPIO_EXTI_Callback+0xf0>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	701a      	strb	r2, [r3, #0]
		stbchk1 = 0;
 80010b8:	4b09      	ldr	r3, [pc, #36]	; (80010e0 <HAL_GPIO_EXTI_Callback+0xf8>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	701a      	strb	r2, [r3, #0]
		stbchk2 = 0;
 80010be:	4b0a      	ldr	r3, [pc, #40]	; (80010e8 <HAL_GPIO_EXTI_Callback+0x100>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	701a      	strb	r2, [r3, #0]
		stbchk3 = 0;
 80010c4:	4b0a      	ldr	r3, [pc, #40]	; (80010f0 <HAL_GPIO_EXTI_Callback+0x108>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	701a      	strb	r2, [r3, #0]
	}
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40020400 	.word	0x40020400
 80010d8:	20000e44 	.word	0x20000e44
 80010dc:	20000c14 	.word	0x20000c14
 80010e0:	200008f0 	.word	0x200008f0
 80010e4:	200007e2 	.word	0x200007e2
 80010e8:	20000fe0 	.word	0x20000fe0
 80010ec:	20000738 	.word	0x20000738
 80010f0:	200007e0 	.word	0x200007e0
 80010f4:	20000e46 	.word	0x20000e46
 80010f8:	40021000 	.word	0x40021000

080010fc <CAN_Transmit>:

void CAN_Transmit(int data)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
	TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 8001104:	4809      	ldr	r0, [pc, #36]	; (800112c <CAN_Transmit+0x30>)
 8001106:	f002 fc2f 	bl	8003968 <HAL_CAN_GetTxMailboxesFreeLevel>
 800110a:	4602      	mov	r2, r0
 800110c:	4b08      	ldr	r3, [pc, #32]	; (8001130 <CAN_Transmit+0x34>)
 800110e:	601a      	str	r2, [r3, #0]
	TxData[0] = data;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	b2da      	uxtb	r2, r3
 8001114:	4b07      	ldr	r3, [pc, #28]	; (8001134 <CAN_Transmit+0x38>)
 8001116:	701a      	strb	r2, [r3, #0]
	HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailBox);
 8001118:	4b05      	ldr	r3, [pc, #20]	; (8001130 <CAN_Transmit+0x34>)
 800111a:	4a06      	ldr	r2, [pc, #24]	; (8001134 <CAN_Transmit+0x38>)
 800111c:	4906      	ldr	r1, [pc, #24]	; (8001138 <CAN_Transmit+0x3c>)
 800111e:	4803      	ldr	r0, [pc, #12]	; (800112c <CAN_Transmit+0x30>)
 8001120:	f002 fb48 	bl	80037b4 <HAL_CAN_AddTxMessage>
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20000f14 	.word	0x20000f14
 8001130:	2000077c 	.word	0x2000077c
 8001134:	20000b84 	.word	0x20000b84
 8001138:	20000f3c 	.word	0x20000f3c

0800113c <ADC_Print>:
	LL_TIM_ClearFlag_UPDATE(TIM3);
	LL_TIM_EnableCounter(TIM3);
}

void ADC_Print()
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcValue, 4);
 8001142:	2204      	movs	r2, #4
 8001144:	491d      	ldr	r1, [pc, #116]	; (80011bc <ADC_Print+0x80>)
 8001146:	481e      	ldr	r0, [pc, #120]	; (80011c0 <ADC_Print+0x84>)
 8001148:	f001 fd10 	bl	8002b6c <HAL_ADC_Start_DMA>
	for (int i = 0; i < 4; i++)
 800114c:	2300      	movs	r3, #0
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	e008      	b.n	8001164 <ADC_Print+0x28>
	{
		HAL_DMA_PollForTransfer(&hdma_adc1, HAL_DMA_FULL_TRANSFER, 1000);
 8001152:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001156:	2100      	movs	r1, #0
 8001158:	481a      	ldr	r0, [pc, #104]	; (80011c4 <ADC_Print+0x88>)
 800115a:	f003 f92a 	bl	80043b2 <HAL_DMA_PollForTransfer>
	for (int i = 0; i < 4; i++)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	3301      	adds	r3, #1
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2b03      	cmp	r3, #3
 8001168:	ddf3      	ble.n	8001152 <ADC_Print+0x16>
	}
	HAL_ADC_Stop_DMA(&hadc1);
 800116a:	4815      	ldr	r0, [pc, #84]	; (80011c0 <ADC_Print+0x84>)
 800116c:	f001 fddc 	bl	8002d28 <HAL_ADC_Stop_DMA>
	switch (setcdsvalue)
 8001170:	4b15      	ldr	r3, [pc, #84]	; (80011c8 <ADC_Print+0x8c>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	3b01      	subs	r3, #1
 8001176:	2b03      	cmp	r3, #3
 8001178:	d80a      	bhi.n	8001190 <ADC_Print+0x54>
 800117a:	a201      	add	r2, pc, #4	; (adr r2, 8001180 <ADC_Print+0x44>)
 800117c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001180:	080011a3 	.word	0x080011a3
 8001184:	080011a3 	.word	0x080011a3
 8001188:	080011a3 	.word	0x080011a3
 800118c:	080011a3 	.word	0x080011a3
	case 4:
		break;
		sprintf(buf, "#%04d%04d%04d%04d\r\n", adcValue[0], adcValue[1],
				adcValue[2], adcValue[3]);
	default:
		sprintf(buf, "#%04d%04d\r\n", adcValue[0], adcValue[1]);
 8001190:	4b0a      	ldr	r3, [pc, #40]	; (80011bc <ADC_Print+0x80>)
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	4b09      	ldr	r3, [pc, #36]	; (80011bc <ADC_Print+0x80>)
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	490c      	ldr	r1, [pc, #48]	; (80011cc <ADC_Print+0x90>)
 800119a:	480d      	ldr	r0, [pc, #52]	; (80011d0 <ADC_Print+0x94>)
 800119c:	f00d fe38 	bl	800ee10 <siprintf>
		break;
 80011a0:	e000      	b.n	80011a4 <ADC_Print+0x68>
		break;
 80011a2:	bf00      	nop
	}
	CDC_Transmit_FS((uint8_t*) buf, strlen(buf));
 80011a4:	480a      	ldr	r0, [pc, #40]	; (80011d0 <ADC_Print+0x94>)
 80011a6:	f7ff f80f 	bl	80001c8 <strlen>
 80011aa:	4603      	mov	r3, r0
 80011ac:	4619      	mov	r1, r3
 80011ae:	4808      	ldr	r0, [pc, #32]	; (80011d0 <ADC_Print+0x94>)
 80011b0:	f00c fca2 	bl	800daf8 <CDC_Transmit_FS>
}
 80011b4:	bf00      	nop
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	20000fd0 	.word	0x20000fd0
 80011c0:	200007e4 	.word	0x200007e4
 80011c4:	20000890 	.word	0x20000890
 80011c8:	200007e1 	.word	0x200007e1
 80011cc:	080105b0 	.word	0x080105b0
 80011d0:	20000e48 	.word	0x20000e48

080011d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	WheelParam wP;
	memcpy(&wP, (void*) (BACKUP_FLASH_ADDR), sizeof(WheelParam));
 80011da:	4b48      	ldr	r3, [pc, #288]	; (80012fc <main+0x128>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	607b      	str	r3, [r7, #4]

	stb0 = 0;
 80011e0:	4b47      	ldr	r3, [pc, #284]	; (8001300 <main+0x12c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	801a      	strh	r2, [r3, #0]
	stb1 = 0;
 80011e6:	4b47      	ldr	r3, [pc, #284]	; (8001304 <main+0x130>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	801a      	strh	r2, [r3, #0]
	stb2 = 0;
 80011ec:	4b46      	ldr	r3, [pc, #280]	; (8001308 <main+0x134>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	801a      	strh	r2, [r3, #0]
	stb3 = 0;
 80011f2:	4b46      	ldr	r3, [pc, #280]	; (800130c <main+0x138>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	801a      	strh	r2, [r3, #0]
	stb_all = 0;
 80011f8:	4b45      	ldr	r3, [pc, #276]	; (8001310 <main+0x13c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011fe:	f001 faa1 	bl	8002744 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001202:	f000 f89d 	bl	8001340 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001206:	f000 fb69 	bl	80018dc <MX_GPIO_Init>
  MX_DMA_Init();
 800120a:	f000 fb09 	bl	8001820 <MX_DMA_Init>
  MX_USART3_UART_Init();
 800120e:	f000 fadd 	bl	80017cc <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 8001212:	f00c f945 	bl	800d4a0 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8001216:	f000 fa17 	bl	8001648 <MX_TIM3_Init>
  MX_ADC1_Init();
 800121a:	f000 f8d9 	bl	80013d0 <MX_ADC1_Init>
  MX_SDIO_SD_Init();
 800121e:	f000 f9bd 	bl	800159c <MX_SDIO_SD_Init>
  MX_TIM8_Init();
 8001222:	f000 fa51 	bl	80016c8 <MX_TIM8_Init>
  MX_FATFS_Init();
 8001226:	f00a fb5f 	bl	800b8e8 <MX_FATFS_Init>
  MX_SPI2_Init();
 800122a:	f000 f9d7 	bl	80015dc <MX_SPI2_Init>
  MX_CAN1_Init();
 800122e:	f000 f94b 	bl	80014c8 <MX_CAN1_Init>
  MX_USART2_UART_Init();
 8001232:	f000 faa1 	bl	8001778 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM3);
 8001236:	4837      	ldr	r0, [pc, #220]	; (8001314 <main+0x140>)
 8001238:	f7ff feae 	bl	8000f98 <LL_TIM_EnableIT_UPDATE>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_1); // DMI TIMER
 800123c:	2100      	movs	r1, #0
 800123e:	4836      	ldr	r0, [pc, #216]	; (8001318 <main+0x144>)
 8001240:	f007 fcf3 	bl	8008c2a <HAL_TIM_Encoder_Start>
	//udp_echoserver_init(); // UDP

	HAL_CAN_Start(&hcan1); // CANBUS
 8001244:	4835      	ldr	r0, [pc, #212]	; (800131c <main+0x148>)
 8001246:	f002 fa71 	bl	800372c <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800124a:	2102      	movs	r1, #2
 800124c:	4833      	ldr	r0, [pc, #204]	; (800131c <main+0x148>)
 800124e:	f002 fbbf 	bl	80039d0 <HAL_CAN_ActivateNotification>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	UFlag = 0;
 8001252:	4b33      	ldr	r3, [pc, #204]	; (8001320 <main+0x14c>)
 8001254:	2200      	movs	r2, #0
 8001256:	701a      	strb	r2, [r3, #0]
	bFlag = 0;
 8001258:	4b32      	ldr	r3, [pc, #200]	; (8001324 <main+0x150>)
 800125a:	2200      	movs	r2, #0
 800125c:	701a      	strb	r2, [r3, #0]

	while (1)
	{
		// MX_LWIP_Process();
		// UDP_INPUT();
		switch (UFlag)
 800125e:	4b30      	ldr	r3, [pc, #192]	; (8001320 <main+0x14c>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	2b01      	cmp	r3, #1
 8001264:	d11b      	bne.n	800129e <main+0xca>
		{
		/* Key board Input */
		case 1:
			CDC_Transmit_FS((uint8_t*) "Input EncoderTargetCount\r\n", 26);
 8001266:	211a      	movs	r1, #26
 8001268:	482f      	ldr	r0, [pc, #188]	; (8001328 <main+0x154>)
 800126a:	f00c fc45 	bl	800daf8 <CDC_Transmit_FS>
			while (!EnterFlag)
 800126e:	bf00      	nop
 8001270:	4b2e      	ldr	r3, [pc, #184]	; (800132c <main+0x158>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d0fb      	beq.n	8001270 <main+0x9c>
			{
			}
			EnterFlag = 0;
 8001278:	4b2c      	ldr	r3, [pc, #176]	; (800132c <main+0x158>)
 800127a:	2200      	movs	r2, #0
 800127c:	701a      	strb	r2, [r3, #0]
			encoderval = atoi(URxbuf);
 800127e:	482c      	ldr	r0, [pc, #176]	; (8001330 <main+0x15c>)
 8001280:	f00d f87a 	bl	800e378 <atoi>
 8001284:	4602      	mov	r2, r0
 8001286:	4b2b      	ldr	r3, [pc, #172]	; (8001334 <main+0x160>)
 8001288:	601a      	str	r2, [r3, #0]
			wP.encoderTargetCount = encoderval;
 800128a:	4b2a      	ldr	r3, [pc, #168]	; (8001334 <main+0x160>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	607b      	str	r3, [r7, #4]
			UFlag = 0;
 8001290:	4b23      	ldr	r3, [pc, #140]	; (8001320 <main+0x14c>)
 8001292:	2200      	movs	r2, #0
 8001294:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 8001296:	4b23      	ldr	r3, [pc, #140]	; (8001324 <main+0x150>)
 8001298:	2200      	movs	r2, #0
 800129a:	701a      	strb	r2, [r3, #0]
			break;
 800129c:	e002      	b.n	80012a4 <main+0xd0>
		default:
			UFlag = 0;
 800129e:	4b20      	ldr	r3, [pc, #128]	; (8001320 <main+0x14c>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	701a      	strb	r2, [r3, #0]
		}

		if (bFlag == 1)
 80012a4:	4b1f      	ldr	r3, [pc, #124]	; (8001324 <main+0x150>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d0d8      	beq.n	800125e <main+0x8a>
		{
			A_PLS_CNT = TIM8->CNT;
 80012ac:	4b22      	ldr	r3, [pc, #136]	; (8001338 <main+0x164>)
 80012ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b0:	461a      	mov	r2, r3
 80012b2:	4b22      	ldr	r3, [pc, #136]	; (800133c <main+0x168>)
 80012b4:	601a      	str	r2, [r3, #0]

			// CW CODE
			if (A_PLS_CNT >= wP.encoderTargetCount && A_PLS_CNT < 65500)
 80012b6:	687a      	ldr	r2, [r7, #4]
 80012b8:	4b20      	ldr	r3, [pc, #128]	; (800133c <main+0x168>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	429a      	cmp	r2, r3
 80012be:	dc0b      	bgt.n	80012d8 <main+0x104>
 80012c0:	4b1e      	ldr	r3, [pc, #120]	; (800133c <main+0x168>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f64f 72db 	movw	r2, #65499	; 0xffdb
 80012c8:	4293      	cmp	r3, r2
 80012ca:	dc05      	bgt.n	80012d8 <main+0x104>
			{
				TIM8->CNT = 0;
 80012cc:	4b1a      	ldr	r3, [pc, #104]	; (8001338 <main+0x164>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	625a      	str	r2, [r3, #36]	; 0x24
				ADC_Print();
 80012d2:	f7ff ff33 	bl	800113c <ADC_Print>
 80012d6:	e00f      	b.n	80012f8 <main+0x124>
				//DSLR_Action(); // Driver Control
			}
			else if (A_PLS_CNT <= 0 || A_PLS_CNT > 65500)
 80012d8:	4b18      	ldr	r3, [pc, #96]	; (800133c <main+0x168>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	dd05      	ble.n	80012ec <main+0x118>
 80012e0:	4b16      	ldr	r3, [pc, #88]	; (800133c <main+0x168>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 80012e8:	4293      	cmp	r3, r2
 80012ea:	ddb8      	ble.n	800125e <main+0x8a>
			{
				A_PLS_CNT = 0;
 80012ec:	4b13      	ldr	r3, [pc, #76]	; (800133c <main+0x168>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
				//B_PLS_CNT = 0;
				TIM8->CNT = 0;
 80012f2:	4b11      	ldr	r3, [pc, #68]	; (8001338 <main+0x164>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	625a      	str	r2, [r3, #36]	; 0x24
		switch (UFlag)
 80012f8:	e7b1      	b.n	800125e <main+0x8a>
 80012fa:	bf00      	nop
 80012fc:	080e0000 	.word	0x080e0000
 8001300:	20000c14 	.word	0x20000c14
 8001304:	200007e2 	.word	0x200007e2
 8001308:	20000738 	.word	0x20000738
 800130c:	20000e46 	.word	0x20000e46
 8001310:	20000b8c 	.word	0x20000b8c
 8001314:	40000400 	.word	0x40000400
 8001318:	200006f0 	.word	0x200006f0
 800131c:	20000f14 	.word	0x20000f14
 8001320:	20000461 	.word	0x20000461
 8001324:	20000460 	.word	0x20000460
 8001328:	080105bc 	.word	0x080105bc
 800132c:	20000462 	.word	0x20000462
 8001330:	20001730 	.word	0x20001730
 8001334:	20000464 	.word	0x20000464
 8001338:	40010400 	.word	0x40010400
 800133c:	20000458 	.word	0x20000458

08001340 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b092      	sub	sp, #72	; 0x48
 8001344:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001346:	f107 0318 	add.w	r3, r7, #24
 800134a:	2230      	movs	r2, #48	; 0x30
 800134c:	2100      	movs	r1, #0
 800134e:	4618      	mov	r0, r3
 8001350:	f00d f850 	bl	800e3f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001354:	1d3b      	adds	r3, r7, #4
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
 800135c:	609a      	str	r2, [r3, #8]
 800135e:	60da      	str	r2, [r3, #12]
 8001360:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001362:	2302      	movs	r3, #2
 8001364:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001366:	2301      	movs	r3, #1
 8001368:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800136a:	2310      	movs	r3, #16
 800136c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800136e:	2302      	movs	r3, #2
 8001370:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001372:	2300      	movs	r3, #0
 8001374:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 13;
 8001376:	230d      	movs	r3, #13
 8001378:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 195;
 800137a:	23c3      	movs	r3, #195	; 0xc3
 800137c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800137e:	2302      	movs	r3, #2
 8001380:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8001382:	2305      	movs	r3, #5
 8001384:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001386:	f107 0318 	add.w	r3, r7, #24
 800138a:	4618      	mov	r0, r3
 800138c:	f005 f98c 	bl	80066a8 <HAL_RCC_OscConfig>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8001396:	f000 fbf9 	bl	8001b8c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800139a:	230f      	movs	r3, #15
 800139c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800139e:	2302      	movs	r3, #2
 80013a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013a2:	2300      	movs	r3, #0
 80013a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013a6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80013aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013b0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	2103      	movs	r1, #3
 80013b6:	4618      	mov	r0, r3
 80013b8:	f005 fbc6 	bl	8006b48 <HAL_RCC_ClockConfig>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <SystemClock_Config+0x86>
  {
    Error_Handler();
 80013c2:	f000 fbe3 	bl	8001b8c <Error_Handler>
  }
}
 80013c6:	bf00      	nop
 80013c8:	3748      	adds	r7, #72	; 0x48
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
	...

080013d0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013d6:	463b      	mov	r3, r7
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80013e2:	4b36      	ldr	r3, [pc, #216]	; (80014bc <MX_ADC1_Init+0xec>)
 80013e4:	4a36      	ldr	r2, [pc, #216]	; (80014c0 <MX_ADC1_Init+0xf0>)
 80013e6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80013e8:	4b34      	ldr	r3, [pc, #208]	; (80014bc <MX_ADC1_Init+0xec>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80013ee:	4b33      	ldr	r3, [pc, #204]	; (80014bc <MX_ADC1_Init+0xec>)
 80013f0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80013f4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80013f6:	4b31      	ldr	r3, [pc, #196]	; (80014bc <MX_ADC1_Init+0xec>)
 80013f8:	2201      	movs	r2, #1
 80013fa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013fc:	4b2f      	ldr	r3, [pc, #188]	; (80014bc <MX_ADC1_Init+0xec>)
 80013fe:	2200      	movs	r2, #0
 8001400:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001402:	4b2e      	ldr	r3, [pc, #184]	; (80014bc <MX_ADC1_Init+0xec>)
 8001404:	2200      	movs	r2, #0
 8001406:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800140a:	4b2c      	ldr	r3, [pc, #176]	; (80014bc <MX_ADC1_Init+0xec>)
 800140c:	2200      	movs	r2, #0
 800140e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001410:	4b2a      	ldr	r3, [pc, #168]	; (80014bc <MX_ADC1_Init+0xec>)
 8001412:	4a2c      	ldr	r2, [pc, #176]	; (80014c4 <MX_ADC1_Init+0xf4>)
 8001414:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001416:	4b29      	ldr	r3, [pc, #164]	; (80014bc <MX_ADC1_Init+0xec>)
 8001418:	2200      	movs	r2, #0
 800141a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 800141c:	4b27      	ldr	r3, [pc, #156]	; (80014bc <MX_ADC1_Init+0xec>)
 800141e:	2204      	movs	r2, #4
 8001420:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001422:	4b26      	ldr	r3, [pc, #152]	; (80014bc <MX_ADC1_Init+0xec>)
 8001424:	2200      	movs	r2, #0
 8001426:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800142a:	4b24      	ldr	r3, [pc, #144]	; (80014bc <MX_ADC1_Init+0xec>)
 800142c:	2201      	movs	r2, #1
 800142e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001430:	4822      	ldr	r0, [pc, #136]	; (80014bc <MX_ADC1_Init+0xec>)
 8001432:	f001 fa17 	bl	8002864 <HAL_ADC_Init>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800143c:	f000 fba6 	bl	8001b8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001440:	2303      	movs	r3, #3
 8001442:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001444:	2301      	movs	r3, #1
 8001446:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001448:	2300      	movs	r3, #0
 800144a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800144c:	463b      	mov	r3, r7
 800144e:	4619      	mov	r1, r3
 8001450:	481a      	ldr	r0, [pc, #104]	; (80014bc <MX_ADC1_Init+0xec>)
 8001452:	f001 fcdf 	bl	8002e14 <HAL_ADC_ConfigChannel>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800145c:	f000 fb96 	bl	8001b8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001460:	2304      	movs	r3, #4
 8001462:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001464:	2302      	movs	r3, #2
 8001466:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001468:	463b      	mov	r3, r7
 800146a:	4619      	mov	r1, r3
 800146c:	4813      	ldr	r0, [pc, #76]	; (80014bc <MX_ADC1_Init+0xec>)
 800146e:	f001 fcd1 	bl	8002e14 <HAL_ADC_ConfigChannel>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001478:	f000 fb88 	bl	8001b8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800147c:	2305      	movs	r3, #5
 800147e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001480:	2303      	movs	r3, #3
 8001482:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001484:	463b      	mov	r3, r7
 8001486:	4619      	mov	r1, r3
 8001488:	480c      	ldr	r0, [pc, #48]	; (80014bc <MX_ADC1_Init+0xec>)
 800148a:	f001 fcc3 	bl	8002e14 <HAL_ADC_ConfigChannel>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001494:	f000 fb7a 	bl	8001b8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001498:	2306      	movs	r3, #6
 800149a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800149c:	2304      	movs	r3, #4
 800149e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014a0:	463b      	mov	r3, r7
 80014a2:	4619      	mov	r1, r3
 80014a4:	4805      	ldr	r0, [pc, #20]	; (80014bc <MX_ADC1_Init+0xec>)
 80014a6:	f001 fcb5 	bl	8002e14 <HAL_ADC_ConfigChannel>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80014b0:	f000 fb6c 	bl	8001b8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014b4:	bf00      	nop
 80014b6:	3710      	adds	r7, #16
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	200007e4 	.word	0x200007e4
 80014c0:	40012000 	.word	0x40012000
 80014c4:	0f000001 	.word	0x0f000001

080014c8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08a      	sub	sp, #40	; 0x28
 80014cc:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80014ce:	4b30      	ldr	r3, [pc, #192]	; (8001590 <MX_CAN1_Init+0xc8>)
 80014d0:	4a30      	ldr	r2, [pc, #192]	; (8001594 <MX_CAN1_Init+0xcc>)
 80014d2:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 80014d4:	4b2e      	ldr	r3, [pc, #184]	; (8001590 <MX_CAN1_Init+0xc8>)
 80014d6:	2203      	movs	r2, #3
 80014d8:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80014da:	4b2d      	ldr	r3, [pc, #180]	; (8001590 <MX_CAN1_Init+0xc8>)
 80014dc:	2200      	movs	r2, #0
 80014de:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80014e0:	4b2b      	ldr	r3, [pc, #172]	; (8001590 <MX_CAN1_Init+0xc8>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 80014e6:	4b2a      	ldr	r3, [pc, #168]	; (8001590 <MX_CAN1_Init+0xc8>)
 80014e8:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 80014ec:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80014ee:	4b28      	ldr	r3, [pc, #160]	; (8001590 <MX_CAN1_Init+0xc8>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80014f4:	4b26      	ldr	r3, [pc, #152]	; (8001590 <MX_CAN1_Init+0xc8>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80014fa:	4b25      	ldr	r3, [pc, #148]	; (8001590 <MX_CAN1_Init+0xc8>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001500:	4b23      	ldr	r3, [pc, #140]	; (8001590 <MX_CAN1_Init+0xc8>)
 8001502:	2200      	movs	r2, #0
 8001504:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001506:	4b22      	ldr	r3, [pc, #136]	; (8001590 <MX_CAN1_Init+0xc8>)
 8001508:	2200      	movs	r2, #0
 800150a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800150c:	4b20      	ldr	r3, [pc, #128]	; (8001590 <MX_CAN1_Init+0xc8>)
 800150e:	2200      	movs	r2, #0
 8001510:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001512:	4b1f      	ldr	r3, [pc, #124]	; (8001590 <MX_CAN1_Init+0xc8>)
 8001514:	2200      	movs	r2, #0
 8001516:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001518:	481d      	ldr	r0, [pc, #116]	; (8001590 <MX_CAN1_Init+0xc8>)
 800151a:	f001 ff2c 	bl	8003376 <HAL_CAN_Init>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001524:	f000 fb32 	bl	8001b8c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
	sFilterConfig.FilterBank = 0;
 8001528:	2300      	movs	r3, #0
 800152a:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800152c:	2300      	movs	r3, #0
 800152e:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001530:	2301      	movs	r3, #1
 8001532:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000 << 5;
 8001534:	2300      	movs	r3, #0
 8001536:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8001538:	2300      	movs	r3, #0
 800153a:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000 << 5;
 800153c:	2300      	movs	r3, #0
 800153e:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8001540:	2300      	movs	r3, #0
 8001542:	60fb      	str	r3, [r7, #12]
	//sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
	sFilterConfig.FilterFIFOAssignment = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8001548:	2301      	movs	r3, #1
 800154a:	623b      	str	r3, [r7, #32]
	//sFilterConfig.SlaveStartFilterBank = 14;
	sFilterConfig.SlaveStartFilterBank = 0;
 800154c:	2300      	movs	r3, #0
 800154e:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8001550:	463b      	mov	r3, r7
 8001552:	4619      	mov	r1, r3
 8001554:	480e      	ldr	r0, [pc, #56]	; (8001590 <MX_CAN1_Init+0xc8>)
 8001556:	f002 f809 	bl	800356c <HAL_CAN_ConfigFilter>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_CAN1_Init+0x9c>
	{
		/* Filter configuration Error */
		Error_Handler();
 8001560:	f000 fb14 	bl	8001b8c <Error_Handler>
	}

	/*##-5- Configure Transmission process #####################################*/
	TxHeader.StdId = 0x01;
 8001564:	4b0c      	ldr	r3, [pc, #48]	; (8001598 <MX_CAN1_Init+0xd0>)
 8001566:	2201      	movs	r2, #1
 8001568:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId = 0x01;
 800156a:	4b0b      	ldr	r3, [pc, #44]	; (8001598 <MX_CAN1_Init+0xd0>)
 800156c:	2201      	movs	r2, #1
 800156e:	605a      	str	r2, [r3, #4]
	TxHeader.RTR = CAN_RTR_DATA;
 8001570:	4b09      	ldr	r3, [pc, #36]	; (8001598 <MX_CAN1_Init+0xd0>)
 8001572:	2200      	movs	r2, #0
 8001574:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;
 8001576:	4b08      	ldr	r3, [pc, #32]	; (8001598 <MX_CAN1_Init+0xd0>)
 8001578:	2200      	movs	r2, #0
 800157a:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 800157c:	4b06      	ldr	r3, [pc, #24]	; (8001598 <MX_CAN1_Init+0xd0>)
 800157e:	2208      	movs	r2, #8
 8001580:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8001582:	4b05      	ldr	r3, [pc, #20]	; (8001598 <MX_CAN1_Init+0xd0>)
 8001584:	2200      	movs	r2, #0
 8001586:	751a      	strb	r2, [r3, #20]
  /* USER CODE END CAN1_Init 2 */

}
 8001588:	bf00      	nop
 800158a:	3728      	adds	r7, #40	; 0x28
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	20000f14 	.word	0x20000f14
 8001594:	40006400 	.word	0x40006400
 8001598:	20000f3c 	.word	0x20000f3c

0800159c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80015a0:	4b0c      	ldr	r3, [pc, #48]	; (80015d4 <MX_SDIO_SD_Init+0x38>)
 80015a2:	4a0d      	ldr	r2, [pc, #52]	; (80015d8 <MX_SDIO_SD_Init+0x3c>)
 80015a4:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80015a6:	4b0b      	ldr	r3, [pc, #44]	; (80015d4 <MX_SDIO_SD_Init+0x38>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80015ac:	4b09      	ldr	r3, [pc, #36]	; (80015d4 <MX_SDIO_SD_Init+0x38>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80015b2:	4b08      	ldr	r3, [pc, #32]	; (80015d4 <MX_SDIO_SD_Init+0x38>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80015b8:	4b06      	ldr	r3, [pc, #24]	; (80015d4 <MX_SDIO_SD_Init+0x38>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80015be:	4b05      	ldr	r3, [pc, #20]	; (80015d4 <MX_SDIO_SD_Init+0x38>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 1;
 80015c4:	4b03      	ldr	r3, [pc, #12]	; (80015d4 <MX_SDIO_SD_Init+0x38>)
 80015c6:	2201      	movs	r2, #1
 80015c8:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 80015ca:	bf00      	nop
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	20000b90 	.word	0x20000b90
 80015d8:	40012c00 	.word	0x40012c00

080015dc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80015e0:	4b17      	ldr	r3, [pc, #92]	; (8001640 <MX_SPI2_Init+0x64>)
 80015e2:	4a18      	ldr	r2, [pc, #96]	; (8001644 <MX_SPI2_Init+0x68>)
 80015e4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80015e6:	4b16      	ldr	r3, [pc, #88]	; (8001640 <MX_SPI2_Init+0x64>)
 80015e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015ec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80015ee:	4b14      	ldr	r3, [pc, #80]	; (8001640 <MX_SPI2_Init+0x64>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80015f4:	4b12      	ldr	r3, [pc, #72]	; (8001640 <MX_SPI2_Init+0x64>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015fa:	4b11      	ldr	r3, [pc, #68]	; (8001640 <MX_SPI2_Init+0x64>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001600:	4b0f      	ldr	r3, [pc, #60]	; (8001640 <MX_SPI2_Init+0x64>)
 8001602:	2200      	movs	r2, #0
 8001604:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001606:	4b0e      	ldr	r3, [pc, #56]	; (8001640 <MX_SPI2_Init+0x64>)
 8001608:	f44f 7200 	mov.w	r2, #512	; 0x200
 800160c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800160e:	4b0c      	ldr	r3, [pc, #48]	; (8001640 <MX_SPI2_Init+0x64>)
 8001610:	2200      	movs	r2, #0
 8001612:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001614:	4b0a      	ldr	r3, [pc, #40]	; (8001640 <MX_SPI2_Init+0x64>)
 8001616:	2200      	movs	r2, #0
 8001618:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800161a:	4b09      	ldr	r3, [pc, #36]	; (8001640 <MX_SPI2_Init+0x64>)
 800161c:	2200      	movs	r2, #0
 800161e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001620:	4b07      	ldr	r3, [pc, #28]	; (8001640 <MX_SPI2_Init+0x64>)
 8001622:	2200      	movs	r2, #0
 8001624:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001626:	4b06      	ldr	r3, [pc, #24]	; (8001640 <MX_SPI2_Init+0x64>)
 8001628:	220a      	movs	r2, #10
 800162a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800162c:	4804      	ldr	r0, [pc, #16]	; (8001640 <MX_SPI2_Init+0x64>)
 800162e:	f007 f8af 	bl	8008790 <HAL_SPI_Init>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001638:	f000 faa8 	bl	8001b8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800163c:	bf00      	nop
 800163e:	bd80      	pop	{r7, pc}
 8001640:	20000698 	.word	0x20000698
 8001644:	40003800 	.word	0x40003800

08001648 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b086      	sub	sp, #24
 800164c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800164e:	1d3b      	adds	r3, r7, #4
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	605a      	str	r2, [r3, #4]
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	60da      	str	r2, [r3, #12]
 800165a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 800165c:	2002      	movs	r0, #2
 800165e:	f7ff fcab 	bl	8000fb8 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 8001662:	f7ff fbcf 	bl	8000e04 <__NVIC_GetPriorityGrouping>
 8001666:	4603      	mov	r3, r0
 8001668:	2200      	movs	r2, #0
 800166a:	2101      	movs	r1, #1
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff fc1d 	bl	8000eac <NVIC_EncodePriority>
 8001672:	4603      	mov	r3, r0
 8001674:	4619      	mov	r1, r3
 8001676:	201d      	movs	r0, #29
 8001678:	f7ff fbee 	bl	8000e58 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 800167c:	201d      	movs	r0, #29
 800167e:	f7ff fbcf 	bl	8000e20 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 5999;
 8001682:	f241 736f 	movw	r3, #5999	; 0x176f
 8001686:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001688:	2300      	movs	r3, #0
 800168a:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 44;
 800168c:	232c      	movs	r3, #44	; 0x2c
 800168e:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001690:	2300      	movs	r3, #0
 8001692:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001694:	1d3b      	adds	r3, r7, #4
 8001696:	4619      	mov	r1, r3
 8001698:	480a      	ldr	r0, [pc, #40]	; (80016c4 <MX_TIM3_Init+0x7c>)
 800169a:	f008 fd8d 	bl	800a1b8 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 800169e:	4809      	ldr	r0, [pc, #36]	; (80016c4 <MX_TIM3_Init+0x7c>)
 80016a0:	f7ff fc36 	bl	8000f10 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 80016a4:	2100      	movs	r1, #0
 80016a6:	4807      	ldr	r0, [pc, #28]	; (80016c4 <MX_TIM3_Init+0x7c>)
 80016a8:	f7ff fc41 	bl	8000f2e <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80016ac:	2100      	movs	r1, #0
 80016ae:	4805      	ldr	r0, [pc, #20]	; (80016c4 <MX_TIM3_Init+0x7c>)
 80016b0:	f7ff fc51 	bl	8000f56 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 80016b4:	4803      	ldr	r0, [pc, #12]	; (80016c4 <MX_TIM3_Init+0x7c>)
 80016b6:	f7ff fc60 	bl	8000f7a <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80016ba:	bf00      	nop
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40000400 	.word	0x40000400

080016c8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08c      	sub	sp, #48	; 0x30
 80016cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80016ce:	f107 030c 	add.w	r3, r7, #12
 80016d2:	2224      	movs	r2, #36	; 0x24
 80016d4:	2100      	movs	r1, #0
 80016d6:	4618      	mov	r0, r3
 80016d8:	f00c fe8c 	bl	800e3f4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016dc:	1d3b      	adds	r3, r7, #4
 80016de:	2200      	movs	r2, #0
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80016e4:	4b22      	ldr	r3, [pc, #136]	; (8001770 <MX_TIM8_Init+0xa8>)
 80016e6:	4a23      	ldr	r2, [pc, #140]	; (8001774 <MX_TIM8_Init+0xac>)
 80016e8:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80016ea:	4b21      	ldr	r3, [pc, #132]	; (8001770 <MX_TIM8_Init+0xa8>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016f0:	4b1f      	ldr	r3, [pc, #124]	; (8001770 <MX_TIM8_Init+0xa8>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80016f6:	4b1e      	ldr	r3, [pc, #120]	; (8001770 <MX_TIM8_Init+0xa8>)
 80016f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016fc:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016fe:	4b1c      	ldr	r3, [pc, #112]	; (8001770 <MX_TIM8_Init+0xa8>)
 8001700:	2200      	movs	r2, #0
 8001702:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001704:	4b1a      	ldr	r3, [pc, #104]	; (8001770 <MX_TIM8_Init+0xa8>)
 8001706:	2200      	movs	r2, #0
 8001708:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800170a:	4b19      	ldr	r3, [pc, #100]	; (8001770 <MX_TIM8_Init+0xa8>)
 800170c:	2280      	movs	r2, #128	; 0x80
 800170e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001710:	2301      	movs	r3, #1
 8001712:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001714:	2300      	movs	r3, #0
 8001716:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001718:	2301      	movs	r3, #1
 800171a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800171c:	2300      	movs	r3, #0
 800171e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001720:	2300      	movs	r3, #0
 8001722:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001724:	2300      	movs	r3, #0
 8001726:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001728:	2301      	movs	r3, #1
 800172a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800172c:	2300      	movs	r3, #0
 800172e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001734:	f107 030c 	add.w	r3, r7, #12
 8001738:	4619      	mov	r1, r3
 800173a:	480d      	ldr	r0, [pc, #52]	; (8001770 <MX_TIM8_Init+0xa8>)
 800173c:	f007 f9cf 	bl	8008ade <HAL_TIM_Encoder_Init>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8001746:	f000 fa21 	bl	8001b8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800174a:	2300      	movs	r3, #0
 800174c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800174e:	2300      	movs	r3, #0
 8001750:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001752:	1d3b      	adds	r3, r7, #4
 8001754:	4619      	mov	r1, r3
 8001756:	4806      	ldr	r0, [pc, #24]	; (8001770 <MX_TIM8_Init+0xa8>)
 8001758:	f007 fbb6 	bl	8008ec8 <HAL_TIMEx_MasterConfigSynchronization>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8001762:	f000 fa13 	bl	8001b8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001766:	bf00      	nop
 8001768:	3730      	adds	r7, #48	; 0x30
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	200006f0 	.word	0x200006f0
 8001774:	40010400 	.word	0x40010400

08001778 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800177c:	4b11      	ldr	r3, [pc, #68]	; (80017c4 <MX_USART2_UART_Init+0x4c>)
 800177e:	4a12      	ldr	r2, [pc, #72]	; (80017c8 <MX_USART2_UART_Init+0x50>)
 8001780:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001782:	4b10      	ldr	r3, [pc, #64]	; (80017c4 <MX_USART2_UART_Init+0x4c>)
 8001784:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001788:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800178a:	4b0e      	ldr	r3, [pc, #56]	; (80017c4 <MX_USART2_UART_Init+0x4c>)
 800178c:	2200      	movs	r2, #0
 800178e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001790:	4b0c      	ldr	r3, [pc, #48]	; (80017c4 <MX_USART2_UART_Init+0x4c>)
 8001792:	2200      	movs	r2, #0
 8001794:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001796:	4b0b      	ldr	r3, [pc, #44]	; (80017c4 <MX_USART2_UART_Init+0x4c>)
 8001798:	2200      	movs	r2, #0
 800179a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800179c:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <MX_USART2_UART_Init+0x4c>)
 800179e:	220c      	movs	r2, #12
 80017a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017a2:	4b08      	ldr	r3, [pc, #32]	; (80017c4 <MX_USART2_UART_Init+0x4c>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017a8:	4b06      	ldr	r3, [pc, #24]	; (80017c4 <MX_USART2_UART_Init+0x4c>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017ae:	4805      	ldr	r0, [pc, #20]	; (80017c4 <MX_USART2_UART_Init+0x4c>)
 80017b0:	f007 fc04 	bl	8008fbc <HAL_UART_Init>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80017ba:	f000 f9e7 	bl	8001b8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20000ed4 	.word	0x20000ed4
 80017c8:	40004400 	.word	0x40004400

080017cc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80017d0:	4b11      	ldr	r3, [pc, #68]	; (8001818 <MX_USART3_UART_Init+0x4c>)
 80017d2:	4a12      	ldr	r2, [pc, #72]	; (800181c <MX_USART3_UART_Init+0x50>)
 80017d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80017d6:	4b10      	ldr	r3, [pc, #64]	; (8001818 <MX_USART3_UART_Init+0x4c>)
 80017d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017de:	4b0e      	ldr	r3, [pc, #56]	; (8001818 <MX_USART3_UART_Init+0x4c>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017e4:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <MX_USART3_UART_Init+0x4c>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80017ea:	4b0b      	ldr	r3, [pc, #44]	; (8001818 <MX_USART3_UART_Init+0x4c>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80017f0:	4b09      	ldr	r3, [pc, #36]	; (8001818 <MX_USART3_UART_Init+0x4c>)
 80017f2:	220c      	movs	r2, #12
 80017f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017f6:	4b08      	ldr	r3, [pc, #32]	; (8001818 <MX_USART3_UART_Init+0x4c>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017fc:	4b06      	ldr	r3, [pc, #24]	; (8001818 <MX_USART3_UART_Init+0x4c>)
 80017fe:	2200      	movs	r2, #0
 8001800:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001802:	4805      	ldr	r0, [pc, #20]	; (8001818 <MX_USART3_UART_Init+0x4c>)
 8001804:	f007 fbda 	bl	8008fbc <HAL_UART_Init>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800180e:	f000 f9bd 	bl	8001b8c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	2000073c 	.word	0x2000073c
 800181c:	40004800 	.word	0x40004800

08001820 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001826:	2300      	movs	r3, #0
 8001828:	607b      	str	r3, [r7, #4]
 800182a:	4b2b      	ldr	r3, [pc, #172]	; (80018d8 <MX_DMA_Init+0xb8>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182e:	4a2a      	ldr	r2, [pc, #168]	; (80018d8 <MX_DMA_Init+0xb8>)
 8001830:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001834:	6313      	str	r3, [r2, #48]	; 0x30
 8001836:	4b28      	ldr	r3, [pc, #160]	; (80018d8 <MX_DMA_Init+0xb8>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800183e:	607b      	str	r3, [r7, #4]
 8001840:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	603b      	str	r3, [r7, #0]
 8001846:	4b24      	ldr	r3, [pc, #144]	; (80018d8 <MX_DMA_Init+0xb8>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	4a23      	ldr	r2, [pc, #140]	; (80018d8 <MX_DMA_Init+0xb8>)
 800184c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001850:	6313      	str	r3, [r2, #48]	; 0x30
 8001852:	4b21      	ldr	r3, [pc, #132]	; (80018d8 <MX_DMA_Init+0xb8>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001856:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800185a:	603b      	str	r3, [r7, #0]
 800185c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 1, 0);
 800185e:	2200      	movs	r2, #0
 8001860:	2101      	movs	r1, #1
 8001862:	200e      	movs	r0, #14
 8001864:	f002 fbd7 	bl	8004016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001868:	200e      	movs	r0, #14
 800186a:	f002 fbf0 	bl	800404e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 1, 0);
 800186e:	2200      	movs	r2, #0
 8001870:	2101      	movs	r1, #1
 8001872:	200f      	movs	r0, #15
 8001874:	f002 fbcf 	bl	8004016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001878:	200f      	movs	r0, #15
 800187a:	f002 fbe8 	bl	800404e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 1, 0);
 800187e:	2200      	movs	r2, #0
 8001880:	2101      	movs	r1, #1
 8001882:	2010      	movs	r0, #16
 8001884:	f002 fbc7 	bl	8004016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001888:	2010      	movs	r0, #16
 800188a:	f002 fbe0 	bl	800404e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 1, 0);
 800188e:	2200      	movs	r2, #0
 8001890:	2101      	movs	r1, #1
 8001892:	2011      	movs	r0, #17
 8001894:	f002 fbbf 	bl	8004016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001898:	2011      	movs	r0, #17
 800189a:	f002 fbd8 	bl	800404e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 800189e:	2200      	movs	r2, #0
 80018a0:	2101      	movs	r1, #1
 80018a2:	2038      	movs	r0, #56	; 0x38
 80018a4:	f002 fbb7 	bl	8004016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80018a8:	2038      	movs	r0, #56	; 0x38
 80018aa:	f002 fbd0 	bl	800404e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2101      	movs	r1, #1
 80018b2:	203b      	movs	r0, #59	; 0x3b
 80018b4:	f002 fbaf 	bl	8004016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80018b8:	203b      	movs	r0, #59	; 0x3b
 80018ba:	f002 fbc8 	bl	800404e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 1, 0);
 80018be:	2200      	movs	r2, #0
 80018c0:	2101      	movs	r1, #1
 80018c2:	2045      	movs	r0, #69	; 0x45
 80018c4:	f002 fba7 	bl	8004016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80018c8:	2045      	movs	r0, #69	; 0x45
 80018ca:	f002 fbc0 	bl	800404e <HAL_NVIC_EnableIRQ>

}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40023800 	.word	0x40023800

080018dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08e      	sub	sp, #56	; 0x38
 80018e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	60da      	str	r2, [r3, #12]
 80018f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	623b      	str	r3, [r7, #32]
 80018f6:	4b9d      	ldr	r3, [pc, #628]	; (8001b6c <MX_GPIO_Init+0x290>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	4a9c      	ldr	r2, [pc, #624]	; (8001b6c <MX_GPIO_Init+0x290>)
 80018fc:	f043 0304 	orr.w	r3, r3, #4
 8001900:	6313      	str	r3, [r2, #48]	; 0x30
 8001902:	4b9a      	ldr	r3, [pc, #616]	; (8001b6c <MX_GPIO_Init+0x290>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001906:	f003 0304 	and.w	r3, r3, #4
 800190a:	623b      	str	r3, [r7, #32]
 800190c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	61fb      	str	r3, [r7, #28]
 8001912:	4b96      	ldr	r3, [pc, #600]	; (8001b6c <MX_GPIO_Init+0x290>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001916:	4a95      	ldr	r2, [pc, #596]	; (8001b6c <MX_GPIO_Init+0x290>)
 8001918:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800191c:	6313      	str	r3, [r2, #48]	; 0x30
 800191e:	4b93      	ldr	r3, [pc, #588]	; (8001b6c <MX_GPIO_Init+0x290>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001926:	61fb      	str	r3, [r7, #28]
 8001928:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	61bb      	str	r3, [r7, #24]
 800192e:	4b8f      	ldr	r3, [pc, #572]	; (8001b6c <MX_GPIO_Init+0x290>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	4a8e      	ldr	r2, [pc, #568]	; (8001b6c <MX_GPIO_Init+0x290>)
 8001934:	f043 0301 	orr.w	r3, r3, #1
 8001938:	6313      	str	r3, [r2, #48]	; 0x30
 800193a:	4b8c      	ldr	r3, [pc, #560]	; (8001b6c <MX_GPIO_Init+0x290>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	61bb      	str	r3, [r7, #24]
 8001944:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	617b      	str	r3, [r7, #20]
 800194a:	4b88      	ldr	r3, [pc, #544]	; (8001b6c <MX_GPIO_Init+0x290>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	4a87      	ldr	r2, [pc, #540]	; (8001b6c <MX_GPIO_Init+0x290>)
 8001950:	f043 0302 	orr.w	r3, r3, #2
 8001954:	6313      	str	r3, [r2, #48]	; 0x30
 8001956:	4b85      	ldr	r3, [pc, #532]	; (8001b6c <MX_GPIO_Init+0x290>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	617b      	str	r3, [r7, #20]
 8001960:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	4b81      	ldr	r3, [pc, #516]	; (8001b6c <MX_GPIO_Init+0x290>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	4a80      	ldr	r2, [pc, #512]	; (8001b6c <MX_GPIO_Init+0x290>)
 800196c:	f043 0320 	orr.w	r3, r3, #32
 8001970:	6313      	str	r3, [r2, #48]	; 0x30
 8001972:	4b7e      	ldr	r3, [pc, #504]	; (8001b6c <MX_GPIO_Init+0x290>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	f003 0320 	and.w	r3, r3, #32
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	4b7a      	ldr	r3, [pc, #488]	; (8001b6c <MX_GPIO_Init+0x290>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001986:	4a79      	ldr	r2, [pc, #484]	; (8001b6c <MX_GPIO_Init+0x290>)
 8001988:	f043 0310 	orr.w	r3, r3, #16
 800198c:	6313      	str	r3, [r2, #48]	; 0x30
 800198e:	4b77      	ldr	r3, [pc, #476]	; (8001b6c <MX_GPIO_Init+0x290>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	f003 0310 	and.w	r3, r3, #16
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	60bb      	str	r3, [r7, #8]
 800199e:	4b73      	ldr	r3, [pc, #460]	; (8001b6c <MX_GPIO_Init+0x290>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	4a72      	ldr	r2, [pc, #456]	; (8001b6c <MX_GPIO_Init+0x290>)
 80019a4:	f043 0308 	orr.w	r3, r3, #8
 80019a8:	6313      	str	r3, [r2, #48]	; 0x30
 80019aa:	4b70      	ldr	r3, [pc, #448]	; (8001b6c <MX_GPIO_Init+0x290>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	f003 0308 	and.w	r3, r3, #8
 80019b2:	60bb      	str	r3, [r7, #8]
 80019b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	607b      	str	r3, [r7, #4]
 80019ba:	4b6c      	ldr	r3, [pc, #432]	; (8001b6c <MX_GPIO_Init+0x290>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019be:	4a6b      	ldr	r2, [pc, #428]	; (8001b6c <MX_GPIO_Init+0x290>)
 80019c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019c4:	6313      	str	r3, [r2, #48]	; 0x30
 80019c6:	4b69      	ldr	r3, [pc, #420]	; (8001b6c <MX_GPIO_Init+0x290>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019ce:	607b      	str	r3, [r7, #4]
 80019d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80019d2:	2200      	movs	r2, #0
 80019d4:	f244 0181 	movw	r1, #16513	; 0x4081
 80019d8:	4865      	ldr	r0, [pc, #404]	; (8001b70 <MX_GPIO_Init+0x294>)
 80019da:	f003 fcc6 	bl	800536a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 80019de:	2200      	movs	r2, #0
 80019e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019e4:	4863      	ldr	r0, [pc, #396]	; (8001b74 <MX_GPIO_Init+0x298>)
 80019e6:	f003 fcc0 	bl	800536a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, SIG_SHUTTER_Pin|SIG_AUTOFOCUS_Pin|USB_PowerSW_Pin|ENCODER_Z_Pin
 80019ea:	2200      	movs	r2, #0
 80019ec:	f245 7170 	movw	r1, #22384	; 0x5770
 80019f0:	4861      	ldr	r0, [pc, #388]	; (8001b78 <MX_GPIO_Init+0x29c>)
 80019f2:	f003 fcba 	bl	800536a <HAL_GPIO_WritePin>
                          |CS0_Pin|CS1_Pin|CS2_Pin|CS3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80019f6:	2332      	movs	r3, #50	; 0x32
 80019f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fa:	2302      	movs	r3, #2
 80019fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fe:	2300      	movs	r3, #0
 8001a00:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a02:	2303      	movs	r3, #3
 8001a04:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001a06:	230b      	movs	r3, #11
 8001a08:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a0e:	4619      	mov	r1, r3
 8001a10:	485a      	ldr	r0, [pc, #360]	; (8001b7c <MX_GPIO_Init+0x2a0>)
 8001a12:	f003 faf5 	bl	8005000 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001a16:	2386      	movs	r3, #134	; 0x86
 8001a18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a22:	2303      	movs	r3, #3
 8001a24:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001a26:	230b      	movs	r3, #11
 8001a28:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4853      	ldr	r0, [pc, #332]	; (8001b80 <MX_GPIO_Init+0x2a4>)
 8001a32:	f003 fae5 	bl	8005000 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001a36:	f244 0381 	movw	r3, #16513	; 0x4081
 8001a3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a40:	2300      	movs	r3, #0
 8001a42:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a44:	2303      	movs	r3, #3
 8001a46:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4848      	ldr	r0, [pc, #288]	; (8001b70 <MX_GPIO_Init+0x294>)
 8001a50:	f003 fad6 	bl	8005000 <HAL_GPIO_Init>

  /*Configure GPIO pin : PWRCHECK_Pin */
  GPIO_InitStruct.Pin = PWRCHECK_Pin;
 8001a54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a5e:	2302      	movs	r3, #2
 8001a60:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PWRCHECK_GPIO_Port, &GPIO_InitStruct);
 8001a62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a66:	4619      	mov	r1, r3
 8001a68:	4846      	ldr	r0, [pc, #280]	; (8001b84 <MX_GPIO_Init+0x2a8>)
 8001a6a:	f003 fac9 	bl	8005000 <HAL_GPIO_Init>

  /*Configure GPIO pin : STROBE_DRV_Pin */
  GPIO_InitStruct.Pin = STROBE_DRV_Pin;
 8001a6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a74:	2301      	movs	r3, #1
 8001a76:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(STROBE_DRV_GPIO_Port, &GPIO_InitStruct);
 8001a80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a84:	4619      	mov	r1, r3
 8001a86:	483b      	ldr	r0, [pc, #236]	; (8001b74 <MX_GPIO_Init+0x298>)
 8001a88:	f003 faba 	bl	8005000 <HAL_GPIO_Init>

  /*Configure GPIO pins : STROBE0_Pin STROBE1_Pin STROBE2_Pin STROBE3_Pin
                           STROBE_CHK_Pin */
  GPIO_InitStruct.Pin = STROBE0_Pin|STROBE1_Pin|STROBE2_Pin|STROBE3_Pin
 8001a8c:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8001a90:	627b      	str	r3, [r7, #36]	; 0x24
                          |STROBE_CHK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a92:	4b3d      	ldr	r3, [pc, #244]	; (8001b88 <MX_GPIO_Init+0x2ac>)
 8001a94:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4834      	ldr	r0, [pc, #208]	; (8001b74 <MX_GPIO_Init+0x298>)
 8001aa2:	f003 faad 	bl	8005000 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001aa6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001aaa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aac:	2302      	movs	r3, #2
 8001aae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ab8:	230b      	movs	r3, #11
 8001aba:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001abc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	482b      	ldr	r0, [pc, #172]	; (8001b70 <MX_GPIO_Init+0x294>)
 8001ac4:	f003 fa9c 	bl	8005000 <HAL_GPIO_Init>

  /*Configure GPIO pin : CardDetect_Pin */
  GPIO_InitStruct.Pin = CardDetect_Pin;
 8001ac8:	2304      	movs	r3, #4
 8001aca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001acc:	2300      	movs	r3, #0
 8001ace:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CardDetect_GPIO_Port, &GPIO_InitStruct);
 8001ad4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4827      	ldr	r0, [pc, #156]	; (8001b78 <MX_GPIO_Init+0x29c>)
 8001adc:	f003 fa90 	bl	8005000 <HAL_GPIO_Init>

  /*Configure GPIO pin : SIG_SHUTTER_Pin */
  GPIO_InitStruct.Pin = SIG_SHUTTER_Pin;
 8001ae0:	2310      	movs	r3, #16
 8001ae2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aec:	2303      	movs	r3, #3
 8001aee:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SIG_SHUTTER_GPIO_Port, &GPIO_InitStruct);
 8001af0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001af4:	4619      	mov	r1, r3
 8001af6:	4820      	ldr	r0, [pc, #128]	; (8001b78 <MX_GPIO_Init+0x29c>)
 8001af8:	f003 fa82 	bl	8005000 <HAL_GPIO_Init>

  /*Configure GPIO pins : SIG_AUTOFOCUS_Pin USB_PowerSW_Pin ENCODER_Z_Pin CS0_Pin
                           CS1_Pin CS2_Pin CS3_Pin */
  GPIO_InitStruct.Pin = SIG_AUTOFOCUS_Pin|USB_PowerSW_Pin|ENCODER_Z_Pin|CS0_Pin
 8001afc:	f245 7360 	movw	r3, #22368	; 0x5760
 8001b00:	627b      	str	r3, [r7, #36]	; 0x24
                          |CS1_Pin|CS2_Pin|CS3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b02:	2301      	movs	r3, #1
 8001b04:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b06:	2300      	movs	r3, #0
 8001b08:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b12:	4619      	mov	r1, r3
 8001b14:	4818      	ldr	r0, [pc, #96]	; (8001b78 <MX_GPIO_Init+0x29c>)
 8001b16:	f003 fa73 	bl	8005000 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001b1a:	2380      	movs	r3, #128	; 0x80
 8001b1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001b26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	4812      	ldr	r0, [pc, #72]	; (8001b78 <MX_GPIO_Init+0x29c>)
 8001b2e:	f003 fa67 	bl	8005000 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001b32:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001b36:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b40:	2303      	movs	r3, #3
 8001b42:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b44:	230b      	movs	r3, #11
 8001b46:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	480a      	ldr	r0, [pc, #40]	; (8001b78 <MX_GPIO_Init+0x29c>)
 8001b50:	f003 fa56 	bl	8005000 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001b54:	2200      	movs	r2, #0
 8001b56:	2100      	movs	r1, #0
 8001b58:	2028      	movs	r0, #40	; 0x28
 8001b5a:	f002 fa5c 	bl	8004016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b5e:	2028      	movs	r0, #40	; 0x28
 8001b60:	f002 fa75 	bl	800404e <HAL_NVIC_EnableIRQ>

}
 8001b64:	bf00      	nop
 8001b66:	3738      	adds	r7, #56	; 0x38
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	40023800 	.word	0x40023800
 8001b70:	40020400 	.word	0x40020400
 8001b74:	40021000 	.word	0x40021000
 8001b78:	40021800 	.word	0x40021800
 8001b7c:	40020800 	.word	0x40020800
 8001b80:	40020000 	.word	0x40020000
 8001b84:	40021400 	.word	0x40021400
 8001b88:	10110000 	.word	0x10110000

08001b8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001b90:	bf00      	nop
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr

08001b98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	607b      	str	r3, [r7, #4]
 8001ba2:	4b1e      	ldr	r3, [pc, #120]	; (8001c1c <HAL_MspInit+0x84>)
 8001ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ba6:	4a1d      	ldr	r2, [pc, #116]	; (8001c1c <HAL_MspInit+0x84>)
 8001ba8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bac:	6453      	str	r3, [r2, #68]	; 0x44
 8001bae:	4b1b      	ldr	r3, [pc, #108]	; (8001c1c <HAL_MspInit+0x84>)
 8001bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bb6:	607b      	str	r3, [r7, #4]
 8001bb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	603b      	str	r3, [r7, #0]
 8001bbe:	4b17      	ldr	r3, [pc, #92]	; (8001c1c <HAL_MspInit+0x84>)
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc2:	4a16      	ldr	r2, [pc, #88]	; (8001c1c <HAL_MspInit+0x84>)
 8001bc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bc8:	6413      	str	r3, [r2, #64]	; 0x40
 8001bca:	4b14      	ldr	r3, [pc, #80]	; (8001c1c <HAL_MspInit+0x84>)
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bd2:	603b      	str	r3, [r7, #0]
 8001bd4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	2101      	movs	r1, #1
 8001bda:	f06f 000b 	mvn.w	r0, #11
 8001bde:	f002 fa1a 	bl	8004016 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 8001be2:	2200      	movs	r2, #0
 8001be4:	2101      	movs	r1, #1
 8001be6:	f06f 000a 	mvn.w	r0, #10
 8001bea:	f002 fa14 	bl	8004016 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 8001bee:	2200      	movs	r2, #0
 8001bf0:	2101      	movs	r1, #1
 8001bf2:	f06f 0009 	mvn.w	r0, #9
 8001bf6:	f002 fa0e 	bl	8004016 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	f06f 0004 	mvn.w	r0, #4
 8001c02:	f002 fa08 	bl	8004016 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8001c06:	2200      	movs	r2, #0
 8001c08:	2101      	movs	r1, #1
 8001c0a:	f06f 0001 	mvn.w	r0, #1
 8001c0e:	f002 fa02 	bl	8004016 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40023800 	.word	0x40023800

08001c20 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08a      	sub	sp, #40	; 0x28
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c28:	f107 0314 	add.w	r3, r7, #20
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]
 8001c32:	609a      	str	r2, [r3, #8]
 8001c34:	60da      	str	r2, [r3, #12]
 8001c36:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a33      	ldr	r2, [pc, #204]	; (8001d0c <HAL_ADC_MspInit+0xec>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d15f      	bne.n	8001d02 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	613b      	str	r3, [r7, #16]
 8001c46:	4b32      	ldr	r3, [pc, #200]	; (8001d10 <HAL_ADC_MspInit+0xf0>)
 8001c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c4a:	4a31      	ldr	r2, [pc, #196]	; (8001d10 <HAL_ADC_MspInit+0xf0>)
 8001c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c50:	6453      	str	r3, [r2, #68]	; 0x44
 8001c52:	4b2f      	ldr	r3, [pc, #188]	; (8001d10 <HAL_ADC_MspInit+0xf0>)
 8001c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c5a:	613b      	str	r3, [r7, #16]
 8001c5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	60fb      	str	r3, [r7, #12]
 8001c62:	4b2b      	ldr	r3, [pc, #172]	; (8001d10 <HAL_ADC_MspInit+0xf0>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c66:	4a2a      	ldr	r2, [pc, #168]	; (8001d10 <HAL_ADC_MspInit+0xf0>)
 8001c68:	f043 0301 	orr.w	r3, r3, #1
 8001c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c6e:	4b28      	ldr	r3, [pc, #160]	; (8001d10 <HAL_ADC_MspInit+0xf0>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin|CDS3_Pin;
 8001c7a:	2378      	movs	r3, #120	; 0x78
 8001c7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c82:	2300      	movs	r3, #0
 8001c84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c86:	f107 0314 	add.w	r3, r7, #20
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4821      	ldr	r0, [pc, #132]	; (8001d14 <HAL_ADC_MspInit+0xf4>)
 8001c8e:	f003 f9b7 	bl	8005000 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001c92:	4b21      	ldr	r3, [pc, #132]	; (8001d18 <HAL_ADC_MspInit+0xf8>)
 8001c94:	4a21      	ldr	r2, [pc, #132]	; (8001d1c <HAL_ADC_MspInit+0xfc>)
 8001c96:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001c98:	4b1f      	ldr	r3, [pc, #124]	; (8001d18 <HAL_ADC_MspInit+0xf8>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c9e:	4b1e      	ldr	r3, [pc, #120]	; (8001d18 <HAL_ADC_MspInit+0xf8>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ca4:	4b1c      	ldr	r3, [pc, #112]	; (8001d18 <HAL_ADC_MspInit+0xf8>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001caa:	4b1b      	ldr	r3, [pc, #108]	; (8001d18 <HAL_ADC_MspInit+0xf8>)
 8001cac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cb0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001cb2:	4b19      	ldr	r3, [pc, #100]	; (8001d18 <HAL_ADC_MspInit+0xf8>)
 8001cb4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001cb8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001cba:	4b17      	ldr	r3, [pc, #92]	; (8001d18 <HAL_ADC_MspInit+0xf8>)
 8001cbc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001cc0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001cc2:	4b15      	ldr	r3, [pc, #84]	; (8001d18 <HAL_ADC_MspInit+0xf8>)
 8001cc4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001cc8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001cca:	4b13      	ldr	r3, [pc, #76]	; (8001d18 <HAL_ADC_MspInit+0xf8>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001cd0:	4b11      	ldr	r3, [pc, #68]	; (8001d18 <HAL_ADC_MspInit+0xf8>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001cd6:	4810      	ldr	r0, [pc, #64]	; (8001d18 <HAL_ADC_MspInit+0xf8>)
 8001cd8:	f002 f9d4 	bl	8004084 <HAL_DMA_Init>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001ce2:	f7ff ff53 	bl	8001b8c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a0b      	ldr	r2, [pc, #44]	; (8001d18 <HAL_ADC_MspInit+0xf8>)
 8001cea:	639a      	str	r2, [r3, #56]	; 0x38
 8001cec:	4a0a      	ldr	r2, [pc, #40]	; (8001d18 <HAL_ADC_MspInit+0xf8>)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	2101      	movs	r1, #1
 8001cf6:	2012      	movs	r0, #18
 8001cf8:	f002 f98d 	bl	8004016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001cfc:	2012      	movs	r0, #18
 8001cfe:	f002 f9a6 	bl	800404e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d02:	bf00      	nop
 8001d04:	3728      	adds	r7, #40	; 0x28
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	40012000 	.word	0x40012000
 8001d10:	40023800 	.word	0x40023800
 8001d14:	40020000 	.word	0x40020000
 8001d18:	20000890 	.word	0x20000890
 8001d1c:	40026410 	.word	0x40026410

08001d20 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08a      	sub	sp, #40	; 0x28
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d28:	f107 0314 	add.w	r3, r7, #20
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	605a      	str	r2, [r3, #4]
 8001d32:	609a      	str	r2, [r3, #8]
 8001d34:	60da      	str	r2, [r3, #12]
 8001d36:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a29      	ldr	r2, [pc, #164]	; (8001de4 <HAL_CAN_MspInit+0xc4>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d14c      	bne.n	8001ddc <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001d42:	2300      	movs	r3, #0
 8001d44:	613b      	str	r3, [r7, #16]
 8001d46:	4b28      	ldr	r3, [pc, #160]	; (8001de8 <HAL_CAN_MspInit+0xc8>)
 8001d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4a:	4a27      	ldr	r2, [pc, #156]	; (8001de8 <HAL_CAN_MspInit+0xc8>)
 8001d4c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d50:	6413      	str	r3, [r2, #64]	; 0x40
 8001d52:	4b25      	ldr	r3, [pc, #148]	; (8001de8 <HAL_CAN_MspInit+0xc8>)
 8001d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d5a:	613b      	str	r3, [r7, #16]
 8001d5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	60fb      	str	r3, [r7, #12]
 8001d62:	4b21      	ldr	r3, [pc, #132]	; (8001de8 <HAL_CAN_MspInit+0xc8>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d66:	4a20      	ldr	r2, [pc, #128]	; (8001de8 <HAL_CAN_MspInit+0xc8>)
 8001d68:	f043 0302 	orr.w	r3, r3, #2
 8001d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d6e:	4b1e      	ldr	r3, [pc, #120]	; (8001de8 <HAL_CAN_MspInit+0xc8>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	60fb      	str	r3, [r7, #12]
 8001d78:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d7a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d80:	2302      	movs	r3, #2
 8001d82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d84:	2300      	movs	r3, #0
 8001d86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001d8c:	2309      	movs	r3, #9
 8001d8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d90:	f107 0314 	add.w	r3, r7, #20
 8001d94:	4619      	mov	r1, r3
 8001d96:	4815      	ldr	r0, [pc, #84]	; (8001dec <HAL_CAN_MspInit+0xcc>)
 8001d98:	f003 f932 	bl	8005000 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	2101      	movs	r1, #1
 8001da0:	2013      	movs	r0, #19
 8001da2:	f002 f938 	bl	8004016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001da6:	2013      	movs	r0, #19
 8001da8:	f002 f951 	bl	800404e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 8001dac:	2200      	movs	r2, #0
 8001dae:	2101      	movs	r1, #1
 8001db0:	2014      	movs	r0, #20
 8001db2:	f002 f930 	bl	8004016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001db6:	2014      	movs	r0, #20
 8001db8:	f002 f949 	bl	800404e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2101      	movs	r1, #1
 8001dc0:	2015      	movs	r0, #21
 8001dc2:	f002 f928 	bl	8004016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001dc6:	2015      	movs	r0, #21
 8001dc8:	f002 f941 	bl	800404e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 1, 0);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2101      	movs	r1, #1
 8001dd0:	2016      	movs	r0, #22
 8001dd2:	f002 f920 	bl	8004016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001dd6:	2016      	movs	r0, #22
 8001dd8:	f002 f939 	bl	800404e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001ddc:	bf00      	nop
 8001dde:	3728      	adds	r7, #40	; 0x28
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40006400 	.word	0x40006400
 8001de8:	40023800 	.word	0x40023800
 8001dec:	40020400 	.word	0x40020400

08001df0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b08a      	sub	sp, #40	; 0x28
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df8:	f107 0314 	add.w	r3, r7, #20
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	605a      	str	r2, [r3, #4]
 8001e02:	609a      	str	r2, [r3, #8]
 8001e04:	60da      	str	r2, [r3, #12]
 8001e06:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a70      	ldr	r2, [pc, #448]	; (8001fd0 <HAL_SD_MspInit+0x1e0>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	f040 80da 	bne.w	8001fc8 <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001e14:	2300      	movs	r3, #0
 8001e16:	613b      	str	r3, [r7, #16]
 8001e18:	4b6e      	ldr	r3, [pc, #440]	; (8001fd4 <HAL_SD_MspInit+0x1e4>)
 8001e1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e1c:	4a6d      	ldr	r2, [pc, #436]	; (8001fd4 <HAL_SD_MspInit+0x1e4>)
 8001e1e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e22:	6453      	str	r3, [r2, #68]	; 0x44
 8001e24:	4b6b      	ldr	r3, [pc, #428]	; (8001fd4 <HAL_SD_MspInit+0x1e4>)
 8001e26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e2c:	613b      	str	r3, [r7, #16]
 8001e2e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e30:	2300      	movs	r3, #0
 8001e32:	60fb      	str	r3, [r7, #12]
 8001e34:	4b67      	ldr	r3, [pc, #412]	; (8001fd4 <HAL_SD_MspInit+0x1e4>)
 8001e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e38:	4a66      	ldr	r2, [pc, #408]	; (8001fd4 <HAL_SD_MspInit+0x1e4>)
 8001e3a:	f043 0304 	orr.w	r3, r3, #4
 8001e3e:	6313      	str	r3, [r2, #48]	; 0x30
 8001e40:	4b64      	ldr	r3, [pc, #400]	; (8001fd4 <HAL_SD_MspInit+0x1e4>)
 8001e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e44:	f003 0304 	and.w	r3, r3, #4
 8001e48:	60fb      	str	r3, [r7, #12]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	60bb      	str	r3, [r7, #8]
 8001e50:	4b60      	ldr	r3, [pc, #384]	; (8001fd4 <HAL_SD_MspInit+0x1e4>)
 8001e52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e54:	4a5f      	ldr	r2, [pc, #380]	; (8001fd4 <HAL_SD_MspInit+0x1e4>)
 8001e56:	f043 0308 	orr.w	r3, r3, #8
 8001e5a:	6313      	str	r3, [r2, #48]	; 0x30
 8001e5c:	4b5d      	ldr	r3, [pc, #372]	; (8001fd4 <HAL_SD_MspInit+0x1e4>)
 8001e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e60:	f003 0308 	and.w	r3, r3, #8
 8001e64:	60bb      	str	r3, [r7, #8]
 8001e66:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001e68:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6e:	2302      	movs	r3, #2
 8001e70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e72:	2301      	movs	r3, #1
 8001e74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e76:	2303      	movs	r3, #3
 8001e78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001e7a:	230c      	movs	r3, #12
 8001e7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e7e:	f107 0314 	add.w	r3, r7, #20
 8001e82:	4619      	mov	r1, r3
 8001e84:	4854      	ldr	r0, [pc, #336]	; (8001fd8 <HAL_SD_MspInit+0x1e8>)
 8001e86:	f003 f8bb 	bl	8005000 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001e8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e90:	2302      	movs	r3, #2
 8001e92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e94:	2300      	movs	r3, #0
 8001e96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001e9c:	230c      	movs	r3, #12
 8001e9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ea0:	f107 0314 	add.w	r3, r7, #20
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	484c      	ldr	r0, [pc, #304]	; (8001fd8 <HAL_SD_MspInit+0x1e8>)
 8001ea8:	f003 f8aa 	bl	8005000 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001eac:	2304      	movs	r3, #4
 8001eae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001ebc:	230c      	movs	r3, #12
 8001ebe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ec0:	f107 0314 	add.w	r3, r7, #20
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	4845      	ldr	r0, [pc, #276]	; (8001fdc <HAL_SD_MspInit+0x1ec>)
 8001ec8:	f003 f89a 	bl	8005000 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001ecc:	4b44      	ldr	r3, [pc, #272]	; (8001fe0 <HAL_SD_MspInit+0x1f0>)
 8001ece:	4a45      	ldr	r2, [pc, #276]	; (8001fe4 <HAL_SD_MspInit+0x1f4>)
 8001ed0:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001ed2:	4b43      	ldr	r3, [pc, #268]	; (8001fe0 <HAL_SD_MspInit+0x1f0>)
 8001ed4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ed8:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001eda:	4b41      	ldr	r3, [pc, #260]	; (8001fe0 <HAL_SD_MspInit+0x1f0>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ee0:	4b3f      	ldr	r3, [pc, #252]	; (8001fe0 <HAL_SD_MspInit+0x1f0>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ee6:	4b3e      	ldr	r3, [pc, #248]	; (8001fe0 <HAL_SD_MspInit+0x1f0>)
 8001ee8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001eec:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001eee:	4b3c      	ldr	r3, [pc, #240]	; (8001fe0 <HAL_SD_MspInit+0x1f0>)
 8001ef0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ef4:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001ef6:	4b3a      	ldr	r3, [pc, #232]	; (8001fe0 <HAL_SD_MspInit+0x1f0>)
 8001ef8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001efc:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001efe:	4b38      	ldr	r3, [pc, #224]	; (8001fe0 <HAL_SD_MspInit+0x1f0>)
 8001f00:	2220      	movs	r2, #32
 8001f02:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f04:	4b36      	ldr	r3, [pc, #216]	; (8001fe0 <HAL_SD_MspInit+0x1f0>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001f0a:	4b35      	ldr	r3, [pc, #212]	; (8001fe0 <HAL_SD_MspInit+0x1f0>)
 8001f0c:	2204      	movs	r2, #4
 8001f0e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001f10:	4b33      	ldr	r3, [pc, #204]	; (8001fe0 <HAL_SD_MspInit+0x1f0>)
 8001f12:	2203      	movs	r2, #3
 8001f14:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001f16:	4b32      	ldr	r3, [pc, #200]	; (8001fe0 <HAL_SD_MspInit+0x1f0>)
 8001f18:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001f1c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001f1e:	4b30      	ldr	r3, [pc, #192]	; (8001fe0 <HAL_SD_MspInit+0x1f0>)
 8001f20:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001f24:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001f26:	482e      	ldr	r0, [pc, #184]	; (8001fe0 <HAL_SD_MspInit+0x1f0>)
 8001f28:	f002 f8ac 	bl	8004084 <HAL_DMA_Init>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8001f32:	f7ff fe2b 	bl	8001b8c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a29      	ldr	r2, [pc, #164]	; (8001fe0 <HAL_SD_MspInit+0x1f0>)
 8001f3a:	641a      	str	r2, [r3, #64]	; 0x40
 8001f3c:	4a28      	ldr	r2, [pc, #160]	; (8001fe0 <HAL_SD_MspInit+0x1f0>)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001f42:	4b29      	ldr	r3, [pc, #164]	; (8001fe8 <HAL_SD_MspInit+0x1f8>)
 8001f44:	4a29      	ldr	r2, [pc, #164]	; (8001fec <HAL_SD_MspInit+0x1fc>)
 8001f46:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001f48:	4b27      	ldr	r3, [pc, #156]	; (8001fe8 <HAL_SD_MspInit+0x1f8>)
 8001f4a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f4e:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f50:	4b25      	ldr	r3, [pc, #148]	; (8001fe8 <HAL_SD_MspInit+0x1f8>)
 8001f52:	2240      	movs	r2, #64	; 0x40
 8001f54:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f56:	4b24      	ldr	r3, [pc, #144]	; (8001fe8 <HAL_SD_MspInit+0x1f8>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f5c:	4b22      	ldr	r3, [pc, #136]	; (8001fe8 <HAL_SD_MspInit+0x1f8>)
 8001f5e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f62:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001f64:	4b20      	ldr	r3, [pc, #128]	; (8001fe8 <HAL_SD_MspInit+0x1f8>)
 8001f66:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f6a:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001f6c:	4b1e      	ldr	r3, [pc, #120]	; (8001fe8 <HAL_SD_MspInit+0x1f8>)
 8001f6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f72:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001f74:	4b1c      	ldr	r3, [pc, #112]	; (8001fe8 <HAL_SD_MspInit+0x1f8>)
 8001f76:	2220      	movs	r2, #32
 8001f78:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f7a:	4b1b      	ldr	r3, [pc, #108]	; (8001fe8 <HAL_SD_MspInit+0x1f8>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001f80:	4b19      	ldr	r3, [pc, #100]	; (8001fe8 <HAL_SD_MspInit+0x1f8>)
 8001f82:	2204      	movs	r2, #4
 8001f84:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001f86:	4b18      	ldr	r3, [pc, #96]	; (8001fe8 <HAL_SD_MspInit+0x1f8>)
 8001f88:	2203      	movs	r2, #3
 8001f8a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001f8c:	4b16      	ldr	r3, [pc, #88]	; (8001fe8 <HAL_SD_MspInit+0x1f8>)
 8001f8e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001f92:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001f94:	4b14      	ldr	r3, [pc, #80]	; (8001fe8 <HAL_SD_MspInit+0x1f8>)
 8001f96:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001f9a:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001f9c:	4812      	ldr	r0, [pc, #72]	; (8001fe8 <HAL_SD_MspInit+0x1f8>)
 8001f9e:	f002 f871 	bl	8004084 <HAL_DMA_Init>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 8001fa8:	f7ff fdf0 	bl	8001b8c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	4a0e      	ldr	r2, [pc, #56]	; (8001fe8 <HAL_SD_MspInit+0x1f8>)
 8001fb0:	63da      	str	r2, [r3, #60]	; 0x3c
 8001fb2:	4a0d      	ldr	r2, [pc, #52]	; (8001fe8 <HAL_SD_MspInit+0x1f8>)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 1, 0);
 8001fb8:	2200      	movs	r2, #0
 8001fba:	2101      	movs	r1, #1
 8001fbc:	2031      	movs	r0, #49	; 0x31
 8001fbe:	f002 f82a 	bl	8004016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001fc2:	2031      	movs	r0, #49	; 0x31
 8001fc4:	f002 f843 	bl	800404e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8001fc8:	bf00      	nop
 8001fca:	3728      	adds	r7, #40	; 0x28
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	40012c00 	.word	0x40012c00
 8001fd4:	40023800 	.word	0x40023800
 8001fd8:	40020800 	.word	0x40020800
 8001fdc:	40020c00 	.word	0x40020c00
 8001fe0:	200005d8 	.word	0x200005d8
 8001fe4:	40026458 	.word	0x40026458
 8001fe8:	20000b24 	.word	0x20000b24
 8001fec:	400264a0 	.word	0x400264a0

08001ff0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b08a      	sub	sp, #40	; 0x28
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff8:	f107 0314 	add.w	r3, r7, #20
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
 8002006:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a5a      	ldr	r2, [pc, #360]	; (8002178 <HAL_SPI_MspInit+0x188>)
 800200e:	4293      	cmp	r3, r2
 8002010:	f040 80ad 	bne.w	800216e <HAL_SPI_MspInit+0x17e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002014:	2300      	movs	r3, #0
 8002016:	613b      	str	r3, [r7, #16]
 8002018:	4b58      	ldr	r3, [pc, #352]	; (800217c <HAL_SPI_MspInit+0x18c>)
 800201a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201c:	4a57      	ldr	r2, [pc, #348]	; (800217c <HAL_SPI_MspInit+0x18c>)
 800201e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002022:	6413      	str	r3, [r2, #64]	; 0x40
 8002024:	4b55      	ldr	r3, [pc, #340]	; (800217c <HAL_SPI_MspInit+0x18c>)
 8002026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002028:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800202c:	613b      	str	r3, [r7, #16]
 800202e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002030:	2300      	movs	r3, #0
 8002032:	60fb      	str	r3, [r7, #12]
 8002034:	4b51      	ldr	r3, [pc, #324]	; (800217c <HAL_SPI_MspInit+0x18c>)
 8002036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002038:	4a50      	ldr	r2, [pc, #320]	; (800217c <HAL_SPI_MspInit+0x18c>)
 800203a:	f043 0304 	orr.w	r3, r3, #4
 800203e:	6313      	str	r3, [r2, #48]	; 0x30
 8002040:	4b4e      	ldr	r3, [pc, #312]	; (800217c <HAL_SPI_MspInit+0x18c>)
 8002042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002044:	f003 0304 	and.w	r3, r3, #4
 8002048:	60fb      	str	r3, [r7, #12]
 800204a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800204c:	2300      	movs	r3, #0
 800204e:	60bb      	str	r3, [r7, #8]
 8002050:	4b4a      	ldr	r3, [pc, #296]	; (800217c <HAL_SPI_MspInit+0x18c>)
 8002052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002054:	4a49      	ldr	r2, [pc, #292]	; (800217c <HAL_SPI_MspInit+0x18c>)
 8002056:	f043 0302 	orr.w	r3, r3, #2
 800205a:	6313      	str	r3, [r2, #48]	; 0x30
 800205c:	4b47      	ldr	r3, [pc, #284]	; (800217c <HAL_SPI_MspInit+0x18c>)
 800205e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002060:	f003 0302 	and.w	r3, r3, #2
 8002064:	60bb      	str	r3, [r7, #8]
 8002066:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002068:	230c      	movs	r3, #12
 800206a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800206c:	2302      	movs	r3, #2
 800206e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002070:	2300      	movs	r3, #0
 8002072:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002074:	2303      	movs	r3, #3
 8002076:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002078:	2305      	movs	r3, #5
 800207a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800207c:	f107 0314 	add.w	r3, r7, #20
 8002080:	4619      	mov	r1, r3
 8002082:	483f      	ldr	r0, [pc, #252]	; (8002180 <HAL_SPI_MspInit+0x190>)
 8002084:	f002 ffbc 	bl	8005000 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002088:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800208c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800208e:	2302      	movs	r3, #2
 8002090:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002092:	2300      	movs	r3, #0
 8002094:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002096:	2303      	movs	r3, #3
 8002098:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800209a:	2305      	movs	r3, #5
 800209c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800209e:	f107 0314 	add.w	r3, r7, #20
 80020a2:	4619      	mov	r1, r3
 80020a4:	4837      	ldr	r0, [pc, #220]	; (8002184 <HAL_SPI_MspInit+0x194>)
 80020a6:	f002 ffab 	bl	8005000 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80020aa:	4b37      	ldr	r3, [pc, #220]	; (8002188 <HAL_SPI_MspInit+0x198>)
 80020ac:	4a37      	ldr	r2, [pc, #220]	; (800218c <HAL_SPI_MspInit+0x19c>)
 80020ae:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80020b0:	4b35      	ldr	r3, [pc, #212]	; (8002188 <HAL_SPI_MspInit+0x198>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020b6:	4b34      	ldr	r3, [pc, #208]	; (8002188 <HAL_SPI_MspInit+0x198>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020bc:	4b32      	ldr	r3, [pc, #200]	; (8002188 <HAL_SPI_MspInit+0x198>)
 80020be:	2200      	movs	r2, #0
 80020c0:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80020c2:	4b31      	ldr	r3, [pc, #196]	; (8002188 <HAL_SPI_MspInit+0x198>)
 80020c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020c8:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020ca:	4b2f      	ldr	r3, [pc, #188]	; (8002188 <HAL_SPI_MspInit+0x198>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020d0:	4b2d      	ldr	r3, [pc, #180]	; (8002188 <HAL_SPI_MspInit+0x198>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80020d6:	4b2c      	ldr	r3, [pc, #176]	; (8002188 <HAL_SPI_MspInit+0x198>)
 80020d8:	2200      	movs	r2, #0
 80020da:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80020dc:	4b2a      	ldr	r3, [pc, #168]	; (8002188 <HAL_SPI_MspInit+0x198>)
 80020de:	2200      	movs	r2, #0
 80020e0:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020e2:	4b29      	ldr	r3, [pc, #164]	; (8002188 <HAL_SPI_MspInit+0x198>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80020e8:	4827      	ldr	r0, [pc, #156]	; (8002188 <HAL_SPI_MspInit+0x198>)
 80020ea:	f001 ffcb 	bl	8004084 <HAL_DMA_Init>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 80020f4:	f7ff fd4a 	bl	8001b8c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	4a23      	ldr	r2, [pc, #140]	; (8002188 <HAL_SPI_MspInit+0x198>)
 80020fc:	64da      	str	r2, [r3, #76]	; 0x4c
 80020fe:	4a22      	ldr	r2, [pc, #136]	; (8002188 <HAL_SPI_MspInit+0x198>)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002104:	4b22      	ldr	r3, [pc, #136]	; (8002190 <HAL_SPI_MspInit+0x1a0>)
 8002106:	4a23      	ldr	r2, [pc, #140]	; (8002194 <HAL_SPI_MspInit+0x1a4>)
 8002108:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800210a:	4b21      	ldr	r3, [pc, #132]	; (8002190 <HAL_SPI_MspInit+0x1a0>)
 800210c:	2200      	movs	r2, #0
 800210e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002110:	4b1f      	ldr	r3, [pc, #124]	; (8002190 <HAL_SPI_MspInit+0x1a0>)
 8002112:	2240      	movs	r2, #64	; 0x40
 8002114:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002116:	4b1e      	ldr	r3, [pc, #120]	; (8002190 <HAL_SPI_MspInit+0x1a0>)
 8002118:	2200      	movs	r2, #0
 800211a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800211c:	4b1c      	ldr	r3, [pc, #112]	; (8002190 <HAL_SPI_MspInit+0x1a0>)
 800211e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002122:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002124:	4b1a      	ldr	r3, [pc, #104]	; (8002190 <HAL_SPI_MspInit+0x1a0>)
 8002126:	2200      	movs	r2, #0
 8002128:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800212a:	4b19      	ldr	r3, [pc, #100]	; (8002190 <HAL_SPI_MspInit+0x1a0>)
 800212c:	2200      	movs	r2, #0
 800212e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002130:	4b17      	ldr	r3, [pc, #92]	; (8002190 <HAL_SPI_MspInit+0x1a0>)
 8002132:	2200      	movs	r2, #0
 8002134:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002136:	4b16      	ldr	r3, [pc, #88]	; (8002190 <HAL_SPI_MspInit+0x1a0>)
 8002138:	2200      	movs	r2, #0
 800213a:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800213c:	4b14      	ldr	r3, [pc, #80]	; (8002190 <HAL_SPI_MspInit+0x1a0>)
 800213e:	2200      	movs	r2, #0
 8002140:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002142:	4813      	ldr	r0, [pc, #76]	; (8002190 <HAL_SPI_MspInit+0x1a0>)
 8002144:	f001 ff9e 	bl	8004084 <HAL_DMA_Init>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <HAL_SPI_MspInit+0x162>
    {
      Error_Handler();
 800214e:	f7ff fd1d 	bl	8001b8c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a0e      	ldr	r2, [pc, #56]	; (8002190 <HAL_SPI_MspInit+0x1a0>)
 8002156:	649a      	str	r2, [r3, #72]	; 0x48
 8002158:	4a0d      	ldr	r2, [pc, #52]	; (8002190 <HAL_SPI_MspInit+0x1a0>)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 1, 0);
 800215e:	2200      	movs	r2, #0
 8002160:	2101      	movs	r1, #1
 8002162:	2024      	movs	r0, #36	; 0x24
 8002164:	f001 ff57 	bl	8004016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002168:	2024      	movs	r0, #36	; 0x24
 800216a:	f001 ff70 	bl	800404e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800216e:	bf00      	nop
 8002170:	3728      	adds	r7, #40	; 0x28
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40003800 	.word	0x40003800
 800217c:	40023800 	.word	0x40023800
 8002180:	40020800 	.word	0x40020800
 8002184:	40020400 	.word	0x40020400
 8002188:	20000780 	.word	0x20000780
 800218c:	40026058 	.word	0x40026058
 8002190:	20000f54 	.word	0x20000f54
 8002194:	40026070 	.word	0x40026070

08002198 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b08a      	sub	sp, #40	; 0x28
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a0:	f107 0314 	add.w	r3, r7, #20
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	605a      	str	r2, [r3, #4]
 80021aa:	609a      	str	r2, [r3, #8]
 80021ac:	60da      	str	r2, [r3, #12]
 80021ae:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a19      	ldr	r2, [pc, #100]	; (800221c <HAL_TIM_Encoder_MspInit+0x84>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d12b      	bne.n	8002212 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	613b      	str	r3, [r7, #16]
 80021be:	4b18      	ldr	r3, [pc, #96]	; (8002220 <HAL_TIM_Encoder_MspInit+0x88>)
 80021c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021c2:	4a17      	ldr	r2, [pc, #92]	; (8002220 <HAL_TIM_Encoder_MspInit+0x88>)
 80021c4:	f043 0302 	orr.w	r3, r3, #2
 80021c8:	6453      	str	r3, [r2, #68]	; 0x44
 80021ca:	4b15      	ldr	r3, [pc, #84]	; (8002220 <HAL_TIM_Encoder_MspInit+0x88>)
 80021cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ce:	f003 0302 	and.w	r3, r3, #2
 80021d2:	613b      	str	r3, [r7, #16]
 80021d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	60fb      	str	r3, [r7, #12]
 80021da:	4b11      	ldr	r3, [pc, #68]	; (8002220 <HAL_TIM_Encoder_MspInit+0x88>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021de:	4a10      	ldr	r2, [pc, #64]	; (8002220 <HAL_TIM_Encoder_MspInit+0x88>)
 80021e0:	f043 0304 	orr.w	r3, r3, #4
 80021e4:	6313      	str	r3, [r2, #48]	; 0x30
 80021e6:	4b0e      	ldr	r3, [pc, #56]	; (8002220 <HAL_TIM_Encoder_MspInit+0x88>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ea:	f003 0304 	and.w	r3, r3, #4
 80021ee:	60fb      	str	r3, [r7, #12]
 80021f0:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 80021f2:	23c0      	movs	r3, #192	; 0xc0
 80021f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f6:	2302      	movs	r3, #2
 80021f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fa:	2300      	movs	r3, #0
 80021fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fe:	2300      	movs	r3, #0
 8002200:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002202:	2303      	movs	r3, #3
 8002204:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002206:	f107 0314 	add.w	r3, r7, #20
 800220a:	4619      	mov	r1, r3
 800220c:	4805      	ldr	r0, [pc, #20]	; (8002224 <HAL_TIM_Encoder_MspInit+0x8c>)
 800220e:	f002 fef7 	bl	8005000 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002212:	bf00      	nop
 8002214:	3728      	adds	r7, #40	; 0x28
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40010400 	.word	0x40010400
 8002220:	40023800 	.word	0x40023800
 8002224:	40020800 	.word	0x40020800

08002228 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b08c      	sub	sp, #48	; 0x30
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002230:	f107 031c 	add.w	r3, r7, #28
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
 8002238:	605a      	str	r2, [r3, #4]
 800223a:	609a      	str	r2, [r3, #8]
 800223c:	60da      	str	r2, [r3, #12]
 800223e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a65      	ldr	r2, [pc, #404]	; (80023dc <HAL_UART_MspInit+0x1b4>)
 8002246:	4293      	cmp	r3, r2
 8002248:	f040 8091 	bne.w	800236e <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800224c:	2300      	movs	r3, #0
 800224e:	61bb      	str	r3, [r7, #24]
 8002250:	4b63      	ldr	r3, [pc, #396]	; (80023e0 <HAL_UART_MspInit+0x1b8>)
 8002252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002254:	4a62      	ldr	r2, [pc, #392]	; (80023e0 <HAL_UART_MspInit+0x1b8>)
 8002256:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800225a:	6413      	str	r3, [r2, #64]	; 0x40
 800225c:	4b60      	ldr	r3, [pc, #384]	; (80023e0 <HAL_UART_MspInit+0x1b8>)
 800225e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002260:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002264:	61bb      	str	r3, [r7, #24]
 8002266:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002268:	2300      	movs	r3, #0
 800226a:	617b      	str	r3, [r7, #20]
 800226c:	4b5c      	ldr	r3, [pc, #368]	; (80023e0 <HAL_UART_MspInit+0x1b8>)
 800226e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002270:	4a5b      	ldr	r2, [pc, #364]	; (80023e0 <HAL_UART_MspInit+0x1b8>)
 8002272:	f043 0308 	orr.w	r3, r3, #8
 8002276:	6313      	str	r3, [r2, #48]	; 0x30
 8002278:	4b59      	ldr	r3, [pc, #356]	; (80023e0 <HAL_UART_MspInit+0x1b8>)
 800227a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227c:	f003 0308 	and.w	r3, r3, #8
 8002280:	617b      	str	r3, [r7, #20]
 8002282:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002284:	2360      	movs	r3, #96	; 0x60
 8002286:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002288:	2302      	movs	r3, #2
 800228a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228c:	2300      	movs	r3, #0
 800228e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002290:	2303      	movs	r3, #3
 8002292:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002294:	2307      	movs	r3, #7
 8002296:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002298:	f107 031c 	add.w	r3, r7, #28
 800229c:	4619      	mov	r1, r3
 800229e:	4851      	ldr	r0, [pc, #324]	; (80023e4 <HAL_UART_MspInit+0x1bc>)
 80022a0:	f002 feae 	bl	8005000 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80022a4:	4b50      	ldr	r3, [pc, #320]	; (80023e8 <HAL_UART_MspInit+0x1c0>)
 80022a6:	4a51      	ldr	r2, [pc, #324]	; (80023ec <HAL_UART_MspInit+0x1c4>)
 80022a8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80022aa:	4b4f      	ldr	r3, [pc, #316]	; (80023e8 <HAL_UART_MspInit+0x1c0>)
 80022ac:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022b0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022b2:	4b4d      	ldr	r3, [pc, #308]	; (80023e8 <HAL_UART_MspInit+0x1c0>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022b8:	4b4b      	ldr	r3, [pc, #300]	; (80023e8 <HAL_UART_MspInit+0x1c0>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022be:	4b4a      	ldr	r3, [pc, #296]	; (80023e8 <HAL_UART_MspInit+0x1c0>)
 80022c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022c4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022c6:	4b48      	ldr	r3, [pc, #288]	; (80023e8 <HAL_UART_MspInit+0x1c0>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022cc:	4b46      	ldr	r3, [pc, #280]	; (80023e8 <HAL_UART_MspInit+0x1c0>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80022d2:	4b45      	ldr	r3, [pc, #276]	; (80023e8 <HAL_UART_MspInit+0x1c0>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022d8:	4b43      	ldr	r3, [pc, #268]	; (80023e8 <HAL_UART_MspInit+0x1c0>)
 80022da:	2200      	movs	r2, #0
 80022dc:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022de:	4b42      	ldr	r3, [pc, #264]	; (80023e8 <HAL_UART_MspInit+0x1c0>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80022e4:	4840      	ldr	r0, [pc, #256]	; (80023e8 <HAL_UART_MspInit+0x1c0>)
 80022e6:	f001 fecd 	bl	8004084 <HAL_DMA_Init>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80022f0:	f7ff fc4c 	bl	8001b8c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4a3c      	ldr	r2, [pc, #240]	; (80023e8 <HAL_UART_MspInit+0x1c0>)
 80022f8:	635a      	str	r2, [r3, #52]	; 0x34
 80022fa:	4a3b      	ldr	r2, [pc, #236]	; (80023e8 <HAL_UART_MspInit+0x1c0>)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002300:	4b3b      	ldr	r3, [pc, #236]	; (80023f0 <HAL_UART_MspInit+0x1c8>)
 8002302:	4a3c      	ldr	r2, [pc, #240]	; (80023f4 <HAL_UART_MspInit+0x1cc>)
 8002304:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002306:	4b3a      	ldr	r3, [pc, #232]	; (80023f0 <HAL_UART_MspInit+0x1c8>)
 8002308:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800230c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800230e:	4b38      	ldr	r3, [pc, #224]	; (80023f0 <HAL_UART_MspInit+0x1c8>)
 8002310:	2240      	movs	r2, #64	; 0x40
 8002312:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002314:	4b36      	ldr	r3, [pc, #216]	; (80023f0 <HAL_UART_MspInit+0x1c8>)
 8002316:	2200      	movs	r2, #0
 8002318:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800231a:	4b35      	ldr	r3, [pc, #212]	; (80023f0 <HAL_UART_MspInit+0x1c8>)
 800231c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002320:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002322:	4b33      	ldr	r3, [pc, #204]	; (80023f0 <HAL_UART_MspInit+0x1c8>)
 8002324:	2200      	movs	r2, #0
 8002326:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002328:	4b31      	ldr	r3, [pc, #196]	; (80023f0 <HAL_UART_MspInit+0x1c8>)
 800232a:	2200      	movs	r2, #0
 800232c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800232e:	4b30      	ldr	r3, [pc, #192]	; (80023f0 <HAL_UART_MspInit+0x1c8>)
 8002330:	2200      	movs	r2, #0
 8002332:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002334:	4b2e      	ldr	r3, [pc, #184]	; (80023f0 <HAL_UART_MspInit+0x1c8>)
 8002336:	2200      	movs	r2, #0
 8002338:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800233a:	4b2d      	ldr	r3, [pc, #180]	; (80023f0 <HAL_UART_MspInit+0x1c8>)
 800233c:	2200      	movs	r2, #0
 800233e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002340:	482b      	ldr	r0, [pc, #172]	; (80023f0 <HAL_UART_MspInit+0x1c8>)
 8002342:	f001 fe9f 	bl	8004084 <HAL_DMA_Init>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 800234c:	f7ff fc1e 	bl	8001b8c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4a27      	ldr	r2, [pc, #156]	; (80023f0 <HAL_UART_MspInit+0x1c8>)
 8002354:	631a      	str	r2, [r3, #48]	; 0x30
 8002356:	4a26      	ldr	r2, [pc, #152]	; (80023f0 <HAL_UART_MspInit+0x1c8>)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 800235c:	2200      	movs	r2, #0
 800235e:	2101      	movs	r1, #1
 8002360:	2026      	movs	r0, #38	; 0x26
 8002362:	f001 fe58 	bl	8004016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002366:	2026      	movs	r0, #38	; 0x26
 8002368:	f001 fe71 	bl	800404e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800236c:	e031      	b.n	80023d2 <HAL_UART_MspInit+0x1aa>
  else if(huart->Instance==USART3)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a21      	ldr	r2, [pc, #132]	; (80023f8 <HAL_UART_MspInit+0x1d0>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d12c      	bne.n	80023d2 <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002378:	2300      	movs	r3, #0
 800237a:	613b      	str	r3, [r7, #16]
 800237c:	4b18      	ldr	r3, [pc, #96]	; (80023e0 <HAL_UART_MspInit+0x1b8>)
 800237e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002380:	4a17      	ldr	r2, [pc, #92]	; (80023e0 <HAL_UART_MspInit+0x1b8>)
 8002382:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002386:	6413      	str	r3, [r2, #64]	; 0x40
 8002388:	4b15      	ldr	r3, [pc, #84]	; (80023e0 <HAL_UART_MspInit+0x1b8>)
 800238a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002390:	613b      	str	r3, [r7, #16]
 8002392:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002394:	2300      	movs	r3, #0
 8002396:	60fb      	str	r3, [r7, #12]
 8002398:	4b11      	ldr	r3, [pc, #68]	; (80023e0 <HAL_UART_MspInit+0x1b8>)
 800239a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239c:	4a10      	ldr	r2, [pc, #64]	; (80023e0 <HAL_UART_MspInit+0x1b8>)
 800239e:	f043 0308 	orr.w	r3, r3, #8
 80023a2:	6313      	str	r3, [r2, #48]	; 0x30
 80023a4:	4b0e      	ldr	r3, [pc, #56]	; (80023e0 <HAL_UART_MspInit+0x1b8>)
 80023a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a8:	f003 0308 	and.w	r3, r3, #8
 80023ac:	60fb      	str	r3, [r7, #12]
 80023ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80023b0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80023b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b6:	2302      	movs	r3, #2
 80023b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ba:	2300      	movs	r3, #0
 80023bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023be:	2303      	movs	r3, #3
 80023c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80023c2:	2307      	movs	r3, #7
 80023c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023c6:	f107 031c 	add.w	r3, r7, #28
 80023ca:	4619      	mov	r1, r3
 80023cc:	4805      	ldr	r0, [pc, #20]	; (80023e4 <HAL_UART_MspInit+0x1bc>)
 80023ce:	f002 fe17 	bl	8005000 <HAL_GPIO_Init>
}
 80023d2:	bf00      	nop
 80023d4:	3730      	adds	r7, #48	; 0x30
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	40004400 	.word	0x40004400
 80023e0:	40023800 	.word	0x40023800
 80023e4:	40020c00 	.word	0x40020c00
 80023e8:	20000638 	.word	0x20000638
 80023ec:	40026088 	.word	0x40026088
 80023f0:	2000082c 	.word	0x2000082c
 80023f4:	400260a0 	.word	0x400260a0
 80023f8:	40004800 	.word	0x40004800

080023fc <LL_TIM_DisableCounter>:
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f023 0201 	bic.w	r2, r3, #1
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	601a      	str	r2, [r3, #0]
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	bc80      	pop	{r7}
 8002418:	4770      	bx	lr

0800241a <LL_TIM_ClearFlag_UPDATE>:
{
 800241a:	b480      	push	{r7}
 800241c:	b083      	sub	sp, #12
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f06f 0201 	mvn.w	r2, #1
 8002428:	611a      	str	r2, [r3, #16]
}
 800242a:	bf00      	nop
 800242c:	370c      	adds	r7, #12
 800242e:	46bd      	mov	sp, r7
 8002430:	bc80      	pop	{r7}
 8002432:	4770      	bx	lr

08002434 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002438:	bf00      	nop
 800243a:	46bd      	mov	sp, r7
 800243c:	bc80      	pop	{r7}
 800243e:	4770      	bx	lr

08002440 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002444:	e7fe      	b.n	8002444 <HardFault_Handler+0x4>

08002446 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002446:	b480      	push	{r7}
 8002448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800244a:	e7fe      	b.n	800244a <MemManage_Handler+0x4>

0800244c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002450:	e7fe      	b.n	8002450 <BusFault_Handler+0x4>

08002452 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002452:	b480      	push	{r7}
 8002454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002456:	e7fe      	b.n	8002456 <UsageFault_Handler+0x4>

08002458 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800245c:	bf00      	nop
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr

08002464 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002468:	bf00      	nop
 800246a:	46bd      	mov	sp, r7
 800246c:	bc80      	pop	{r7}
 800246e:	4770      	bx	lr

08002470 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002474:	bf00      	nop
 8002476:	46bd      	mov	sp, r7
 8002478:	bc80      	pop	{r7}
 800247a:	4770      	bx	lr

0800247c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002480:	f000 f9b2 	bl	80027e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002484:	bf00      	nop
 8002486:	bd80      	pop	{r7, pc}

08002488 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800248c:	4802      	ldr	r0, [pc, #8]	; (8002498 <DMA1_Stream3_IRQHandler+0x10>)
 800248e:	f002 f86f 	bl	8004570 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002492:	bf00      	nop
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	20000780 	.word	0x20000780

0800249c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80024a0:	4802      	ldr	r0, [pc, #8]	; (80024ac <DMA1_Stream4_IRQHandler+0x10>)
 80024a2:	f002 f865 	bl	8004570 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	20000f54 	.word	0x20000f54

080024b0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80024b4:	4802      	ldr	r0, [pc, #8]	; (80024c0 <DMA1_Stream5_IRQHandler+0x10>)
 80024b6:	f002 f85b 	bl	8004570 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80024ba:	bf00      	nop
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	20000638 	.word	0x20000638

080024c4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80024c8:	4802      	ldr	r0, [pc, #8]	; (80024d4 <DMA1_Stream6_IRQHandler+0x10>)
 80024ca:	f002 f851 	bl	8004570 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	2000082c 	.word	0x2000082c

080024d8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80024dc:	4802      	ldr	r0, [pc, #8]	; (80024e8 <ADC_IRQHandler+0x10>)
 80024de:	f000 fa04 	bl	80028ea <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80024e2:	bf00      	nop
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	200007e4 	.word	0x200007e4

080024ec <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80024f0:	4802      	ldr	r0, [pc, #8]	; (80024fc <CAN1_TX_IRQHandler+0x10>)
 80024f2:	f001 fa92 	bl	8003a1a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20000f14 	.word	0x20000f14

08002500 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002504:	4802      	ldr	r0, [pc, #8]	; (8002510 <CAN1_RX0_IRQHandler+0x10>)
 8002506:	f001 fa88 	bl	8003a1a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	20000f14 	.word	0x20000f14

08002514 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002518:	4802      	ldr	r0, [pc, #8]	; (8002524 <CAN1_RX1_IRQHandler+0x10>)
 800251a:	f001 fa7e 	bl	8003a1a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800251e:	bf00      	nop
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	20000f14 	.word	0x20000f14

08002528 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800252c:	4802      	ldr	r0, [pc, #8]	; (8002538 <CAN1_SCE_IRQHandler+0x10>)
 800252e:	f001 fa74 	bl	8003a1a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000f14 	.word	0x20000f14

0800253c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 8002540:	4808      	ldr	r0, [pc, #32]	; (8002564 <TIM3_IRQHandler+0x28>)
 8002542:	f7ff ff5b 	bl	80023fc <LL_TIM_DisableCounter>
	// -- FLIR VERSIOKN --
	/*
	 //HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
	 */

	HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin, RESET);
 8002546:	2200      	movs	r2, #0
 8002548:	2120      	movs	r1, #32
 800254a:	4807      	ldr	r0, [pc, #28]	; (8002568 <TIM3_IRQHandler+0x2c>)
 800254c:	f002 ff0d 	bl	800536a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
 8002550:	2200      	movs	r2, #0
 8002552:	2110      	movs	r1, #16
 8002554:	4804      	ldr	r0, [pc, #16]	; (8002568 <TIM3_IRQHandler+0x2c>)
 8002556:	f002 ff08 	bl	800536a <HAL_GPIO_WritePin>

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 800255a:	4802      	ldr	r0, [pc, #8]	; (8002564 <TIM3_IRQHandler+0x28>)
 800255c:	f7ff ff5d 	bl	800241a <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 8002560:	bf00      	nop
 8002562:	bd80      	pop	{r7, pc}
 8002564:	40000400 	.word	0x40000400
 8002568:	40021800 	.word	0x40021800

0800256c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002570:	4802      	ldr	r0, [pc, #8]	; (800257c <SPI2_IRQHandler+0x10>)
 8002572:	f006 f997 	bl	80088a4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002576:	bf00      	nop
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	20000698 	.word	0x20000698

08002580 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002584:	4802      	ldr	r0, [pc, #8]	; (8002590 <USART2_IRQHandler+0x10>)
 8002586:	f006 fd67 	bl	8009058 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800258a:	bf00      	nop
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	20000ed4 	.word	0x20000ed4

08002594 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002598:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800259c:	f002 ff16 	bl	80053cc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80025a0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80025a4:	f002 ff12 	bl	80053cc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80025a8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80025ac:	f002 ff0e 	bl	80053cc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80025b0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80025b4:	f002 ff0a 	bl	80053cc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80025b8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80025bc:	f002 ff06 	bl	80053cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80025c0:	bf00      	nop
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80025c8:	4802      	ldr	r0, [pc, #8]	; (80025d4 <SDIO_IRQHandler+0x10>)
 80025ca:	f005 f8fb 	bl	80077c4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80025ce:	bf00      	nop
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	20000b90 	.word	0x20000b90

080025d8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80025dc:	4802      	ldr	r0, [pc, #8]	; (80025e8 <DMA2_Stream0_IRQHandler+0x10>)
 80025de:	f001 ffc7 	bl	8004570 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80025e2:	bf00      	nop
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	20000890 	.word	0x20000890

080025ec <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80025f0:	4802      	ldr	r0, [pc, #8]	; (80025fc <DMA2_Stream3_IRQHandler+0x10>)
 80025f2:	f001 ffbd 	bl	8004570 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80025f6:	bf00      	nop
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	200005d8 	.word	0x200005d8

08002600 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002604:	4802      	ldr	r0, [pc, #8]	; (8002610 <OTG_FS_IRQHandler+0x10>)
 8002606:	f003 f838 	bl	800567a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800260a:	bf00      	nop
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	20001c50 	.word	0x20001c50

08002614 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8002618:	4802      	ldr	r0, [pc, #8]	; (8002624 <DMA2_Stream6_IRQHandler+0x10>)
 800261a:	f001 ffa9 	bl	8004570 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800261e:	bf00      	nop
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	20000b24 	.word	0x20000b24

08002628 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b086      	sub	sp, #24
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002630:	4a14      	ldr	r2, [pc, #80]	; (8002684 <_sbrk+0x5c>)
 8002632:	4b15      	ldr	r3, [pc, #84]	; (8002688 <_sbrk+0x60>)
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800263c:	4b13      	ldr	r3, [pc, #76]	; (800268c <_sbrk+0x64>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d102      	bne.n	800264a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002644:	4b11      	ldr	r3, [pc, #68]	; (800268c <_sbrk+0x64>)
 8002646:	4a12      	ldr	r2, [pc, #72]	; (8002690 <_sbrk+0x68>)
 8002648:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800264a:	4b10      	ldr	r3, [pc, #64]	; (800268c <_sbrk+0x64>)
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4413      	add	r3, r2
 8002652:	693a      	ldr	r2, [r7, #16]
 8002654:	429a      	cmp	r2, r3
 8002656:	d207      	bcs.n	8002668 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002658:	f00b fe92 	bl	800e380 <__errno>
 800265c:	4602      	mov	r2, r0
 800265e:	230c      	movs	r3, #12
 8002660:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002662:	f04f 33ff 	mov.w	r3, #4294967295
 8002666:	e009      	b.n	800267c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002668:	4b08      	ldr	r3, [pc, #32]	; (800268c <_sbrk+0x64>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800266e:	4b07      	ldr	r3, [pc, #28]	; (800268c <_sbrk+0x64>)
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4413      	add	r3, r2
 8002676:	4a05      	ldr	r2, [pc, #20]	; (800268c <_sbrk+0x64>)
 8002678:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800267a:	68fb      	ldr	r3, [r7, #12]
}
 800267c:	4618      	mov	r0, r3
 800267e:	3718      	adds	r7, #24
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	20020000 	.word	0x20020000
 8002688:	00000400 	.word	0x00000400
 800268c:	20000468 	.word	0x20000468
 8002690:	20002058 	.word	0x20002058

08002694 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002698:	4b12      	ldr	r3, [pc, #72]	; (80026e4 <SystemInit+0x50>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a11      	ldr	r2, [pc, #68]	; (80026e4 <SystemInit+0x50>)
 800269e:	f043 0301 	orr.w	r3, r3, #1
 80026a2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80026a4:	4b0f      	ldr	r3, [pc, #60]	; (80026e4 <SystemInit+0x50>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80026aa:	4b0e      	ldr	r3, [pc, #56]	; (80026e4 <SystemInit+0x50>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a0d      	ldr	r2, [pc, #52]	; (80026e4 <SystemInit+0x50>)
 80026b0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80026b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026b8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80026ba:	4b0a      	ldr	r3, [pc, #40]	; (80026e4 <SystemInit+0x50>)
 80026bc:	4a0a      	ldr	r2, [pc, #40]	; (80026e8 <SystemInit+0x54>)
 80026be:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80026c0:	4b08      	ldr	r3, [pc, #32]	; (80026e4 <SystemInit+0x50>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a07      	ldr	r2, [pc, #28]	; (80026e4 <SystemInit+0x50>)
 80026c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026ca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80026cc:	4b05      	ldr	r3, [pc, #20]	; (80026e4 <SystemInit+0x50>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80026d2:	4b06      	ldr	r3, [pc, #24]	; (80026ec <SystemInit+0x58>)
 80026d4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026d8:	609a      	str	r2, [r3, #8]
#endif
}
 80026da:	bf00      	nop
 80026dc:	46bd      	mov	sp, r7
 80026de:	bc80      	pop	{r7}
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	40023800 	.word	0x40023800
 80026e8:	24003010 	.word	0x24003010
 80026ec:	e000ed00 	.word	0xe000ed00

080026f0 <Reset_Handler>:
 80026f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002728 <LoopFillZerobss+0x14>
 80026f4:	2100      	movs	r1, #0
 80026f6:	e003      	b.n	8002700 <LoopCopyDataInit>

080026f8 <CopyDataInit>:
 80026f8:	4b0c      	ldr	r3, [pc, #48]	; (800272c <LoopFillZerobss+0x18>)
 80026fa:	585b      	ldr	r3, [r3, r1]
 80026fc:	5043      	str	r3, [r0, r1]
 80026fe:	3104      	adds	r1, #4

08002700 <LoopCopyDataInit>:
 8002700:	480b      	ldr	r0, [pc, #44]	; (8002730 <LoopFillZerobss+0x1c>)
 8002702:	4b0c      	ldr	r3, [pc, #48]	; (8002734 <LoopFillZerobss+0x20>)
 8002704:	1842      	adds	r2, r0, r1
 8002706:	429a      	cmp	r2, r3
 8002708:	d3f6      	bcc.n	80026f8 <CopyDataInit>
 800270a:	4a0b      	ldr	r2, [pc, #44]	; (8002738 <LoopFillZerobss+0x24>)
 800270c:	e002      	b.n	8002714 <LoopFillZerobss>

0800270e <FillZerobss>:
 800270e:	2300      	movs	r3, #0
 8002710:	f842 3b04 	str.w	r3, [r2], #4

08002714 <LoopFillZerobss>:
 8002714:	4b09      	ldr	r3, [pc, #36]	; (800273c <LoopFillZerobss+0x28>)
 8002716:	429a      	cmp	r2, r3
 8002718:	d3f9      	bcc.n	800270e <FillZerobss>
 800271a:	f7ff ffbb 	bl	8002694 <SystemInit>
 800271e:	f00b fe35 	bl	800e38c <__libc_init_array>
 8002722:	f7fe fd57 	bl	80011d4 <main>
 8002726:	4770      	bx	lr
 8002728:	20020000 	.word	0x20020000
 800272c:	08010a00 	.word	0x08010a00
 8002730:	20000000 	.word	0x20000000
 8002734:	2000043c 	.word	0x2000043c
 8002738:	2000043c 	.word	0x2000043c
 800273c:	20002054 	.word	0x20002054

08002740 <CAN2_RX0_IRQHandler>:
 8002740:	e7fe      	b.n	8002740 <CAN2_RX0_IRQHandler>
	...

08002744 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002748:	4b0e      	ldr	r3, [pc, #56]	; (8002784 <HAL_Init+0x40>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a0d      	ldr	r2, [pc, #52]	; (8002784 <HAL_Init+0x40>)
 800274e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002752:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002754:	4b0b      	ldr	r3, [pc, #44]	; (8002784 <HAL_Init+0x40>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a0a      	ldr	r2, [pc, #40]	; (8002784 <HAL_Init+0x40>)
 800275a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800275e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002760:	4b08      	ldr	r3, [pc, #32]	; (8002784 <HAL_Init+0x40>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a07      	ldr	r2, [pc, #28]	; (8002784 <HAL_Init+0x40>)
 8002766:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800276a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800276c:	2003      	movs	r0, #3
 800276e:	f001 fc47 	bl	8004000 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002772:	2001      	movs	r0, #1
 8002774:	f000 f808 	bl	8002788 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002778:	f7ff fa0e 	bl	8001b98 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	40023c00 	.word	0x40023c00

08002788 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002790:	4b12      	ldr	r3, [pc, #72]	; (80027dc <HAL_InitTick+0x54>)
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	4b12      	ldr	r3, [pc, #72]	; (80027e0 <HAL_InitTick+0x58>)
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	4619      	mov	r1, r3
 800279a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800279e:	fbb3 f3f1 	udiv	r3, r3, r1
 80027a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027a6:	4618      	mov	r0, r3
 80027a8:	f001 fc5f 	bl	800406a <HAL_SYSTICK_Config>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e00e      	b.n	80027d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2b0f      	cmp	r3, #15
 80027ba:	d80a      	bhi.n	80027d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027bc:	2200      	movs	r2, #0
 80027be:	6879      	ldr	r1, [r7, #4]
 80027c0:	f04f 30ff 	mov.w	r0, #4294967295
 80027c4:	f001 fc27 	bl	8004016 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027c8:	4a06      	ldr	r2, [pc, #24]	; (80027e4 <HAL_InitTick+0x5c>)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027ce:	2300      	movs	r3, #0
 80027d0:	e000      	b.n	80027d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3708      	adds	r7, #8
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	20000004 	.word	0x20000004
 80027e0:	2000000c 	.word	0x2000000c
 80027e4:	20000008 	.word	0x20000008

080027e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027e8:	b480      	push	{r7}
 80027ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027ec:	4b05      	ldr	r3, [pc, #20]	; (8002804 <HAL_IncTick+0x1c>)
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	461a      	mov	r2, r3
 80027f2:	4b05      	ldr	r3, [pc, #20]	; (8002808 <HAL_IncTick+0x20>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4413      	add	r3, r2
 80027f8:	4a03      	ldr	r2, [pc, #12]	; (8002808 <HAL_IncTick+0x20>)
 80027fa:	6013      	str	r3, [r2, #0]
}
 80027fc:	bf00      	nop
 80027fe:	46bd      	mov	sp, r7
 8002800:	bc80      	pop	{r7}
 8002802:	4770      	bx	lr
 8002804:	2000000c 	.word	0x2000000c
 8002808:	20000fe4 	.word	0x20000fe4

0800280c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  return uwTick;
 8002810:	4b02      	ldr	r3, [pc, #8]	; (800281c <HAL_GetTick+0x10>)
 8002812:	681b      	ldr	r3, [r3, #0]
}
 8002814:	4618      	mov	r0, r3
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr
 800281c:	20000fe4 	.word	0x20000fe4

08002820 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002828:	f7ff fff0 	bl	800280c <HAL_GetTick>
 800282c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002838:	d005      	beq.n	8002846 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800283a:	4b09      	ldr	r3, [pc, #36]	; (8002860 <HAL_Delay+0x40>)
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	461a      	mov	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	4413      	add	r3, r2
 8002844:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002846:	bf00      	nop
 8002848:	f7ff ffe0 	bl	800280c <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	68fa      	ldr	r2, [r7, #12]
 8002854:	429a      	cmp	r2, r3
 8002856:	d8f7      	bhi.n	8002848 <HAL_Delay+0x28>
  {
  }
}
 8002858:	bf00      	nop
 800285a:	3710      	adds	r7, #16
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	2000000c 	.word	0x2000000c

08002864 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800286c:	2300      	movs	r3, #0
 800286e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d101      	bne.n	800287a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e033      	b.n	80028e2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287e:	2b00      	cmp	r3, #0
 8002880:	d109      	bne.n	8002896 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f7ff f9cc 	bl	8001c20 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2200      	movs	r2, #0
 800288c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2200      	movs	r2, #0
 8002892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289a:	f003 0310 	and.w	r3, r3, #16
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d118      	bne.n	80028d4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80028aa:	f023 0302 	bic.w	r3, r3, #2
 80028ae:	f043 0202 	orr.w	r2, r3, #2
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f000 fbcc 	bl	8003054 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c6:	f023 0303 	bic.w	r3, r3, #3
 80028ca:	f043 0201 	orr.w	r2, r3, #1
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	641a      	str	r2, [r3, #64]	; 0x40
 80028d2:	e001      	b.n	80028d8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80028e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3710      	adds	r7, #16
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}

080028ea <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80028ea:	b580      	push	{r7, lr}
 80028ec:	b084      	sub	sp, #16
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80028f2:	2300      	movs	r3, #0
 80028f4:	60fb      	str	r3, [r7, #12]
 80028f6:	2300      	movs	r3, #0
 80028f8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 0302 	and.w	r3, r3, #2
 8002904:	2b02      	cmp	r3, #2
 8002906:	bf0c      	ite	eq
 8002908:	2301      	moveq	r3, #1
 800290a:	2300      	movne	r3, #0
 800290c:	b2db      	uxtb	r3, r3
 800290e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f003 0320 	and.w	r3, r3, #32
 800291a:	2b20      	cmp	r3, #32
 800291c:	bf0c      	ite	eq
 800291e:	2301      	moveq	r3, #1
 8002920:	2300      	movne	r3, #0
 8002922:	b2db      	uxtb	r3, r3
 8002924:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d049      	beq.n	80029c0 <HAL_ADC_IRQHandler+0xd6>
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d046      	beq.n	80029c0 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002936:	f003 0310 	and.w	r3, r3, #16
 800293a:	2b00      	cmp	r3, #0
 800293c:	d105      	bne.n	800294a <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002942:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d12b      	bne.n	80029b0 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800295c:	2b00      	cmp	r3, #0
 800295e:	d127      	bne.n	80029b0 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002966:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800296a:	2b00      	cmp	r3, #0
 800296c:	d006      	beq.n	800297c <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002978:	2b00      	cmp	r3, #0
 800297a:	d119      	bne.n	80029b0 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	685a      	ldr	r2, [r3, #4]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f022 0220 	bic.w	r2, r2, #32
 800298a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002990:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d105      	bne.n	80029b0 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a8:	f043 0201 	orr.w	r2, r3, #1
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f000 fa0a 	bl	8002dca <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f06f 0212 	mvn.w	r2, #18
 80029be:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0304 	and.w	r3, r3, #4
 80029ca:	2b04      	cmp	r3, #4
 80029cc:	bf0c      	ite	eq
 80029ce:	2301      	moveq	r3, #1
 80029d0:	2300      	movne	r3, #0
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029e0:	2b80      	cmp	r3, #128	; 0x80
 80029e2:	bf0c      	ite	eq
 80029e4:	2301      	moveq	r3, #1
 80029e6:	2300      	movne	r3, #0
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d057      	beq.n	8002aa2 <HAL_ADC_IRQHandler+0x1b8>
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d054      	beq.n	8002aa2 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fc:	f003 0310 	and.w	r3, r3, #16
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d105      	bne.n	8002a10 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a08:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d139      	bne.n	8002a92 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a24:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d006      	beq.n	8002a3a <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d12b      	bne.n	8002a92 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d124      	bne.n	8002a92 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d11d      	bne.n	8002a92 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d119      	bne.n	8002a92 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	685a      	ldr	r2, [r3, #4]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a6c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d105      	bne.n	8002a92 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	f043 0201 	orr.w	r2, r3, #1
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 fc66 	bl	8003364 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f06f 020c 	mvn.w	r2, #12
 8002aa0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	bf0c      	ite	eq
 8002ab0:	2301      	moveq	r3, #1
 8002ab2:	2300      	movne	r3, #0
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ac2:	2b40      	cmp	r3, #64	; 0x40
 8002ac4:	bf0c      	ite	eq
 8002ac6:	2301      	moveq	r3, #1
 8002ac8:	2300      	movne	r3, #0
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d017      	beq.n	8002b04 <HAL_ADC_IRQHandler+0x21a>
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d014      	beq.n	8002b04 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0301 	and.w	r3, r3, #1
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d10d      	bne.n	8002b04 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aec:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f000 f97a 	bl	8002dee <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f06f 0201 	mvn.w	r2, #1
 8002b02:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 0320 	and.w	r3, r3, #32
 8002b0e:	2b20      	cmp	r3, #32
 8002b10:	bf0c      	ite	eq
 8002b12:	2301      	moveq	r3, #1
 8002b14:	2300      	movne	r3, #0
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002b24:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b28:	bf0c      	ite	eq
 8002b2a:	2301      	moveq	r3, #1
 8002b2c:	2300      	movne	r3, #0
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d015      	beq.n	8002b64 <HAL_ADC_IRQHandler+0x27a>
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d012      	beq.n	8002b64 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F2, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b42:	f043 0202 	orr.w	r2, r3, #2
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f06f 0220 	mvn.w	r2, #32
 8002b52:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f000 f953 	bl	8002e00 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f06f 0220 	mvn.w	r2, #32
 8002b62:	601a      	str	r2, [r3, #0]
  }
}
 8002b64:	bf00      	nop
 8002b66:	3710      	adds	r7, #16
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b086      	sub	sp, #24
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	60b9      	str	r1, [r7, #8]
 8002b76:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d101      	bne.n	8002b8a <HAL_ADC_Start_DMA+0x1e>
 8002b86:	2302      	movs	r3, #2
 8002b88:	e0bc      	b.n	8002d04 <HAL_ADC_Start_DMA+0x198>
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	f003 0301 	and.w	r3, r3, #1
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d018      	beq.n	8002bd2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	689a      	ldr	r2, [r3, #8]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f042 0201 	orr.w	r2, r2, #1
 8002bae:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002bb0:	4b56      	ldr	r3, [pc, #344]	; (8002d0c <HAL_ADC_Start_DMA+0x1a0>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a56      	ldr	r2, [pc, #344]	; (8002d10 <HAL_ADC_Start_DMA+0x1a4>)
 8002bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bba:	0c9a      	lsrs	r2, r3, #18
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	005b      	lsls	r3, r3, #1
 8002bc0:	4413      	add	r3, r2
 8002bc2:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8002bc4:	e002      	b.n	8002bcc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d1f9      	bne.n	8002bc6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f003 0301 	and.w	r3, r3, #1
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	f040 8084 	bne.w	8002cea <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002bea:	f023 0301 	bic.w	r3, r3, #1
 8002bee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d007      	beq.n	8002c14 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c08:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c0c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c20:	d106      	bne.n	8002c30 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c26:	f023 0206 	bic.w	r2, r3, #6
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	645a      	str	r2, [r3, #68]	; 0x44
 8002c2e:	e002      	b.n	8002c36 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2200      	movs	r2, #0
 8002c34:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c42:	4a34      	ldr	r2, [pc, #208]	; (8002d14 <HAL_ADC_Start_DMA+0x1a8>)
 8002c44:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c4a:	4a33      	ldr	r2, [pc, #204]	; (8002d18 <HAL_ADC_Start_DMA+0x1ac>)
 8002c4c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c52:	4a32      	ldr	r2, [pc, #200]	; (8002d1c <HAL_ADC_Start_DMA+0x1b0>)
 8002c54:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002c5e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	685a      	ldr	r2, [r3, #4]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002c6e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	689a      	ldr	r2, [r3, #8]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c7e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	334c      	adds	r3, #76	; 0x4c
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	68ba      	ldr	r2, [r7, #8]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f001 faa6 	bl	80041e0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002c94:	4b22      	ldr	r3, [pc, #136]	; (8002d20 <HAL_ADC_Start_DMA+0x1b4>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f003 031f 	and.w	r3, r3, #31
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d10f      	bne.n	8002cc0 <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d129      	bne.n	8002d02 <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689a      	ldr	r2, [r3, #8]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002cbc:	609a      	str	r2, [r3, #8]
 8002cbe:	e020      	b.n	8002d02 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a17      	ldr	r2, [pc, #92]	; (8002d24 <HAL_ADC_Start_DMA+0x1b8>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d11b      	bne.n	8002d02 <HAL_ADC_Start_DMA+0x196>
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d114      	bne.n	8002d02 <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	689a      	ldr	r2, [r3, #8]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ce6:	609a      	str	r2, [r3, #8]
 8002ce8:	e00b      	b.n	8002d02 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	f043 0210 	orr.w	r2, r3, #16
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cfa:	f043 0201 	orr.w	r2, r3, #1
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002d02:	2300      	movs	r3, #0
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3718      	adds	r7, #24
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	20000004 	.word	0x20000004
 8002d10:	431bde83 	.word	0x431bde83
 8002d14:	08003261 	.word	0x08003261
 8002d18:	0800331b 	.word	0x0800331b
 8002d1c:	08003337 	.word	0x08003337
 8002d20:	40012300 	.word	0x40012300
 8002d24:	40012000 	.word	0x40012000

08002d28 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d30:	2300      	movs	r3, #0
 8002d32:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d101      	bne.n	8002d42 <HAL_ADC_Stop_DMA+0x1a>
 8002d3e:	2302      	movs	r3, #2
 8002d40:	e03f      	b.n	8002dc2 <HAL_ADC_Stop_DMA+0x9a>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2201      	movs	r2, #1
 8002d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f022 0201 	bic.w	r2, r2, #1
 8002d58:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d127      	bne.n	8002db8 <HAL_ADC_Stop_DMA+0x90>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	689a      	ldr	r2, [r3, #8]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d76:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d118      	bne.n	8002db8 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f001 fa80 	bl	8004290 <HAL_DMA_Abort>
 8002d90:	4603      	mov	r3, r0
 8002d92:	73fb      	strb	r3, [r7, #15]
      
      /* Disable ADC overrun interrupt */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	685a      	ldr	r2, [r3, #4]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8002da2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002dac:	f023 0301 	bic.w	r3, r3, #1
 8002db0:	f043 0201 	orr.w	r2, r3, #1
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3710      	adds	r7, #16
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002dca:	b480      	push	{r7}
 8002dcc:	b083      	sub	sp, #12
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002dd2:	bf00      	nop
 8002dd4:	370c      	adds	r7, #12
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bc80      	pop	{r7}
 8002dda:	4770      	bx	lr

08002ddc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bc80      	pop	{r7}
 8002dec:	4770      	bx	lr

08002dee <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002dee:	b480      	push	{r7}
 8002df0:	b083      	sub	sp, #12
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002df6:	bf00      	nop
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bc80      	pop	{r7}
 8002dfe:	4770      	bx	lr

08002e00 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002e08:	bf00      	nop
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bc80      	pop	{r7}
 8002e10:	4770      	bx	lr
	...

08002e14 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b085      	sub	sp, #20
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d101      	bne.n	8002e30 <HAL_ADC_ConfigChannel+0x1c>
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	e103      	b.n	8003038 <HAL_ADC_ConfigChannel+0x224>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	2b09      	cmp	r3, #9
 8002e3e:	d925      	bls.n	8002e8c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	68d9      	ldr	r1, [r3, #12]
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	4613      	mov	r3, r2
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	4413      	add	r3, r2
 8002e54:	3b1e      	subs	r3, #30
 8002e56:	2207      	movs	r2, #7
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	43da      	mvns	r2, r3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	400a      	ands	r2, r1
 8002e64:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	68d9      	ldr	r1, [r3, #12]
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	689a      	ldr	r2, [r3, #8]
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	4618      	mov	r0, r3
 8002e78:	4603      	mov	r3, r0
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	4403      	add	r3, r0
 8002e7e:	3b1e      	subs	r3, #30
 8002e80:	409a      	lsls	r2, r3
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	60da      	str	r2, [r3, #12]
 8002e8a:	e022      	b.n	8002ed2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6919      	ldr	r1, [r3, #16]
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	b29b      	uxth	r3, r3
 8002e98:	461a      	mov	r2, r3
 8002e9a:	4613      	mov	r3, r2
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	4413      	add	r3, r2
 8002ea0:	2207      	movs	r2, #7
 8002ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea6:	43da      	mvns	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	400a      	ands	r2, r1
 8002eae:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	6919      	ldr	r1, [r3, #16]
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	689a      	ldr	r2, [r3, #8]
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	4403      	add	r3, r0
 8002ec8:	409a      	lsls	r2, r3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	2b06      	cmp	r3, #6
 8002ed8:	d824      	bhi.n	8002f24 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	685a      	ldr	r2, [r3, #4]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	4413      	add	r3, r2
 8002eea:	3b05      	subs	r3, #5
 8002eec:	221f      	movs	r2, #31
 8002eee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef2:	43da      	mvns	r2, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	400a      	ands	r2, r1
 8002efa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	4618      	mov	r0, r3
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685a      	ldr	r2, [r3, #4]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	4413      	add	r3, r2
 8002f14:	3b05      	subs	r3, #5
 8002f16:	fa00 f203 	lsl.w	r2, r0, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	635a      	str	r2, [r3, #52]	; 0x34
 8002f22:	e04c      	b.n	8002fbe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	2b0c      	cmp	r3, #12
 8002f2a:	d824      	bhi.n	8002f76 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	685a      	ldr	r2, [r3, #4]
 8002f36:	4613      	mov	r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	4413      	add	r3, r2
 8002f3c:	3b23      	subs	r3, #35	; 0x23
 8002f3e:	221f      	movs	r2, #31
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	43da      	mvns	r2, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	400a      	ands	r2, r1
 8002f4c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685a      	ldr	r2, [r3, #4]
 8002f60:	4613      	mov	r3, r2
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	4413      	add	r3, r2
 8002f66:	3b23      	subs	r3, #35	; 0x23
 8002f68:	fa00 f203 	lsl.w	r2, r0, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	430a      	orrs	r2, r1
 8002f72:	631a      	str	r2, [r3, #48]	; 0x30
 8002f74:	e023      	b.n	8002fbe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	685a      	ldr	r2, [r3, #4]
 8002f80:	4613      	mov	r3, r2
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	4413      	add	r3, r2
 8002f86:	3b41      	subs	r3, #65	; 0x41
 8002f88:	221f      	movs	r2, #31
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	43da      	mvns	r2, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	400a      	ands	r2, r1
 8002f96:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	685a      	ldr	r2, [r3, #4]
 8002faa:	4613      	mov	r3, r2
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	4413      	add	r3, r2
 8002fb0:	3b41      	subs	r3, #65	; 0x41
 8002fb2:	fa00 f203 	lsl.w	r2, r0, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	430a      	orrs	r2, r1
 8002fbc:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a20      	ldr	r2, [pc, #128]	; (8003044 <HAL_ADC_ConfigChannel+0x230>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d109      	bne.n	8002fdc <HAL_ADC_ConfigChannel+0x1c8>
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2b12      	cmp	r3, #18
 8002fce:	d105      	bne.n	8002fdc <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002fd0:	4b1d      	ldr	r3, [pc, #116]	; (8003048 <HAL_ADC_ConfigChannel+0x234>)
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	4a1c      	ldr	r2, [pc, #112]	; (8003048 <HAL_ADC_ConfigChannel+0x234>)
 8002fd6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002fda:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a18      	ldr	r2, [pc, #96]	; (8003044 <HAL_ADC_ConfigChannel+0x230>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d123      	bne.n	800302e <HAL_ADC_ConfigChannel+0x21a>
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2b10      	cmp	r3, #16
 8002fec:	d003      	beq.n	8002ff6 <HAL_ADC_ConfigChannel+0x1e2>
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2b11      	cmp	r3, #17
 8002ff4:	d11b      	bne.n	800302e <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002ff6:	4b14      	ldr	r3, [pc, #80]	; (8003048 <HAL_ADC_ConfigChannel+0x234>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	4a13      	ldr	r2, [pc, #76]	; (8003048 <HAL_ADC_ConfigChannel+0x234>)
 8002ffc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003000:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	2b10      	cmp	r3, #16
 8003008:	d111      	bne.n	800302e <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800300a:	4b10      	ldr	r3, [pc, #64]	; (800304c <HAL_ADC_ConfigChannel+0x238>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a10      	ldr	r2, [pc, #64]	; (8003050 <HAL_ADC_ConfigChannel+0x23c>)
 8003010:	fba2 2303 	umull	r2, r3, r2, r3
 8003014:	0c9a      	lsrs	r2, r3, #18
 8003016:	4613      	mov	r3, r2
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	4413      	add	r3, r2
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003020:	e002      	b.n	8003028 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	3b01      	subs	r3, #1
 8003026:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d1f9      	bne.n	8003022 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003036:	2300      	movs	r3, #0
}
 8003038:	4618      	mov	r0, r3
 800303a:	3714      	adds	r7, #20
 800303c:	46bd      	mov	sp, r7
 800303e:	bc80      	pop	{r7}
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	40012000 	.word	0x40012000
 8003048:	40012300 	.word	0x40012300
 800304c:	20000004 	.word	0x20000004
 8003050:	431bde83 	.word	0x431bde83

08003054 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003054:	b480      	push	{r7}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800305c:	4b7e      	ldr	r3, [pc, #504]	; (8003258 <ADC_Init+0x204>)
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	4a7d      	ldr	r2, [pc, #500]	; (8003258 <ADC_Init+0x204>)
 8003062:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003066:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003068:	4b7b      	ldr	r3, [pc, #492]	; (8003258 <ADC_Init+0x204>)
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	4979      	ldr	r1, [pc, #484]	; (8003258 <ADC_Init+0x204>)
 8003072:	4313      	orrs	r3, r2
 8003074:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	685a      	ldr	r2, [r3, #4]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003084:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	6859      	ldr	r1, [r3, #4]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	691b      	ldr	r3, [r3, #16]
 8003090:	021a      	lsls	r2, r3, #8
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	430a      	orrs	r2, r1
 8003098:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	685a      	ldr	r2, [r3, #4]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80030a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	6859      	ldr	r1, [r3, #4]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	689a      	ldr	r2, [r3, #8]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	430a      	orrs	r2, r1
 80030ba:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689a      	ldr	r2, [r3, #8]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	6899      	ldr	r1, [r3, #8]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	68da      	ldr	r2, [r3, #12]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	430a      	orrs	r2, r1
 80030dc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e2:	4a5e      	ldr	r2, [pc, #376]	; (800325c <ADC_Init+0x208>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d022      	beq.n	800312e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	689a      	ldr	r2, [r3, #8]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80030f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	6899      	ldr	r1, [r3, #8]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	430a      	orrs	r2, r1
 8003108:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	689a      	ldr	r2, [r3, #8]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003118:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	6899      	ldr	r1, [r3, #8]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	430a      	orrs	r2, r1
 800312a:	609a      	str	r2, [r3, #8]
 800312c:	e00f      	b.n	800314e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	689a      	ldr	r2, [r3, #8]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800313c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689a      	ldr	r2, [r3, #8]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800314c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	689a      	ldr	r2, [r3, #8]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f022 0202 	bic.w	r2, r2, #2
 800315c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6899      	ldr	r1, [r3, #8]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	7e1b      	ldrb	r3, [r3, #24]
 8003168:	005a      	lsls	r2, r3, #1
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	430a      	orrs	r2, r1
 8003170:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d027      	beq.n	80031cc <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	685a      	ldr	r2, [r3, #4]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800318a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	685a      	ldr	r2, [r3, #4]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800319a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a0:	3b01      	subs	r3, #1
 80031a2:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80031a6:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a8:	68fa      	ldr	r2, [r7, #12]
 80031aa:	fa92 f2a2 	rbit	r2, r2
 80031ae:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80031b0:	68ba      	ldr	r2, [r7, #8]
 80031b2:	fab2 f282 	clz	r2, r2
 80031b6:	b2d2      	uxtb	r2, r2
 80031b8:	fa03 f102 	lsl.w	r1, r3, r2
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	685a      	ldr	r2, [r3, #4]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	430a      	orrs	r2, r1
 80031c8:	605a      	str	r2, [r3, #4]
 80031ca:	e007      	b.n	80031dc <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	685a      	ldr	r2, [r3, #4]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031da:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80031ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	69db      	ldr	r3, [r3, #28]
 80031f6:	3b01      	subs	r3, #1
 80031f8:	051a      	lsls	r2, r3, #20
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	430a      	orrs	r2, r1
 8003200:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	689a      	ldr	r2, [r3, #8]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003210:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6899      	ldr	r1, [r3, #8]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800321e:	025a      	lsls	r2, r3, #9
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	430a      	orrs	r2, r1
 8003226:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	689a      	ldr	r2, [r3, #8]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003236:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	6899      	ldr	r1, [r3, #8]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	029a      	lsls	r2, r3, #10
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	430a      	orrs	r2, r1
 800324a:	609a      	str	r2, [r3, #8]
}
 800324c:	bf00      	nop
 800324e:	3714      	adds	r7, #20
 8003250:	46bd      	mov	sp, r7
 8003252:	bc80      	pop	{r7}
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	40012300 	.word	0x40012300
 800325c:	0f000001 	.word	0x0f000001

08003260 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800326c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003272:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003276:	2b00      	cmp	r3, #0
 8003278:	d13c      	bne.n	80032f4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d12b      	bne.n	80032ec <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003298:	2b00      	cmp	r3, #0
 800329a:	d127      	bne.n	80032ec <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d006      	beq.n	80032b8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d119      	bne.n	80032ec <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	685a      	ldr	r2, [r3, #4]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f022 0220 	bic.w	r2, r2, #32
 80032c6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032cc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d105      	bne.n	80032ec <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e4:	f043 0201 	orr.w	r2, r3, #1
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80032ec:	68f8      	ldr	r0, [r7, #12]
 80032ee:	f7ff fd6c 	bl	8002dca <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80032f2:	e00e      	b.n	8003312 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f8:	f003 0310 	and.w	r3, r3, #16
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d003      	beq.n	8003308 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003300:	68f8      	ldr	r0, [r7, #12]
 8003302:	f7ff fd7d 	bl	8002e00 <HAL_ADC_ErrorCallback>
}
 8003306:	e004      	b.n	8003312 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800330c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	4798      	blx	r3
}
 8003312:	bf00      	nop
 8003314:	3710      	adds	r7, #16
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}

0800331a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800331a:	b580      	push	{r7, lr}
 800331c:	b084      	sub	sp, #16
 800331e:	af00      	add	r7, sp, #0
 8003320:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003326:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003328:	68f8      	ldr	r0, [r7, #12]
 800332a:	f7ff fd57 	bl	8002ddc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800332e:	bf00      	nop
 8003330:	3710      	adds	r7, #16
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}

08003336 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003336:	b580      	push	{r7, lr}
 8003338:	b084      	sub	sp, #16
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003342:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2240      	movs	r2, #64	; 0x40
 8003348:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334e:	f043 0204 	orr.w	r2, r3, #4
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003356:	68f8      	ldr	r0, [r7, #12]
 8003358:	f7ff fd52 	bl	8002e00 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800335c:	bf00      	nop
 800335e:	3710      	adds	r7, #16
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}

08003364 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	bc80      	pop	{r7}
 8003374:	4770      	bx	lr

08003376 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b084      	sub	sp, #16
 800337a:	af00      	add	r7, sp, #0
 800337c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d101      	bne.n	8003388 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e0ed      	b.n	8003564 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800338e:	b2db      	uxtb	r3, r3
 8003390:	2b00      	cmp	r3, #0
 8003392:	d102      	bne.n	800339a <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f7fe fcc3 	bl	8001d20 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f022 0202 	bic.w	r2, r2, #2
 80033a8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80033aa:	f7ff fa2f 	bl	800280c <HAL_GetTick>
 80033ae:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80033b0:	e012      	b.n	80033d8 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80033b2:	f7ff fa2b 	bl	800280c <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	2b0a      	cmp	r3, #10
 80033be:	d90b      	bls.n	80033d8 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2205      	movs	r2, #5
 80033d0:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e0c5      	b.n	8003564 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1e5      	bne.n	80033b2 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f042 0201 	orr.w	r2, r2, #1
 80033f4:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80033f6:	f7ff fa09 	bl	800280c <HAL_GetTick>
 80033fa:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80033fc:	e012      	b.n	8003424 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80033fe:	f7ff fa05 	bl	800280c <HAL_GetTick>
 8003402:	4602      	mov	r2, r0
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	1ad3      	subs	r3, r2, r3
 8003408:	2b0a      	cmp	r3, #10
 800340a:	d90b      	bls.n	8003424 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003410:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2205      	movs	r2, #5
 800341c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e09f      	b.n	8003564 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f003 0301 	and.w	r3, r3, #1
 800342e:	2b00      	cmp	r3, #0
 8003430:	d0e5      	beq.n	80033fe <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	7e1b      	ldrb	r3, [r3, #24]
 8003436:	2b01      	cmp	r3, #1
 8003438:	d108      	bne.n	800344c <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003448:	601a      	str	r2, [r3, #0]
 800344a:	e007      	b.n	800345c <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800345a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	7e5b      	ldrb	r3, [r3, #25]
 8003460:	2b01      	cmp	r3, #1
 8003462:	d108      	bne.n	8003476 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003472:	601a      	str	r2, [r3, #0]
 8003474:	e007      	b.n	8003486 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003484:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	7e9b      	ldrb	r3, [r3, #26]
 800348a:	2b01      	cmp	r3, #1
 800348c:	d108      	bne.n	80034a0 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f042 0220 	orr.w	r2, r2, #32
 800349c:	601a      	str	r2, [r3, #0]
 800349e:	e007      	b.n	80034b0 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f022 0220 	bic.w	r2, r2, #32
 80034ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	7edb      	ldrb	r3, [r3, #27]
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d108      	bne.n	80034ca <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f022 0210 	bic.w	r2, r2, #16
 80034c6:	601a      	str	r2, [r3, #0]
 80034c8:	e007      	b.n	80034da <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f042 0210 	orr.w	r2, r2, #16
 80034d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	7f1b      	ldrb	r3, [r3, #28]
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d108      	bne.n	80034f4 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f042 0208 	orr.w	r2, r2, #8
 80034f0:	601a      	str	r2, [r3, #0]
 80034f2:	e007      	b.n	8003504 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f022 0208 	bic.w	r2, r2, #8
 8003502:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	7f5b      	ldrb	r3, [r3, #29]
 8003508:	2b01      	cmp	r3, #1
 800350a:	d108      	bne.n	800351e <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f042 0204 	orr.w	r2, r2, #4
 800351a:	601a      	str	r2, [r3, #0]
 800351c:	e007      	b.n	800352e <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 0204 	bic.w	r2, r2, #4
 800352c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	689a      	ldr	r2, [r3, #8]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	431a      	orrs	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	691b      	ldr	r3, [r3, #16]
 800353c:	431a      	orrs	r2, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	ea42 0103 	orr.w	r1, r2, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	1e5a      	subs	r2, r3, #1
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	430a      	orrs	r2, r1
 8003552:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2201      	movs	r2, #1
 800355e:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003562:	2300      	movs	r3, #0
}
 8003564:	4618      	mov	r0, r3
 8003566:	3710      	adds	r7, #16
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}

0800356c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800356c:	b480      	push	{r7}
 800356e:	b087      	sub	sp, #28
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003582:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003584:	7cfb      	ldrb	r3, [r7, #19]
 8003586:	2b01      	cmp	r3, #1
 8003588:	d003      	beq.n	8003592 <HAL_CAN_ConfigFilter+0x26>
 800358a:	7cfb      	ldrb	r3, [r7, #19]
 800358c:	2b02      	cmp	r3, #2
 800358e:	f040 80be 	bne.w	800370e <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003592:	4b65      	ldr	r3, [pc, #404]	; (8003728 <HAL_CAN_ConfigFilter+0x1bc>)
 8003594:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800359c:	f043 0201 	orr.w	r2, r3, #1
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80035ac:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c0:	021b      	lsls	r3, r3, #8
 80035c2:	431a      	orrs	r2, r3
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	695b      	ldr	r3, [r3, #20]
 80035ce:	f003 031f 	and.w	r3, r3, #31
 80035d2:	2201      	movs	r2, #1
 80035d4:	fa02 f303 	lsl.w	r3, r2, r3
 80035d8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	43db      	mvns	r3, r3
 80035e4:	401a      	ands	r2, r3
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	69db      	ldr	r3, [r3, #28]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d123      	bne.n	800363c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	43db      	mvns	r3, r3
 80035fe:	401a      	ands	r2, r3
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003612:	683a      	ldr	r2, [r7, #0]
 8003614:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003616:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	3248      	adds	r2, #72	; 0x48
 800361c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003630:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003632:	6979      	ldr	r1, [r7, #20]
 8003634:	3348      	adds	r3, #72	; 0x48
 8003636:	00db      	lsls	r3, r3, #3
 8003638:	440b      	add	r3, r1
 800363a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	69db      	ldr	r3, [r3, #28]
 8003640:	2b01      	cmp	r3, #1
 8003642:	d122      	bne.n	800368a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	431a      	orrs	r2, r3
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003660:	683a      	ldr	r2, [r7, #0]
 8003662:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003664:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	3248      	adds	r2, #72	; 0x48
 800366a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800367e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003680:	6979      	ldr	r1, [r7, #20]
 8003682:	3348      	adds	r3, #72	; 0x48
 8003684:	00db      	lsls	r3, r3, #3
 8003686:	440b      	add	r3, r1
 8003688:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	699b      	ldr	r3, [r3, #24]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d109      	bne.n	80036a6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	43db      	mvns	r3, r3
 800369c:	401a      	ands	r2, r3
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80036a4:	e007      	b.n	80036b6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	431a      	orrs	r2, r3
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d109      	bne.n	80036d2 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	43db      	mvns	r3, r3
 80036c8:	401a      	ands	r2, r3
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80036d0:	e007      	b.n	80036e2 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	431a      	orrs	r2, r3
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	6a1b      	ldr	r3, [r3, #32]
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d107      	bne.n	80036fa <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	431a      	orrs	r2, r3
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003700:	f023 0201 	bic.w	r2, r3, #1
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800370a:	2300      	movs	r3, #0
 800370c:	e006      	b.n	800371c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003712:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
  }
}
 800371c:	4618      	mov	r0, r3
 800371e:	371c      	adds	r7, #28
 8003720:	46bd      	mov	sp, r7
 8003722:	bc80      	pop	{r7}
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	40006400 	.word	0x40006400

0800372c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f893 3020 	ldrb.w	r3, [r3, #32]
 800373a:	b2db      	uxtb	r3, r3
 800373c:	2b01      	cmp	r3, #1
 800373e:	d12e      	bne.n	800379e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2202      	movs	r2, #2
 8003744:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f022 0201 	bic.w	r2, r2, #1
 8003756:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003758:	f7ff f858 	bl	800280c <HAL_GetTick>
 800375c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800375e:	e012      	b.n	8003786 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003760:	f7ff f854 	bl	800280c <HAL_GetTick>
 8003764:	4602      	mov	r2, r0
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	2b0a      	cmp	r3, #10
 800376c:	d90b      	bls.n	8003786 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003772:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2205      	movs	r2, #5
 800377e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e012      	b.n	80037ac <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f003 0301 	and.w	r3, r3, #1
 8003790:	2b00      	cmp	r3, #0
 8003792:	d1e5      	bne.n	8003760 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800379a:	2300      	movs	r3, #0
 800379c:	e006      	b.n	80037ac <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
  }
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3710      	adds	r7, #16
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b089      	sub	sp, #36	; 0x24
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	60f8      	str	r0, [r7, #12]
 80037bc:	60b9      	str	r1, [r7, #8]
 80037be:	607a      	str	r2, [r7, #4]
 80037c0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037c8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80037d2:	7ffb      	ldrb	r3, [r7, #31]
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d003      	beq.n	80037e0 <HAL_CAN_AddTxMessage+0x2c>
 80037d8:	7ffb      	ldrb	r3, [r7, #31]
 80037da:	2b02      	cmp	r3, #2
 80037dc:	f040 80b8 	bne.w	8003950 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80037e0:	69bb      	ldr	r3, [r7, #24]
 80037e2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d10a      	bne.n	8003800 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80037ea:	69bb      	ldr	r3, [r7, #24]
 80037ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d105      	bne.n	8003800 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80037f4:	69bb      	ldr	r3, [r7, #24]
 80037f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	f000 80a0 	beq.w	8003940 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	0e1b      	lsrs	r3, r3, #24
 8003804:	f003 0303 	and.w	r3, r3, #3
 8003808:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	2b02      	cmp	r3, #2
 800380e:	d907      	bls.n	8003820 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003814:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e09e      	b.n	800395e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003820:	2201      	movs	r2, #1
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	409a      	lsls	r2, r3
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d10d      	bne.n	800384e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800383c:	68f9      	ldr	r1, [r7, #12]
 800383e:	6809      	ldr	r1, [r1, #0]
 8003840:	431a      	orrs	r2, r3
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	3318      	adds	r3, #24
 8003846:	011b      	lsls	r3, r3, #4
 8003848:	440b      	add	r3, r1
 800384a:	601a      	str	r2, [r3, #0]
 800384c:	e00f      	b.n	800386e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003858:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800385e:	68f9      	ldr	r1, [r7, #12]
 8003860:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003862:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	3318      	adds	r3, #24
 8003868:	011b      	lsls	r3, r3, #4
 800386a:	440b      	add	r3, r1
 800386c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6819      	ldr	r1, [r3, #0]
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	691a      	ldr	r2, [r3, #16]
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	3318      	adds	r3, #24
 800387a:	011b      	lsls	r3, r3, #4
 800387c:	440b      	add	r3, r1
 800387e:	3304      	adds	r3, #4
 8003880:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	7d1b      	ldrb	r3, [r3, #20]
 8003886:	2b01      	cmp	r3, #1
 8003888:	d111      	bne.n	80038ae <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	3318      	adds	r3, #24
 8003892:	011b      	lsls	r3, r3, #4
 8003894:	4413      	add	r3, r2
 8003896:	3304      	adds	r3, #4
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	6811      	ldr	r1, [r2, #0]
 800389e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	3318      	adds	r3, #24
 80038a6:	011b      	lsls	r3, r3, #4
 80038a8:	440b      	add	r3, r1
 80038aa:	3304      	adds	r3, #4
 80038ac:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	3307      	adds	r3, #7
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	061a      	lsls	r2, r3, #24
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	3306      	adds	r3, #6
 80038ba:	781b      	ldrb	r3, [r3, #0]
 80038bc:	041b      	lsls	r3, r3, #16
 80038be:	431a      	orrs	r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	3305      	adds	r3, #5
 80038c4:	781b      	ldrb	r3, [r3, #0]
 80038c6:	021b      	lsls	r3, r3, #8
 80038c8:	4313      	orrs	r3, r2
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	3204      	adds	r2, #4
 80038ce:	7812      	ldrb	r2, [r2, #0]
 80038d0:	4610      	mov	r0, r2
 80038d2:	68fa      	ldr	r2, [r7, #12]
 80038d4:	6811      	ldr	r1, [r2, #0]
 80038d6:	ea43 0200 	orr.w	r2, r3, r0
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	011b      	lsls	r3, r3, #4
 80038de:	440b      	add	r3, r1
 80038e0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80038e4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	3303      	adds	r3, #3
 80038ea:	781b      	ldrb	r3, [r3, #0]
 80038ec:	061a      	lsls	r2, r3, #24
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	3302      	adds	r3, #2
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	041b      	lsls	r3, r3, #16
 80038f6:	431a      	orrs	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	3301      	adds	r3, #1
 80038fc:	781b      	ldrb	r3, [r3, #0]
 80038fe:	021b      	lsls	r3, r3, #8
 8003900:	4313      	orrs	r3, r2
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	7812      	ldrb	r2, [r2, #0]
 8003906:	4610      	mov	r0, r2
 8003908:	68fa      	ldr	r2, [r7, #12]
 800390a:	6811      	ldr	r1, [r2, #0]
 800390c:	ea43 0200 	orr.w	r2, r3, r0
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	011b      	lsls	r3, r3, #4
 8003914:	440b      	add	r3, r1
 8003916:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800391a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	3318      	adds	r3, #24
 8003924:	011b      	lsls	r3, r3, #4
 8003926:	4413      	add	r3, r2
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	6811      	ldr	r1, [r2, #0]
 800392e:	f043 0201 	orr.w	r2, r3, #1
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	3318      	adds	r3, #24
 8003936:	011b      	lsls	r3, r3, #4
 8003938:	440b      	add	r3, r1
 800393a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800393c:	2300      	movs	r3, #0
 800393e:	e00e      	b.n	800395e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003944:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e006      	b.n	800395e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003954:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
  }
}
 800395e:	4618      	mov	r0, r3
 8003960:	3724      	adds	r7, #36	; 0x24
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr

08003968 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8003968:	b480      	push	{r7}
 800396a:	b085      	sub	sp, #20
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8003970:	2300      	movs	r3, #0
 8003972:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f893 3020 	ldrb.w	r3, [r3, #32]
 800397a:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800397c:	7afb      	ldrb	r3, [r7, #11]
 800397e:	2b01      	cmp	r3, #1
 8003980:	d002      	beq.n	8003988 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8003982:	7afb      	ldrb	r3, [r7, #11]
 8003984:	2b02      	cmp	r3, #2
 8003986:	d11d      	bne.n	80039c4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d002      	beq.n	800399c <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	3301      	adds	r3, #1
 800399a:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d002      	beq.n	80039b0 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	3301      	adds	r3, #1
 80039ae:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d002      	beq.n	80039c4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	3301      	adds	r3, #1
 80039c2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80039c4:	68fb      	ldr	r3, [r7, #12]
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3714      	adds	r7, #20
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bc80      	pop	{r7}
 80039ce:	4770      	bx	lr

080039d0 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039e0:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80039e2:	7bfb      	ldrb	r3, [r7, #15]
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d002      	beq.n	80039ee <HAL_CAN_ActivateNotification+0x1e>
 80039e8:	7bfb      	ldrb	r3, [r7, #15]
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d109      	bne.n	8003a02 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	6959      	ldr	r1, [r3, #20]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	683a      	ldr	r2, [r7, #0]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80039fe:	2300      	movs	r3, #0
 8003a00:	e006      	b.n	8003a10 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a06:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
  }
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3714      	adds	r7, #20
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bc80      	pop	{r7}
 8003a18:	4770      	bx	lr

08003a1a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	b08a      	sub	sp, #40	; 0x28
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003a22:	2300      	movs	r3, #0
 8003a24:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	695b      	ldr	r3, [r3, #20]
 8003a2c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	691b      	ldr	r3, [r3, #16]
 8003a4c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	699b      	ldr	r3, [r3, #24]
 8003a54:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003a56:	6a3b      	ldr	r3, [r7, #32]
 8003a58:	f003 0301 	and.w	r3, r3, #1
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d07c      	beq.n	8003b5a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	f003 0301 	and.w	r3, r3, #1
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d023      	beq.n	8003ab2 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	f003 0302 	and.w	r3, r3, #2
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d003      	beq.n	8003a84 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f000 f97d 	bl	8003d7c <HAL_CAN_TxMailbox0CompleteCallback>
 8003a82:	e016      	b.n	8003ab2 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003a84:	69bb      	ldr	r3, [r7, #24]
 8003a86:	f003 0304 	and.w	r3, r3, #4
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d004      	beq.n	8003a98 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a90:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003a94:	627b      	str	r3, [r7, #36]	; 0x24
 8003a96:	e00c      	b.n	8003ab2 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	f003 0308 	and.w	r3, r3, #8
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d004      	beq.n	8003aac <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003aa8:	627b      	str	r3, [r7, #36]	; 0x24
 8003aaa:	e002      	b.n	8003ab2 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f000 f980 	bl	8003db2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003ab2:	69bb      	ldr	r3, [r7, #24]
 8003ab4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d024      	beq.n	8003b06 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ac4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d003      	beq.n	8003ad8 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f000 f95c 	bl	8003d8e <HAL_CAN_TxMailbox1CompleteCallback>
 8003ad6:	e016      	b.n	8003b06 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003ad8:	69bb      	ldr	r3, [r7, #24]
 8003ada:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d004      	beq.n	8003aec <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003ae8:	627b      	str	r3, [r7, #36]	; 0x24
 8003aea:	e00c      	b.n	8003b06 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d004      	beq.n	8003b00 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003afc:	627b      	str	r3, [r7, #36]	; 0x24
 8003afe:	e002      	b.n	8003b06 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f000 f95f 	bl	8003dc4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003b06:	69bb      	ldr	r3, [r7, #24]
 8003b08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d024      	beq.n	8003b5a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003b18:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003b1a:	69bb      	ldr	r3, [r7, #24]
 8003b1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d003      	beq.n	8003b2c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f000 f93b 	bl	8003da0 <HAL_CAN_TxMailbox2CompleteCallback>
 8003b2a:	e016      	b.n	8003b5a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d004      	beq.n	8003b40 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b3c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b3e:	e00c      	b.n	8003b5a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d004      	beq.n	8003b54 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b50:	627b      	str	r3, [r7, #36]	; 0x24
 8003b52:	e002      	b.n	8003b5a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f000 f93e 	bl	8003dd6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003b5a:	6a3b      	ldr	r3, [r7, #32]
 8003b5c:	f003 0308 	and.w	r3, r3, #8
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d00c      	beq.n	8003b7e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	f003 0310 	and.w	r3, r3, #16
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d007      	beq.n	8003b7e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b70:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b74:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2210      	movs	r2, #16
 8003b7c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003b7e:	6a3b      	ldr	r3, [r7, #32]
 8003b80:	f003 0304 	and.w	r3, r3, #4
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00b      	beq.n	8003ba0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	f003 0308 	and.w	r3, r3, #8
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d006      	beq.n	8003ba0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2208      	movs	r2, #8
 8003b98:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f000 f92d 	bl	8003dfa <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003ba0:	6a3b      	ldr	r3, [r7, #32]
 8003ba2:	f003 0302 	and.w	r3, r3, #2
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d009      	beq.n	8003bbe <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	f003 0303 	and.w	r3, r3, #3
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d002      	beq.n	8003bbe <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f000 f915 	bl	8003de8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003bbe:	6a3b      	ldr	r3, [r7, #32]
 8003bc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d00c      	beq.n	8003be2 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	f003 0310 	and.w	r3, r3, #16
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d007      	beq.n	8003be2 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003bd8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2210      	movs	r2, #16
 8003be0:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003be2:	6a3b      	ldr	r3, [r7, #32]
 8003be4:	f003 0320 	and.w	r3, r3, #32
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00b      	beq.n	8003c04 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	f003 0308 	and.w	r3, r3, #8
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d006      	beq.n	8003c04 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2208      	movs	r2, #8
 8003bfc:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f000 f90d 	bl	8003e1e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003c04:	6a3b      	ldr	r3, [r7, #32]
 8003c06:	f003 0310 	and.w	r3, r3, #16
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d009      	beq.n	8003c22 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	f003 0303 	and.w	r3, r3, #3
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d002      	beq.n	8003c22 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f000 f8f5 	bl	8003e0c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003c22:	6a3b      	ldr	r3, [r7, #32]
 8003c24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00b      	beq.n	8003c44 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	f003 0310 	and.w	r3, r3, #16
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d006      	beq.n	8003c44 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2210      	movs	r2, #16
 8003c3c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 f8f6 	bl	8003e30 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003c44:	6a3b      	ldr	r3, [r7, #32]
 8003c46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d00b      	beq.n	8003c66 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	f003 0308 	and.w	r3, r3, #8
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d006      	beq.n	8003c66 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2208      	movs	r2, #8
 8003c5e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003c60:	6878      	ldr	r0, [r7, #4]
 8003c62:	f000 f8ee 	bl	8003e42 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003c66:	6a3b      	ldr	r3, [r7, #32]
 8003c68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d075      	beq.n	8003d5c <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	f003 0304 	and.w	r3, r3, #4
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d06c      	beq.n	8003d54 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003c7a:	6a3b      	ldr	r3, [r7, #32]
 8003c7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d008      	beq.n	8003c96 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d003      	beq.n	8003c96 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c90:	f043 0301 	orr.w	r3, r3, #1
 8003c94:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003c96:	6a3b      	ldr	r3, [r7, #32]
 8003c98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d008      	beq.n	8003cb2 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d003      	beq.n	8003cb2 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cac:	f043 0302 	orr.w	r3, r3, #2
 8003cb0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003cb2:	6a3b      	ldr	r3, [r7, #32]
 8003cb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d008      	beq.n	8003cce <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d003      	beq.n	8003cce <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc8:	f043 0304 	orr.w	r3, r3, #4
 8003ccc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003cce:	6a3b      	ldr	r3, [r7, #32]
 8003cd0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d03d      	beq.n	8003d54 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d038      	beq.n	8003d54 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003ce8:	2b30      	cmp	r3, #48	; 0x30
 8003cea:	d017      	beq.n	8003d1c <HAL_CAN_IRQHandler+0x302>
 8003cec:	2b30      	cmp	r3, #48	; 0x30
 8003cee:	d804      	bhi.n	8003cfa <HAL_CAN_IRQHandler+0x2e0>
 8003cf0:	2b10      	cmp	r3, #16
 8003cf2:	d009      	beq.n	8003d08 <HAL_CAN_IRQHandler+0x2ee>
 8003cf4:	2b20      	cmp	r3, #32
 8003cf6:	d00c      	beq.n	8003d12 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003cf8:	e024      	b.n	8003d44 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8003cfa:	2b50      	cmp	r3, #80	; 0x50
 8003cfc:	d018      	beq.n	8003d30 <HAL_CAN_IRQHandler+0x316>
 8003cfe:	2b60      	cmp	r3, #96	; 0x60
 8003d00:	d01b      	beq.n	8003d3a <HAL_CAN_IRQHandler+0x320>
 8003d02:	2b40      	cmp	r3, #64	; 0x40
 8003d04:	d00f      	beq.n	8003d26 <HAL_CAN_IRQHandler+0x30c>
            break;
 8003d06:	e01d      	b.n	8003d44 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8003d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d0a:	f043 0308 	orr.w	r3, r3, #8
 8003d0e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d10:	e018      	b.n	8003d44 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d14:	f043 0310 	orr.w	r3, r3, #16
 8003d18:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d1a:	e013      	b.n	8003d44 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d1e:	f043 0320 	orr.w	r3, r3, #32
 8003d22:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d24:	e00e      	b.n	8003d44 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8003d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d2c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d2e:	e009      	b.n	8003d44 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8003d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d36:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d38:	e004      	b.n	8003d44 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d40:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d42:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	699a      	ldr	r2, [r3, #24]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003d52:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	2204      	movs	r2, #4
 8003d5a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d008      	beq.n	8003d74 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d68:	431a      	orrs	r2, r3
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f000 f870 	bl	8003e54 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003d74:	bf00      	nop
 8003d76:	3728      	adds	r7, #40	; 0x28
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003d84:	bf00      	nop
 8003d86:	370c      	adds	r7, #12
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bc80      	pop	{r7}
 8003d8c:	4770      	bx	lr

08003d8e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d8e:	b480      	push	{r7}
 8003d90:	b083      	sub	sp, #12
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003d96:	bf00      	nop
 8003d98:	370c      	adds	r7, #12
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bc80      	pop	{r7}
 8003d9e:	4770      	bx	lr

08003da0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003da8:	bf00      	nop
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bc80      	pop	{r7}
 8003db0:	4770      	bx	lr

08003db2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003db2:	b480      	push	{r7}
 8003db4:	b083      	sub	sp, #12
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003dba:	bf00      	nop
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bc80      	pop	{r7}
 8003dc2:	4770      	bx	lr

08003dc4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003dcc:	bf00      	nop
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bc80      	pop	{r7}
 8003dd4:	4770      	bx	lr

08003dd6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003dd6:	b480      	push	{r7}
 8003dd8:	b083      	sub	sp, #12
 8003dda:	af00      	add	r7, sp, #0
 8003ddc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003dde:	bf00      	nop
 8003de0:	370c      	adds	r7, #12
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bc80      	pop	{r7}
 8003de6:	4770      	bx	lr

08003de8 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003df0:	bf00      	nop
 8003df2:	370c      	adds	r7, #12
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bc80      	pop	{r7}
 8003df8:	4770      	bx	lr

08003dfa <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003dfa:	b480      	push	{r7}
 8003dfc:	b083      	sub	sp, #12
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003e02:	bf00      	nop
 8003e04:	370c      	adds	r7, #12
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bc80      	pop	{r7}
 8003e0a:	4770      	bx	lr

08003e0c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003e14:	bf00      	nop
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bc80      	pop	{r7}
 8003e1c:	4770      	bx	lr

08003e1e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003e1e:	b480      	push	{r7}
 8003e20:	b083      	sub	sp, #12
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003e26:	bf00      	nop
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bc80      	pop	{r7}
 8003e2e:	4770      	bx	lr

08003e30 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003e38:	bf00      	nop
 8003e3a:	370c      	adds	r7, #12
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bc80      	pop	{r7}
 8003e40:	4770      	bx	lr

08003e42 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003e42:	b480      	push	{r7}
 8003e44:	b083      	sub	sp, #12
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003e4a:	bf00      	nop
 8003e4c:	370c      	adds	r7, #12
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bc80      	pop	{r7}
 8003e52:	4770      	bx	lr

08003e54 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003e5c:	bf00      	nop
 8003e5e:	370c      	adds	r7, #12
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bc80      	pop	{r7}
 8003e64:	4770      	bx	lr
	...

08003e68 <__NVIC_SetPriorityGrouping>:
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b085      	sub	sp, #20
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f003 0307 	and.w	r3, r3, #7
 8003e76:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e78:	4b0c      	ldr	r3, [pc, #48]	; (8003eac <__NVIC_SetPriorityGrouping+0x44>)
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e7e:	68ba      	ldr	r2, [r7, #8]
 8003e80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e84:	4013      	ands	r3, r2
 8003e86:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e9a:	4a04      	ldr	r2, [pc, #16]	; (8003eac <__NVIC_SetPriorityGrouping+0x44>)
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	60d3      	str	r3, [r2, #12]
}
 8003ea0:	bf00      	nop
 8003ea2:	3714      	adds	r7, #20
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bc80      	pop	{r7}
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	e000ed00 	.word	0xe000ed00

08003eb0 <__NVIC_GetPriorityGrouping>:
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003eb4:	4b04      	ldr	r3, [pc, #16]	; (8003ec8 <__NVIC_GetPriorityGrouping+0x18>)
 8003eb6:	68db      	ldr	r3, [r3, #12]
 8003eb8:	0a1b      	lsrs	r3, r3, #8
 8003eba:	f003 0307 	and.w	r3, r3, #7
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bc80      	pop	{r7}
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop
 8003ec8:	e000ed00 	.word	0xe000ed00

08003ecc <__NVIC_EnableIRQ>:
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	db0b      	blt.n	8003ef6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ede:	79fb      	ldrb	r3, [r7, #7]
 8003ee0:	f003 021f 	and.w	r2, r3, #31
 8003ee4:	4906      	ldr	r1, [pc, #24]	; (8003f00 <__NVIC_EnableIRQ+0x34>)
 8003ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eea:	095b      	lsrs	r3, r3, #5
 8003eec:	2001      	movs	r0, #1
 8003eee:	fa00 f202 	lsl.w	r2, r0, r2
 8003ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003ef6:	bf00      	nop
 8003ef8:	370c      	adds	r7, #12
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bc80      	pop	{r7}
 8003efe:	4770      	bx	lr
 8003f00:	e000e100 	.word	0xe000e100

08003f04 <__NVIC_SetPriority>:
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	6039      	str	r1, [r7, #0]
 8003f0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	db0a      	blt.n	8003f2e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	b2da      	uxtb	r2, r3
 8003f1c:	490c      	ldr	r1, [pc, #48]	; (8003f50 <__NVIC_SetPriority+0x4c>)
 8003f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f22:	0112      	lsls	r2, r2, #4
 8003f24:	b2d2      	uxtb	r2, r2
 8003f26:	440b      	add	r3, r1
 8003f28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003f2c:	e00a      	b.n	8003f44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	b2da      	uxtb	r2, r3
 8003f32:	4908      	ldr	r1, [pc, #32]	; (8003f54 <__NVIC_SetPriority+0x50>)
 8003f34:	79fb      	ldrb	r3, [r7, #7]
 8003f36:	f003 030f 	and.w	r3, r3, #15
 8003f3a:	3b04      	subs	r3, #4
 8003f3c:	0112      	lsls	r2, r2, #4
 8003f3e:	b2d2      	uxtb	r2, r2
 8003f40:	440b      	add	r3, r1
 8003f42:	761a      	strb	r2, [r3, #24]
}
 8003f44:	bf00      	nop
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bc80      	pop	{r7}
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	e000e100 	.word	0xe000e100
 8003f54:	e000ed00 	.word	0xe000ed00

08003f58 <NVIC_EncodePriority>:
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b089      	sub	sp, #36	; 0x24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f003 0307 	and.w	r3, r3, #7
 8003f6a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	f1c3 0307 	rsb	r3, r3, #7
 8003f72:	2b04      	cmp	r3, #4
 8003f74:	bf28      	it	cs
 8003f76:	2304      	movcs	r3, #4
 8003f78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	3304      	adds	r3, #4
 8003f7e:	2b06      	cmp	r3, #6
 8003f80:	d902      	bls.n	8003f88 <NVIC_EncodePriority+0x30>
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	3b03      	subs	r3, #3
 8003f86:	e000      	b.n	8003f8a <NVIC_EncodePriority+0x32>
 8003f88:	2300      	movs	r3, #0
 8003f8a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8003f90:	69bb      	ldr	r3, [r7, #24]
 8003f92:	fa02 f303 	lsl.w	r3, r2, r3
 8003f96:	43da      	mvns	r2, r3
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	401a      	ands	r2, r3
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8003faa:	43d9      	mvns	r1, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fb0:	4313      	orrs	r3, r2
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3724      	adds	r7, #36	; 0x24
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bc80      	pop	{r7}
 8003fba:	4770      	bx	lr

08003fbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003fcc:	d301      	bcc.n	8003fd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e00f      	b.n	8003ff2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003fd2:	4a0a      	ldr	r2, [pc, #40]	; (8003ffc <SysTick_Config+0x40>)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	3b01      	subs	r3, #1
 8003fd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fda:	210f      	movs	r1, #15
 8003fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8003fe0:	f7ff ff90 	bl	8003f04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fe4:	4b05      	ldr	r3, [pc, #20]	; (8003ffc <SysTick_Config+0x40>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fea:	4b04      	ldr	r3, [pc, #16]	; (8003ffc <SysTick_Config+0x40>)
 8003fec:	2207      	movs	r2, #7
 8003fee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3708      	adds	r7, #8
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	e000e010 	.word	0xe000e010

08004000 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f7ff ff2d 	bl	8003e68 <__NVIC_SetPriorityGrouping>
}
 800400e:	bf00      	nop
 8004010:	3708      	adds	r7, #8
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}

08004016 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004016:	b580      	push	{r7, lr}
 8004018:	b086      	sub	sp, #24
 800401a:	af00      	add	r7, sp, #0
 800401c:	4603      	mov	r3, r0
 800401e:	60b9      	str	r1, [r7, #8]
 8004020:	607a      	str	r2, [r7, #4]
 8004022:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004024:	2300      	movs	r3, #0
 8004026:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004028:	f7ff ff42 	bl	8003eb0 <__NVIC_GetPriorityGrouping>
 800402c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	68b9      	ldr	r1, [r7, #8]
 8004032:	6978      	ldr	r0, [r7, #20]
 8004034:	f7ff ff90 	bl	8003f58 <NVIC_EncodePriority>
 8004038:	4602      	mov	r2, r0
 800403a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800403e:	4611      	mov	r1, r2
 8004040:	4618      	mov	r0, r3
 8004042:	f7ff ff5f 	bl	8003f04 <__NVIC_SetPriority>
}
 8004046:	bf00      	nop
 8004048:	3718      	adds	r7, #24
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}

0800404e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800404e:	b580      	push	{r7, lr}
 8004050:	b082      	sub	sp, #8
 8004052:	af00      	add	r7, sp, #0
 8004054:	4603      	mov	r3, r0
 8004056:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004058:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800405c:	4618      	mov	r0, r3
 800405e:	f7ff ff35 	bl	8003ecc <__NVIC_EnableIRQ>
}
 8004062:	bf00      	nop
 8004064:	3708      	adds	r7, #8
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}

0800406a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b082      	sub	sp, #8
 800406e:	af00      	add	r7, sp, #0
 8004070:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f7ff ffa2 	bl	8003fbc <SysTick_Config>
 8004078:	4603      	mov	r3, r0
}
 800407a:	4618      	mov	r0, r3
 800407c:	3708      	adds	r7, #8
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
	...

08004084 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b086      	sub	sp, #24
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800408c:	2300      	movs	r3, #0
 800408e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004090:	f7fe fbbc 	bl	800280c <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d101      	bne.n	80040a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	e099      	b.n	80041d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2202      	movs	r2, #2
 80040ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f022 0201 	bic.w	r2, r2, #1
 80040be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040c0:	e00f      	b.n	80040e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80040c2:	f7fe fba3 	bl	800280c <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	2b05      	cmp	r3, #5
 80040ce:	d908      	bls.n	80040e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2220      	movs	r2, #32
 80040d4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2203      	movs	r2, #3
 80040da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e078      	b.n	80041d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 0301 	and.w	r3, r3, #1
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d1e8      	bne.n	80040c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80040f8:	697a      	ldr	r2, [r7, #20]
 80040fa:	4b38      	ldr	r3, [pc, #224]	; (80041dc <HAL_DMA_Init+0x158>)
 80040fc:	4013      	ands	r3, r2
 80040fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800410e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800411a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	699b      	ldr	r3, [r3, #24]
 8004120:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004126:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a1b      	ldr	r3, [r3, #32]
 800412c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800412e:	697a      	ldr	r2, [r7, #20]
 8004130:	4313      	orrs	r3, r2
 8004132:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004138:	2b04      	cmp	r3, #4
 800413a:	d107      	bne.n	800414c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004144:	4313      	orrs	r3, r2
 8004146:	697a      	ldr	r2, [r7, #20]
 8004148:	4313      	orrs	r3, r2
 800414a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	697a      	ldr	r2, [r7, #20]
 8004152:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	f023 0307 	bic.w	r3, r3, #7
 8004162:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004168:	697a      	ldr	r2, [r7, #20]
 800416a:	4313      	orrs	r3, r2
 800416c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004172:	2b04      	cmp	r3, #4
 8004174:	d117      	bne.n	80041a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800417a:	697a      	ldr	r2, [r7, #20]
 800417c:	4313      	orrs	r3, r2
 800417e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004184:	2b00      	cmp	r3, #0
 8004186:	d00e      	beq.n	80041a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f000 fbdd 	bl	8004948 <DMA_CheckFifoParam>
 800418e:	4603      	mov	r3, r0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d008      	beq.n	80041a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2240      	movs	r2, #64	; 0x40
 8004198:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2201      	movs	r2, #1
 800419e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80041a2:	2301      	movs	r3, #1
 80041a4:	e016      	b.n	80041d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	697a      	ldr	r2, [r7, #20]
 80041ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 fb96 	bl	80048e0 <DMA_CalcBaseAndBitshift>
 80041b4:	4603      	mov	r3, r0
 80041b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041bc:	223f      	movs	r2, #63	; 0x3f
 80041be:	409a      	lsls	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2200      	movs	r2, #0
 80041c8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2201      	movs	r2, #1
 80041ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80041d2:	2300      	movs	r3, #0
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3718      	adds	r7, #24
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}
 80041dc:	f010803f 	.word	0xf010803f

080041e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b086      	sub	sp, #24
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	60f8      	str	r0, [r7, #12]
 80041e8:	60b9      	str	r1, [r7, #8]
 80041ea:	607a      	str	r2, [r7, #4]
 80041ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041ee:	2300      	movs	r3, #0
 80041f0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041f6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d101      	bne.n	8004206 <HAL_DMA_Start_IT+0x26>
 8004202:	2302      	movs	r3, #2
 8004204:	e040      	b.n	8004288 <HAL_DMA_Start_IT+0xa8>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2201      	movs	r2, #1
 800420a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004214:	b2db      	uxtb	r3, r3
 8004216:	2b01      	cmp	r3, #1
 8004218:	d12f      	bne.n	800427a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2202      	movs	r2, #2
 800421e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2200      	movs	r2, #0
 8004226:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	68b9      	ldr	r1, [r7, #8]
 800422e:	68f8      	ldr	r0, [r7, #12]
 8004230:	f000 fb28 	bl	8004884 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004238:	223f      	movs	r2, #63	; 0x3f
 800423a:	409a      	lsls	r2, r3
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f042 0216 	orr.w	r2, r2, #22
 800424e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004254:	2b00      	cmp	r3, #0
 8004256:	d007      	beq.n	8004268 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f042 0208 	orr.w	r2, r2, #8
 8004266:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f042 0201 	orr.w	r2, r2, #1
 8004276:	601a      	str	r2, [r3, #0]
 8004278:	e005      	b.n	8004286 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2200      	movs	r2, #0
 800427e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004282:	2302      	movs	r3, #2
 8004284:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004286:	7dfb      	ldrb	r3, [r7, #23]
}
 8004288:	4618      	mov	r0, r3
 800428a:	3718      	adds	r7, #24
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}

08004290 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800429c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800429e:	f7fe fab5 	bl	800280c <HAL_GetTick>
 80042a2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	d008      	beq.n	80042c2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2280      	movs	r2, #128	; 0x80
 80042b4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e052      	b.n	8004368 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f022 0216 	bic.w	r2, r2, #22
 80042d0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	695a      	ldr	r2, [r3, #20]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042e0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d103      	bne.n	80042f2 <HAL_DMA_Abort+0x62>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d007      	beq.n	8004302 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f022 0208 	bic.w	r2, r2, #8
 8004300:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f022 0201 	bic.w	r2, r2, #1
 8004310:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004312:	e013      	b.n	800433c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004314:	f7fe fa7a 	bl	800280c <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b05      	cmp	r3, #5
 8004320:	d90c      	bls.n	800433c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2220      	movs	r2, #32
 8004326:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2203      	movs	r2, #3
 8004334:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004338:	2303      	movs	r3, #3
 800433a:	e015      	b.n	8004368 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 0301 	and.w	r3, r3, #1
 8004346:	2b00      	cmp	r3, #0
 8004348:	d1e4      	bne.n	8004314 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800434e:	223f      	movs	r2, #63	; 0x3f
 8004350:	409a      	lsls	r2, r3
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2201      	movs	r2, #1
 8004362:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8004366:	2300      	movs	r3, #0
}
 8004368:	4618      	mov	r0, r3
 800436a:	3710      	adds	r7, #16
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}

08004370 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004370:	b480      	push	{r7}
 8004372:	b083      	sub	sp, #12
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800437e:	b2db      	uxtb	r3, r3
 8004380:	2b02      	cmp	r3, #2
 8004382:	d004      	beq.n	800438e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2280      	movs	r2, #128	; 0x80
 8004388:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e00c      	b.n	80043a8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2205      	movs	r2, #5
 8004392:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f022 0201 	bic.w	r2, r2, #1
 80043a4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	370c      	adds	r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bc80      	pop	{r7}
 80043b0:	4770      	bx	lr

080043b2 <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 80043b2:	b580      	push	{r7, lr}
 80043b4:	b08a      	sub	sp, #40	; 0x28
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	60f8      	str	r0, [r7, #12]
 80043ba:	460b      	mov	r3, r1
 80043bc:	607a      	str	r2, [r7, #4]
 80043be:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 80043c0:	2300      	movs	r3, #0
 80043c2:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 80043c4:	f7fe fa22 	bl	800280c <HAL_GetTick>
 80043c8:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d008      	beq.n	80043e8 <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2280      	movs	r2, #128	; 0x80
 80043da:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e0bf      	b.n	8004568 <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d005      	beq.n	8004402 <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80043fc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e0b2      	b.n	8004568 <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8004402:	7afb      	ldrb	r3, [r7, #11]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d106      	bne.n	8004416 <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800440c:	2220      	movs	r2, #32
 800440e:	fa02 f303 	lsl.w	r3, r2, r3
 8004412:	627b      	str	r3, [r7, #36]	; 0x24
 8004414:	e005      	b.n	8004422 <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800441a:	2210      	movs	r2, #16
 800441c:	fa02 f303 	lsl.w	r3, r2, r3
 8004420:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004426:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 800442e:	e05a      	b.n	80044e6 <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004436:	d017      	beq.n	8004468 <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d007      	beq.n	800444e <HAL_DMA_PollForTransfer+0x9c>
 800443e:	f7fe f9e5 	bl	800280c <HAL_GetTick>
 8004442:	4602      	mov	r2, r0
 8004444:	69bb      	ldr	r3, [r7, #24]
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	429a      	cmp	r2, r3
 800444c:	d20c      	bcs.n	8004468 <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2220      	movs	r2, #32
 8004452:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004464:	2303      	movs	r3, #3
 8004466:	e07f      	b.n	8004568 <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004472:	2208      	movs	r2, #8
 8004474:	409a      	lsls	r2, r3
 8004476:	6a3b      	ldr	r3, [r7, #32]
 8004478:	4013      	ands	r3, r2
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00b      	beq.n	8004496 <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004482:	f043 0201 	orr.w	r2, r3, #1
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800448e:	2208      	movs	r2, #8
 8004490:	409a      	lsls	r2, r3
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800449a:	2201      	movs	r2, #1
 800449c:	409a      	lsls	r2, r3
 800449e:	6a3b      	ldr	r3, [r7, #32]
 80044a0:	4013      	ands	r3, r2
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d00b      	beq.n	80044be <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044aa:	f043 0202 	orr.w	r2, r3, #2
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044b6:	2201      	movs	r2, #1
 80044b8:	409a      	lsls	r2, r3
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044c2:	2204      	movs	r2, #4
 80044c4:	409a      	lsls	r2, r3
 80044c6:	6a3b      	ldr	r3, [r7, #32]
 80044c8:	4013      	ands	r3, r2
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00b      	beq.n	80044e6 <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044d2:	f043 0204 	orr.w	r2, r3, #4
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044de:	2204      	movs	r2, #4
 80044e0:	409a      	lsls	r2, r3
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 80044e6:	6a3a      	ldr	r2, [r7, #32]
 80044e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ea:	4013      	ands	r3, r2
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d105      	bne.n	80044fc <HAL_DMA_PollForTransfer+0x14a>
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044f4:	f003 0301 	and.w	r3, r3, #1
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d099      	beq.n	8004430 <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004500:	2b00      	cmp	r3, #0
 8004502:	d018      	beq.n	8004536 <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004508:	f003 0301 	and.w	r3, r3, #1
 800450c:	2b00      	cmp	r3, #0
 800450e:	d012      	beq.n	8004536 <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 8004510:	68f8      	ldr	r0, [r7, #12]
 8004512:	f7ff febd 	bl	8004290 <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800451a:	2230      	movs	r2, #48	; 0x30
 800451c:	409a      	lsls	r2, r3
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	609a      	str	r2, [r3, #8]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2201      	movs	r2, #1
 800452e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e018      	b.n	8004568 <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8004536:	7afb      	ldrb	r3, [r7, #11]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d10e      	bne.n	800455a <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004540:	2230      	movs	r2, #48	; 0x30
 8004542:	409a      	lsls	r2, r3
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2200      	movs	r2, #0
 800454c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hdma->State = HAL_DMA_STATE_READY;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8004558:	e005      	b.n	8004566 <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800455e:	2210      	movs	r2, #16
 8004560:	409a      	lsls	r2, r3
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 8004566:	7ffb      	ldrb	r3, [r7, #31]
}
 8004568:	4618      	mov	r0, r3
 800456a:	3728      	adds	r7, #40	; 0x28
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}

08004570 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b086      	sub	sp, #24
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004578:	2300      	movs	r3, #0
 800457a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800457c:	4b92      	ldr	r3, [pc, #584]	; (80047c8 <HAL_DMA_IRQHandler+0x258>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a92      	ldr	r2, [pc, #584]	; (80047cc <HAL_DMA_IRQHandler+0x25c>)
 8004582:	fba2 2303 	umull	r2, r3, r2, r3
 8004586:	0a9b      	lsrs	r3, r3, #10
 8004588:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800458e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800459a:	2208      	movs	r2, #8
 800459c:	409a      	lsls	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	4013      	ands	r3, r2
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d01a      	beq.n	80045dc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0304 	and.w	r3, r3, #4
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d013      	beq.n	80045dc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f022 0204 	bic.w	r2, r2, #4
 80045c2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045c8:	2208      	movs	r2, #8
 80045ca:	409a      	lsls	r2, r3
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045d4:	f043 0201 	orr.w	r2, r3, #1
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045e0:	2201      	movs	r2, #1
 80045e2:	409a      	lsls	r2, r3
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	4013      	ands	r3, r2
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d012      	beq.n	8004612 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	695b      	ldr	r3, [r3, #20]
 80045f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00b      	beq.n	8004612 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045fe:	2201      	movs	r2, #1
 8004600:	409a      	lsls	r2, r3
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800460a:	f043 0202 	orr.w	r2, r3, #2
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004616:	2204      	movs	r2, #4
 8004618:	409a      	lsls	r2, r3
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	4013      	ands	r3, r2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d012      	beq.n	8004648 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0302 	and.w	r3, r3, #2
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00b      	beq.n	8004648 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004634:	2204      	movs	r2, #4
 8004636:	409a      	lsls	r2, r3
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004640:	f043 0204 	orr.w	r2, r3, #4
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800464c:	2210      	movs	r2, #16
 800464e:	409a      	lsls	r2, r3
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	4013      	ands	r3, r2
 8004654:	2b00      	cmp	r3, #0
 8004656:	d043      	beq.n	80046e0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0308 	and.w	r3, r3, #8
 8004662:	2b00      	cmp	r3, #0
 8004664:	d03c      	beq.n	80046e0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800466a:	2210      	movs	r2, #16
 800466c:	409a      	lsls	r2, r3
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d018      	beq.n	80046b2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d108      	bne.n	80046a0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004692:	2b00      	cmp	r3, #0
 8004694:	d024      	beq.n	80046e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	4798      	blx	r3
 800469e:	e01f      	b.n	80046e0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d01b      	beq.n	80046e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	4798      	blx	r3
 80046b0:	e016      	b.n	80046e0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d107      	bne.n	80046d0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f022 0208 	bic.w	r2, r2, #8
 80046ce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d003      	beq.n	80046e0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046e4:	2220      	movs	r2, #32
 80046e6:	409a      	lsls	r2, r3
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	4013      	ands	r3, r2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	f000 808e 	beq.w	800480e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0310 	and.w	r3, r3, #16
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	f000 8086 	beq.w	800480e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004706:	2220      	movs	r2, #32
 8004708:	409a      	lsls	r2, r3
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004714:	b2db      	uxtb	r3, r3
 8004716:	2b05      	cmp	r3, #5
 8004718:	d136      	bne.n	8004788 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f022 0216 	bic.w	r2, r2, #22
 8004728:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	695a      	ldr	r2, [r3, #20]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004738:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473e:	2b00      	cmp	r3, #0
 8004740:	d103      	bne.n	800474a <HAL_DMA_IRQHandler+0x1da>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004746:	2b00      	cmp	r3, #0
 8004748:	d007      	beq.n	800475a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f022 0208 	bic.w	r2, r2, #8
 8004758:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800475e:	223f      	movs	r2, #63	; 0x3f
 8004760:	409a      	lsls	r2, r3
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2201      	movs	r2, #1
 8004772:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800477a:	2b00      	cmp	r3, #0
 800477c:	d07d      	beq.n	800487a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	4798      	blx	r3
        }
        return;
 8004786:	e078      	b.n	800487a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004792:	2b00      	cmp	r3, #0
 8004794:	d01c      	beq.n	80047d0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d108      	bne.n	80047b6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d030      	beq.n	800480e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	4798      	blx	r3
 80047b4:	e02b      	b.n	800480e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d027      	beq.n	800480e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	4798      	blx	r3
 80047c6:	e022      	b.n	800480e <HAL_DMA_IRQHandler+0x29e>
 80047c8:	20000004 	.word	0x20000004
 80047cc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d10f      	bne.n	80047fe <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f022 0210 	bic.w	r2, r2, #16
 80047ec:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2200      	movs	r2, #0
 80047f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2201      	movs	r2, #1
 80047fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004802:	2b00      	cmp	r3, #0
 8004804:	d003      	beq.n	800480e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004812:	2b00      	cmp	r3, #0
 8004814:	d032      	beq.n	800487c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800481a:	f003 0301 	and.w	r3, r3, #1
 800481e:	2b00      	cmp	r3, #0
 8004820:	d022      	beq.n	8004868 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2205      	movs	r2, #5
 8004826:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f022 0201 	bic.w	r2, r2, #1
 8004838:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	3301      	adds	r3, #1
 800483e:	60bb      	str	r3, [r7, #8]
 8004840:	697a      	ldr	r2, [r7, #20]
 8004842:	429a      	cmp	r2, r3
 8004844:	d307      	bcc.n	8004856 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0301 	and.w	r3, r3, #1
 8004850:	2b00      	cmp	r3, #0
 8004852:	d1f2      	bne.n	800483a <HAL_DMA_IRQHandler+0x2ca>
 8004854:	e000      	b.n	8004858 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004856:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800486c:	2b00      	cmp	r3, #0
 800486e:	d005      	beq.n	800487c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	4798      	blx	r3
 8004878:	e000      	b.n	800487c <HAL_DMA_IRQHandler+0x30c>
        return;
 800487a:	bf00      	nop
    }
  }
}
 800487c:	3718      	adds	r7, #24
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop

08004884 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004884:	b480      	push	{r7}
 8004886:	b085      	sub	sp, #20
 8004888:	af00      	add	r7, sp, #0
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]
 8004890:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80048a0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	683a      	ldr	r2, [r7, #0]
 80048a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	2b40      	cmp	r3, #64	; 0x40
 80048b0:	d108      	bne.n	80048c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	687a      	ldr	r2, [r7, #4]
 80048b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80048c2:	e007      	b.n	80048d4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68ba      	ldr	r2, [r7, #8]
 80048ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	60da      	str	r2, [r3, #12]
}
 80048d4:	bf00      	nop
 80048d6:	3714      	adds	r7, #20
 80048d8:	46bd      	mov	sp, r7
 80048da:	bc80      	pop	{r7}
 80048dc:	4770      	bx	lr
	...

080048e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b085      	sub	sp, #20
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	3b10      	subs	r3, #16
 80048f0:	4a13      	ldr	r2, [pc, #76]	; (8004940 <DMA_CalcBaseAndBitshift+0x60>)
 80048f2:	fba2 2303 	umull	r2, r3, r2, r3
 80048f6:	091b      	lsrs	r3, r3, #4
 80048f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80048fa:	4a12      	ldr	r2, [pc, #72]	; (8004944 <DMA_CalcBaseAndBitshift+0x64>)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	4413      	add	r3, r2
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	461a      	mov	r2, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2b03      	cmp	r3, #3
 800490c:	d909      	bls.n	8004922 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004916:	f023 0303 	bic.w	r3, r3, #3
 800491a:	1d1a      	adds	r2, r3, #4
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	659a      	str	r2, [r3, #88]	; 0x58
 8004920:	e007      	b.n	8004932 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800492a:	f023 0303 	bic.w	r3, r3, #3
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004936:	4618      	mov	r0, r3
 8004938:	3714      	adds	r7, #20
 800493a:	46bd      	mov	sp, r7
 800493c:	bc80      	pop	{r7}
 800493e:	4770      	bx	lr
 8004940:	aaaaaaab 	.word	0xaaaaaaab
 8004944:	08010774 	.word	0x08010774

08004948 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004948:	b480      	push	{r7}
 800494a:	b085      	sub	sp, #20
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004950:	2300      	movs	r3, #0
 8004952:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004958:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	699b      	ldr	r3, [r3, #24]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d11f      	bne.n	80049a2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	2b03      	cmp	r3, #3
 8004966:	d855      	bhi.n	8004a14 <DMA_CheckFifoParam+0xcc>
 8004968:	a201      	add	r2, pc, #4	; (adr r2, 8004970 <DMA_CheckFifoParam+0x28>)
 800496a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800496e:	bf00      	nop
 8004970:	08004981 	.word	0x08004981
 8004974:	08004993 	.word	0x08004993
 8004978:	08004981 	.word	0x08004981
 800497c:	08004a15 	.word	0x08004a15
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004984:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d045      	beq.n	8004a18 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004990:	e042      	b.n	8004a18 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004996:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800499a:	d13f      	bne.n	8004a1c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049a0:	e03c      	b.n	8004a1c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049aa:	d121      	bne.n	80049f0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	2b03      	cmp	r3, #3
 80049b0:	d836      	bhi.n	8004a20 <DMA_CheckFifoParam+0xd8>
 80049b2:	a201      	add	r2, pc, #4	; (adr r2, 80049b8 <DMA_CheckFifoParam+0x70>)
 80049b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049b8:	080049c9 	.word	0x080049c9
 80049bc:	080049cf 	.word	0x080049cf
 80049c0:	080049c9 	.word	0x080049c9
 80049c4:	080049e1 	.word	0x080049e1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	73fb      	strb	r3, [r7, #15]
      break;
 80049cc:	e02f      	b.n	8004a2e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d024      	beq.n	8004a24 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049de:	e021      	b.n	8004a24 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80049e8:	d11e      	bne.n	8004a28 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80049ee:	e01b      	b.n	8004a28 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d902      	bls.n	80049fc <DMA_CheckFifoParam+0xb4>
 80049f6:	2b03      	cmp	r3, #3
 80049f8:	d003      	beq.n	8004a02 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80049fa:	e018      	b.n	8004a2e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004a00:	e015      	b.n	8004a2e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d00e      	beq.n	8004a2c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	73fb      	strb	r3, [r7, #15]
      break;
 8004a12:	e00b      	b.n	8004a2c <DMA_CheckFifoParam+0xe4>
      break;
 8004a14:	bf00      	nop
 8004a16:	e00a      	b.n	8004a2e <DMA_CheckFifoParam+0xe6>
      break;
 8004a18:	bf00      	nop
 8004a1a:	e008      	b.n	8004a2e <DMA_CheckFifoParam+0xe6>
      break;
 8004a1c:	bf00      	nop
 8004a1e:	e006      	b.n	8004a2e <DMA_CheckFifoParam+0xe6>
      break;
 8004a20:	bf00      	nop
 8004a22:	e004      	b.n	8004a2e <DMA_CheckFifoParam+0xe6>
      break;
 8004a24:	bf00      	nop
 8004a26:	e002      	b.n	8004a2e <DMA_CheckFifoParam+0xe6>
      break;   
 8004a28:	bf00      	nop
 8004a2a:	e000      	b.n	8004a2e <DMA_CheckFifoParam+0xe6>
      break;
 8004a2c:	bf00      	nop
    }
  } 
  
  return status; 
 8004a2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3714      	adds	r7, #20
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bc80      	pop	{r7}
 8004a38:	4770      	bx	lr
 8004a3a:	bf00      	nop

08004a3c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b086      	sub	sp, #24
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004a4e:	4b23      	ldr	r3, [pc, #140]	; (8004adc <HAL_FLASH_Program+0xa0>)
 8004a50:	7e1b      	ldrb	r3, [r3, #24]
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d101      	bne.n	8004a5a <HAL_FLASH_Program+0x1e>
 8004a56:	2302      	movs	r3, #2
 8004a58:	e03b      	b.n	8004ad2 <HAL_FLASH_Program+0x96>
 8004a5a:	4b20      	ldr	r3, [pc, #128]	; (8004adc <HAL_FLASH_Program+0xa0>)
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004a60:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004a64:	f000 f87a 	bl	8004b5c <FLASH_WaitForLastOperation>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8004a6c:	7dfb      	ldrb	r3, [r7, #23]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d12b      	bne.n	8004aca <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d105      	bne.n	8004a84 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8004a78:	783b      	ldrb	r3, [r7, #0]
 8004a7a:	4619      	mov	r1, r3
 8004a7c:	68b8      	ldr	r0, [r7, #8]
 8004a7e:	f000 f921 	bl	8004cc4 <FLASH_Program_Byte>
 8004a82:	e016      	b.n	8004ab2 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d105      	bne.n	8004a96 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8004a8a:	883b      	ldrh	r3, [r7, #0]
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	68b8      	ldr	r0, [r7, #8]
 8004a90:	f000 f8f6 	bl	8004c80 <FLASH_Program_HalfWord>
 8004a94:	e00d      	b.n	8004ab2 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d105      	bne.n	8004aa8 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	4619      	mov	r1, r3
 8004aa0:	68b8      	ldr	r0, [r7, #8]
 8004aa2:	f000 f8cb 	bl	8004c3c <FLASH_Program_Word>
 8004aa6:	e004      	b.n	8004ab2 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8004aa8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004aac:	68b8      	ldr	r0, [r7, #8]
 8004aae:	f000 f895 	bl	8004bdc <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004ab2:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004ab6:	f000 f851 	bl	8004b5c <FLASH_WaitForLastOperation>
 8004aba:	4603      	mov	r3, r0
 8004abc:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8004abe:	4b08      	ldr	r3, [pc, #32]	; (8004ae0 <HAL_FLASH_Program+0xa4>)
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	4a07      	ldr	r2, [pc, #28]	; (8004ae0 <HAL_FLASH_Program+0xa4>)
 8004ac4:	f023 0301 	bic.w	r3, r3, #1
 8004ac8:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004aca:	4b04      	ldr	r3, [pc, #16]	; (8004adc <HAL_FLASH_Program+0xa0>)
 8004acc:	2200      	movs	r2, #0
 8004ace:	761a      	strb	r2, [r3, #24]
  
  return status;
 8004ad0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3718      	adds	r7, #24
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	bf00      	nop
 8004adc:	20000fe8 	.word	0x20000fe8
 8004ae0:	40023c00 	.word	0x40023c00

08004ae4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004aea:	2300      	movs	r3, #0
 8004aec:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004aee:	4b0b      	ldr	r3, [pc, #44]	; (8004b1c <HAL_FLASH_Unlock+0x38>)
 8004af0:	691b      	ldr	r3, [r3, #16]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	da0b      	bge.n	8004b0e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004af6:	4b09      	ldr	r3, [pc, #36]	; (8004b1c <HAL_FLASH_Unlock+0x38>)
 8004af8:	4a09      	ldr	r2, [pc, #36]	; (8004b20 <HAL_FLASH_Unlock+0x3c>)
 8004afa:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004afc:	4b07      	ldr	r3, [pc, #28]	; (8004b1c <HAL_FLASH_Unlock+0x38>)
 8004afe:	4a09      	ldr	r2, [pc, #36]	; (8004b24 <HAL_FLASH_Unlock+0x40>)
 8004b00:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004b02:	4b06      	ldr	r3, [pc, #24]	; (8004b1c <HAL_FLASH_Unlock+0x38>)
 8004b04:	691b      	ldr	r3, [r3, #16]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	da01      	bge.n	8004b0e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8004b0e:	79fb      	ldrb	r3, [r7, #7]
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	370c      	adds	r7, #12
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bc80      	pop	{r7}
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	40023c00 	.word	0x40023c00
 8004b20:	45670123 	.word	0x45670123
 8004b24:	cdef89ab 	.word	0xcdef89ab

08004b28 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8004b2c:	4b05      	ldr	r3, [pc, #20]	; (8004b44 <HAL_FLASH_Lock+0x1c>)
 8004b2e:	691b      	ldr	r3, [r3, #16]
 8004b30:	4a04      	ldr	r2, [pc, #16]	; (8004b44 <HAL_FLASH_Lock+0x1c>)
 8004b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004b36:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8004b38:	2300      	movs	r3, #0
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bc80      	pop	{r7}
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	40023c00 	.word	0x40023c00

08004b48 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 8004b48:	b480      	push	{r7}
 8004b4a:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8004b4c:	4b02      	ldr	r3, [pc, #8]	; (8004b58 <HAL_FLASH_GetError+0x10>)
 8004b4e:	69db      	ldr	r3, [r3, #28]
}  
 8004b50:	4618      	mov	r0, r3
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bc80      	pop	{r7}
 8004b56:	4770      	bx	lr
 8004b58:	20000fe8 	.word	0x20000fe8

08004b5c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b64:	2300      	movs	r3, #0
 8004b66:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004b68:	4b1a      	ldr	r3, [pc, #104]	; (8004bd4 <FLASH_WaitForLastOperation+0x78>)
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8004b6e:	f7fd fe4d 	bl	800280c <HAL_GetTick>
 8004b72:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004b74:	e010      	b.n	8004b98 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b7c:	d00c      	beq.n	8004b98 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d007      	beq.n	8004b94 <FLASH_WaitForLastOperation+0x38>
 8004b84:	f7fd fe42 	bl	800280c <HAL_GetTick>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d201      	bcs.n	8004b98 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8004b94:	2303      	movs	r3, #3
 8004b96:	e019      	b.n	8004bcc <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004b98:	4b0f      	ldr	r3, [pc, #60]	; (8004bd8 <FLASH_WaitForLastOperation+0x7c>)
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1e8      	bne.n	8004b76 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004ba4:	4b0c      	ldr	r3, [pc, #48]	; (8004bd8 <FLASH_WaitForLastOperation+0x7c>)
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	f003 0301 	and.w	r3, r3, #1
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d002      	beq.n	8004bb6 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004bb0:	4b09      	ldr	r3, [pc, #36]	; (8004bd8 <FLASH_WaitForLastOperation+0x7c>)
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004bb6:	4b08      	ldr	r3, [pc, #32]	; (8004bd8 <FLASH_WaitForLastOperation+0x7c>)
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d003      	beq.n	8004bca <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004bc2:	f000 f89f 	bl	8004d04 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	e000      	b.n	8004bcc <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8004bca:	2300      	movs	r3, #0
  
}  
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3710      	adds	r7, #16
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	20000fe8 	.word	0x20000fe8
 8004bd8:	40023c00 	.word	0x40023c00

08004bdc <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004bdc:	b490      	push	{r4, r7}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004be8:	4b13      	ldr	r3, [pc, #76]	; (8004c38 <FLASH_Program_DoubleWord+0x5c>)
 8004bea:	691b      	ldr	r3, [r3, #16]
 8004bec:	4a12      	ldr	r2, [pc, #72]	; (8004c38 <FLASH_Program_DoubleWord+0x5c>)
 8004bee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bf2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004bf4:	4b10      	ldr	r3, [pc, #64]	; (8004c38 <FLASH_Program_DoubleWord+0x5c>)
 8004bf6:	691b      	ldr	r3, [r3, #16]
 8004bf8:	4a0f      	ldr	r2, [pc, #60]	; (8004c38 <FLASH_Program_DoubleWord+0x5c>)
 8004bfa:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004bfe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004c00:	4b0d      	ldr	r3, [pc, #52]	; (8004c38 <FLASH_Program_DoubleWord+0x5c>)
 8004c02:	691b      	ldr	r3, [r3, #16]
 8004c04:	4a0c      	ldr	r2, [pc, #48]	; (8004c38 <FLASH_Program_DoubleWord+0x5c>)
 8004c06:	f043 0301 	orr.w	r3, r3, #1
 8004c0a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	683a      	ldr	r2, [r7, #0]
 8004c10:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004c12:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8004c16:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004c1a:	f04f 0300 	mov.w	r3, #0
 8004c1e:	f04f 0400 	mov.w	r4, #0
 8004c22:	0013      	movs	r3, r2
 8004c24:	2400      	movs	r4, #0
 8004c26:	68fa      	ldr	r2, [r7, #12]
 8004c28:	3204      	adds	r2, #4
 8004c2a:	6013      	str	r3, [r2, #0]
}
 8004c2c:	bf00      	nop
 8004c2e:	3710      	adds	r7, #16
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bc90      	pop	{r4, r7}
 8004c34:	4770      	bx	lr
 8004c36:	bf00      	nop
 8004c38:	40023c00 	.word	0x40023c00

08004c3c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004c46:	4b0d      	ldr	r3, [pc, #52]	; (8004c7c <FLASH_Program_Word+0x40>)
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	4a0c      	ldr	r2, [pc, #48]	; (8004c7c <FLASH_Program_Word+0x40>)
 8004c4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c50:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8004c52:	4b0a      	ldr	r3, [pc, #40]	; (8004c7c <FLASH_Program_Word+0x40>)
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	4a09      	ldr	r2, [pc, #36]	; (8004c7c <FLASH_Program_Word+0x40>)
 8004c58:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c5c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004c5e:	4b07      	ldr	r3, [pc, #28]	; (8004c7c <FLASH_Program_Word+0x40>)
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	4a06      	ldr	r2, [pc, #24]	; (8004c7c <FLASH_Program_Word+0x40>)
 8004c64:	f043 0301 	orr.w	r3, r3, #1
 8004c68:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	683a      	ldr	r2, [r7, #0]
 8004c6e:	601a      	str	r2, [r3, #0]
}
 8004c70:	bf00      	nop
 8004c72:	370c      	adds	r7, #12
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bc80      	pop	{r7}
 8004c78:	4770      	bx	lr
 8004c7a:	bf00      	nop
 8004c7c:	40023c00 	.word	0x40023c00

08004c80 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	460b      	mov	r3, r1
 8004c8a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004c8c:	4b0c      	ldr	r3, [pc, #48]	; (8004cc0 <FLASH_Program_HalfWord+0x40>)
 8004c8e:	691b      	ldr	r3, [r3, #16]
 8004c90:	4a0b      	ldr	r2, [pc, #44]	; (8004cc0 <FLASH_Program_HalfWord+0x40>)
 8004c92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c96:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8004c98:	4b09      	ldr	r3, [pc, #36]	; (8004cc0 <FLASH_Program_HalfWord+0x40>)
 8004c9a:	691b      	ldr	r3, [r3, #16]
 8004c9c:	4a08      	ldr	r2, [pc, #32]	; (8004cc0 <FLASH_Program_HalfWord+0x40>)
 8004c9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ca2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004ca4:	4b06      	ldr	r3, [pc, #24]	; (8004cc0 <FLASH_Program_HalfWord+0x40>)
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	4a05      	ldr	r2, [pc, #20]	; (8004cc0 <FLASH_Program_HalfWord+0x40>)
 8004caa:	f043 0301 	orr.w	r3, r3, #1
 8004cae:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	887a      	ldrh	r2, [r7, #2]
 8004cb4:	801a      	strh	r2, [r3, #0]
}
 8004cb6:	bf00      	nop
 8004cb8:	370c      	adds	r7, #12
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bc80      	pop	{r7}
 8004cbe:	4770      	bx	lr
 8004cc0:	40023c00 	.word	0x40023c00

08004cc4 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b083      	sub	sp, #12
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	460b      	mov	r3, r1
 8004cce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004cd0:	4b0b      	ldr	r3, [pc, #44]	; (8004d00 <FLASH_Program_Byte+0x3c>)
 8004cd2:	691b      	ldr	r3, [r3, #16]
 8004cd4:	4a0a      	ldr	r2, [pc, #40]	; (8004d00 <FLASH_Program_Byte+0x3c>)
 8004cd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cda:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004cdc:	4b08      	ldr	r3, [pc, #32]	; (8004d00 <FLASH_Program_Byte+0x3c>)
 8004cde:	4a08      	ldr	r2, [pc, #32]	; (8004d00 <FLASH_Program_Byte+0x3c>)
 8004ce0:	691b      	ldr	r3, [r3, #16]
 8004ce2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004ce4:	4b06      	ldr	r3, [pc, #24]	; (8004d00 <FLASH_Program_Byte+0x3c>)
 8004ce6:	691b      	ldr	r3, [r3, #16]
 8004ce8:	4a05      	ldr	r2, [pc, #20]	; (8004d00 <FLASH_Program_Byte+0x3c>)
 8004cea:	f043 0301 	orr.w	r3, r3, #1
 8004cee:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	78fa      	ldrb	r2, [r7, #3]
 8004cf4:	701a      	strb	r2, [r3, #0]
}
 8004cf6:	bf00      	nop
 8004cf8:	370c      	adds	r7, #12
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bc80      	pop	{r7}
 8004cfe:	4770      	bx	lr
 8004d00:	40023c00 	.word	0x40023c00

08004d04 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8004d04:	b480      	push	{r7}
 8004d06:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004d08:	4b27      	ldr	r3, [pc, #156]	; (8004da8 <FLASH_SetErrorCode+0xa4>)
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	f003 0310 	and.w	r3, r3, #16
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d008      	beq.n	8004d26 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004d14:	4b25      	ldr	r3, [pc, #148]	; (8004dac <FLASH_SetErrorCode+0xa8>)
 8004d16:	69db      	ldr	r3, [r3, #28]
 8004d18:	f043 0308 	orr.w	r3, r3, #8
 8004d1c:	4a23      	ldr	r2, [pc, #140]	; (8004dac <FLASH_SetErrorCode+0xa8>)
 8004d1e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004d20:	4b21      	ldr	r3, [pc, #132]	; (8004da8 <FLASH_SetErrorCode+0xa4>)
 8004d22:	2210      	movs	r2, #16
 8004d24:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8004d26:	4b20      	ldr	r3, [pc, #128]	; (8004da8 <FLASH_SetErrorCode+0xa4>)
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	f003 0320 	and.w	r3, r3, #32
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d008      	beq.n	8004d44 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004d32:	4b1e      	ldr	r3, [pc, #120]	; (8004dac <FLASH_SetErrorCode+0xa8>)
 8004d34:	69db      	ldr	r3, [r3, #28]
 8004d36:	f043 0304 	orr.w	r3, r3, #4
 8004d3a:	4a1c      	ldr	r2, [pc, #112]	; (8004dac <FLASH_SetErrorCode+0xa8>)
 8004d3c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004d3e:	4b1a      	ldr	r3, [pc, #104]	; (8004da8 <FLASH_SetErrorCode+0xa4>)
 8004d40:	2220      	movs	r2, #32
 8004d42:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004d44:	4b18      	ldr	r3, [pc, #96]	; (8004da8 <FLASH_SetErrorCode+0xa4>)
 8004d46:	68db      	ldr	r3, [r3, #12]
 8004d48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d008      	beq.n	8004d62 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004d50:	4b16      	ldr	r3, [pc, #88]	; (8004dac <FLASH_SetErrorCode+0xa8>)
 8004d52:	69db      	ldr	r3, [r3, #28]
 8004d54:	f043 0302 	orr.w	r3, r3, #2
 8004d58:	4a14      	ldr	r2, [pc, #80]	; (8004dac <FLASH_SetErrorCode+0xa8>)
 8004d5a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004d5c:	4b12      	ldr	r3, [pc, #72]	; (8004da8 <FLASH_SetErrorCode+0xa4>)
 8004d5e:	2240      	movs	r2, #64	; 0x40
 8004d60:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004d62:	4b11      	ldr	r3, [pc, #68]	; (8004da8 <FLASH_SetErrorCode+0xa4>)
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d008      	beq.n	8004d80 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8004d6e:	4b0f      	ldr	r3, [pc, #60]	; (8004dac <FLASH_SetErrorCode+0xa8>)
 8004d70:	69db      	ldr	r3, [r3, #28]
 8004d72:	f043 0301 	orr.w	r3, r3, #1
 8004d76:	4a0d      	ldr	r2, [pc, #52]	; (8004dac <FLASH_SetErrorCode+0xa8>)
 8004d78:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8004d7a:	4b0b      	ldr	r3, [pc, #44]	; (8004da8 <FLASH_SetErrorCode+0xa4>)
 8004d7c:	2280      	movs	r2, #128	; 0x80
 8004d7e:	60da      	str	r2, [r3, #12]
  }
    
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004d80:	4b09      	ldr	r3, [pc, #36]	; (8004da8 <FLASH_SetErrorCode+0xa4>)
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	f003 0302 	and.w	r3, r3, #2
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d008      	beq.n	8004d9e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004d8c:	4b07      	ldr	r3, [pc, #28]	; (8004dac <FLASH_SetErrorCode+0xa8>)
 8004d8e:	69db      	ldr	r3, [r3, #28]
 8004d90:	f043 0310 	orr.w	r3, r3, #16
 8004d94:	4a05      	ldr	r2, [pc, #20]	; (8004dac <FLASH_SetErrorCode+0xa8>)
 8004d96:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004d98:	4b03      	ldr	r3, [pc, #12]	; (8004da8 <FLASH_SetErrorCode+0xa4>)
 8004d9a:	2202      	movs	r2, #2
 8004d9c:	60da      	str	r2, [r3, #12]
  }
}
 8004d9e:	bf00      	nop
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bc80      	pop	{r7}
 8004da4:	4770      	bx	lr
 8004da6:	bf00      	nop
 8004da8:	40023c00 	.word	0x40023c00
 8004dac:	20000fe8 	.word	0x20000fe8

08004db0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004dc2:	4b31      	ldr	r3, [pc, #196]	; (8004e88 <HAL_FLASHEx_Erase+0xd8>)
 8004dc4:	7e1b      	ldrb	r3, [r3, #24]
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d101      	bne.n	8004dce <HAL_FLASHEx_Erase+0x1e>
 8004dca:	2302      	movs	r3, #2
 8004dcc:	e058      	b.n	8004e80 <HAL_FLASHEx_Erase+0xd0>
 8004dce:	4b2e      	ldr	r3, [pc, #184]	; (8004e88 <HAL_FLASHEx_Erase+0xd8>)
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004dd4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004dd8:	f7ff fec0 	bl	8004b5c <FLASH_WaitForLastOperation>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8004de0:	7bfb      	ldrb	r3, [r7, #15]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d148      	bne.n	8004e78 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	f04f 32ff 	mov.w	r2, #4294967295
 8004dec:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d115      	bne.n	8004e22 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	b2da      	uxtb	r2, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	4619      	mov	r1, r3
 8004e02:	4610      	mov	r0, r2
 8004e04:	f000 f8da 	bl	8004fbc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e08:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004e0c:	f7ff fea6 	bl	8004b5c <FLASH_WaitForLastOperation>
 8004e10:	4603      	mov	r3, r0
 8004e12:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004e14:	4b1d      	ldr	r3, [pc, #116]	; (8004e8c <HAL_FLASHEx_Erase+0xdc>)
 8004e16:	691b      	ldr	r3, [r3, #16]
 8004e18:	4a1c      	ldr	r2, [pc, #112]	; (8004e8c <HAL_FLASHEx_Erase+0xdc>)
 8004e1a:	f023 0304 	bic.w	r3, r3, #4
 8004e1e:	6113      	str	r3, [r2, #16]
 8004e20:	e028      	b.n	8004e74 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	60bb      	str	r3, [r7, #8]
 8004e28:	e01c      	b.n	8004e64 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	4619      	mov	r1, r3
 8004e32:	68b8      	ldr	r0, [r7, #8]
 8004e34:	f000 f82c 	bl	8004e90 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e38:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004e3c:	f7ff fe8e 	bl	8004b5c <FLASH_WaitForLastOperation>
 8004e40:	4603      	mov	r3, r0
 8004e42:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004e44:	4b11      	ldr	r3, [pc, #68]	; (8004e8c <HAL_FLASHEx_Erase+0xdc>)
 8004e46:	691b      	ldr	r3, [r3, #16]
 8004e48:	4a10      	ldr	r2, [pc, #64]	; (8004e8c <HAL_FLASHEx_Erase+0xdc>)
 8004e4a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8004e4e:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8004e50:	7bfb      	ldrb	r3, [r7, #15]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d003      	beq.n	8004e5e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	68ba      	ldr	r2, [r7, #8]
 8004e5a:	601a      	str	r2, [r3, #0]
          break;
 8004e5c:	e00a      	b.n	8004e74 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	3301      	adds	r3, #1
 8004e62:	60bb      	str	r3, [r7, #8]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	68da      	ldr	r2, [r3, #12]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	4413      	add	r3, r2
 8004e6e:	68ba      	ldr	r2, [r7, #8]
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d3da      	bcc.n	8004e2a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8004e74:	f000 f85e 	bl	8004f34 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004e78:	4b03      	ldr	r3, [pc, #12]	; (8004e88 <HAL_FLASHEx_Erase+0xd8>)
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	761a      	strb	r2, [r3, #24]

  return status;
 8004e7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3710      	adds	r7, #16
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	20000fe8 	.word	0x20000fe8
 8004e8c:	40023c00 	.word	0x40023c00

08004e90 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b087      	sub	sp, #28
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	460b      	mov	r3, r1
 8004e9a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004ea0:	78fb      	ldrb	r3, [r7, #3]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d102      	bne.n	8004eac <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	617b      	str	r3, [r7, #20]
 8004eaa:	e010      	b.n	8004ece <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004eac:	78fb      	ldrb	r3, [r7, #3]
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d103      	bne.n	8004eba <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004eb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004eb6:	617b      	str	r3, [r7, #20]
 8004eb8:	e009      	b.n	8004ece <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004eba:	78fb      	ldrb	r3, [r7, #3]
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d103      	bne.n	8004ec8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004ec0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004ec4:	617b      	str	r3, [r7, #20]
 8004ec6:	e002      	b.n	8004ece <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004ec8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004ecc:	617b      	str	r3, [r7, #20]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004ece:	4b18      	ldr	r3, [pc, #96]	; (8004f30 <FLASH_Erase_Sector+0xa0>)
 8004ed0:	691b      	ldr	r3, [r3, #16]
 8004ed2:	4a17      	ldr	r2, [pc, #92]	; (8004f30 <FLASH_Erase_Sector+0xa0>)
 8004ed4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ed8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004eda:	4b15      	ldr	r3, [pc, #84]	; (8004f30 <FLASH_Erase_Sector+0xa0>)
 8004edc:	691a      	ldr	r2, [r3, #16]
 8004ede:	4914      	ldr	r1, [pc, #80]	; (8004f30 <FLASH_Erase_Sector+0xa0>)
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004ee6:	4b12      	ldr	r3, [pc, #72]	; (8004f30 <FLASH_Erase_Sector+0xa0>)
 8004ee8:	691b      	ldr	r3, [r3, #16]
 8004eea:	4a11      	ldr	r2, [pc, #68]	; (8004f30 <FLASH_Erase_Sector+0xa0>)
 8004eec:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004ef0:	6113      	str	r3, [r2, #16]
 8004ef2:	23f8      	movs	r3, #248	; 0xf8
 8004ef4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	fa93 f3a3 	rbit	r3, r3
 8004efc:	60fb      	str	r3, [r7, #12]
  return result;
 8004efe:	68fb      	ldr	r3, [r7, #12]
  FLASH->CR |= FLASH_CR_SER | (Sector << POSITION_VAL(FLASH_CR_SNB));
 8004f00:	fab3 f383 	clz	r3, r3
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	461a      	mov	r2, r3
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4093      	lsls	r3, r2
 8004f0c:	f043 0202 	orr.w	r2, r3, #2
 8004f10:	4b07      	ldr	r3, [pc, #28]	; (8004f30 <FLASH_Erase_Sector+0xa0>)
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	4906      	ldr	r1, [pc, #24]	; (8004f30 <FLASH_Erase_Sector+0xa0>)
 8004f16:	4313      	orrs	r3, r2
 8004f18:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004f1a:	4b05      	ldr	r3, [pc, #20]	; (8004f30 <FLASH_Erase_Sector+0xa0>)
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	4a04      	ldr	r2, [pc, #16]	; (8004f30 <FLASH_Erase_Sector+0xa0>)
 8004f20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f24:	6113      	str	r3, [r2, #16]
}
 8004f26:	bf00      	nop
 8004f28:	371c      	adds	r7, #28
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bc80      	pop	{r7}
 8004f2e:	4770      	bx	lr
 8004f30:	40023c00 	.word	0x40023c00

08004f34 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004f34:	b480      	push	{r7}
 8004f36:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8004f38:	4b1f      	ldr	r3, [pc, #124]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d017      	beq.n	8004f74 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004f44:	4b1c      	ldr	r3, [pc, #112]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a1b      	ldr	r2, [pc, #108]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004f4a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f4e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004f50:	4b19      	ldr	r3, [pc, #100]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a18      	ldr	r2, [pc, #96]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004f56:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004f5a:	6013      	str	r3, [r2, #0]
 8004f5c:	4b16      	ldr	r3, [pc, #88]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a15      	ldr	r2, [pc, #84]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004f62:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f66:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004f68:	4b13      	ldr	r3, [pc, #76]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a12      	ldr	r2, [pc, #72]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004f6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f72:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004f74:	4b10      	ldr	r3, [pc, #64]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d017      	beq.n	8004fb0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004f80:	4b0d      	ldr	r3, [pc, #52]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a0c      	ldr	r2, [pc, #48]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004f86:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f8a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004f8c:	4b0a      	ldr	r3, [pc, #40]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a09      	ldr	r2, [pc, #36]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004f92:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004f96:	6013      	str	r3, [r2, #0]
 8004f98:	4b07      	ldr	r3, [pc, #28]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a06      	ldr	r2, [pc, #24]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004f9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004fa2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004fa4:	4b04      	ldr	r3, [pc, #16]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a03      	ldr	r2, [pc, #12]	; (8004fb8 <FLASH_FlushCaches+0x84>)
 8004faa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004fae:	6013      	str	r3, [r2, #0]
  }
}
 8004fb0:	bf00      	nop
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bc80      	pop	{r7}
 8004fb6:	4770      	bx	lr
 8004fb8:	40023c00 	.word	0x40023c00

08004fbc <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{ 
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	6039      	str	r1, [r7, #0]
 8004fc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004fc8:	4b0c      	ldr	r3, [pc, #48]	; (8004ffc <FLASH_MassErase+0x40>)
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	4a0b      	ldr	r2, [pc, #44]	; (8004ffc <FLASH_MassErase+0x40>)
 8004fce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fd2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8004fd4:	4b09      	ldr	r3, [pc, #36]	; (8004ffc <FLASH_MassErase+0x40>)
 8004fd6:	691b      	ldr	r3, [r3, #16]
 8004fd8:	4a08      	ldr	r2, [pc, #32]	; (8004ffc <FLASH_MassErase+0x40>)
 8004fda:	f043 0304 	orr.w	r3, r3, #4
 8004fde:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8004fe0:	4b06      	ldr	r3, [pc, #24]	; (8004ffc <FLASH_MassErase+0x40>)
 8004fe2:	691a      	ldr	r2, [r3, #16]
 8004fe4:	79fb      	ldrb	r3, [r7, #7]
 8004fe6:	021b      	lsls	r3, r3, #8
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	4a04      	ldr	r2, [pc, #16]	; (8004ffc <FLASH_MassErase+0x40>)
 8004fec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ff0:	6113      	str	r3, [r2, #16]
}
 8004ff2:	bf00      	nop
 8004ff4:	370c      	adds	r7, #12
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bc80      	pop	{r7}
 8004ffa:	4770      	bx	lr
 8004ffc:	40023c00 	.word	0x40023c00

08005000 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005000:	b480      	push	{r7}
 8005002:	b087      	sub	sp, #28
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800500a:	2300      	movs	r3, #0
 800500c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800500e:	e16f      	b.n	80052f0 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	2101      	movs	r1, #1
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	fa01 f303 	lsl.w	r3, r1, r3
 800501c:	4013      	ands	r3, r2
 800501e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2b00      	cmp	r3, #0
 8005024:	f000 8161 	beq.w	80052ea <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	2b01      	cmp	r3, #1
 800502e:	d00b      	beq.n	8005048 <HAL_GPIO_Init+0x48>
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	2b02      	cmp	r3, #2
 8005036:	d007      	beq.n	8005048 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800503c:	2b11      	cmp	r3, #17
 800503e:	d003      	beq.n	8005048 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	2b12      	cmp	r3, #18
 8005046:	d130      	bne.n	80050aa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	005b      	lsls	r3, r3, #1
 8005052:	2203      	movs	r2, #3
 8005054:	fa02 f303 	lsl.w	r3, r2, r3
 8005058:	43db      	mvns	r3, r3
 800505a:	693a      	ldr	r2, [r7, #16]
 800505c:	4013      	ands	r3, r2
 800505e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	68da      	ldr	r2, [r3, #12]
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	005b      	lsls	r3, r3, #1
 8005068:	fa02 f303 	lsl.w	r3, r2, r3
 800506c:	693a      	ldr	r2, [r7, #16]
 800506e:	4313      	orrs	r3, r2
 8005070:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	693a      	ldr	r2, [r7, #16]
 8005076:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800507e:	2201      	movs	r2, #1
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	fa02 f303 	lsl.w	r3, r2, r3
 8005086:	43db      	mvns	r3, r3
 8005088:	693a      	ldr	r2, [r7, #16]
 800508a:	4013      	ands	r3, r2
 800508c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	091b      	lsrs	r3, r3, #4
 8005094:	f003 0201 	and.w	r2, r3, #1
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	fa02 f303 	lsl.w	r3, r2, r3
 800509e:	693a      	ldr	r2, [r7, #16]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	693a      	ldr	r2, [r7, #16]
 80050a8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	005b      	lsls	r3, r3, #1
 80050b4:	2203      	movs	r2, #3
 80050b6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ba:	43db      	mvns	r3, r3
 80050bc:	693a      	ldr	r2, [r7, #16]
 80050be:	4013      	ands	r3, r2
 80050c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	689a      	ldr	r2, [r3, #8]
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	005b      	lsls	r3, r3, #1
 80050ca:	fa02 f303 	lsl.w	r3, r2, r3
 80050ce:	693a      	ldr	r2, [r7, #16]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	693a      	ldr	r2, [r7, #16]
 80050d8:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d003      	beq.n	80050ea <HAL_GPIO_Init+0xea>
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	2b12      	cmp	r3, #18
 80050e8:	d123      	bne.n	8005132 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	08da      	lsrs	r2, r3, #3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	3208      	adds	r2, #8
 80050f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	f003 0307 	and.w	r3, r3, #7
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	220f      	movs	r2, #15
 8005102:	fa02 f303 	lsl.w	r3, r2, r3
 8005106:	43db      	mvns	r3, r3
 8005108:	693a      	ldr	r2, [r7, #16]
 800510a:	4013      	ands	r3, r2
 800510c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	691a      	ldr	r2, [r3, #16]
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	f003 0307 	and.w	r3, r3, #7
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	fa02 f303 	lsl.w	r3, r2, r3
 800511e:	693a      	ldr	r2, [r7, #16]
 8005120:	4313      	orrs	r3, r2
 8005122:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	08da      	lsrs	r2, r3, #3
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	3208      	adds	r2, #8
 800512c:	6939      	ldr	r1, [r7, #16]
 800512e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	005b      	lsls	r3, r3, #1
 800513c:	2203      	movs	r2, #3
 800513e:	fa02 f303 	lsl.w	r3, r2, r3
 8005142:	43db      	mvns	r3, r3
 8005144:	693a      	ldr	r2, [r7, #16]
 8005146:	4013      	ands	r3, r2
 8005148:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	f003 0203 	and.w	r2, r3, #3
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	005b      	lsls	r3, r3, #1
 8005156:	fa02 f303 	lsl.w	r3, r2, r3
 800515a:	693a      	ldr	r2, [r7, #16]
 800515c:	4313      	orrs	r3, r2
 800515e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	693a      	ldr	r2, [r7, #16]
 8005164:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800516e:	2b00      	cmp	r3, #0
 8005170:	f000 80bb 	beq.w	80052ea <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005174:	2300      	movs	r3, #0
 8005176:	60bb      	str	r3, [r7, #8]
 8005178:	4b64      	ldr	r3, [pc, #400]	; (800530c <HAL_GPIO_Init+0x30c>)
 800517a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800517c:	4a63      	ldr	r2, [pc, #396]	; (800530c <HAL_GPIO_Init+0x30c>)
 800517e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005182:	6453      	str	r3, [r2, #68]	; 0x44
 8005184:	4b61      	ldr	r3, [pc, #388]	; (800530c <HAL_GPIO_Init+0x30c>)
 8005186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005188:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800518c:	60bb      	str	r3, [r7, #8]
 800518e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005190:	4a5f      	ldr	r2, [pc, #380]	; (8005310 <HAL_GPIO_Init+0x310>)
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	089b      	lsrs	r3, r3, #2
 8005196:	3302      	adds	r3, #2
 8005198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800519c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	f003 0303 	and.w	r3, r3, #3
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	220f      	movs	r2, #15
 80051a8:	fa02 f303 	lsl.w	r3, r2, r3
 80051ac:	43db      	mvns	r3, r3
 80051ae:	693a      	ldr	r2, [r7, #16]
 80051b0:	4013      	ands	r3, r2
 80051b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a57      	ldr	r2, [pc, #348]	; (8005314 <HAL_GPIO_Init+0x314>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d031      	beq.n	8005220 <HAL_GPIO_Init+0x220>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a56      	ldr	r2, [pc, #344]	; (8005318 <HAL_GPIO_Init+0x318>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d02b      	beq.n	800521c <HAL_GPIO_Init+0x21c>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a55      	ldr	r2, [pc, #340]	; (800531c <HAL_GPIO_Init+0x31c>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d025      	beq.n	8005218 <HAL_GPIO_Init+0x218>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a54      	ldr	r2, [pc, #336]	; (8005320 <HAL_GPIO_Init+0x320>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d01f      	beq.n	8005214 <HAL_GPIO_Init+0x214>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4a53      	ldr	r2, [pc, #332]	; (8005324 <HAL_GPIO_Init+0x324>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d019      	beq.n	8005210 <HAL_GPIO_Init+0x210>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	4a52      	ldr	r2, [pc, #328]	; (8005328 <HAL_GPIO_Init+0x328>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d013      	beq.n	800520c <HAL_GPIO_Init+0x20c>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	4a51      	ldr	r2, [pc, #324]	; (800532c <HAL_GPIO_Init+0x32c>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d00d      	beq.n	8005208 <HAL_GPIO_Init+0x208>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	4a50      	ldr	r2, [pc, #320]	; (8005330 <HAL_GPIO_Init+0x330>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d007      	beq.n	8005204 <HAL_GPIO_Init+0x204>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	4a4f      	ldr	r2, [pc, #316]	; (8005334 <HAL_GPIO_Init+0x334>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d101      	bne.n	8005200 <HAL_GPIO_Init+0x200>
 80051fc:	2308      	movs	r3, #8
 80051fe:	e010      	b.n	8005222 <HAL_GPIO_Init+0x222>
 8005200:	2309      	movs	r3, #9
 8005202:	e00e      	b.n	8005222 <HAL_GPIO_Init+0x222>
 8005204:	2307      	movs	r3, #7
 8005206:	e00c      	b.n	8005222 <HAL_GPIO_Init+0x222>
 8005208:	2306      	movs	r3, #6
 800520a:	e00a      	b.n	8005222 <HAL_GPIO_Init+0x222>
 800520c:	2305      	movs	r3, #5
 800520e:	e008      	b.n	8005222 <HAL_GPIO_Init+0x222>
 8005210:	2304      	movs	r3, #4
 8005212:	e006      	b.n	8005222 <HAL_GPIO_Init+0x222>
 8005214:	2303      	movs	r3, #3
 8005216:	e004      	b.n	8005222 <HAL_GPIO_Init+0x222>
 8005218:	2302      	movs	r3, #2
 800521a:	e002      	b.n	8005222 <HAL_GPIO_Init+0x222>
 800521c:	2301      	movs	r3, #1
 800521e:	e000      	b.n	8005222 <HAL_GPIO_Init+0x222>
 8005220:	2300      	movs	r3, #0
 8005222:	697a      	ldr	r2, [r7, #20]
 8005224:	f002 0203 	and.w	r2, r2, #3
 8005228:	0092      	lsls	r2, r2, #2
 800522a:	4093      	lsls	r3, r2
 800522c:	461a      	mov	r2, r3
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	4313      	orrs	r3, r2
 8005232:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005234:	4936      	ldr	r1, [pc, #216]	; (8005310 <HAL_GPIO_Init+0x310>)
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	089b      	lsrs	r3, r3, #2
 800523a:	3302      	adds	r3, #2
 800523c:	693a      	ldr	r2, [r7, #16]
 800523e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005242:	4b3d      	ldr	r3, [pc, #244]	; (8005338 <HAL_GPIO_Init+0x338>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	43db      	mvns	r3, r3
 800524c:	693a      	ldr	r2, [r7, #16]
 800524e:	4013      	ands	r3, r2
 8005250:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800525a:	2b00      	cmp	r3, #0
 800525c:	d003      	beq.n	8005266 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800525e:	693a      	ldr	r2, [r7, #16]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	4313      	orrs	r3, r2
 8005264:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005266:	4a34      	ldr	r2, [pc, #208]	; (8005338 <HAL_GPIO_Init+0x338>)
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800526c:	4b32      	ldr	r3, [pc, #200]	; (8005338 <HAL_GPIO_Init+0x338>)
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	43db      	mvns	r3, r3
 8005276:	693a      	ldr	r2, [r7, #16]
 8005278:	4013      	ands	r3, r2
 800527a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005284:	2b00      	cmp	r3, #0
 8005286:	d003      	beq.n	8005290 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005288:	693a      	ldr	r2, [r7, #16]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	4313      	orrs	r3, r2
 800528e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005290:	4a29      	ldr	r2, [pc, #164]	; (8005338 <HAL_GPIO_Init+0x338>)
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005296:	4b28      	ldr	r3, [pc, #160]	; (8005338 <HAL_GPIO_Init+0x338>)
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	43db      	mvns	r3, r3
 80052a0:	693a      	ldr	r2, [r7, #16]
 80052a2:	4013      	ands	r3, r2
 80052a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d003      	beq.n	80052ba <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80052b2:	693a      	ldr	r2, [r7, #16]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80052ba:	4a1f      	ldr	r2, [pc, #124]	; (8005338 <HAL_GPIO_Init+0x338>)
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80052c0:	4b1d      	ldr	r3, [pc, #116]	; (8005338 <HAL_GPIO_Init+0x338>)
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	43db      	mvns	r3, r3
 80052ca:	693a      	ldr	r2, [r7, #16]
 80052cc:	4013      	ands	r3, r2
 80052ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d003      	beq.n	80052e4 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 80052dc:	693a      	ldr	r2, [r7, #16]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80052e4:	4a14      	ldr	r2, [pc, #80]	; (8005338 <HAL_GPIO_Init+0x338>)
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	3301      	adds	r3, #1
 80052ee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	fa22 f303 	lsr.w	r3, r2, r3
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	f47f ae88 	bne.w	8005010 <HAL_GPIO_Init+0x10>
  }
}
 8005300:	bf00      	nop
 8005302:	371c      	adds	r7, #28
 8005304:	46bd      	mov	sp, r7
 8005306:	bc80      	pop	{r7}
 8005308:	4770      	bx	lr
 800530a:	bf00      	nop
 800530c:	40023800 	.word	0x40023800
 8005310:	40013800 	.word	0x40013800
 8005314:	40020000 	.word	0x40020000
 8005318:	40020400 	.word	0x40020400
 800531c:	40020800 	.word	0x40020800
 8005320:	40020c00 	.word	0x40020c00
 8005324:	40021000 	.word	0x40021000
 8005328:	40021400 	.word	0x40021400
 800532c:	40021800 	.word	0x40021800
 8005330:	40021c00 	.word	0x40021c00
 8005334:	40022000 	.word	0x40022000
 8005338:	40013c00 	.word	0x40013c00

0800533c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800533c:	b480      	push	{r7}
 800533e:	b085      	sub	sp, #20
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
 8005344:	460b      	mov	r3, r1
 8005346:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	691a      	ldr	r2, [r3, #16]
 800534c:	887b      	ldrh	r3, [r7, #2]
 800534e:	4013      	ands	r3, r2
 8005350:	2b00      	cmp	r3, #0
 8005352:	d002      	beq.n	800535a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005354:	2301      	movs	r3, #1
 8005356:	73fb      	strb	r3, [r7, #15]
 8005358:	e001      	b.n	800535e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800535a:	2300      	movs	r3, #0
 800535c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800535e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005360:	4618      	mov	r0, r3
 8005362:	3714      	adds	r7, #20
 8005364:	46bd      	mov	sp, r7
 8005366:	bc80      	pop	{r7}
 8005368:	4770      	bx	lr

0800536a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800536a:	b480      	push	{r7}
 800536c:	b083      	sub	sp, #12
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
 8005372:	460b      	mov	r3, r1
 8005374:	807b      	strh	r3, [r7, #2]
 8005376:	4613      	mov	r3, r2
 8005378:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800537a:	787b      	ldrb	r3, [r7, #1]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d003      	beq.n	8005388 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005380:	887a      	ldrh	r2, [r7, #2]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005386:	e003      	b.n	8005390 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005388:	887b      	ldrh	r3, [r7, #2]
 800538a:	041a      	lsls	r2, r3, #16
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	619a      	str	r2, [r3, #24]
}
 8005390:	bf00      	nop
 8005392:	370c      	adds	r7, #12
 8005394:	46bd      	mov	sp, r7
 8005396:	bc80      	pop	{r7}
 8005398:	4770      	bx	lr

0800539a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800539a:	b480      	push	{r7}
 800539c:	b085      	sub	sp, #20
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
 80053a2:	460b      	mov	r3, r1
 80053a4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80053ac:	887a      	ldrh	r2, [r7, #2]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	4013      	ands	r3, r2
 80053b2:	041a      	lsls	r2, r3, #16
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	43d9      	mvns	r1, r3
 80053b8:	887b      	ldrh	r3, [r7, #2]
 80053ba:	400b      	ands	r3, r1
 80053bc:	431a      	orrs	r2, r3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	619a      	str	r2, [r3, #24]
}
 80053c2:	bf00      	nop
 80053c4:	3714      	adds	r7, #20
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bc80      	pop	{r7}
 80053ca:	4770      	bx	lr

080053cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b082      	sub	sp, #8
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	4603      	mov	r3, r0
 80053d4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80053d6:	4b08      	ldr	r3, [pc, #32]	; (80053f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80053d8:	695a      	ldr	r2, [r3, #20]
 80053da:	88fb      	ldrh	r3, [r7, #6]
 80053dc:	4013      	ands	r3, r2
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d006      	beq.n	80053f0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80053e2:	4a05      	ldr	r2, [pc, #20]	; (80053f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80053e4:	88fb      	ldrh	r3, [r7, #6]
 80053e6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80053e8:	88fb      	ldrh	r3, [r7, #6]
 80053ea:	4618      	mov	r0, r3
 80053ec:	f7fb fdfc 	bl	8000fe8 <HAL_GPIO_EXTI_Callback>
  }
}
 80053f0:	bf00      	nop
 80053f2:	3708      	adds	r7, #8
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bd80      	pop	{r7, pc}
 80053f8:	40013c00 	.word	0x40013c00

080053fc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80053fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053fe:	b08f      	sub	sp, #60	; 0x3c
 8005400:	af0a      	add	r7, sp, #40	; 0x28
 8005402:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d101      	bne.n	800540e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e10f      	b.n	800562e <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800541a:	b2db      	uxtb	r3, r3
 800541c:	2b00      	cmp	r3, #0
 800541e:	d106      	bne.n	800542e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f008 fc99 	bl	800dd60 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2203      	movs	r2, #3
 8005432:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800543a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800543e:	2b00      	cmp	r3, #0
 8005440:	d102      	bne.n	8005448 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4618      	mov	r0, r3
 800544e:	f005 f857 	bl	800a500 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	603b      	str	r3, [r7, #0]
 8005458:	687e      	ldr	r6, [r7, #4]
 800545a:	466d      	mov	r5, sp
 800545c:	f106 0410 	add.w	r4, r6, #16
 8005460:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005462:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005464:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005466:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005468:	e894 0003 	ldmia.w	r4, {r0, r1}
 800546c:	e885 0003 	stmia.w	r5, {r0, r1}
 8005470:	1d33      	adds	r3, r6, #4
 8005472:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005474:	6838      	ldr	r0, [r7, #0]
 8005476:	f004 ff39 	bl	800a2ec <USB_CoreInit>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d005      	beq.n	800548c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2202      	movs	r2, #2
 8005484:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e0d0      	b.n	800562e <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	2100      	movs	r1, #0
 8005492:	4618      	mov	r0, r3
 8005494:	f005 f844 	bl	800a520 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005498:	2300      	movs	r3, #0
 800549a:	73fb      	strb	r3, [r7, #15]
 800549c:	e04a      	b.n	8005534 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800549e:	7bfa      	ldrb	r2, [r7, #15]
 80054a0:	6879      	ldr	r1, [r7, #4]
 80054a2:	4613      	mov	r3, r2
 80054a4:	00db      	lsls	r3, r3, #3
 80054a6:	1a9b      	subs	r3, r3, r2
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	440b      	add	r3, r1
 80054ac:	333d      	adds	r3, #61	; 0x3d
 80054ae:	2201      	movs	r2, #1
 80054b0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80054b2:	7bfa      	ldrb	r2, [r7, #15]
 80054b4:	6879      	ldr	r1, [r7, #4]
 80054b6:	4613      	mov	r3, r2
 80054b8:	00db      	lsls	r3, r3, #3
 80054ba:	1a9b      	subs	r3, r3, r2
 80054bc:	009b      	lsls	r3, r3, #2
 80054be:	440b      	add	r3, r1
 80054c0:	333c      	adds	r3, #60	; 0x3c
 80054c2:	7bfa      	ldrb	r2, [r7, #15]
 80054c4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80054c6:	7bfa      	ldrb	r2, [r7, #15]
 80054c8:	7bfb      	ldrb	r3, [r7, #15]
 80054ca:	b298      	uxth	r0, r3
 80054cc:	6879      	ldr	r1, [r7, #4]
 80054ce:	4613      	mov	r3, r2
 80054d0:	00db      	lsls	r3, r3, #3
 80054d2:	1a9b      	subs	r3, r3, r2
 80054d4:	009b      	lsls	r3, r3, #2
 80054d6:	440b      	add	r3, r1
 80054d8:	3342      	adds	r3, #66	; 0x42
 80054da:	4602      	mov	r2, r0
 80054dc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80054de:	7bfa      	ldrb	r2, [r7, #15]
 80054e0:	6879      	ldr	r1, [r7, #4]
 80054e2:	4613      	mov	r3, r2
 80054e4:	00db      	lsls	r3, r3, #3
 80054e6:	1a9b      	subs	r3, r3, r2
 80054e8:	009b      	lsls	r3, r3, #2
 80054ea:	440b      	add	r3, r1
 80054ec:	333f      	adds	r3, #63	; 0x3f
 80054ee:	2200      	movs	r2, #0
 80054f0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80054f2:	7bfa      	ldrb	r2, [r7, #15]
 80054f4:	6879      	ldr	r1, [r7, #4]
 80054f6:	4613      	mov	r3, r2
 80054f8:	00db      	lsls	r3, r3, #3
 80054fa:	1a9b      	subs	r3, r3, r2
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	440b      	add	r3, r1
 8005500:	3344      	adds	r3, #68	; 0x44
 8005502:	2200      	movs	r2, #0
 8005504:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005506:	7bfa      	ldrb	r2, [r7, #15]
 8005508:	6879      	ldr	r1, [r7, #4]
 800550a:	4613      	mov	r3, r2
 800550c:	00db      	lsls	r3, r3, #3
 800550e:	1a9b      	subs	r3, r3, r2
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	440b      	add	r3, r1
 8005514:	3348      	adds	r3, #72	; 0x48
 8005516:	2200      	movs	r2, #0
 8005518:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800551a:	7bfa      	ldrb	r2, [r7, #15]
 800551c:	6879      	ldr	r1, [r7, #4]
 800551e:	4613      	mov	r3, r2
 8005520:	00db      	lsls	r3, r3, #3
 8005522:	1a9b      	subs	r3, r3, r2
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	440b      	add	r3, r1
 8005528:	3350      	adds	r3, #80	; 0x50
 800552a:	2200      	movs	r2, #0
 800552c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800552e:	7bfb      	ldrb	r3, [r7, #15]
 8005530:	3301      	adds	r3, #1
 8005532:	73fb      	strb	r3, [r7, #15]
 8005534:	7bfa      	ldrb	r2, [r7, #15]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	429a      	cmp	r2, r3
 800553c:	d3af      	bcc.n	800549e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800553e:	2300      	movs	r3, #0
 8005540:	73fb      	strb	r3, [r7, #15]
 8005542:	e044      	b.n	80055ce <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005544:	7bfa      	ldrb	r2, [r7, #15]
 8005546:	6879      	ldr	r1, [r7, #4]
 8005548:	4613      	mov	r3, r2
 800554a:	00db      	lsls	r3, r3, #3
 800554c:	1a9b      	subs	r3, r3, r2
 800554e:	009b      	lsls	r3, r3, #2
 8005550:	440b      	add	r3, r1
 8005552:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005556:	2200      	movs	r2, #0
 8005558:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800555a:	7bfa      	ldrb	r2, [r7, #15]
 800555c:	6879      	ldr	r1, [r7, #4]
 800555e:	4613      	mov	r3, r2
 8005560:	00db      	lsls	r3, r3, #3
 8005562:	1a9b      	subs	r3, r3, r2
 8005564:	009b      	lsls	r3, r3, #2
 8005566:	440b      	add	r3, r1
 8005568:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800556c:	7bfa      	ldrb	r2, [r7, #15]
 800556e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005570:	7bfa      	ldrb	r2, [r7, #15]
 8005572:	6879      	ldr	r1, [r7, #4]
 8005574:	4613      	mov	r3, r2
 8005576:	00db      	lsls	r3, r3, #3
 8005578:	1a9b      	subs	r3, r3, r2
 800557a:	009b      	lsls	r3, r3, #2
 800557c:	440b      	add	r3, r1
 800557e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005582:	2200      	movs	r2, #0
 8005584:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005586:	7bfa      	ldrb	r2, [r7, #15]
 8005588:	6879      	ldr	r1, [r7, #4]
 800558a:	4613      	mov	r3, r2
 800558c:	00db      	lsls	r3, r3, #3
 800558e:	1a9b      	subs	r3, r3, r2
 8005590:	009b      	lsls	r3, r3, #2
 8005592:	440b      	add	r3, r1
 8005594:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005598:	2200      	movs	r2, #0
 800559a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800559c:	7bfa      	ldrb	r2, [r7, #15]
 800559e:	6879      	ldr	r1, [r7, #4]
 80055a0:	4613      	mov	r3, r2
 80055a2:	00db      	lsls	r3, r3, #3
 80055a4:	1a9b      	subs	r3, r3, r2
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	440b      	add	r3, r1
 80055aa:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80055ae:	2200      	movs	r2, #0
 80055b0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80055b2:	7bfa      	ldrb	r2, [r7, #15]
 80055b4:	6879      	ldr	r1, [r7, #4]
 80055b6:	4613      	mov	r3, r2
 80055b8:	00db      	lsls	r3, r3, #3
 80055ba:	1a9b      	subs	r3, r3, r2
 80055bc:	009b      	lsls	r3, r3, #2
 80055be:	440b      	add	r3, r1
 80055c0:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80055c4:	2200      	movs	r2, #0
 80055c6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055c8:	7bfb      	ldrb	r3, [r7, #15]
 80055ca:	3301      	adds	r3, #1
 80055cc:	73fb      	strb	r3, [r7, #15]
 80055ce:	7bfa      	ldrb	r2, [r7, #15]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d3b5      	bcc.n	8005544 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	603b      	str	r3, [r7, #0]
 80055de:	687e      	ldr	r6, [r7, #4]
 80055e0:	466d      	mov	r5, sp
 80055e2:	f106 0410 	add.w	r4, r6, #16
 80055e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80055e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80055ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80055ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80055ee:	e894 0003 	ldmia.w	r4, {r0, r1}
 80055f2:	e885 0003 	stmia.w	r5, {r0, r1}
 80055f6:	1d33      	adds	r3, r6, #4
 80055f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80055fa:	6838      	ldr	r0, [r7, #0]
 80055fc:	f004 ffba 	bl	800a574 <USB_DevInit>
 8005600:	4603      	mov	r3, r0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d005      	beq.n	8005612 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2202      	movs	r2, #2
 800560a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e00d      	b.n	800562e <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2201      	movs	r2, #1
 800561e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4618      	mov	r0, r3
 8005628:	f005 fff3 	bl	800b612 <USB_DevDisconnect>

  return HAL_OK;
 800562c:	2300      	movs	r3, #0
}
 800562e:	4618      	mov	r0, r3
 8005630:	3714      	adds	r7, #20
 8005632:	46bd      	mov	sp, r7
 8005634:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005636 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005636:	b580      	push	{r7, lr}
 8005638:	b082      	sub	sp, #8
 800563a:	af00      	add	r7, sp, #0
 800563c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005644:	2b01      	cmp	r3, #1
 8005646:	d101      	bne.n	800564c <HAL_PCD_Start+0x16>
 8005648:	2302      	movs	r3, #2
 800564a:	e012      	b.n	8005672 <HAL_PCD_Start+0x3c>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4618      	mov	r0, r3
 800565a:	f004 ff41 	bl	800a4e0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4618      	mov	r0, r3
 8005664:	f005 ffb5 	bl	800b5d2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2200      	movs	r2, #0
 800566c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005670:	2300      	movs	r3, #0
}
 8005672:	4618      	mov	r0, r3
 8005674:	3708      	adds	r7, #8
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}

0800567a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800567a:	b590      	push	{r4, r7, lr}
 800567c:	b08d      	sub	sp, #52	; 0x34
 800567e:	af00      	add	r7, sp, #0
 8005680:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005688:	6a3b      	ldr	r3, [r7, #32]
 800568a:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4618      	mov	r0, r3
 8005692:	f006 f86c 	bl	800b76e <USB_GetMode>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	f040 838f 	bne.w	8005dbc <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4618      	mov	r0, r3
 80056a4:	f005 ffd5 	bl	800b652 <USB_ReadInterrupts>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	f000 8385 	beq.w	8005dba <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4618      	mov	r0, r3
 80056b6:	f005 ffcc 	bl	800b652 <USB_ReadInterrupts>
 80056ba:	4603      	mov	r3, r0
 80056bc:	f003 0302 	and.w	r3, r3, #2
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	d107      	bne.n	80056d4 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	695a      	ldr	r2, [r3, #20]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f002 0202 	and.w	r2, r2, #2
 80056d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4618      	mov	r0, r3
 80056da:	f005 ffba 	bl	800b652 <USB_ReadInterrupts>
 80056de:	4603      	mov	r3, r0
 80056e0:	f003 0310 	and.w	r3, r3, #16
 80056e4:	2b10      	cmp	r3, #16
 80056e6:	d161      	bne.n	80057ac <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	699a      	ldr	r2, [r3, #24]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f022 0210 	bic.w	r2, r2, #16
 80056f6:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80056f8:	6a3b      	ldr	r3, [r7, #32]
 80056fa:	6a1b      	ldr	r3, [r3, #32]
 80056fc:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80056fe:	69bb      	ldr	r3, [r7, #24]
 8005700:	f003 020f 	and.w	r2, r3, #15
 8005704:	4613      	mov	r3, r2
 8005706:	00db      	lsls	r3, r3, #3
 8005708:	1a9b      	subs	r3, r3, r2
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	4413      	add	r3, r2
 8005714:	3304      	adds	r3, #4
 8005716:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	0c5b      	lsrs	r3, r3, #17
 800571c:	f003 030f 	and.w	r3, r3, #15
 8005720:	2b02      	cmp	r3, #2
 8005722:	d124      	bne.n	800576e <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005724:	69ba      	ldr	r2, [r7, #24]
 8005726:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800572a:	4013      	ands	r3, r2
 800572c:	2b00      	cmp	r3, #0
 800572e:	d035      	beq.n	800579c <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005734:	69bb      	ldr	r3, [r7, #24]
 8005736:	091b      	lsrs	r3, r3, #4
 8005738:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800573a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800573e:	b29b      	uxth	r3, r3
 8005740:	461a      	mov	r2, r3
 8005742:	6a38      	ldr	r0, [r7, #32]
 8005744:	f005 fe26 	bl	800b394 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	68da      	ldr	r2, [r3, #12]
 800574c:	69bb      	ldr	r3, [r7, #24]
 800574e:	091b      	lsrs	r3, r3, #4
 8005750:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005754:	441a      	add	r2, r3
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	699a      	ldr	r2, [r3, #24]
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	091b      	lsrs	r3, r3, #4
 8005762:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005766:	441a      	add	r2, r3
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	619a      	str	r2, [r3, #24]
 800576c:	e016      	b.n	800579c <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800576e:	69bb      	ldr	r3, [r7, #24]
 8005770:	0c5b      	lsrs	r3, r3, #17
 8005772:	f003 030f 	and.w	r3, r3, #15
 8005776:	2b06      	cmp	r3, #6
 8005778:	d110      	bne.n	800579c <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005780:	2208      	movs	r2, #8
 8005782:	4619      	mov	r1, r3
 8005784:	6a38      	ldr	r0, [r7, #32]
 8005786:	f005 fe05 	bl	800b394 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	699a      	ldr	r2, [r3, #24]
 800578e:	69bb      	ldr	r3, [r7, #24]
 8005790:	091b      	lsrs	r3, r3, #4
 8005792:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005796:	441a      	add	r2, r3
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	699a      	ldr	r2, [r3, #24]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f042 0210 	orr.w	r2, r2, #16
 80057aa:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4618      	mov	r0, r3
 80057b2:	f005 ff4e 	bl	800b652 <USB_ReadInterrupts>
 80057b6:	4603      	mov	r3, r0
 80057b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057bc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80057c0:	d16e      	bne.n	80058a0 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80057c2:	2300      	movs	r3, #0
 80057c4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4618      	mov	r0, r3
 80057cc:	f005 ff53 	bl	800b676 <USB_ReadDevAllOutEpInterrupt>
 80057d0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80057d2:	e062      	b.n	800589a <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80057d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057d6:	f003 0301 	and.w	r3, r3, #1
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d057      	beq.n	800588e <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057e4:	b2d2      	uxtb	r2, r2
 80057e6:	4611      	mov	r1, r2
 80057e8:	4618      	mov	r0, r3
 80057ea:	f005 ff76 	bl	800b6da <USB_ReadDevOutEPInterrupt>
 80057ee:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	f003 0301 	and.w	r3, r3, #1
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00c      	beq.n	8005814 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80057fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057fc:	015a      	lsls	r2, r3, #5
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	4413      	add	r3, r2
 8005802:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005806:	461a      	mov	r2, r3
 8005808:	2301      	movs	r3, #1
 800580a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800580c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 fda2 	bl	8006358 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	f003 0308 	and.w	r3, r3, #8
 800581a:	2b00      	cmp	r3, #0
 800581c:	d00c      	beq.n	8005838 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800581e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005820:	015a      	lsls	r2, r3, #5
 8005822:	69fb      	ldr	r3, [r7, #28]
 8005824:	4413      	add	r3, r2
 8005826:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800582a:	461a      	mov	r2, r3
 800582c:	2308      	movs	r3, #8
 800582e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005830:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 fe9c 	bl	8006570 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	f003 0310 	and.w	r3, r3, #16
 800583e:	2b00      	cmp	r3, #0
 8005840:	d008      	beq.n	8005854 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005844:	015a      	lsls	r2, r3, #5
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	4413      	add	r3, r2
 800584a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800584e:	461a      	mov	r2, r3
 8005850:	2310      	movs	r3, #16
 8005852:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	f003 0320 	and.w	r3, r3, #32
 800585a:	2b00      	cmp	r3, #0
 800585c:	d008      	beq.n	8005870 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800585e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005860:	015a      	lsls	r2, r3, #5
 8005862:	69fb      	ldr	r3, [r7, #28]
 8005864:	4413      	add	r3, r2
 8005866:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800586a:	461a      	mov	r2, r3
 800586c:	2320      	movs	r3, #32
 800586e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005876:	2b00      	cmp	r3, #0
 8005878:	d009      	beq.n	800588e <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800587a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800587c:	015a      	lsls	r2, r3, #5
 800587e:	69fb      	ldr	r3, [r7, #28]
 8005880:	4413      	add	r3, r2
 8005882:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005886:	461a      	mov	r2, r3
 8005888:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800588c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800588e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005890:	3301      	adds	r3, #1
 8005892:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005896:	085b      	lsrs	r3, r3, #1
 8005898:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800589a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800589c:	2b00      	cmp	r3, #0
 800589e:	d199      	bne.n	80057d4 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4618      	mov	r0, r3
 80058a6:	f005 fed4 	bl	800b652 <USB_ReadInterrupts>
 80058aa:	4603      	mov	r3, r0
 80058ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058b0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80058b4:	f040 80c0 	bne.w	8005a38 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4618      	mov	r0, r3
 80058be:	f005 fef3 	bl	800b6a8 <USB_ReadDevAllInEpInterrupt>
 80058c2:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80058c4:	2300      	movs	r3, #0
 80058c6:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80058c8:	e0b2      	b.n	8005a30 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80058ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058cc:	f003 0301 	and.w	r3, r3, #1
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	f000 80a7 	beq.w	8005a24 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058dc:	b2d2      	uxtb	r2, r2
 80058de:	4611      	mov	r1, r2
 80058e0:	4618      	mov	r0, r3
 80058e2:	f005 ff17 	bl	800b714 <USB_ReadDevInEPInterrupt>
 80058e6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	f003 0301 	and.w	r3, r3, #1
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d057      	beq.n	80059a2 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80058f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f4:	f003 030f 	and.w	r3, r3, #15
 80058f8:	2201      	movs	r2, #1
 80058fa:	fa02 f303 	lsl.w	r3, r2, r3
 80058fe:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005900:	69fb      	ldr	r3, [r7, #28]
 8005902:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005906:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	43db      	mvns	r3, r3
 800590c:	69f9      	ldr	r1, [r7, #28]
 800590e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005912:	4013      	ands	r3, r2
 8005914:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005918:	015a      	lsls	r2, r3, #5
 800591a:	69fb      	ldr	r3, [r7, #28]
 800591c:	4413      	add	r3, r2
 800591e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005922:	461a      	mov	r2, r3
 8005924:	2301      	movs	r3, #1
 8005926:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	691b      	ldr	r3, [r3, #16]
 800592c:	2b01      	cmp	r3, #1
 800592e:	d132      	bne.n	8005996 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005930:	6879      	ldr	r1, [r7, #4]
 8005932:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005934:	4613      	mov	r3, r2
 8005936:	00db      	lsls	r3, r3, #3
 8005938:	1a9b      	subs	r3, r3, r2
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	440b      	add	r3, r1
 800593e:	3348      	adds	r3, #72	; 0x48
 8005940:	6819      	ldr	r1, [r3, #0]
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005946:	4613      	mov	r3, r2
 8005948:	00db      	lsls	r3, r3, #3
 800594a:	1a9b      	subs	r3, r3, r2
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	4403      	add	r3, r0
 8005950:	3344      	adds	r3, #68	; 0x44
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4419      	add	r1, r3
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800595a:	4613      	mov	r3, r2
 800595c:	00db      	lsls	r3, r3, #3
 800595e:	1a9b      	subs	r3, r3, r2
 8005960:	009b      	lsls	r3, r3, #2
 8005962:	4403      	add	r3, r0
 8005964:	3348      	adds	r3, #72	; 0x48
 8005966:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800596a:	2b00      	cmp	r3, #0
 800596c:	d113      	bne.n	8005996 <HAL_PCD_IRQHandler+0x31c>
 800596e:	6879      	ldr	r1, [r7, #4]
 8005970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005972:	4613      	mov	r3, r2
 8005974:	00db      	lsls	r3, r3, #3
 8005976:	1a9b      	subs	r3, r3, r2
 8005978:	009b      	lsls	r3, r3, #2
 800597a:	440b      	add	r3, r1
 800597c:	3350      	adds	r3, #80	; 0x50
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d108      	bne.n	8005996 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6818      	ldr	r0, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800598e:	461a      	mov	r2, r3
 8005990:	2101      	movs	r1, #1
 8005992:	f005 ff1b 	bl	800b7cc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005998:	b2db      	uxtb	r3, r3
 800599a:	4619      	mov	r1, r3
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f008 fa6e 	bl	800de7e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	f003 0308 	and.w	r3, r3, #8
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d008      	beq.n	80059be <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80059ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ae:	015a      	lsls	r2, r3, #5
 80059b0:	69fb      	ldr	r3, [r7, #28]
 80059b2:	4413      	add	r3, r2
 80059b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059b8:	461a      	mov	r2, r3
 80059ba:	2308      	movs	r3, #8
 80059bc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	f003 0310 	and.w	r3, r3, #16
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d008      	beq.n	80059da <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80059c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ca:	015a      	lsls	r2, r3, #5
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	4413      	add	r3, r2
 80059d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059d4:	461a      	mov	r2, r3
 80059d6:	2310      	movs	r3, #16
 80059d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d008      	beq.n	80059f6 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80059e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e6:	015a      	lsls	r2, r3, #5
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	4413      	add	r3, r2
 80059ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059f0:	461a      	mov	r2, r3
 80059f2:	2340      	movs	r3, #64	; 0x40
 80059f4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	f003 0302 	and.w	r3, r3, #2
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d008      	beq.n	8005a12 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a02:	015a      	lsls	r2, r3, #5
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	4413      	add	r3, r2
 8005a08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a0c:	461a      	mov	r2, r3
 8005a0e:	2302      	movs	r3, #2
 8005a10:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d003      	beq.n	8005a24 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005a1c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f000 fc0c 	bl	800623c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a26:	3301      	adds	r3, #1
 8005a28:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a2c:	085b      	lsrs	r3, r3, #1
 8005a2e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	f47f af49 	bne.w	80058ca <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f005 fe08 	bl	800b652 <USB_ReadInterrupts>
 8005a42:	4603      	mov	r3, r0
 8005a44:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005a48:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a4c:	d114      	bne.n	8005a78 <HAL_PCD_IRQHandler+0x3fe>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005a4e:	69fb      	ldr	r3, [r7, #28]
 8005a50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	69fa      	ldr	r2, [r7, #28]
 8005a58:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a5c:	f023 0301 	bic.w	r3, r3, #1
 8005a60:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f008 fa82 	bl	800df6c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	695a      	ldr	r2, [r3, #20]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005a76:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f005 fde8 	bl	800b652 <USB_ReadInterrupts>
 8005a82:	4603      	mov	r3, r0
 8005a84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a8c:	d112      	bne.n	8005ab4 <HAL_PCD_IRQHandler+0x43a>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005a8e:	69fb      	ldr	r3, [r7, #28]
 8005a90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	f003 0301 	and.w	r3, r3, #1
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d102      	bne.n	8005aa4 <HAL_PCD_IRQHandler+0x42a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f008 fa3e 	bl	800df20 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	695a      	ldr	r2, [r3, #20]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005ab2:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f005 fdca 	bl	800b652 <USB_ReadInterrupts>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ac4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ac8:	f040 80c7 	bne.w	8005c5a <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005acc:	69fb      	ldr	r3, [r7, #28]
 8005ace:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	69fa      	ldr	r2, [r7, #28]
 8005ad6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ada:	f023 0301 	bic.w	r3, r3, #1
 8005ade:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	2110      	movs	r1, #16
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f004 fea8 	bl	800a83c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005aec:	2300      	movs	r3, #0
 8005aee:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005af0:	e056      	b.n	8005ba0 <HAL_PCD_IRQHandler+0x526>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005af4:	015a      	lsls	r2, r3, #5
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	4413      	add	r3, r2
 8005afa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005afe:	461a      	mov	r2, r3
 8005b00:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005b04:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b08:	015a      	lsls	r2, r3, #5
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	4413      	add	r3, r2
 8005b0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b16:	0151      	lsls	r1, r2, #5
 8005b18:	69fa      	ldr	r2, [r7, #28]
 8005b1a:	440a      	add	r2, r1
 8005b1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b20:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005b24:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b28:	015a      	lsls	r2, r3, #5
 8005b2a:	69fb      	ldr	r3, [r7, #28]
 8005b2c:	4413      	add	r3, r2
 8005b2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b36:	0151      	lsls	r1, r2, #5
 8005b38:	69fa      	ldr	r2, [r7, #28]
 8005b3a:	440a      	add	r2, r1
 8005b3c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b40:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005b44:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b48:	015a      	lsls	r2, r3, #5
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	4413      	add	r3, r2
 8005b4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b52:	461a      	mov	r2, r3
 8005b54:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005b58:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b5c:	015a      	lsls	r2, r3, #5
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	4413      	add	r3, r2
 8005b62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b6a:	0151      	lsls	r1, r2, #5
 8005b6c:	69fa      	ldr	r2, [r7, #28]
 8005b6e:	440a      	add	r2, r1
 8005b70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b74:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005b78:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b7c:	015a      	lsls	r2, r3, #5
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	4413      	add	r3, r2
 8005b82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b8a:	0151      	lsls	r1, r2, #5
 8005b8c:	69fa      	ldr	r2, [r7, #28]
 8005b8e:	440a      	add	r2, r1
 8005b90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b94:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005b98:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b9c:	3301      	adds	r3, #1
 8005b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ba6:	429a      	cmp	r2, r3
 8005ba8:	d3a3      	bcc.n	8005af2 <HAL_PCD_IRQHandler+0x478>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bb0:	69db      	ldr	r3, [r3, #28]
 8005bb2:	69fa      	ldr	r2, [r7, #28]
 8005bb4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005bb8:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005bbc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d016      	beq.n	8005bf4 <HAL_PCD_IRQHandler+0x57a>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005bc6:	69fb      	ldr	r3, [r7, #28]
 8005bc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bd0:	69fa      	ldr	r2, [r7, #28]
 8005bd2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005bd6:	f043 030b 	orr.w	r3, r3, #11
 8005bda:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005bde:	69fb      	ldr	r3, [r7, #28]
 8005be0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005be6:	69fa      	ldr	r2, [r7, #28]
 8005be8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005bec:	f043 030b 	orr.w	r3, r3, #11
 8005bf0:	6453      	str	r3, [r2, #68]	; 0x44
 8005bf2:	e015      	b.n	8005c20 <HAL_PCD_IRQHandler+0x5a6>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005bf4:	69fb      	ldr	r3, [r7, #28]
 8005bf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bfa:	695b      	ldr	r3, [r3, #20]
 8005bfc:	69fa      	ldr	r2, [r7, #28]
 8005bfe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c02:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005c06:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8005c0a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c12:	691b      	ldr	r3, [r3, #16]
 8005c14:	69fa      	ldr	r2, [r7, #28]
 8005c16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c1a:	f043 030b 	orr.w	r3, r3, #11
 8005c1e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005c20:	69fb      	ldr	r3, [r7, #28]
 8005c22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	69fa      	ldr	r2, [r7, #28]
 8005c2a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c2e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005c32:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6818      	ldr	r0, [r3, #0]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	691b      	ldr	r3, [r3, #16]
 8005c3c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005c44:	461a      	mov	r2, r3
 8005c46:	f005 fdc1 	bl	800b7cc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	695a      	ldr	r2, [r3, #20]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005c58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f005 fcf7 	bl	800b652 <USB_ReadInterrupts>
 8005c64:	4603      	mov	r3, r0
 8005c66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c6e:	d124      	bne.n	8005cba <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4618      	mov	r0, r3
 8005c76:	f005 fd87 	bl	800b788 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f004 fe38 	bl	800a8f4 <USB_GetDevSpeed>
 8005c84:	4603      	mov	r3, r0
 8005c86:	461a      	mov	r2, r3
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681c      	ldr	r4, [r3, #0]
 8005c90:	f001 f91e 	bl	8006ed0 <HAL_RCC_GetHCLKFreq>
 8005c94:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005c9a:	b2db      	uxtb	r3, r3
 8005c9c:	461a      	mov	r2, r3
 8005c9e:	4620      	mov	r0, r4
 8005ca0:	f004 fb7c 	bl	800a39c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f008 f912 	bl	800dece <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	695a      	ldr	r2, [r3, #20]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005cb8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f005 fcc7 	bl	800b652 <USB_ReadInterrupts>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	f003 0308 	and.w	r3, r3, #8
 8005cca:	2b08      	cmp	r3, #8
 8005ccc:	d10a      	bne.n	8005ce4 <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f008 f8ef 	bl	800deb2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	695a      	ldr	r2, [r3, #20]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f002 0208 	and.w	r2, r2, #8
 8005ce2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f005 fcb2 	bl	800b652 <USB_ReadInterrupts>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005cf4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005cf8:	d10f      	bne.n	8005d1a <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	4619      	mov	r1, r3
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f008 f951 	bl	800dfac <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	695a      	ldr	r2, [r3, #20]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005d18:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f005 fc97 	bl	800b652 <USB_ReadInterrupts>
 8005d24:	4603      	mov	r3, r0
 8005d26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d2a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005d2e:	d10f      	bne.n	8005d50 <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005d30:	2300      	movs	r3, #0
 8005d32:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d36:	b2db      	uxtb	r3, r3
 8005d38:	4619      	mov	r1, r3
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f008 f924 	bl	800df88 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	695a      	ldr	r2, [r3, #20]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005d4e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4618      	mov	r0, r3
 8005d56:	f005 fc7c 	bl	800b652 <USB_ReadInterrupts>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005d60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d64:	d10a      	bne.n	8005d7c <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f008 f932 	bl	800dfd0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	695a      	ldr	r2, [r3, #20]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005d7a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4618      	mov	r0, r3
 8005d82:	f005 fc66 	bl	800b652 <USB_ReadInterrupts>
 8005d86:	4603      	mov	r3, r0
 8005d88:	f003 0304 	and.w	r3, r3, #4
 8005d8c:	2b04      	cmp	r3, #4
 8005d8e:	d115      	bne.n	8005dbc <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005d98:	69bb      	ldr	r3, [r7, #24]
 8005d9a:	f003 0304 	and.w	r3, r3, #4
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d002      	beq.n	8005da8 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f008 f922 	bl	800dfec <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	6859      	ldr	r1, [r3, #4]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	69ba      	ldr	r2, [r7, #24]
 8005db4:	430a      	orrs	r2, r1
 8005db6:	605a      	str	r2, [r3, #4]
 8005db8:	e000      	b.n	8005dbc <HAL_PCD_IRQHandler+0x742>
      return;
 8005dba:	bf00      	nop
    }
  }
}
 8005dbc:	3734      	adds	r7, #52	; 0x34
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd90      	pop	{r4, r7, pc}

08005dc2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005dc2:	b580      	push	{r7, lr}
 8005dc4:	b082      	sub	sp, #8
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	6078      	str	r0, [r7, #4]
 8005dca:	460b      	mov	r3, r1
 8005dcc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d101      	bne.n	8005ddc <HAL_PCD_SetAddress+0x1a>
 8005dd8:	2302      	movs	r3, #2
 8005dda:	e013      	b.n	8005e04 <HAL_PCD_SetAddress+0x42>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2201      	movs	r2, #1
 8005de0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	78fa      	ldrb	r2, [r7, #3]
 8005de8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	78fa      	ldrb	r2, [r7, #3]
 8005df2:	4611      	mov	r1, r2
 8005df4:	4618      	mov	r0, r3
 8005df6:	f005 fbc7 	bl	800b588 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3708      	adds	r7, #8
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
 8005e14:	4608      	mov	r0, r1
 8005e16:	4611      	mov	r1, r2
 8005e18:	461a      	mov	r2, r3
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	70fb      	strb	r3, [r7, #3]
 8005e1e:	460b      	mov	r3, r1
 8005e20:	803b      	strh	r3, [r7, #0]
 8005e22:	4613      	mov	r3, r2
 8005e24:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005e26:	2300      	movs	r3, #0
 8005e28:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005e2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	da0f      	bge.n	8005e52 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e32:	78fb      	ldrb	r3, [r7, #3]
 8005e34:	f003 020f 	and.w	r2, r3, #15
 8005e38:	4613      	mov	r3, r2
 8005e3a:	00db      	lsls	r3, r3, #3
 8005e3c:	1a9b      	subs	r3, r3, r2
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	3338      	adds	r3, #56	; 0x38
 8005e42:	687a      	ldr	r2, [r7, #4]
 8005e44:	4413      	add	r3, r2
 8005e46:	3304      	adds	r3, #4
 8005e48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	705a      	strb	r2, [r3, #1]
 8005e50:	e00f      	b.n	8005e72 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e52:	78fb      	ldrb	r3, [r7, #3]
 8005e54:	f003 020f 	and.w	r2, r3, #15
 8005e58:	4613      	mov	r3, r2
 8005e5a:	00db      	lsls	r3, r3, #3
 8005e5c:	1a9b      	subs	r3, r3, r2
 8005e5e:	009b      	lsls	r3, r3, #2
 8005e60:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005e64:	687a      	ldr	r2, [r7, #4]
 8005e66:	4413      	add	r3, r2
 8005e68:	3304      	adds	r3, #4
 8005e6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005e72:	78fb      	ldrb	r3, [r7, #3]
 8005e74:	f003 030f 	and.w	r3, r3, #15
 8005e78:	b2da      	uxtb	r2, r3
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005e7e:	883a      	ldrh	r2, [r7, #0]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	78ba      	ldrb	r2, [r7, #2]
 8005e88:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	785b      	ldrb	r3, [r3, #1]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d004      	beq.n	8005e9c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	b29a      	uxth	r2, r3
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005e9c:	78bb      	ldrb	r3, [r7, #2]
 8005e9e:	2b02      	cmp	r3, #2
 8005ea0:	d102      	bne.n	8005ea8 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d101      	bne.n	8005eb6 <HAL_PCD_EP_Open+0xaa>
 8005eb2:	2302      	movs	r3, #2
 8005eb4:	e00e      	b.n	8005ed4 <HAL_PCD_EP_Open+0xc8>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2201      	movs	r2, #1
 8005eba:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	68f9      	ldr	r1, [r7, #12]
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f004 fd39 	bl	800a93c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8005ed2:	7afb      	ldrb	r3, [r7, #11]
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3710      	adds	r7, #16
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b084      	sub	sp, #16
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	460b      	mov	r3, r1
 8005ee6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005ee8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	da0f      	bge.n	8005f10 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ef0:	78fb      	ldrb	r3, [r7, #3]
 8005ef2:	f003 020f 	and.w	r2, r3, #15
 8005ef6:	4613      	mov	r3, r2
 8005ef8:	00db      	lsls	r3, r3, #3
 8005efa:	1a9b      	subs	r3, r3, r2
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	3338      	adds	r3, #56	; 0x38
 8005f00:	687a      	ldr	r2, [r7, #4]
 8005f02:	4413      	add	r3, r2
 8005f04:	3304      	adds	r3, #4
 8005f06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	705a      	strb	r2, [r3, #1]
 8005f0e:	e00f      	b.n	8005f30 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f10:	78fb      	ldrb	r3, [r7, #3]
 8005f12:	f003 020f 	and.w	r2, r3, #15
 8005f16:	4613      	mov	r3, r2
 8005f18:	00db      	lsls	r3, r3, #3
 8005f1a:	1a9b      	subs	r3, r3, r2
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	4413      	add	r3, r2
 8005f26:	3304      	adds	r3, #4
 8005f28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005f30:	78fb      	ldrb	r3, [r7, #3]
 8005f32:	f003 030f 	and.w	r3, r3, #15
 8005f36:	b2da      	uxtb	r2, r3
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	d101      	bne.n	8005f4a <HAL_PCD_EP_Close+0x6e>
 8005f46:	2302      	movs	r3, #2
 8005f48:	e00e      	b.n	8005f68 <HAL_PCD_EP_Close+0x8c>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68f9      	ldr	r1, [r7, #12]
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f004 fd75 	bl	800aa48 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005f66:	2300      	movs	r3, #0
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3710      	adds	r7, #16
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}

08005f70 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b086      	sub	sp, #24
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	60f8      	str	r0, [r7, #12]
 8005f78:	607a      	str	r2, [r7, #4]
 8005f7a:	603b      	str	r3, [r7, #0]
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f80:	7afb      	ldrb	r3, [r7, #11]
 8005f82:	f003 020f 	and.w	r2, r3, #15
 8005f86:	4613      	mov	r3, r2
 8005f88:	00db      	lsls	r3, r3, #3
 8005f8a:	1a9b      	subs	r3, r3, r2
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005f92:	68fa      	ldr	r2, [r7, #12]
 8005f94:	4413      	add	r3, r2
 8005f96:	3304      	adds	r3, #4
 8005f98:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	687a      	ldr	r2, [r7, #4]
 8005f9e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	683a      	ldr	r2, [r7, #0]
 8005fa4:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005fb2:	7afb      	ldrb	r3, [r7, #11]
 8005fb4:	f003 030f 	and.w	r3, r3, #15
 8005fb8:	b2da      	uxtb	r2, r3
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	691b      	ldr	r3, [r3, #16]
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d102      	bne.n	8005fcc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005fc6:	687a      	ldr	r2, [r7, #4]
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005fcc:	7afb      	ldrb	r3, [r7, #11]
 8005fce:	f003 030f 	and.w	r3, r3, #15
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d109      	bne.n	8005fea <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6818      	ldr	r0, [r3, #0]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	6979      	ldr	r1, [r7, #20]
 8005fe4:	f005 f850 	bl	800b088 <USB_EP0StartXfer>
 8005fe8:	e008      	b.n	8005ffc <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6818      	ldr	r0, [r3, #0]
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	691b      	ldr	r3, [r3, #16]
 8005ff2:	b2db      	uxtb	r3, r3
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	6979      	ldr	r1, [r7, #20]
 8005ff8:	f004 fe02 	bl	800ac00 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005ffc:	2300      	movs	r3, #0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3718      	adds	r7, #24
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}

08006006 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006006:	b480      	push	{r7}
 8006008:	b083      	sub	sp, #12
 800600a:	af00      	add	r7, sp, #0
 800600c:	6078      	str	r0, [r7, #4]
 800600e:	460b      	mov	r3, r1
 8006010:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006012:	78fb      	ldrb	r3, [r7, #3]
 8006014:	f003 020f 	and.w	r2, r3, #15
 8006018:	6879      	ldr	r1, [r7, #4]
 800601a:	4613      	mov	r3, r2
 800601c:	00db      	lsls	r3, r3, #3
 800601e:	1a9b      	subs	r3, r3, r2
 8006020:	009b      	lsls	r3, r3, #2
 8006022:	440b      	add	r3, r1
 8006024:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8006028:	681b      	ldr	r3, [r3, #0]
}
 800602a:	4618      	mov	r0, r3
 800602c:	370c      	adds	r7, #12
 800602e:	46bd      	mov	sp, r7
 8006030:	bc80      	pop	{r7}
 8006032:	4770      	bx	lr

08006034 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b086      	sub	sp, #24
 8006038:	af00      	add	r7, sp, #0
 800603a:	60f8      	str	r0, [r7, #12]
 800603c:	607a      	str	r2, [r7, #4]
 800603e:	603b      	str	r3, [r7, #0]
 8006040:	460b      	mov	r3, r1
 8006042:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006044:	7afb      	ldrb	r3, [r7, #11]
 8006046:	f003 020f 	and.w	r2, r3, #15
 800604a:	4613      	mov	r3, r2
 800604c:	00db      	lsls	r3, r3, #3
 800604e:	1a9b      	subs	r3, r3, r2
 8006050:	009b      	lsls	r3, r3, #2
 8006052:	3338      	adds	r3, #56	; 0x38
 8006054:	68fa      	ldr	r2, [r7, #12]
 8006056:	4413      	add	r3, r2
 8006058:	3304      	adds	r3, #4
 800605a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	687a      	ldr	r2, [r7, #4]
 8006060:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	683a      	ldr	r2, [r7, #0]
 8006066:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	2200      	movs	r2, #0
 800606c:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	2201      	movs	r2, #1
 8006072:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006074:	7afb      	ldrb	r3, [r7, #11]
 8006076:	f003 030f 	and.w	r3, r3, #15
 800607a:	b2da      	uxtb	r2, r3
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	691b      	ldr	r3, [r3, #16]
 8006084:	2b01      	cmp	r3, #1
 8006086:	d102      	bne.n	800608e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006088:	687a      	ldr	r2, [r7, #4]
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800608e:	7afb      	ldrb	r3, [r7, #11]
 8006090:	f003 030f 	and.w	r3, r3, #15
 8006094:	2b00      	cmp	r3, #0
 8006096:	d109      	bne.n	80060ac <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	6818      	ldr	r0, [r3, #0]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	691b      	ldr	r3, [r3, #16]
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	461a      	mov	r2, r3
 80060a4:	6979      	ldr	r1, [r7, #20]
 80060a6:	f004 ffef 	bl	800b088 <USB_EP0StartXfer>
 80060aa:	e008      	b.n	80060be <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6818      	ldr	r0, [r3, #0]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	691b      	ldr	r3, [r3, #16]
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	461a      	mov	r2, r3
 80060b8:	6979      	ldr	r1, [r7, #20]
 80060ba:	f004 fda1 	bl	800ac00 <USB_EPStartXfer>
  }

  return HAL_OK;
 80060be:	2300      	movs	r3, #0
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3718      	adds	r7, #24
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}

080060c8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b084      	sub	sp, #16
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
 80060d0:	460b      	mov	r3, r1
 80060d2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80060d4:	78fb      	ldrb	r3, [r7, #3]
 80060d6:	f003 020f 	and.w	r2, r3, #15
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	429a      	cmp	r2, r3
 80060e0:	d901      	bls.n	80060e6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	e050      	b.n	8006188 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80060e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	da0f      	bge.n	800610e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80060ee:	78fb      	ldrb	r3, [r7, #3]
 80060f0:	f003 020f 	and.w	r2, r3, #15
 80060f4:	4613      	mov	r3, r2
 80060f6:	00db      	lsls	r3, r3, #3
 80060f8:	1a9b      	subs	r3, r3, r2
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	3338      	adds	r3, #56	; 0x38
 80060fe:	687a      	ldr	r2, [r7, #4]
 8006100:	4413      	add	r3, r2
 8006102:	3304      	adds	r3, #4
 8006104:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2201      	movs	r2, #1
 800610a:	705a      	strb	r2, [r3, #1]
 800610c:	e00d      	b.n	800612a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800610e:	78fa      	ldrb	r2, [r7, #3]
 8006110:	4613      	mov	r3, r2
 8006112:	00db      	lsls	r3, r3, #3
 8006114:	1a9b      	subs	r3, r3, r2
 8006116:	009b      	lsls	r3, r3, #2
 8006118:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	4413      	add	r3, r2
 8006120:	3304      	adds	r3, #4
 8006122:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	2200      	movs	r2, #0
 8006128:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2201      	movs	r2, #1
 800612e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006130:	78fb      	ldrb	r3, [r7, #3]
 8006132:	f003 030f 	and.w	r3, r3, #15
 8006136:	b2da      	uxtb	r2, r3
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006142:	2b01      	cmp	r3, #1
 8006144:	d101      	bne.n	800614a <HAL_PCD_EP_SetStall+0x82>
 8006146:	2302      	movs	r3, #2
 8006148:	e01e      	b.n	8006188 <HAL_PCD_EP_SetStall+0xc0>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2201      	movs	r2, #1
 800614e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	68f9      	ldr	r1, [r7, #12]
 8006158:	4618      	mov	r0, r3
 800615a:	f005 f943 	bl	800b3e4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800615e:	78fb      	ldrb	r3, [r7, #3]
 8006160:	f003 030f 	and.w	r3, r3, #15
 8006164:	2b00      	cmp	r3, #0
 8006166:	d10a      	bne.n	800617e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6818      	ldr	r0, [r3, #0]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	691b      	ldr	r3, [r3, #16]
 8006170:	b2d9      	uxtb	r1, r3
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006178:	461a      	mov	r2, r3
 800617a:	f005 fb27 	bl	800b7cc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006186:	2300      	movs	r3, #0
}
 8006188:	4618      	mov	r0, r3
 800618a:	3710      	adds	r7, #16
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}

08006190 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	460b      	mov	r3, r1
 800619a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800619c:	78fb      	ldrb	r3, [r7, #3]
 800619e:	f003 020f 	and.w	r2, r3, #15
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	429a      	cmp	r2, r3
 80061a8:	d901      	bls.n	80061ae <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	e042      	b.n	8006234 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80061ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	da0f      	bge.n	80061d6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80061b6:	78fb      	ldrb	r3, [r7, #3]
 80061b8:	f003 020f 	and.w	r2, r3, #15
 80061bc:	4613      	mov	r3, r2
 80061be:	00db      	lsls	r3, r3, #3
 80061c0:	1a9b      	subs	r3, r3, r2
 80061c2:	009b      	lsls	r3, r3, #2
 80061c4:	3338      	adds	r3, #56	; 0x38
 80061c6:	687a      	ldr	r2, [r7, #4]
 80061c8:	4413      	add	r3, r2
 80061ca:	3304      	adds	r3, #4
 80061cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2201      	movs	r2, #1
 80061d2:	705a      	strb	r2, [r3, #1]
 80061d4:	e00f      	b.n	80061f6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80061d6:	78fb      	ldrb	r3, [r7, #3]
 80061d8:	f003 020f 	and.w	r2, r3, #15
 80061dc:	4613      	mov	r3, r2
 80061de:	00db      	lsls	r3, r3, #3
 80061e0:	1a9b      	subs	r3, r3, r2
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	4413      	add	r3, r2
 80061ec:	3304      	adds	r3, #4
 80061ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2200      	movs	r2, #0
 80061f4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2200      	movs	r2, #0
 80061fa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80061fc:	78fb      	ldrb	r3, [r7, #3]
 80061fe:	f003 030f 	and.w	r3, r3, #15
 8006202:	b2da      	uxtb	r2, r3
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800620e:	2b01      	cmp	r3, #1
 8006210:	d101      	bne.n	8006216 <HAL_PCD_EP_ClrStall+0x86>
 8006212:	2302      	movs	r3, #2
 8006214:	e00e      	b.n	8006234 <HAL_PCD_EP_ClrStall+0xa4>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2201      	movs	r2, #1
 800621a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68f9      	ldr	r1, [r7, #12]
 8006224:	4618      	mov	r0, r3
 8006226:	f005 f94a 	bl	800b4be <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006232:	2300      	movs	r3, #0
}
 8006234:	4618      	mov	r0, r3
 8006236:	3710      	adds	r7, #16
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}

0800623c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b08a      	sub	sp, #40	; 0x28
 8006240:	af02      	add	r7, sp, #8
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006250:	683a      	ldr	r2, [r7, #0]
 8006252:	4613      	mov	r3, r2
 8006254:	00db      	lsls	r3, r3, #3
 8006256:	1a9b      	subs	r3, r3, r2
 8006258:	009b      	lsls	r3, r3, #2
 800625a:	3338      	adds	r3, #56	; 0x38
 800625c:	687a      	ldr	r2, [r7, #4]
 800625e:	4413      	add	r3, r2
 8006260:	3304      	adds	r3, #4
 8006262:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	699a      	ldr	r2, [r3, #24]
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	695b      	ldr	r3, [r3, #20]
 800626c:	429a      	cmp	r2, r3
 800626e:	d901      	bls.n	8006274 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	e06c      	b.n	800634e <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	695a      	ldr	r2, [r3, #20]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	699b      	ldr	r3, [r3, #24]
 800627c:	1ad3      	subs	r3, r2, r3
 800627e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	69fa      	ldr	r2, [r7, #28]
 8006286:	429a      	cmp	r2, r3
 8006288:	d902      	bls.n	8006290 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006290:	69fb      	ldr	r3, [r7, #28]
 8006292:	3303      	adds	r3, #3
 8006294:	089b      	lsrs	r3, r3, #2
 8006296:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006298:	e02b      	b.n	80062f2 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	695a      	ldr	r2, [r3, #20]
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	699b      	ldr	r3, [r3, #24]
 80062a2:	1ad3      	subs	r3, r2, r3
 80062a4:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	69fa      	ldr	r2, [r7, #28]
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d902      	bls.n	80062b6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80062b6:	69fb      	ldr	r3, [r7, #28]
 80062b8:	3303      	adds	r3, #3
 80062ba:	089b      	lsrs	r3, r3, #2
 80062bc:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	68d9      	ldr	r1, [r3, #12]
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	b2da      	uxtb	r2, r3
 80062c6:	69fb      	ldr	r3, [r7, #28]
 80062c8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	9300      	str	r3, [sp, #0]
 80062d2:	4603      	mov	r3, r0
 80062d4:	6978      	ldr	r0, [r7, #20]
 80062d6:	f005 f829 	bl	800b32c <USB_WritePacket>

    ep->xfer_buff  += len;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	68da      	ldr	r2, [r3, #12]
 80062de:	69fb      	ldr	r3, [r7, #28]
 80062e0:	441a      	add	r2, r3
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	699a      	ldr	r2, [r3, #24]
 80062ea:	69fb      	ldr	r3, [r7, #28]
 80062ec:	441a      	add	r2, r3
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	015a      	lsls	r2, r3, #5
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	4413      	add	r3, r2
 80062fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062fe:	699b      	ldr	r3, [r3, #24]
 8006300:	b29b      	uxth	r3, r3
 8006302:	69ba      	ldr	r2, [r7, #24]
 8006304:	429a      	cmp	r2, r3
 8006306:	d809      	bhi.n	800631c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	699a      	ldr	r2, [r3, #24]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006310:	429a      	cmp	r2, r3
 8006312:	d203      	bcs.n	800631c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	695b      	ldr	r3, [r3, #20]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d1be      	bne.n	800629a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	695a      	ldr	r2, [r3, #20]
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	699b      	ldr	r3, [r3, #24]
 8006324:	429a      	cmp	r2, r3
 8006326:	d811      	bhi.n	800634c <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	f003 030f 	and.w	r3, r3, #15
 800632e:	2201      	movs	r2, #1
 8006330:	fa02 f303 	lsl.w	r3, r2, r3
 8006334:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800633c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	43db      	mvns	r3, r3
 8006342:	6939      	ldr	r1, [r7, #16]
 8006344:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006348:	4013      	ands	r3, r2
 800634a:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	3720      	adds	r7, #32
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
	...

08006358 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b086      	sub	sp, #24
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	333c      	adds	r3, #60	; 0x3c
 8006370:	3304      	adds	r3, #4
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	015a      	lsls	r2, r3, #5
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	4413      	add	r3, r2
 800637e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	691b      	ldr	r3, [r3, #16]
 800638a:	2b01      	cmp	r3, #1
 800638c:	f040 80a0 	bne.w	80064d0 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	f003 0308 	and.w	r3, r3, #8
 8006396:	2b00      	cmp	r3, #0
 8006398:	d015      	beq.n	80063c6 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	4a72      	ldr	r2, [pc, #456]	; (8006568 <PCD_EP_OutXfrComplete_int+0x210>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	f240 80dd 	bls.w	800655e <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	f000 80d7 	beq.w	800655e <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	015a      	lsls	r2, r3, #5
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	4413      	add	r3, r2
 80063b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063bc:	461a      	mov	r2, r3
 80063be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063c2:	6093      	str	r3, [r2, #8]
 80063c4:	e0cb      	b.n	800655e <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	f003 0320 	and.w	r3, r3, #32
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d009      	beq.n	80063e4 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	015a      	lsls	r2, r3, #5
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	4413      	add	r3, r2
 80063d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063dc:	461a      	mov	r2, r3
 80063de:	2320      	movs	r3, #32
 80063e0:	6093      	str	r3, [r2, #8]
 80063e2:	e0bc      	b.n	800655e <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	f040 80b7 	bne.w	800655e <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	4a5d      	ldr	r2, [pc, #372]	; (8006568 <PCD_EP_OutXfrComplete_int+0x210>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d90f      	bls.n	8006418 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d00a      	beq.n	8006418 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	015a      	lsls	r2, r3, #5
 8006406:	693b      	ldr	r3, [r7, #16]
 8006408:	4413      	add	r3, r2
 800640a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800640e:	461a      	mov	r2, r3
 8006410:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006414:	6093      	str	r3, [r2, #8]
 8006416:	e0a2      	b.n	800655e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8006418:	6879      	ldr	r1, [r7, #4]
 800641a:	683a      	ldr	r2, [r7, #0]
 800641c:	4613      	mov	r3, r2
 800641e:	00db      	lsls	r3, r3, #3
 8006420:	1a9b      	subs	r3, r3, r2
 8006422:	009b      	lsls	r3, r3, #2
 8006424:	440b      	add	r3, r1
 8006426:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800642a:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	0159      	lsls	r1, r3, #5
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	440b      	add	r3, r1
 8006434:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006438:	691b      	ldr	r3, [r3, #16]
 800643a:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800643e:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	683a      	ldr	r2, [r7, #0]
 8006444:	4613      	mov	r3, r2
 8006446:	00db      	lsls	r3, r3, #3
 8006448:	1a9b      	subs	r3, r3, r2
 800644a:	009b      	lsls	r3, r3, #2
 800644c:	4403      	add	r3, r0
 800644e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8006452:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8006454:	6879      	ldr	r1, [r7, #4]
 8006456:	683a      	ldr	r2, [r7, #0]
 8006458:	4613      	mov	r3, r2
 800645a:	00db      	lsls	r3, r3, #3
 800645c:	1a9b      	subs	r3, r3, r2
 800645e:	009b      	lsls	r3, r3, #2
 8006460:	440b      	add	r3, r1
 8006462:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006466:	6819      	ldr	r1, [r3, #0]
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	683a      	ldr	r2, [r7, #0]
 800646c:	4613      	mov	r3, r2
 800646e:	00db      	lsls	r3, r3, #3
 8006470:	1a9b      	subs	r3, r3, r2
 8006472:	009b      	lsls	r3, r3, #2
 8006474:	4403      	add	r3, r0
 8006476:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4419      	add	r1, r3
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	683a      	ldr	r2, [r7, #0]
 8006482:	4613      	mov	r3, r2
 8006484:	00db      	lsls	r3, r3, #3
 8006486:	1a9b      	subs	r3, r3, r2
 8006488:	009b      	lsls	r3, r3, #2
 800648a:	4403      	add	r3, r0
 800648c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006490:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d114      	bne.n	80064c2 <PCD_EP_OutXfrComplete_int+0x16a>
 8006498:	6879      	ldr	r1, [r7, #4]
 800649a:	683a      	ldr	r2, [r7, #0]
 800649c:	4613      	mov	r3, r2
 800649e:	00db      	lsls	r3, r3, #3
 80064a0:	1a9b      	subs	r3, r3, r2
 80064a2:	009b      	lsls	r3, r3, #2
 80064a4:	440b      	add	r3, r1
 80064a6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d108      	bne.n	80064c2 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6818      	ldr	r0, [r3, #0]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80064ba:	461a      	mov	r2, r3
 80064bc:	2101      	movs	r1, #1
 80064be:	f005 f985 	bl	800b7cc <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	4619      	mov	r1, r3
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f007 fcbd 	bl	800de48 <HAL_PCD_DataOutStageCallback>
 80064ce:	e046      	b.n	800655e <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	4a26      	ldr	r2, [pc, #152]	; (800656c <PCD_EP_OutXfrComplete_int+0x214>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d124      	bne.n	8006522 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d00a      	beq.n	80064f8 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	015a      	lsls	r2, r3, #5
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	4413      	add	r3, r2
 80064ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064ee:	461a      	mov	r2, r3
 80064f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064f4:	6093      	str	r3, [r2, #8]
 80064f6:	e032      	b.n	800655e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	f003 0320 	and.w	r3, r3, #32
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d008      	beq.n	8006514 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	015a      	lsls	r2, r3, #5
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	4413      	add	r3, r2
 800650a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800650e:	461a      	mov	r2, r3
 8006510:	2320      	movs	r3, #32
 8006512:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	b2db      	uxtb	r3, r3
 8006518:	4619      	mov	r1, r3
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f007 fc94 	bl	800de48 <HAL_PCD_DataOutStageCallback>
 8006520:	e01d      	b.n	800655e <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d114      	bne.n	8006552 <PCD_EP_OutXfrComplete_int+0x1fa>
 8006528:	6879      	ldr	r1, [r7, #4]
 800652a:	683a      	ldr	r2, [r7, #0]
 800652c:	4613      	mov	r3, r2
 800652e:	00db      	lsls	r3, r3, #3
 8006530:	1a9b      	subs	r3, r3, r2
 8006532:	009b      	lsls	r3, r3, #2
 8006534:	440b      	add	r3, r1
 8006536:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d108      	bne.n	8006552 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6818      	ldr	r0, [r3, #0]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800654a:	461a      	mov	r2, r3
 800654c:	2100      	movs	r1, #0
 800654e:	f005 f93d 	bl	800b7cc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	b2db      	uxtb	r3, r3
 8006556:	4619      	mov	r1, r3
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f007 fc75 	bl	800de48 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800655e:	2300      	movs	r3, #0
}
 8006560:	4618      	mov	r0, r3
 8006562:	3718      	adds	r7, #24
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}
 8006568:	4f54300a 	.word	0x4f54300a
 800656c:	4f54310a 	.word	0x4f54310a

08006570 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b086      	sub	sp, #24
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	333c      	adds	r3, #60	; 0x3c
 8006588:	3304      	adds	r3, #4
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	015a      	lsls	r2, r3, #5
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	4413      	add	r3, r2
 8006596:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	4a15      	ldr	r2, [pc, #84]	; (80065f8 <PCD_EP_OutSetupPacket_int+0x88>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d90e      	bls.n	80065c4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d009      	beq.n	80065c4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	015a      	lsls	r2, r3, #5
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	4413      	add	r3, r2
 80065b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065bc:	461a      	mov	r2, r3
 80065be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065c2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f007 fc2d 	bl	800de24 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	4a0a      	ldr	r2, [pc, #40]	; (80065f8 <PCD_EP_OutSetupPacket_int+0x88>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d90c      	bls.n	80065ec <PCD_EP_OutSetupPacket_int+0x7c>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	2b01      	cmp	r3, #1
 80065d8:	d108      	bne.n	80065ec <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6818      	ldr	r0, [r3, #0]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80065e4:	461a      	mov	r2, r3
 80065e6:	2101      	movs	r1, #1
 80065e8:	f005 f8f0 	bl	800b7cc <USB_EP0_OutStart>
  }

  return HAL_OK;
 80065ec:	2300      	movs	r3, #0
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	3718      	adds	r7, #24
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	bf00      	nop
 80065f8:	4f54300a 	.word	0x4f54300a

080065fc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b085      	sub	sp, #20
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	460b      	mov	r3, r1
 8006606:	70fb      	strb	r3, [r7, #3]
 8006608:	4613      	mov	r3, r2
 800660a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006612:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006614:	78fb      	ldrb	r3, [r7, #3]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d107      	bne.n	800662a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800661a:	883b      	ldrh	r3, [r7, #0]
 800661c:	0419      	lsls	r1, r3, #16
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	68ba      	ldr	r2, [r7, #8]
 8006624:	430a      	orrs	r2, r1
 8006626:	629a      	str	r2, [r3, #40]	; 0x28
 8006628:	e028      	b.n	800667c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006630:	0c1b      	lsrs	r3, r3, #16
 8006632:	68ba      	ldr	r2, [r7, #8]
 8006634:	4413      	add	r3, r2
 8006636:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006638:	2300      	movs	r3, #0
 800663a:	73fb      	strb	r3, [r7, #15]
 800663c:	e00d      	b.n	800665a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681a      	ldr	r2, [r3, #0]
 8006642:	7bfb      	ldrb	r3, [r7, #15]
 8006644:	3340      	adds	r3, #64	; 0x40
 8006646:	009b      	lsls	r3, r3, #2
 8006648:	4413      	add	r3, r2
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	0c1b      	lsrs	r3, r3, #16
 800664e:	68ba      	ldr	r2, [r7, #8]
 8006650:	4413      	add	r3, r2
 8006652:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006654:	7bfb      	ldrb	r3, [r7, #15]
 8006656:	3301      	adds	r3, #1
 8006658:	73fb      	strb	r3, [r7, #15]
 800665a:	7bfa      	ldrb	r2, [r7, #15]
 800665c:	78fb      	ldrb	r3, [r7, #3]
 800665e:	3b01      	subs	r3, #1
 8006660:	429a      	cmp	r2, r3
 8006662:	d3ec      	bcc.n	800663e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006664:	883b      	ldrh	r3, [r7, #0]
 8006666:	0418      	lsls	r0, r3, #16
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6819      	ldr	r1, [r3, #0]
 800666c:	78fb      	ldrb	r3, [r7, #3]
 800666e:	3b01      	subs	r3, #1
 8006670:	68ba      	ldr	r2, [r7, #8]
 8006672:	4302      	orrs	r2, r0
 8006674:	3340      	adds	r3, #64	; 0x40
 8006676:	009b      	lsls	r3, r3, #2
 8006678:	440b      	add	r3, r1
 800667a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800667c:	2300      	movs	r3, #0
}
 800667e:	4618      	mov	r0, r3
 8006680:	3714      	adds	r7, #20
 8006682:	46bd      	mov	sp, r7
 8006684:	bc80      	pop	{r7}
 8006686:	4770      	bx	lr

08006688 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006688:	b480      	push	{r7}
 800668a:	b083      	sub	sp, #12
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
 8006690:	460b      	mov	r3, r1
 8006692:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	887a      	ldrh	r2, [r7, #2]
 800669a:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800669c:	2300      	movs	r3, #0
}
 800669e:	4618      	mov	r0, r3
 80066a0:	370c      	adds	r7, #12
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bc80      	pop	{r7}
 80066a6:	4770      	bx	lr

080066a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b08a      	sub	sp, #40	; 0x28
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d101      	bne.n	80066ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80066b6:	2301      	movs	r3, #1
 80066b8:	e237      	b.n	8006b2a <HAL_RCC_OscConfig+0x482>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f003 0301 	and.w	r3, r3, #1
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d050      	beq.n	8006768 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80066c6:	4ba3      	ldr	r3, [pc, #652]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	f003 030c 	and.w	r3, r3, #12
 80066ce:	2b04      	cmp	r3, #4
 80066d0:	d00c      	beq.n	80066ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80066d2:	4ba0      	ldr	r3, [pc, #640]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80066da:	2b08      	cmp	r3, #8
 80066dc:	d112      	bne.n	8006704 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80066de:	4b9d      	ldr	r3, [pc, #628]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80066e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80066ea:	d10b      	bne.n	8006704 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066ec:	4b99      	ldr	r3, [pc, #612]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d036      	beq.n	8006766 <HAL_RCC_OscConfig+0xbe>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d132      	bne.n	8006766 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8006700:	2301      	movs	r3, #1
 8006702:	e212      	b.n	8006b2a <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	685a      	ldr	r2, [r3, #4]
 8006708:	4b93      	ldr	r3, [pc, #588]	; (8006958 <HAL_RCC_OscConfig+0x2b0>)
 800670a:	b2d2      	uxtb	r2, r2
 800670c:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d013      	beq.n	800673e <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006716:	f7fc f879 	bl	800280c <HAL_GetTick>
 800671a:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800671c:	e008      	b.n	8006730 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800671e:	f7fc f875 	bl	800280c <HAL_GetTick>
 8006722:	4602      	mov	r2, r0
 8006724:	6a3b      	ldr	r3, [r7, #32]
 8006726:	1ad3      	subs	r3, r2, r3
 8006728:	2b64      	cmp	r3, #100	; 0x64
 800672a:	d901      	bls.n	8006730 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 800672c:	2303      	movs	r3, #3
 800672e:	e1fc      	b.n	8006b2a <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006730:	4b88      	ldr	r3, [pc, #544]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006738:	2b00      	cmp	r3, #0
 800673a:	d0f0      	beq.n	800671e <HAL_RCC_OscConfig+0x76>
 800673c:	e014      	b.n	8006768 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800673e:	f7fc f865 	bl	800280c <HAL_GetTick>
 8006742:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006744:	e008      	b.n	8006758 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006746:	f7fc f861 	bl	800280c <HAL_GetTick>
 800674a:	4602      	mov	r2, r0
 800674c:	6a3b      	ldr	r3, [r7, #32]
 800674e:	1ad3      	subs	r3, r2, r3
 8006750:	2b64      	cmp	r3, #100	; 0x64
 8006752:	d901      	bls.n	8006758 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8006754:	2303      	movs	r3, #3
 8006756:	e1e8      	b.n	8006b2a <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006758:	4b7e      	ldr	r3, [pc, #504]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006760:	2b00      	cmp	r3, #0
 8006762:	d1f0      	bne.n	8006746 <HAL_RCC_OscConfig+0x9e>
 8006764:	e000      	b.n	8006768 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006766:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 0302 	and.w	r3, r3, #2
 8006770:	2b00      	cmp	r3, #0
 8006772:	d077      	beq.n	8006864 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006774:	4b77      	ldr	r3, [pc, #476]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	f003 030c 	and.w	r3, r3, #12
 800677c:	2b00      	cmp	r3, #0
 800677e:	d00b      	beq.n	8006798 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006780:	4b74      	ldr	r3, [pc, #464]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 8006782:	689b      	ldr	r3, [r3, #8]
 8006784:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006788:	2b08      	cmp	r3, #8
 800678a:	d126      	bne.n	80067da <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800678c:	4b71      	ldr	r3, [pc, #452]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006794:	2b00      	cmp	r3, #0
 8006796:	d120      	bne.n	80067da <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006798:	4b6e      	ldr	r3, [pc, #440]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f003 0302 	and.w	r3, r3, #2
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d005      	beq.n	80067b0 <HAL_RCC_OscConfig+0x108>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	68db      	ldr	r3, [r3, #12]
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	d001      	beq.n	80067b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80067ac:	2301      	movs	r3, #1
 80067ae:	e1bc      	b.n	8006b2a <HAL_RCC_OscConfig+0x482>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067b0:	4b68      	ldr	r3, [pc, #416]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	691b      	ldr	r3, [r3, #16]
 80067bc:	21f8      	movs	r1, #248	; 0xf8
 80067be:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067c0:	69b9      	ldr	r1, [r7, #24]
 80067c2:	fa91 f1a1 	rbit	r1, r1
 80067c6:	6179      	str	r1, [r7, #20]
  return result;
 80067c8:	6979      	ldr	r1, [r7, #20]
 80067ca:	fab1 f181 	clz	r1, r1
 80067ce:	b2c9      	uxtb	r1, r1
 80067d0:	408b      	lsls	r3, r1
 80067d2:	4960      	ldr	r1, [pc, #384]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 80067d4:	4313      	orrs	r3, r2
 80067d6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067d8:	e044      	b.n	8006864 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	68db      	ldr	r3, [r3, #12]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d02a      	beq.n	8006838 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80067e2:	4b5e      	ldr	r3, [pc, #376]	; (800695c <HAL_RCC_OscConfig+0x2b4>)
 80067e4:	2201      	movs	r2, #1
 80067e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067e8:	f7fc f810 	bl	800280c <HAL_GetTick>
 80067ec:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067ee:	e008      	b.n	8006802 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80067f0:	f7fc f80c 	bl	800280c <HAL_GetTick>
 80067f4:	4602      	mov	r2, r0
 80067f6:	6a3b      	ldr	r3, [r7, #32]
 80067f8:	1ad3      	subs	r3, r2, r3
 80067fa:	2b02      	cmp	r3, #2
 80067fc:	d901      	bls.n	8006802 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80067fe:	2303      	movs	r3, #3
 8006800:	e193      	b.n	8006b2a <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006802:	4b54      	ldr	r3, [pc, #336]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 0302 	and.w	r3, r3, #2
 800680a:	2b00      	cmp	r3, #0
 800680c:	d0f0      	beq.n	80067f0 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800680e:	4b51      	ldr	r3, [pc, #324]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	691b      	ldr	r3, [r3, #16]
 800681a:	21f8      	movs	r1, #248	; 0xf8
 800681c:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800681e:	6939      	ldr	r1, [r7, #16]
 8006820:	fa91 f1a1 	rbit	r1, r1
 8006824:	60f9      	str	r1, [r7, #12]
  return result;
 8006826:	68f9      	ldr	r1, [r7, #12]
 8006828:	fab1 f181 	clz	r1, r1
 800682c:	b2c9      	uxtb	r1, r1
 800682e:	408b      	lsls	r3, r1
 8006830:	4948      	ldr	r1, [pc, #288]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 8006832:	4313      	orrs	r3, r2
 8006834:	600b      	str	r3, [r1, #0]
 8006836:	e015      	b.n	8006864 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006838:	4b48      	ldr	r3, [pc, #288]	; (800695c <HAL_RCC_OscConfig+0x2b4>)
 800683a:	2200      	movs	r2, #0
 800683c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800683e:	f7fb ffe5 	bl	800280c <HAL_GetTick>
 8006842:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006844:	e008      	b.n	8006858 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006846:	f7fb ffe1 	bl	800280c <HAL_GetTick>
 800684a:	4602      	mov	r2, r0
 800684c:	6a3b      	ldr	r3, [r7, #32]
 800684e:	1ad3      	subs	r3, r2, r3
 8006850:	2b02      	cmp	r3, #2
 8006852:	d901      	bls.n	8006858 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8006854:	2303      	movs	r3, #3
 8006856:	e168      	b.n	8006b2a <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006858:	4b3e      	ldr	r3, [pc, #248]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f003 0302 	and.w	r3, r3, #2
 8006860:	2b00      	cmp	r3, #0
 8006862:	d1f0      	bne.n	8006846 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f003 0308 	and.w	r3, r3, #8
 800686c:	2b00      	cmp	r3, #0
 800686e:	d030      	beq.n	80068d2 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	695b      	ldr	r3, [r3, #20]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d016      	beq.n	80068a6 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006878:	4b39      	ldr	r3, [pc, #228]	; (8006960 <HAL_RCC_OscConfig+0x2b8>)
 800687a:	2201      	movs	r2, #1
 800687c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800687e:	f7fb ffc5 	bl	800280c <HAL_GetTick>
 8006882:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006884:	e008      	b.n	8006898 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006886:	f7fb ffc1 	bl	800280c <HAL_GetTick>
 800688a:	4602      	mov	r2, r0
 800688c:	6a3b      	ldr	r3, [r7, #32]
 800688e:	1ad3      	subs	r3, r2, r3
 8006890:	2b02      	cmp	r3, #2
 8006892:	d901      	bls.n	8006898 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8006894:	2303      	movs	r3, #3
 8006896:	e148      	b.n	8006b2a <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006898:	4b2e      	ldr	r3, [pc, #184]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 800689a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800689c:	f003 0302 	and.w	r3, r3, #2
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d0f0      	beq.n	8006886 <HAL_RCC_OscConfig+0x1de>
 80068a4:	e015      	b.n	80068d2 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80068a6:	4b2e      	ldr	r3, [pc, #184]	; (8006960 <HAL_RCC_OscConfig+0x2b8>)
 80068a8:	2200      	movs	r2, #0
 80068aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068ac:	f7fb ffae 	bl	800280c <HAL_GetTick>
 80068b0:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80068b2:	e008      	b.n	80068c6 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80068b4:	f7fb ffaa 	bl	800280c <HAL_GetTick>
 80068b8:	4602      	mov	r2, r0
 80068ba:	6a3b      	ldr	r3, [r7, #32]
 80068bc:	1ad3      	subs	r3, r2, r3
 80068be:	2b02      	cmp	r3, #2
 80068c0:	d901      	bls.n	80068c6 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80068c2:	2303      	movs	r3, #3
 80068c4:	e131      	b.n	8006b2a <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80068c6:	4b23      	ldr	r3, [pc, #140]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 80068c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068ca:	f003 0302 	and.w	r3, r3, #2
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d1f0      	bne.n	80068b4 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f003 0304 	and.w	r3, r3, #4
 80068da:	2b00      	cmp	r3, #0
 80068dc:	f000 8088 	beq.w	80069f0 <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 80068e0:	2300      	movs	r3, #0
 80068e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068e6:	4b1b      	ldr	r3, [pc, #108]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 80068e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d110      	bne.n	8006914 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80068f2:	2300      	movs	r3, #0
 80068f4:	60bb      	str	r3, [r7, #8]
 80068f6:	4b17      	ldr	r3, [pc, #92]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 80068f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068fa:	4a16      	ldr	r2, [pc, #88]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 80068fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006900:	6413      	str	r3, [r2, #64]	; 0x40
 8006902:	4b14      	ldr	r3, [pc, #80]	; (8006954 <HAL_RCC_OscConfig+0x2ac>)
 8006904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800690a:	60bb      	str	r3, [r7, #8]
 800690c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800690e:	2301      	movs	r3, #1
 8006910:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006914:	4b13      	ldr	r3, [pc, #76]	; (8006964 <HAL_RCC_OscConfig+0x2bc>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a12      	ldr	r2, [pc, #72]	; (8006964 <HAL_RCC_OscConfig+0x2bc>)
 800691a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800691e:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006920:	4b10      	ldr	r3, [pc, #64]	; (8006964 <HAL_RCC_OscConfig+0x2bc>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006928:	2b00      	cmp	r3, #0
 800692a:	d123      	bne.n	8006974 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800692c:	4b0d      	ldr	r3, [pc, #52]	; (8006964 <HAL_RCC_OscConfig+0x2bc>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a0c      	ldr	r2, [pc, #48]	; (8006964 <HAL_RCC_OscConfig+0x2bc>)
 8006932:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006936:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006938:	f7fb ff68 	bl	800280c <HAL_GetTick>
 800693c:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800693e:	e013      	b.n	8006968 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006940:	f7fb ff64 	bl	800280c <HAL_GetTick>
 8006944:	4602      	mov	r2, r0
 8006946:	6a3b      	ldr	r3, [r7, #32]
 8006948:	1ad3      	subs	r3, r2, r3
 800694a:	2b02      	cmp	r3, #2
 800694c:	d90c      	bls.n	8006968 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 800694e:	2303      	movs	r3, #3
 8006950:	e0eb      	b.n	8006b2a <HAL_RCC_OscConfig+0x482>
 8006952:	bf00      	nop
 8006954:	40023800 	.word	0x40023800
 8006958:	40023802 	.word	0x40023802
 800695c:	42470000 	.word	0x42470000
 8006960:	42470e80 	.word	0x42470e80
 8006964:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006968:	4b72      	ldr	r3, [pc, #456]	; (8006b34 <HAL_RCC_OscConfig+0x48c>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006970:	2b00      	cmp	r3, #0
 8006972:	d0e5      	beq.n	8006940 <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	689a      	ldr	r2, [r3, #8]
 8006978:	4b6f      	ldr	r3, [pc, #444]	; (8006b38 <HAL_RCC_OscConfig+0x490>)
 800697a:	b2d2      	uxtb	r2, r2
 800697c:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	689b      	ldr	r3, [r3, #8]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d015      	beq.n	80069b2 <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006986:	f7fb ff41 	bl	800280c <HAL_GetTick>
 800698a:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800698c:	e00a      	b.n	80069a4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800698e:	f7fb ff3d 	bl	800280c <HAL_GetTick>
 8006992:	4602      	mov	r2, r0
 8006994:	6a3b      	ldr	r3, [r7, #32]
 8006996:	1ad3      	subs	r3, r2, r3
 8006998:	f241 3288 	movw	r2, #5000	; 0x1388
 800699c:	4293      	cmp	r3, r2
 800699e:	d901      	bls.n	80069a4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80069a0:	2303      	movs	r3, #3
 80069a2:	e0c2      	b.n	8006b2a <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069a4:	4b65      	ldr	r3, [pc, #404]	; (8006b3c <HAL_RCC_OscConfig+0x494>)
 80069a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069a8:	f003 0302 	and.w	r3, r3, #2
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d0ee      	beq.n	800698e <HAL_RCC_OscConfig+0x2e6>
 80069b0:	e014      	b.n	80069dc <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069b2:	f7fb ff2b 	bl	800280c <HAL_GetTick>
 80069b6:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069b8:	e00a      	b.n	80069d0 <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80069ba:	f7fb ff27 	bl	800280c <HAL_GetTick>
 80069be:	4602      	mov	r2, r0
 80069c0:	6a3b      	ldr	r3, [r7, #32]
 80069c2:	1ad3      	subs	r3, r2, r3
 80069c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d901      	bls.n	80069d0 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 80069cc:	2303      	movs	r3, #3
 80069ce:	e0ac      	b.n	8006b2a <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069d0:	4b5a      	ldr	r3, [pc, #360]	; (8006b3c <HAL_RCC_OscConfig+0x494>)
 80069d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069d4:	f003 0302 	and.w	r3, r3, #2
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d1ee      	bne.n	80069ba <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80069dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d105      	bne.n	80069f0 <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069e4:	4b55      	ldr	r3, [pc, #340]	; (8006b3c <HAL_RCC_OscConfig+0x494>)
 80069e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069e8:	4a54      	ldr	r2, [pc, #336]	; (8006b3c <HAL_RCC_OscConfig+0x494>)
 80069ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80069ee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	699b      	ldr	r3, [r3, #24]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	f000 8097 	beq.w	8006b28 <HAL_RCC_OscConfig+0x480>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80069fa:	4b50      	ldr	r3, [pc, #320]	; (8006b3c <HAL_RCC_OscConfig+0x494>)
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	f003 030c 	and.w	r3, r3, #12
 8006a02:	2b08      	cmp	r3, #8
 8006a04:	d061      	beq.n	8006aca <HAL_RCC_OscConfig+0x422>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	699b      	ldr	r3, [r3, #24]
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	d146      	bne.n	8006a9c <HAL_RCC_OscConfig+0x3f4>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a0e:	4b4c      	ldr	r3, [pc, #304]	; (8006b40 <HAL_RCC_OscConfig+0x498>)
 8006a10:	2200      	movs	r2, #0
 8006a12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a14:	f7fb fefa 	bl	800280c <HAL_GetTick>
 8006a18:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a1a:	e008      	b.n	8006a2e <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a1c:	f7fb fef6 	bl	800280c <HAL_GetTick>
 8006a20:	4602      	mov	r2, r0
 8006a22:	6a3b      	ldr	r3, [r7, #32]
 8006a24:	1ad3      	subs	r3, r2, r3
 8006a26:	2b64      	cmp	r3, #100	; 0x64
 8006a28:	d901      	bls.n	8006a2e <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 8006a2a:	2303      	movs	r3, #3
 8006a2c:	e07d      	b.n	8006b2a <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a2e:	4b43      	ldr	r3, [pc, #268]	; (8006b3c <HAL_RCC_OscConfig+0x494>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d1f0      	bne.n	8006a1c <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006a3a:	4b40      	ldr	r3, [pc, #256]	; (8006b3c <HAL_RCC_OscConfig+0x494>)
 8006a3c:	685a      	ldr	r2, [r3, #4]
 8006a3e:	4b41      	ldr	r3, [pc, #260]	; (8006b44 <HAL_RCC_OscConfig+0x49c>)
 8006a40:	4013      	ands	r3, r2
 8006a42:	687a      	ldr	r2, [r7, #4]
 8006a44:	69d1      	ldr	r1, [r2, #28]
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	6a12      	ldr	r2, [r2, #32]
 8006a4a:	4311      	orrs	r1, r2
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006a50:	0192      	lsls	r2, r2, #6
 8006a52:	4311      	orrs	r1, r2
 8006a54:	687a      	ldr	r2, [r7, #4]
 8006a56:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006a58:	0612      	lsls	r2, r2, #24
 8006a5a:	4311      	orrs	r1, r2
 8006a5c:	687a      	ldr	r2, [r7, #4]
 8006a5e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006a60:	0852      	lsrs	r2, r2, #1
 8006a62:	3a01      	subs	r2, #1
 8006a64:	0412      	lsls	r2, r2, #16
 8006a66:	430a      	orrs	r2, r1
 8006a68:	4934      	ldr	r1, [pc, #208]	; (8006b3c <HAL_RCC_OscConfig+0x494>)
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a6e:	4b34      	ldr	r3, [pc, #208]	; (8006b40 <HAL_RCC_OscConfig+0x498>)
 8006a70:	2201      	movs	r2, #1
 8006a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a74:	f7fb feca 	bl	800280c <HAL_GetTick>
 8006a78:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a7a:	e008      	b.n	8006a8e <HAL_RCC_OscConfig+0x3e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a7c:	f7fb fec6 	bl	800280c <HAL_GetTick>
 8006a80:	4602      	mov	r2, r0
 8006a82:	6a3b      	ldr	r3, [r7, #32]
 8006a84:	1ad3      	subs	r3, r2, r3
 8006a86:	2b64      	cmp	r3, #100	; 0x64
 8006a88:	d901      	bls.n	8006a8e <HAL_RCC_OscConfig+0x3e6>
          {
            return HAL_TIMEOUT;
 8006a8a:	2303      	movs	r3, #3
 8006a8c:	e04d      	b.n	8006b2a <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a8e:	4b2b      	ldr	r3, [pc, #172]	; (8006b3c <HAL_RCC_OscConfig+0x494>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d0f0      	beq.n	8006a7c <HAL_RCC_OscConfig+0x3d4>
 8006a9a:	e045      	b.n	8006b28 <HAL_RCC_OscConfig+0x480>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a9c:	4b28      	ldr	r3, [pc, #160]	; (8006b40 <HAL_RCC_OscConfig+0x498>)
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006aa2:	f7fb feb3 	bl	800280c <HAL_GetTick>
 8006aa6:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006aa8:	e008      	b.n	8006abc <HAL_RCC_OscConfig+0x414>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006aaa:	f7fb feaf 	bl	800280c <HAL_GetTick>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	6a3b      	ldr	r3, [r7, #32]
 8006ab2:	1ad3      	subs	r3, r2, r3
 8006ab4:	2b64      	cmp	r3, #100	; 0x64
 8006ab6:	d901      	bls.n	8006abc <HAL_RCC_OscConfig+0x414>
          {
            return HAL_TIMEOUT;
 8006ab8:	2303      	movs	r3, #3
 8006aba:	e036      	b.n	8006b2a <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006abc:	4b1f      	ldr	r3, [pc, #124]	; (8006b3c <HAL_RCC_OscConfig+0x494>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d1f0      	bne.n	8006aaa <HAL_RCC_OscConfig+0x402>
 8006ac8:	e02e      	b.n	8006b28 <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	699b      	ldr	r3, [r3, #24]
 8006ace:	2b01      	cmp	r3, #1
 8006ad0:	d101      	bne.n	8006ad6 <HAL_RCC_OscConfig+0x42e>
      {
        return HAL_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	e029      	b.n	8006b2a <HAL_RCC_OscConfig+0x482>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8006ad6:	4b19      	ldr	r3, [pc, #100]	; (8006b3c <HAL_RCC_OscConfig+0x494>)
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006adc:	69fb      	ldr	r3, [r7, #28]
 8006ade:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	69db      	ldr	r3, [r3, #28]
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	d11c      	bne.n	8006b24 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d115      	bne.n	8006b24 <HAL_RCC_OscConfig+0x47c>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006af8:	69fb      	ldr	r3, [r7, #28]
 8006afa:	099b      	lsrs	r3, r3, #6
 8006afc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d10d      	bne.n	8006b24 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006b08:	69fb      	ldr	r3, [r7, #28]
 8006b0a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d106      	bne.n	8006b24 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006b16:	69fb      	ldr	r3, [r7, #28]
 8006b18:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d001      	beq.n	8006b28 <HAL_RCC_OscConfig+0x480>
        {
          return HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	e000      	b.n	8006b2a <HAL_RCC_OscConfig+0x482>
        }
      }
    }
  }
  return HAL_OK;
 8006b28:	2300      	movs	r3, #0
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3728      	adds	r7, #40	; 0x28
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}
 8006b32:	bf00      	nop
 8006b34:	40007000 	.word	0x40007000
 8006b38:	40023870 	.word	0x40023870
 8006b3c:	40023800 	.word	0x40023800
 8006b40:	42470060 	.word	0x42470060
 8006b44:	f0bc8000 	.word	0xf0bc8000

08006b48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b086      	sub	sp, #24
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d101      	bne.n	8006b5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	e0d2      	b.n	8006d02 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006b5c:	4b6b      	ldr	r3, [pc, #428]	; (8006d0c <HAL_RCC_ClockConfig+0x1c4>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f003 030f 	and.w	r3, r3, #15
 8006b64:	683a      	ldr	r2, [r7, #0]
 8006b66:	429a      	cmp	r2, r3
 8006b68:	d90c      	bls.n	8006b84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b6a:	4b68      	ldr	r3, [pc, #416]	; (8006d0c <HAL_RCC_ClockConfig+0x1c4>)
 8006b6c:	683a      	ldr	r2, [r7, #0]
 8006b6e:	b2d2      	uxtb	r2, r2
 8006b70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b72:	4b66      	ldr	r3, [pc, #408]	; (8006d0c <HAL_RCC_ClockConfig+0x1c4>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f003 030f 	and.w	r3, r3, #15
 8006b7a:	683a      	ldr	r2, [r7, #0]
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	d001      	beq.n	8006b84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006b80:	2301      	movs	r3, #1
 8006b82:	e0be      	b.n	8006d02 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 0302 	and.w	r3, r3, #2
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d020      	beq.n	8006bd2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f003 0304 	and.w	r3, r3, #4
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d005      	beq.n	8006ba8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b9c:	4b5c      	ldr	r3, [pc, #368]	; (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006b9e:	689b      	ldr	r3, [r3, #8]
 8006ba0:	4a5b      	ldr	r2, [pc, #364]	; (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006ba2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006ba6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f003 0308 	and.w	r3, r3, #8
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d005      	beq.n	8006bc0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8006bb4:	4b56      	ldr	r3, [pc, #344]	; (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	4a55      	ldr	r2, [pc, #340]	; (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006bba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006bbe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bc0:	4b53      	ldr	r3, [pc, #332]	; (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	4950      	ldr	r1, [pc, #320]	; (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f003 0301 	and.w	r3, r3, #1
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d040      	beq.n	8006c60 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d107      	bne.n	8006bf6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006be6:	4b4a      	ldr	r3, [pc, #296]	; (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d115      	bne.n	8006c1e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	e085      	b.n	8006d02 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	2b02      	cmp	r3, #2
 8006bfc:	d107      	bne.n	8006c0e <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bfe:	4b44      	ldr	r3, [pc, #272]	; (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d109      	bne.n	8006c1e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e079      	b.n	8006d02 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c0e:	4b40      	ldr	r3, [pc, #256]	; (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f003 0302 	and.w	r3, r3, #2
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d101      	bne.n	8006c1e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	e071      	b.n	8006d02 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c1e:	4b3c      	ldr	r3, [pc, #240]	; (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	f023 0203 	bic.w	r2, r3, #3
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	4939      	ldr	r1, [pc, #228]	; (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006c2c:	4313      	orrs	r3, r2
 8006c2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c30:	f7fb fdec 	bl	800280c <HAL_GetTick>
 8006c34:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c36:	e00a      	b.n	8006c4e <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c38:	f7fb fde8 	bl	800280c <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d901      	bls.n	8006c4e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006c4a:	2303      	movs	r3, #3
 8006c4c:	e059      	b.n	8006d02 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c4e:	4b30      	ldr	r3, [pc, #192]	; (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	f003 020c 	and.w	r2, r3, #12
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	009b      	lsls	r3, r3, #2
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d1eb      	bne.n	8006c38 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006c60:	4b2a      	ldr	r3, [pc, #168]	; (8006d0c <HAL_RCC_ClockConfig+0x1c4>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f003 030f 	and.w	r3, r3, #15
 8006c68:	683a      	ldr	r2, [r7, #0]
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d20c      	bcs.n	8006c88 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c6e:	4b27      	ldr	r3, [pc, #156]	; (8006d0c <HAL_RCC_ClockConfig+0x1c4>)
 8006c70:	683a      	ldr	r2, [r7, #0]
 8006c72:	b2d2      	uxtb	r2, r2
 8006c74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c76:	4b25      	ldr	r3, [pc, #148]	; (8006d0c <HAL_RCC_ClockConfig+0x1c4>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f003 030f 	and.w	r3, r3, #15
 8006c7e:	683a      	ldr	r2, [r7, #0]
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d001      	beq.n	8006c88 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8006c84:	2301      	movs	r3, #1
 8006c86:	e03c      	b.n	8006d02 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 0304 	and.w	r3, r3, #4
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d008      	beq.n	8006ca6 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c94:	4b1e      	ldr	r3, [pc, #120]	; (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	68db      	ldr	r3, [r3, #12]
 8006ca0:	491b      	ldr	r1, [pc, #108]	; (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f003 0308 	and.w	r3, r3, #8
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d009      	beq.n	8006cc6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006cb2:	4b17      	ldr	r3, [pc, #92]	; (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006cb4:	689b      	ldr	r3, [r3, #8]
 8006cb6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	691b      	ldr	r3, [r3, #16]
 8006cbe:	00db      	lsls	r3, r3, #3
 8006cc0:	4913      	ldr	r1, [pc, #76]	; (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8006cc6:	f000 f82b 	bl	8006d20 <HAL_RCC_GetSysClockFreq>
 8006cca:	4601      	mov	r1, r0
 8006ccc:	4b10      	ldr	r3, [pc, #64]	; (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006cd4:	22f0      	movs	r2, #240	; 0xf0
 8006cd6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cd8:	693a      	ldr	r2, [r7, #16]
 8006cda:	fa92 f2a2 	rbit	r2, r2
 8006cde:	60fa      	str	r2, [r7, #12]
  return result;
 8006ce0:	68fa      	ldr	r2, [r7, #12]
 8006ce2:	fab2 f282 	clz	r2, r2
 8006ce6:	b2d2      	uxtb	r2, r2
 8006ce8:	40d3      	lsrs	r3, r2
 8006cea:	4a0a      	ldr	r2, [pc, #40]	; (8006d14 <HAL_RCC_ClockConfig+0x1cc>)
 8006cec:	5cd3      	ldrb	r3, [r2, r3]
 8006cee:	fa21 f303 	lsr.w	r3, r1, r3
 8006cf2:	4a09      	ldr	r2, [pc, #36]	; (8006d18 <HAL_RCC_ClockConfig+0x1d0>)
 8006cf4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006cf6:	4b09      	ldr	r3, [pc, #36]	; (8006d1c <HAL_RCC_ClockConfig+0x1d4>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f7fb fd44 	bl	8002788 <HAL_InitTick>

  return HAL_OK;
 8006d00:	2300      	movs	r3, #0
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3718      	adds	r7, #24
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd80      	pop	{r7, pc}
 8006d0a:	bf00      	nop
 8006d0c:	40023c00 	.word	0x40023c00
 8006d10:	40023800 	.word	0x40023800
 8006d14:	0801075c 	.word	0x0801075c
 8006d18:	20000004 	.word	0x20000004
 8006d1c:	20000008 	.word	0x20000008

08006d20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d22:	b085      	sub	sp, #20
 8006d24:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006d26:	2300      	movs	r3, #0
 8006d28:	607b      	str	r3, [r7, #4]
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	60fb      	str	r3, [r7, #12]
 8006d2e:	2300      	movs	r3, #0
 8006d30:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006d32:	2300      	movs	r3, #0
 8006d34:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006d36:	4b63      	ldr	r3, [pc, #396]	; (8006ec4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006d38:	689b      	ldr	r3, [r3, #8]
 8006d3a:	f003 030c 	and.w	r3, r3, #12
 8006d3e:	2b04      	cmp	r3, #4
 8006d40:	d007      	beq.n	8006d52 <HAL_RCC_GetSysClockFreq+0x32>
 8006d42:	2b08      	cmp	r3, #8
 8006d44:	d008      	beq.n	8006d58 <HAL_RCC_GetSysClockFreq+0x38>
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	f040 80b4 	bne.w	8006eb4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006d4c:	4b5e      	ldr	r3, [pc, #376]	; (8006ec8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006d4e:	60bb      	str	r3, [r7, #8]
       break;
 8006d50:	e0b3      	b.n	8006eba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006d52:	4b5e      	ldr	r3, [pc, #376]	; (8006ecc <HAL_RCC_GetSysClockFreq+0x1ac>)
 8006d54:	60bb      	str	r3, [r7, #8]
      break;
 8006d56:	e0b0      	b.n	8006eba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006d58:	4b5a      	ldr	r3, [pc, #360]	; (8006ec4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006d60:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006d62:	4b58      	ldr	r3, [pc, #352]	; (8006ec4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d04a      	beq.n	8006e04 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d6e:	4b55      	ldr	r3, [pc, #340]	; (8006ec4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	099b      	lsrs	r3, r3, #6
 8006d74:	f04f 0400 	mov.w	r4, #0
 8006d78:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006d7c:	f04f 0200 	mov.w	r2, #0
 8006d80:	ea03 0501 	and.w	r5, r3, r1
 8006d84:	ea04 0602 	and.w	r6, r4, r2
 8006d88:	4629      	mov	r1, r5
 8006d8a:	4632      	mov	r2, r6
 8006d8c:	f04f 0300 	mov.w	r3, #0
 8006d90:	f04f 0400 	mov.w	r4, #0
 8006d94:	0154      	lsls	r4, r2, #5
 8006d96:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006d9a:	014b      	lsls	r3, r1, #5
 8006d9c:	4619      	mov	r1, r3
 8006d9e:	4622      	mov	r2, r4
 8006da0:	1b49      	subs	r1, r1, r5
 8006da2:	eb62 0206 	sbc.w	r2, r2, r6
 8006da6:	f04f 0300 	mov.w	r3, #0
 8006daa:	f04f 0400 	mov.w	r4, #0
 8006dae:	0194      	lsls	r4, r2, #6
 8006db0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006db4:	018b      	lsls	r3, r1, #6
 8006db6:	1a5b      	subs	r3, r3, r1
 8006db8:	eb64 0402 	sbc.w	r4, r4, r2
 8006dbc:	f04f 0100 	mov.w	r1, #0
 8006dc0:	f04f 0200 	mov.w	r2, #0
 8006dc4:	00e2      	lsls	r2, r4, #3
 8006dc6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006dca:	00d9      	lsls	r1, r3, #3
 8006dcc:	460b      	mov	r3, r1
 8006dce:	4614      	mov	r4, r2
 8006dd0:	195b      	adds	r3, r3, r5
 8006dd2:	eb44 0406 	adc.w	r4, r4, r6
 8006dd6:	f04f 0100 	mov.w	r1, #0
 8006dda:	f04f 0200 	mov.w	r2, #0
 8006dde:	0262      	lsls	r2, r4, #9
 8006de0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006de4:	0259      	lsls	r1, r3, #9
 8006de6:	460b      	mov	r3, r1
 8006de8:	4614      	mov	r4, r2
 8006dea:	4618      	mov	r0, r3
 8006dec:	4621      	mov	r1, r4
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f04f 0400 	mov.w	r4, #0
 8006df4:	461a      	mov	r2, r3
 8006df6:	4623      	mov	r3, r4
 8006df8:	f7f9 fe82 	bl	8000b00 <__aeabi_uldivmod>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	460c      	mov	r4, r1
 8006e00:	60fb      	str	r3, [r7, #12]
 8006e02:	e049      	b.n	8006e98 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e04:	4b2f      	ldr	r3, [pc, #188]	; (8006ec4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	099b      	lsrs	r3, r3, #6
 8006e0a:	f04f 0400 	mov.w	r4, #0
 8006e0e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006e12:	f04f 0200 	mov.w	r2, #0
 8006e16:	ea03 0501 	and.w	r5, r3, r1
 8006e1a:	ea04 0602 	and.w	r6, r4, r2
 8006e1e:	4629      	mov	r1, r5
 8006e20:	4632      	mov	r2, r6
 8006e22:	f04f 0300 	mov.w	r3, #0
 8006e26:	f04f 0400 	mov.w	r4, #0
 8006e2a:	0154      	lsls	r4, r2, #5
 8006e2c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006e30:	014b      	lsls	r3, r1, #5
 8006e32:	4619      	mov	r1, r3
 8006e34:	4622      	mov	r2, r4
 8006e36:	1b49      	subs	r1, r1, r5
 8006e38:	eb62 0206 	sbc.w	r2, r2, r6
 8006e3c:	f04f 0300 	mov.w	r3, #0
 8006e40:	f04f 0400 	mov.w	r4, #0
 8006e44:	0194      	lsls	r4, r2, #6
 8006e46:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006e4a:	018b      	lsls	r3, r1, #6
 8006e4c:	1a5b      	subs	r3, r3, r1
 8006e4e:	eb64 0402 	sbc.w	r4, r4, r2
 8006e52:	f04f 0100 	mov.w	r1, #0
 8006e56:	f04f 0200 	mov.w	r2, #0
 8006e5a:	00e2      	lsls	r2, r4, #3
 8006e5c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006e60:	00d9      	lsls	r1, r3, #3
 8006e62:	460b      	mov	r3, r1
 8006e64:	4614      	mov	r4, r2
 8006e66:	195b      	adds	r3, r3, r5
 8006e68:	eb44 0406 	adc.w	r4, r4, r6
 8006e6c:	f04f 0100 	mov.w	r1, #0
 8006e70:	f04f 0200 	mov.w	r2, #0
 8006e74:	02a2      	lsls	r2, r4, #10
 8006e76:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006e7a:	0299      	lsls	r1, r3, #10
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	4614      	mov	r4, r2
 8006e80:	4618      	mov	r0, r3
 8006e82:	4621      	mov	r1, r4
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f04f 0400 	mov.w	r4, #0
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	4623      	mov	r3, r4
 8006e8e:	f7f9 fe37 	bl	8000b00 <__aeabi_uldivmod>
 8006e92:	4603      	mov	r3, r0
 8006e94:	460c      	mov	r4, r1
 8006e96:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006e98:	4b0a      	ldr	r3, [pc, #40]	; (8006ec4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	0c1b      	lsrs	r3, r3, #16
 8006e9e:	f003 0303 	and.w	r3, r3, #3
 8006ea2:	3301      	adds	r3, #1
 8006ea4:	005b      	lsls	r3, r3, #1
 8006ea6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006ea8:	68fa      	ldr	r2, [r7, #12]
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eb0:	60bb      	str	r3, [r7, #8]
      break;
 8006eb2:	e002      	b.n	8006eba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006eb4:	4b04      	ldr	r3, [pc, #16]	; (8006ec8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006eb6:	60bb      	str	r3, [r7, #8]
      break;
 8006eb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006eba:	68bb      	ldr	r3, [r7, #8]
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3714      	adds	r7, #20
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ec4:	40023800 	.word	0x40023800
 8006ec8:	00f42400 	.word	0x00f42400
 8006ecc:	007a1200 	.word	0x007a1200

08006ed0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ed4:	4b02      	ldr	r3, [pc, #8]	; (8006ee0 <HAL_RCC_GetHCLKFreq+0x10>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bc80      	pop	{r7}
 8006ede:	4770      	bx	lr
 8006ee0:	20000004 	.word	0x20000004

08006ee4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b082      	sub	sp, #8
 8006ee8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8006eea:	f7ff fff1 	bl	8006ed0 <HAL_RCC_GetHCLKFreq>
 8006eee:	4601      	mov	r1, r0
 8006ef0:	4b0b      	ldr	r3, [pc, #44]	; (8006f20 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8006ef8:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8006efc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	fa92 f2a2 	rbit	r2, r2
 8006f04:	603a      	str	r2, [r7, #0]
  return result;
 8006f06:	683a      	ldr	r2, [r7, #0]
 8006f08:	fab2 f282 	clz	r2, r2
 8006f0c:	b2d2      	uxtb	r2, r2
 8006f0e:	40d3      	lsrs	r3, r2
 8006f10:	4a04      	ldr	r2, [pc, #16]	; (8006f24 <HAL_RCC_GetPCLK1Freq+0x40>)
 8006f12:	5cd3      	ldrb	r3, [r2, r3]
 8006f14:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3708      	adds	r7, #8
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}
 8006f20:	40023800 	.word	0x40023800
 8006f24:	0801076c 	.word	0x0801076c

08006f28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b082      	sub	sp, #8
 8006f2c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8006f2e:	f7ff ffcf 	bl	8006ed0 <HAL_RCC_GetHCLKFreq>
 8006f32:	4601      	mov	r1, r0
 8006f34:	4b0b      	ldr	r3, [pc, #44]	; (8006f64 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006f3c:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8006f40:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	fa92 f2a2 	rbit	r2, r2
 8006f48:	603a      	str	r2, [r7, #0]
  return result;
 8006f4a:	683a      	ldr	r2, [r7, #0]
 8006f4c:	fab2 f282 	clz	r2, r2
 8006f50:	b2d2      	uxtb	r2, r2
 8006f52:	40d3      	lsrs	r3, r2
 8006f54:	4a04      	ldr	r2, [pc, #16]	; (8006f68 <HAL_RCC_GetPCLK2Freq+0x40>)
 8006f56:	5cd3      	ldrb	r3, [r2, r3]
 8006f58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3708      	adds	r7, #8
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}
 8006f64:	40023800 	.word	0x40023800
 8006f68:	0801076c 	.word	0x0801076c

08006f6c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b082      	sub	sp, #8
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d101      	bne.n	8006f7e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e022      	b.n	8006fc4 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d105      	bne.n	8006f96 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f7fa ff2d 	bl	8001df0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2203      	movs	r2, #3
 8006f9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f000 f814 	bl	8006fcc <HAL_SD_InitCard>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d001      	beq.n	8006fae <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	e00a      	b.n	8006fc4 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2201      	movs	r2, #1
 8006fbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006fc2:	2300      	movs	r3, #0
}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	3708      	adds	r7, #8
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}

08006fcc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006fcc:	b5b0      	push	{r4, r5, r7, lr}
 8006fce:	b08e      	sub	sp, #56	; 0x38
 8006fd0:	af04      	add	r7, sp, #16
 8006fd2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006fe8:	2376      	movs	r3, #118	; 0x76
 8006fea:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681d      	ldr	r5, [r3, #0]
 8006ff0:	466c      	mov	r4, sp
 8006ff2:	f107 0314 	add.w	r3, r7, #20
 8006ff6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006ffa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006ffe:	f107 0308 	add.w	r3, r7, #8
 8007002:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007004:	4628      	mov	r0, r5
 8007006:	f002 fb45 	bl	8009694 <SDIO_Init>
 800700a:	4603      	mov	r3, r0
 800700c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8007010:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007014:	2b00      	cmp	r3, #0
 8007016:	d001      	beq.n	800701c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8007018:	2301      	movs	r3, #1
 800701a:	e031      	b.n	8007080 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800701c:	4b1a      	ldr	r3, [pc, #104]	; (8007088 <HAL_SD_InitCard+0xbc>)
 800701e:	2200      	movs	r2, #0
 8007020:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4618      	mov	r0, r3
 8007028:	f002 fb7a 	bl	8009720 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800702c:	4b16      	ldr	r3, [pc, #88]	; (8007088 <HAL_SD_InitCard+0xbc>)
 800702e:	2201      	movs	r2, #1
 8007030:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f001 f8f0 	bl	8008218 <SD_PowerON>
 8007038:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800703a:	6a3b      	ldr	r3, [r7, #32]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d00b      	beq.n	8007058 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2201      	movs	r2, #1
 8007044:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800704c:	6a3b      	ldr	r3, [r7, #32]
 800704e:	431a      	orrs	r2, r3
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007054:	2301      	movs	r3, #1
 8007056:	e013      	b.n	8007080 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f001 f80f 	bl	800807c <SD_InitCard>
 800705e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007060:	6a3b      	ldr	r3, [r7, #32]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d00b      	beq.n	800707e <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2201      	movs	r2, #1
 800706a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007072:	6a3b      	ldr	r3, [r7, #32]
 8007074:	431a      	orrs	r2, r3
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800707a:	2301      	movs	r3, #1
 800707c:	e000      	b.n	8007080 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800707e:	2300      	movs	r3, #0
}
 8007080:	4618      	mov	r0, r3
 8007082:	3728      	adds	r7, #40	; 0x28
 8007084:	46bd      	mov	sp, r7
 8007086:	bdb0      	pop	{r4, r5, r7, pc}
 8007088:	422580a0 	.word	0x422580a0

0800708c <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b092      	sub	sp, #72	; 0x48
 8007090:	af00      	add	r7, sp, #0
 8007092:	60f8      	str	r0, [r7, #12]
 8007094:	60b9      	str	r1, [r7, #8]
 8007096:	607a      	str	r2, [r7, #4]
 8007098:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800709a:	f7fb fbb7 	bl	800280c <HAL_GetTick>
 800709e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d107      	bne.n	80070be <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070b2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
 80070bc:	e1d9      	b.n	8007472 <HAL_SD_ReadBlocks+0x3e6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80070c4:	b2db      	uxtb	r3, r3
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	f040 81cc 	bne.w	8007464 <HAL_SD_ReadBlocks+0x3d8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	2200      	movs	r2, #0
 80070d0:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80070d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	441a      	add	r2, r3
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070dc:	429a      	cmp	r2, r3
 80070de:	d907      	bls.n	80070f0 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80070ec:	2301      	movs	r3, #1
 80070ee:	e1c0      	b.n	8007472 <HAL_SD_ReadBlocks+0x3e6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2203      	movs	r2, #3
 80070f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	2200      	movs	r2, #0
 80070fe:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007104:	2b01      	cmp	r3, #1
 8007106:	d002      	beq.n	800710e <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8007108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800710a:	025b      	lsls	r3, r3, #9
 800710c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007116:	4618      	mov	r0, r3
 8007118:	f002 fb90 	bl	800983c <SDMMC_CmdBlockLength>
 800711c:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 800711e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007120:	2b00      	cmp	r3, #0
 8007122:	d00f      	beq.n	8007144 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a9b      	ldr	r2, [pc, #620]	; (8007398 <HAL_SD_ReadBlocks+0x30c>)
 800712a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007130:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007132:	431a      	orrs	r2, r3
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2201      	movs	r2, #1
 800713c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	e196      	b.n	8007472 <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007144:	f04f 33ff 	mov.w	r3, #4294967295
 8007148:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	025b      	lsls	r3, r3, #9
 800714e:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007150:	2390      	movs	r3, #144	; 0x90
 8007152:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007154:	2302      	movs	r3, #2
 8007156:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007158:	2300      	movs	r3, #0
 800715a:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 800715c:	2301      	movs	r3, #1
 800715e:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f107 0214 	add.w	r2, r7, #20
 8007168:	4611      	mov	r1, r2
 800716a:	4618      	mov	r0, r3
 800716c:	f002 fb3b 	bl	80097e6 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	2b01      	cmp	r3, #1
 8007174:	d90a      	bls.n	800718c <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2202      	movs	r2, #2
 800717a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007182:	4618      	mov	r0, r3
 8007184:	f002 fb9e 	bl	80098c4 <SDMMC_CmdReadMultiBlock>
 8007188:	6478      	str	r0, [r7, #68]	; 0x44
 800718a:	e009      	b.n	80071a0 <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2201      	movs	r2, #1
 8007190:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007198:	4618      	mov	r0, r3
 800719a:	f002 fb71 	bl	8009880 <SDMMC_CmdReadSingleBlock>
 800719e:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80071a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d012      	beq.n	80071cc <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a7b      	ldr	r2, [pc, #492]	; (8007398 <HAL_SD_ReadBlocks+0x30c>)
 80071ac:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071b4:	431a      	orrs	r2, r3
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2201      	movs	r2, #1
 80071be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	2200      	movs	r2, #0
 80071c6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80071c8:	2301      	movs	r3, #1
 80071ca:	e152      	b.n	8007472 <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 80071cc:	69bb      	ldr	r3, [r7, #24]
 80071ce:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80071d0:	e061      	b.n	8007296 <HAL_SD_ReadBlocks+0x20a>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d03c      	beq.n	800725a <HAL_SD_ReadBlocks+0x1ce>
 80071e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d039      	beq.n	800725a <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80071e6:	2300      	movs	r3, #0
 80071e8:	643b      	str	r3, [r7, #64]	; 0x40
 80071ea:	e033      	b.n	8007254 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4618      	mov	r0, r3
 80071f2:	f002 fa79 	bl	80096e8 <SDIO_ReadFIFO>
 80071f6:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80071f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071fa:	b2da      	uxtb	r2, r3
 80071fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071fe:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007200:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007202:	3301      	adds	r3, #1
 8007204:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007206:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007208:	3b01      	subs	r3, #1
 800720a:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800720c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800720e:	0a1b      	lsrs	r3, r3, #8
 8007210:	b2da      	uxtb	r2, r3
 8007212:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007214:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007216:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007218:	3301      	adds	r3, #1
 800721a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800721c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800721e:	3b01      	subs	r3, #1
 8007220:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8007222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007224:	0c1b      	lsrs	r3, r3, #16
 8007226:	b2da      	uxtb	r2, r3
 8007228:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800722a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800722c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800722e:	3301      	adds	r3, #1
 8007230:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007232:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007234:	3b01      	subs	r3, #1
 8007236:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8007238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800723a:	0e1b      	lsrs	r3, r3, #24
 800723c:	b2da      	uxtb	r2, r3
 800723e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007240:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007242:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007244:	3301      	adds	r3, #1
 8007246:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007248:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800724a:	3b01      	subs	r3, #1
 800724c:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 800724e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007250:	3301      	adds	r3, #1
 8007252:	643b      	str	r3, [r7, #64]	; 0x40
 8007254:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007256:	2b07      	cmp	r3, #7
 8007258:	d9c8      	bls.n	80071ec <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800725a:	f7fb fad7 	bl	800280c <HAL_GetTick>
 800725e:	4602      	mov	r2, r0
 8007260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007262:	1ad3      	subs	r3, r2, r3
 8007264:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007266:	429a      	cmp	r2, r3
 8007268:	d902      	bls.n	8007270 <HAL_SD_ReadBlocks+0x1e4>
 800726a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800726c:	2b00      	cmp	r3, #0
 800726e:	d112      	bne.n	8007296 <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a48      	ldr	r2, [pc, #288]	; (8007398 <HAL_SD_ReadBlocks+0x30c>)
 8007276:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800727c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2201      	movs	r2, #1
 8007288:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	2200      	movs	r2, #0
 8007290:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8007292:	2303      	movs	r3, #3
 8007294:	e0ed      	b.n	8007472 <HAL_SD_ReadBlocks+0x3e6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800729c:	f240 332a 	movw	r3, #810	; 0x32a
 80072a0:	4013      	ands	r3, r2
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d095      	beq.n	80071d2 <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d022      	beq.n	80072fa <HAL_SD_ReadBlocks+0x26e>
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d91f      	bls.n	80072fa <HAL_SD_ReadBlocks+0x26e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072be:	2b03      	cmp	r3, #3
 80072c0:	d01b      	beq.n	80072fa <HAL_SD_ReadBlocks+0x26e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4618      	mov	r0, r3
 80072c8:	f002 fb62 	bl	8009990 <SDMMC_CmdStopTransfer>
 80072cc:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80072ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d012      	beq.n	80072fa <HAL_SD_ReadBlocks+0x26e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a2f      	ldr	r2, [pc, #188]	; (8007398 <HAL_SD_ReadBlocks+0x30c>)
 80072da:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80072e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072e2:	431a      	orrs	r2, r3
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	2201      	movs	r2, #1
 80072ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2200      	movs	r2, #0
 80072f4:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80072f6:	2301      	movs	r3, #1
 80072f8:	e0bb      	b.n	8007472 <HAL_SD_ReadBlocks+0x3e6>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007300:	f003 0308 	and.w	r3, r3, #8
 8007304:	2b00      	cmp	r3, #0
 8007306:	d012      	beq.n	800732e <HAL_SD_ReadBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a22      	ldr	r2, [pc, #136]	; (8007398 <HAL_SD_ReadBlocks+0x30c>)
 800730e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007314:	f043 0208 	orr.w	r2, r3, #8
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2201      	movs	r2, #1
 8007320:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2200      	movs	r2, #0
 8007328:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	e0a1      	b.n	8007472 <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007334:	f003 0302 	and.w	r3, r3, #2
 8007338:	2b00      	cmp	r3, #0
 800733a:	d012      	beq.n	8007362 <HAL_SD_ReadBlocks+0x2d6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a15      	ldr	r2, [pc, #84]	; (8007398 <HAL_SD_ReadBlocks+0x30c>)
 8007342:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007348:	f043 0202 	orr.w	r2, r3, #2
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2201      	movs	r2, #1
 8007354:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2200      	movs	r2, #0
 800735c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	e087      	b.n	8007472 <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007368:	f003 0320 	and.w	r3, r3, #32
 800736c:	2b00      	cmp	r3, #0
 800736e:	d064      	beq.n	800743a <HAL_SD_ReadBlocks+0x3ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a08      	ldr	r2, [pc, #32]	; (8007398 <HAL_SD_ReadBlocks+0x30c>)
 8007376:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800737c:	f043 0220 	orr.w	r2, r3, #32
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	2201      	movs	r2, #1
 8007388:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2200      	movs	r2, #0
 8007390:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007392:	2301      	movs	r3, #1
 8007394:	e06d      	b.n	8007472 <HAL_SD_ReadBlocks+0x3e6>
 8007396:	bf00      	nop
 8007398:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4618      	mov	r0, r3
 80073a2:	f002 f9a1 	bl	80096e8 <SDIO_ReadFIFO>
 80073a6:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 80073a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073aa:	b2da      	uxtb	r2, r3
 80073ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073ae:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80073b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073b2:	3301      	adds	r3, #1
 80073b4:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80073b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073b8:	3b01      	subs	r3, #1
 80073ba:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80073bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073be:	0a1b      	lsrs	r3, r3, #8
 80073c0:	b2da      	uxtb	r2, r3
 80073c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073c4:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80073c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073c8:	3301      	adds	r3, #1
 80073ca:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80073cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073ce:	3b01      	subs	r3, #1
 80073d0:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80073d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073d4:	0c1b      	lsrs	r3, r3, #16
 80073d6:	b2da      	uxtb	r2, r3
 80073d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073da:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80073dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073de:	3301      	adds	r3, #1
 80073e0:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80073e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073e4:	3b01      	subs	r3, #1
 80073e6:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80073e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073ea:	0e1b      	lsrs	r3, r3, #24
 80073ec:	b2da      	uxtb	r2, r3
 80073ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073f0:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80073f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073f4:	3301      	adds	r3, #1
 80073f6:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80073f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073fa:	3b01      	subs	r3, #1
 80073fc:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80073fe:	f7fb fa05 	bl	800280c <HAL_GetTick>
 8007402:	4602      	mov	r2, r0
 8007404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007406:	1ad3      	subs	r3, r2, r3
 8007408:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800740a:	429a      	cmp	r2, r3
 800740c:	d902      	bls.n	8007414 <HAL_SD_ReadBlocks+0x388>
 800740e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007410:	2b00      	cmp	r3, #0
 8007412:	d112      	bne.n	800743a <HAL_SD_ReadBlocks+0x3ae>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a18      	ldr	r2, [pc, #96]	; (800747c <HAL_SD_ReadBlocks+0x3f0>)
 800741a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007420:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2201      	movs	r2, #1
 800742c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2200      	movs	r2, #0
 8007434:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8007436:	2301      	movs	r3, #1
 8007438:	e01b      	b.n	8007472 <HAL_SD_ReadBlocks+0x3e6>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007440:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007444:	2b00      	cmp	r3, #0
 8007446:	d002      	beq.n	800744e <HAL_SD_ReadBlocks+0x3c2>
 8007448:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800744a:	2b00      	cmp	r3, #0
 800744c:	d1a6      	bne.n	800739c <HAL_SD_ReadBlocks+0x310>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f240 523a 	movw	r2, #1338	; 0x53a
 8007456:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2201      	movs	r2, #1
 800745c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8007460:	2300      	movs	r3, #0
 8007462:	e006      	b.n	8007472 <HAL_SD_ReadBlocks+0x3e6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007468:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007470:	2301      	movs	r3, #1
  }
}
 8007472:	4618      	mov	r0, r3
 8007474:	3748      	adds	r7, #72	; 0x48
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}
 800747a:	bf00      	nop
 800747c:	004005ff 	.word	0x004005ff

08007480 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b092      	sub	sp, #72	; 0x48
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	607a      	str	r2, [r7, #4]
 800748c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800748e:	f7fb f9bd 	bl	800280c <HAL_GetTick>
 8007492:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d107      	bne.n	80074b2 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074a6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	e184      	b.n	80077bc <HAL_SD_WriteBlocks+0x33c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80074b8:	b2db      	uxtb	r3, r3
 80074ba:	2b01      	cmp	r3, #1
 80074bc:	f040 8177 	bne.w	80077ae <HAL_SD_WriteBlocks+0x32e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2200      	movs	r2, #0
 80074c4:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80074c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	441a      	add	r2, r3
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074d0:	429a      	cmp	r2, r3
 80074d2:	d907      	bls.n	80074e4 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074d8:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80074e0:	2301      	movs	r3, #1
 80074e2:	e16b      	b.n	80077bc <HAL_SD_WriteBlocks+0x33c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	2203      	movs	r2, #3
 80074e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	2200      	movs	r2, #0
 80074f2:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	d002      	beq.n	8007502 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80074fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074fe:	025b      	lsls	r3, r3, #9
 8007500:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f44f 7100 	mov.w	r1, #512	; 0x200
 800750a:	4618      	mov	r0, r3
 800750c:	f002 f996 	bl	800983c <SDMMC_CmdBlockLength>
 8007510:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8007512:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007514:	2b00      	cmp	r3, #0
 8007516:	d00f      	beq.n	8007538 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4a9d      	ldr	r2, [pc, #628]	; (8007794 <HAL_SD_WriteBlocks+0x314>)
 800751e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007524:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007526:	431a      	orrs	r2, r3
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2201      	movs	r2, #1
 8007530:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	e141      	b.n	80077bc <HAL_SD_WriteBlocks+0x33c>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007538:	f04f 33ff 	mov.w	r3, #4294967295
 800753c:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	025b      	lsls	r3, r3, #9
 8007542:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007544:	2390      	movs	r3, #144	; 0x90
 8007546:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8007548:	2300      	movs	r3, #0
 800754a:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800754c:	2300      	movs	r3, #0
 800754e:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8007550:	2301      	movs	r3, #1
 8007552:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f107 0218 	add.w	r2, r7, #24
 800755c:	4611      	mov	r1, r2
 800755e:	4618      	mov	r0, r3
 8007560:	f002 f941 	bl	80097e6 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	2b01      	cmp	r3, #1
 8007568:	d90a      	bls.n	8007580 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2220      	movs	r2, #32
 800756e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007576:	4618      	mov	r0, r3
 8007578:	f002 f9e8 	bl	800994c <SDMMC_CmdWriteMultiBlock>
 800757c:	6478      	str	r0, [r7, #68]	; 0x44
 800757e:	e009      	b.n	8007594 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2210      	movs	r2, #16
 8007584:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800758c:	4618      	mov	r0, r3
 800758e:	f002 f9bb 	bl	8009908 <SDMMC_CmdWriteSingleBlock>
 8007592:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007594:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007596:	2b00      	cmp	r3, #0
 8007598:	d012      	beq.n	80075c0 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	4a7d      	ldr	r2, [pc, #500]	; (8007794 <HAL_SD_WriteBlocks+0x314>)
 80075a0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80075a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80075a8:	431a      	orrs	r2, r3
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	2201      	movs	r2, #1
 80075b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2200      	movs	r2, #0
 80075ba:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80075bc:	2301      	movs	r3, #1
 80075be:	e0fd      	b.n	80077bc <HAL_SD_WriteBlocks+0x33c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80075c0:	69fb      	ldr	r3, [r7, #28]
 80075c2:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80075c4:	e065      	b.n	8007692 <HAL_SD_WriteBlocks+0x212>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d040      	beq.n	8007656 <HAL_SD_WriteBlocks+0x1d6>
 80075d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d03d      	beq.n	8007656 <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80075da:	2300      	movs	r3, #0
 80075dc:	643b      	str	r3, [r7, #64]	; 0x40
 80075de:	e037      	b.n	8007650 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 80075e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075e2:	781b      	ldrb	r3, [r3, #0]
 80075e4:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80075e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075e8:	3301      	adds	r3, #1
 80075ea:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80075ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075ee:	3b01      	subs	r3, #1
 80075f0:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 80075f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075f4:	781b      	ldrb	r3, [r3, #0]
 80075f6:	021a      	lsls	r2, r3, #8
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	4313      	orrs	r3, r2
 80075fc:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80075fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007600:	3301      	adds	r3, #1
 8007602:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007604:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007606:	3b01      	subs	r3, #1
 8007608:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800760a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800760c:	781b      	ldrb	r3, [r3, #0]
 800760e:	041a      	lsls	r2, r3, #16
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	4313      	orrs	r3, r2
 8007614:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8007616:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007618:	3301      	adds	r3, #1
 800761a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800761c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800761e:	3b01      	subs	r3, #1
 8007620:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8007622:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007624:	781b      	ldrb	r3, [r3, #0]
 8007626:	061a      	lsls	r2, r3, #24
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	4313      	orrs	r3, r2
 800762c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800762e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007630:	3301      	adds	r3, #1
 8007632:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007634:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007636:	3b01      	subs	r3, #1
 8007638:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f107 0214 	add.w	r2, r7, #20
 8007642:	4611      	mov	r1, r2
 8007644:	4618      	mov	r0, r3
 8007646:	f002 f85b 	bl	8009700 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800764a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800764c:	3301      	adds	r3, #1
 800764e:	643b      	str	r3, [r7, #64]	; 0x40
 8007650:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007652:	2b07      	cmp	r3, #7
 8007654:	d9c4      	bls.n	80075e0 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8007656:	f7fb f8d9 	bl	800280c <HAL_GetTick>
 800765a:	4602      	mov	r2, r0
 800765c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800765e:	1ad3      	subs	r3, r2, r3
 8007660:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007662:	429a      	cmp	r2, r3
 8007664:	d902      	bls.n	800766c <HAL_SD_WriteBlocks+0x1ec>
 8007666:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007668:	2b00      	cmp	r3, #0
 800766a:	d112      	bne.n	8007692 <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a48      	ldr	r2, [pc, #288]	; (8007794 <HAL_SD_WriteBlocks+0x314>)
 8007672:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007678:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800767a:	431a      	orrs	r2, r3
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2201      	movs	r2, #1
 8007684:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	2200      	movs	r2, #0
 800768c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800768e:	2303      	movs	r3, #3
 8007690:	e094      	b.n	80077bc <HAL_SD_WriteBlocks+0x33c>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007698:	f240 331a 	movw	r3, #794	; 0x31a
 800769c:	4013      	ands	r3, r2
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d091      	beq.n	80075c6 <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d022      	beq.n	80076f6 <HAL_SD_WriteBlocks+0x276>
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d91f      	bls.n	80076f6 <HAL_SD_WriteBlocks+0x276>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076ba:	2b03      	cmp	r3, #3
 80076bc:	d01b      	beq.n	80076f6 <HAL_SD_WriteBlocks+0x276>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4618      	mov	r0, r3
 80076c4:	f002 f964 	bl	8009990 <SDMMC_CmdStopTransfer>
 80076c8:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80076ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d012      	beq.n	80076f6 <HAL_SD_WriteBlocks+0x276>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	4a2f      	ldr	r2, [pc, #188]	; (8007794 <HAL_SD_WriteBlocks+0x314>)
 80076d6:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80076dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076de:	431a      	orrs	r2, r3
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	2201      	movs	r2, #1
 80076e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2200      	movs	r2, #0
 80076f0:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80076f2:	2301      	movs	r3, #1
 80076f4:	e062      	b.n	80077bc <HAL_SD_WriteBlocks+0x33c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076fc:	f003 0308 	and.w	r3, r3, #8
 8007700:	2b00      	cmp	r3, #0
 8007702:	d012      	beq.n	800772a <HAL_SD_WriteBlocks+0x2aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4a22      	ldr	r2, [pc, #136]	; (8007794 <HAL_SD_WriteBlocks+0x314>)
 800770a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007710:	f043 0208 	orr.w	r2, r3, #8
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2201      	movs	r2, #1
 800771c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	2200      	movs	r2, #0
 8007724:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007726:	2301      	movs	r3, #1
 8007728:	e048      	b.n	80077bc <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007730:	f003 0302 	and.w	r3, r3, #2
 8007734:	2b00      	cmp	r3, #0
 8007736:	d012      	beq.n	800775e <HAL_SD_WriteBlocks+0x2de>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a15      	ldr	r2, [pc, #84]	; (8007794 <HAL_SD_WriteBlocks+0x314>)
 800773e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007744:	f043 0202 	orr.w	r2, r3, #2
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2201      	movs	r2, #1
 8007750:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2200      	movs	r2, #0
 8007758:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800775a:	2301      	movs	r3, #1
 800775c:	e02e      	b.n	80077bc <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007764:	f003 0310 	and.w	r3, r3, #16
 8007768:	2b00      	cmp	r3, #0
 800776a:	d015      	beq.n	8007798 <HAL_SD_WriteBlocks+0x318>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a08      	ldr	r2, [pc, #32]	; (8007794 <HAL_SD_WriteBlocks+0x314>)
 8007772:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007778:	f043 0210 	orr.w	r2, r3, #16
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2201      	movs	r2, #1
 8007784:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	2200      	movs	r2, #0
 800778c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800778e:	2301      	movs	r3, #1
 8007790:	e014      	b.n	80077bc <HAL_SD_WriteBlocks+0x33c>
 8007792:	bf00      	nop
 8007794:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f240 523a 	movw	r2, #1338	; 0x53a
 80077a0:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	2201      	movs	r2, #1
 80077a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80077aa:	2300      	movs	r3, #0
 80077ac:	e006      	b.n	80077bc <HAL_SD_WriteBlocks+0x33c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077b2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80077ba:	2301      	movs	r3, #1
  }
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3748      	adds	r7, #72	; 0x48
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b084      	sub	sp, #16
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077d0:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d008      	beq.n	80077f2 <HAL_SD_IRQHandler+0x2e>
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f003 0308 	and.w	r3, r3, #8
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d003      	beq.n	80077f2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f000 ff2a 	bl	8008644 <SD_Read_IT>
 80077f0:	e157      	b.n	8007aa2 <HAL_SD_IRQHandler+0x2de>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	f000 808f 	beq.w	8007920 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f44f 7280 	mov.w	r2, #256	; 0x100
 800780a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	6812      	ldr	r2, [r2, #0]
 8007816:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800781a:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800781e:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f022 0201 	bic.w	r2, r2, #1
 800782e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f003 0308 	and.w	r3, r3, #8
 8007836:	2b00      	cmp	r3, #0
 8007838:	d039      	beq.n	80078ae <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	f003 0302 	and.w	r3, r3, #2
 8007840:	2b00      	cmp	r3, #0
 8007842:	d104      	bne.n	800784e <HAL_SD_IRQHandler+0x8a>
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f003 0320 	and.w	r3, r3, #32
 800784a:	2b00      	cmp	r3, #0
 800784c:	d011      	beq.n	8007872 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	4618      	mov	r0, r3
 8007854:	f002 f89c 	bl	8009990 <SDMMC_CmdStopTransfer>
 8007858:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d008      	beq.n	8007872 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	431a      	orrs	r2, r3
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f000 f921 	bl	8007ab4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f240 523a 	movw	r2, #1338	; 0x53a
 800787a:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2201      	movs	r2, #1
 8007880:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2200      	movs	r2, #0
 8007888:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	f003 0301 	and.w	r3, r3, #1
 8007890:	2b00      	cmp	r3, #0
 8007892:	d104      	bne.n	800789e <HAL_SD_IRQHandler+0xda>
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f003 0302 	and.w	r3, r3, #2
 800789a:	2b00      	cmp	r3, #0
 800789c:	d003      	beq.n	80078a6 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f004 f8c8 	bl	800ba34 <HAL_SD_RxCpltCallback>
 80078a4:	e0fd      	b.n	8007aa2 <HAL_SD_IRQHandler+0x2de>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	f004 f8ba 	bl	800ba20 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80078ac:	e0f9      	b.n	8007aa2 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	f000 80f4 	beq.w	8007aa2 <HAL_SD_IRQHandler+0x2de>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	f003 0320 	and.w	r3, r3, #32
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d011      	beq.n	80078e8 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4618      	mov	r0, r3
 80078ca:	f002 f861 	bl	8009990 <SDMMC_CmdStopTransfer>
 80078ce:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d008      	beq.n	80078e8 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	431a      	orrs	r2, r3
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f000 f8e6 	bl	8007ab4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	f003 0301 	and.w	r3, r3, #1
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	f040 80d7 	bne.w	8007aa2 <HAL_SD_IRQHandler+0x2de>
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f003 0302 	and.w	r3, r3, #2
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	f040 80d1 	bne.w	8007aa2 <HAL_SD_IRQHandler+0x2de>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f022 0208 	bic.w	r2, r2, #8
 800790e:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2201      	movs	r2, #1
 8007914:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f004 f881 	bl	800ba20 <HAL_SD_TxCpltCallback>
}
 800791e:	e0c0      	b.n	8007aa2 <HAL_SD_IRQHandler+0x2de>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007926:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800792a:	2b00      	cmp	r3, #0
 800792c:	d008      	beq.n	8007940 <HAL_SD_IRQHandler+0x17c>
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f003 0308 	and.w	r3, r3, #8
 8007934:	2b00      	cmp	r3, #0
 8007936:	d003      	beq.n	8007940 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f000 fed4 	bl	80086e6 <SD_Write_IT>
 800793e:	e0b0      	b.n	8007aa2 <HAL_SD_IRQHandler+0x2de>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007946:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800794a:	2b00      	cmp	r3, #0
 800794c:	f000 80a9 	beq.w	8007aa2 <HAL_SD_IRQHandler+0x2de>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007956:	f003 0302 	and.w	r3, r3, #2
 800795a:	2b00      	cmp	r3, #0
 800795c:	d005      	beq.n	800796a <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007962:	f043 0202 	orr.w	r2, r3, #2
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007970:	f003 0308 	and.w	r3, r3, #8
 8007974:	2b00      	cmp	r3, #0
 8007976:	d005      	beq.n	8007984 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800797c:	f043 0208 	orr.w	r2, r3, #8
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800798a:	f003 0320 	and.w	r3, r3, #32
 800798e:	2b00      	cmp	r3, #0
 8007990:	d005      	beq.n	800799e <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007996:	f043 0220 	orr.w	r2, r3, #32
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079a4:	f003 0310 	and.w	r3, r3, #16
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d005      	beq.n	80079b8 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079b0:	f043 0210 	orr.w	r2, r3, #16
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f240 723a 	movw	r2, #1850	; 0x73a
 80079c0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079c8:	687a      	ldr	r2, [r7, #4]
 80079ca:	6812      	ldr	r2, [r2, #0]
 80079cc:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 80079d0:	f023 0302 	bic.w	r3, r3, #2
 80079d4:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4618      	mov	r0, r3
 80079dc:	f001 ffd8 	bl	8009990 <SDMMC_CmdStopTransfer>
 80079e0:	4602      	mov	r2, r0
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079e6:	431a      	orrs	r2, r3
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	f003 0308 	and.w	r3, r3, #8
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d00a      	beq.n	8007a0c <HAL_SD_IRQHandler+0x248>
      hsd->State = HAL_SD_STATE_READY;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2201      	movs	r2, #1
 80079fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2200      	movs	r2, #0
 8007a02:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f000 f855 	bl	8007ab4 <HAL_SD_ErrorCallback>
}
 8007a0a:	e04a      	b.n	8007aa2 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d045      	beq.n	8007aa2 <HAL_SD_IRQHandler+0x2de>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	f003 0310 	and.w	r3, r3, #16
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d104      	bne.n	8007a2a <HAL_SD_IRQHandler+0x266>
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	f003 0320 	and.w	r3, r3, #32
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d011      	beq.n	8007a4e <HAL_SD_IRQHandler+0x28a>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a2e:	4a1f      	ldr	r2, [pc, #124]	; (8007aac <HAL_SD_IRQHandler+0x2e8>)
 8007a30:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a36:	4618      	mov	r0, r3
 8007a38:	f7fc fc9a 	bl	8004370 <HAL_DMA_Abort_IT>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d02f      	beq.n	8007aa2 <HAL_SD_IRQHandler+0x2de>
          SD_DMATxAbort(hsd->hdmatx);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a46:	4618      	mov	r0, r3
 8007a48:	f000 faaa 	bl	8007fa0 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007a4c:	e029      	b.n	8007aa2 <HAL_SD_IRQHandler+0x2de>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	f003 0301 	and.w	r3, r3, #1
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d104      	bne.n	8007a62 <HAL_SD_IRQHandler+0x29e>
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	f003 0302 	and.w	r3, r3, #2
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d011      	beq.n	8007a86 <HAL_SD_IRQHandler+0x2c2>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a66:	4a12      	ldr	r2, [pc, #72]	; (8007ab0 <HAL_SD_IRQHandler+0x2ec>)
 8007a68:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f7fc fc7e 	bl	8004370 <HAL_DMA_Abort_IT>
 8007a74:	4603      	mov	r3, r0
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d013      	beq.n	8007aa2 <HAL_SD_IRQHandler+0x2de>
          SD_DMARxAbort(hsd->hdmarx);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a7e:	4618      	mov	r0, r3
 8007a80:	f000 fac5 	bl	800800e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007a84:	e00d      	b.n	8007aa2 <HAL_SD_IRQHandler+0x2de>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2201      	movs	r2, #1
 8007a90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2200      	movs	r2, #0
 8007a98:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f003 ffb6 	bl	800ba0c <HAL_SD_AbortCallback>
}
 8007aa0:	e7ff      	b.n	8007aa2 <HAL_SD_IRQHandler+0x2de>
 8007aa2:	bf00      	nop
 8007aa4:	3710      	adds	r7, #16
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}
 8007aaa:	bf00      	nop
 8007aac:	08007fa1 	.word	0x08007fa1
 8007ab0:	0800800f 	.word	0x0800800f

08007ab4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b083      	sub	sp, #12
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8007abc:	bf00      	nop
 8007abe:	370c      	adds	r7, #12
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bc80      	pop	{r7}
 8007ac4:	4770      	bx	lr
	...

08007ac8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b083      	sub	sp, #12
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ad6:	0f9b      	lsrs	r3, r3, #30
 8007ad8:	b2da      	uxtb	r2, r3
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ae2:	0e9b      	lsrs	r3, r3, #26
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	f003 030f 	and.w	r3, r3, #15
 8007aea:	b2da      	uxtb	r2, r3
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007af4:	0e1b      	lsrs	r3, r3, #24
 8007af6:	b2db      	uxtb	r3, r3
 8007af8:	f003 0303 	and.w	r3, r3, #3
 8007afc:	b2da      	uxtb	r2, r3
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b06:	0c1b      	lsrs	r3, r3, #16
 8007b08:	b2da      	uxtb	r2, r3
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b12:	0a1b      	lsrs	r3, r3, #8
 8007b14:	b2da      	uxtb	r2, r3
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b1e:	b2da      	uxtb	r2, r3
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007b28:	0d1b      	lsrs	r3, r3, #20
 8007b2a:	b29a      	uxth	r2, r3
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007b34:	0c1b      	lsrs	r3, r3, #16
 8007b36:	b2db      	uxtb	r3, r3
 8007b38:	f003 030f 	and.w	r3, r3, #15
 8007b3c:	b2da      	uxtb	r2, r3
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007b46:	0bdb      	lsrs	r3, r3, #15
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	f003 0301 	and.w	r3, r3, #1
 8007b4e:	b2da      	uxtb	r2, r3
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007b58:	0b9b      	lsrs	r3, r3, #14
 8007b5a:	b2db      	uxtb	r3, r3
 8007b5c:	f003 0301 	and.w	r3, r3, #1
 8007b60:	b2da      	uxtb	r2, r3
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007b6a:	0b5b      	lsrs	r3, r3, #13
 8007b6c:	b2db      	uxtb	r3, r3
 8007b6e:	f003 0301 	and.w	r3, r3, #1
 8007b72:	b2da      	uxtb	r2, r3
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007b7c:	0b1b      	lsrs	r3, r3, #12
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	f003 0301 	and.w	r3, r3, #1
 8007b84:	b2da      	uxtb	r2, r3
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d163      	bne.n	8007c60 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007b9c:	009a      	lsls	r2, r3, #2
 8007b9e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007ba2:	4013      	ands	r3, r2
 8007ba4:	687a      	ldr	r2, [r7, #4]
 8007ba6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8007ba8:	0f92      	lsrs	r2, r2, #30
 8007baa:	431a      	orrs	r2, r3
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007bb4:	0edb      	lsrs	r3, r3, #27
 8007bb6:	b2db      	uxtb	r3, r3
 8007bb8:	f003 0307 	and.w	r3, r3, #7
 8007bbc:	b2da      	uxtb	r2, r3
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007bc6:	0e1b      	lsrs	r3, r3, #24
 8007bc8:	b2db      	uxtb	r3, r3
 8007bca:	f003 0307 	and.w	r3, r3, #7
 8007bce:	b2da      	uxtb	r2, r3
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007bd8:	0d5b      	lsrs	r3, r3, #21
 8007bda:	b2db      	uxtb	r3, r3
 8007bdc:	f003 0307 	and.w	r3, r3, #7
 8007be0:	b2da      	uxtb	r2, r3
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007bea:	0c9b      	lsrs	r3, r3, #18
 8007bec:	b2db      	uxtb	r3, r3
 8007bee:	f003 0307 	and.w	r3, r3, #7
 8007bf2:	b2da      	uxtb	r2, r3
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007bfc:	0bdb      	lsrs	r3, r3, #15
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	f003 0307 	and.w	r3, r3, #7
 8007c04:	b2da      	uxtb	r2, r3
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	691b      	ldr	r3, [r3, #16]
 8007c0e:	1c5a      	adds	r2, r3, #1
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	7e1b      	ldrb	r3, [r3, #24]
 8007c18:	b2db      	uxtb	r3, r3
 8007c1a:	f003 0307 	and.w	r3, r3, #7
 8007c1e:	3302      	adds	r3, #2
 8007c20:	2201      	movs	r2, #1
 8007c22:	fa02 f303 	lsl.w	r3, r2, r3
 8007c26:	687a      	ldr	r2, [r7, #4]
 8007c28:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8007c2a:	fb02 f203 	mul.w	r2, r2, r3
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	7a1b      	ldrb	r3, [r3, #8]
 8007c36:	b2db      	uxtb	r3, r3
 8007c38:	f003 030f 	and.w	r3, r3, #15
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	409a      	lsls	r2, r3
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c48:	687a      	ldr	r2, [r7, #4]
 8007c4a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8007c4c:	0a52      	lsrs	r2, r2, #9
 8007c4e:	fb02 f203 	mul.w	r2, r2, r3
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c5c:	661a      	str	r2, [r3, #96]	; 0x60
 8007c5e:	e031      	b.n	8007cc4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c64:	2b01      	cmp	r3, #1
 8007c66:	d11d      	bne.n	8007ca4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c6c:	041b      	lsls	r3, r3, #16
 8007c6e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c76:	0c1b      	lsrs	r3, r3, #16
 8007c78:	431a      	orrs	r2, r3
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	691b      	ldr	r3, [r3, #16]
 8007c82:	3301      	adds	r3, #1
 8007c84:	029a      	lsls	r2, r3, #10
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c98:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	661a      	str	r2, [r3, #96]	; 0x60
 8007ca2:	e00f      	b.n	8007cc4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4a58      	ldr	r2, [pc, #352]	; (8007e0c <HAL_SD_GetCardCSD+0x344>)
 8007caa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cb0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	e09d      	b.n	8007e00 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007cc8:	0b9b      	lsrs	r3, r3, #14
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	f003 0301 	and.w	r3, r3, #1
 8007cd0:	b2da      	uxtb	r2, r3
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007cda:	09db      	lsrs	r3, r3, #7
 8007cdc:	b2db      	uxtb	r3, r3
 8007cde:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ce2:	b2da      	uxtb	r2, r3
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007cec:	b2db      	uxtb	r3, r3
 8007cee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007cf2:	b2da      	uxtb	r2, r3
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cfc:	0fdb      	lsrs	r3, r3, #31
 8007cfe:	b2da      	uxtb	r2, r3
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d08:	0f5b      	lsrs	r3, r3, #29
 8007d0a:	b2db      	uxtb	r3, r3
 8007d0c:	f003 0303 	and.w	r3, r3, #3
 8007d10:	b2da      	uxtb	r2, r3
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d1a:	0e9b      	lsrs	r3, r3, #26
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	f003 0307 	and.w	r3, r3, #7
 8007d22:	b2da      	uxtb	r2, r3
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d2c:	0d9b      	lsrs	r3, r3, #22
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	f003 030f 	and.w	r3, r3, #15
 8007d34:	b2da      	uxtb	r2, r3
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d3e:	0d5b      	lsrs	r3, r3, #21
 8007d40:	b2db      	uxtb	r3, r3
 8007d42:	f003 0301 	and.w	r3, r3, #1
 8007d46:	b2da      	uxtb	r2, r3
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	2200      	movs	r2, #0
 8007d52:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d5a:	0c1b      	lsrs	r3, r3, #16
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	f003 0301 	and.w	r3, r3, #1
 8007d62:	b2da      	uxtb	r2, r3
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d6e:	0bdb      	lsrs	r3, r3, #15
 8007d70:	b2db      	uxtb	r3, r3
 8007d72:	f003 0301 	and.w	r3, r3, #1
 8007d76:	b2da      	uxtb	r2, r3
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d82:	0b9b      	lsrs	r3, r3, #14
 8007d84:	b2db      	uxtb	r3, r3
 8007d86:	f003 0301 	and.w	r3, r3, #1
 8007d8a:	b2da      	uxtb	r2, r3
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d96:	0b5b      	lsrs	r3, r3, #13
 8007d98:	b2db      	uxtb	r3, r3
 8007d9a:	f003 0301 	and.w	r3, r3, #1
 8007d9e:	b2da      	uxtb	r2, r3
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007daa:	0b1b      	lsrs	r3, r3, #12
 8007dac:	b2db      	uxtb	r3, r3
 8007dae:	f003 0301 	and.w	r3, r3, #1
 8007db2:	b2da      	uxtb	r2, r3
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dbe:	0a9b      	lsrs	r3, r3, #10
 8007dc0:	b2db      	uxtb	r3, r3
 8007dc2:	f003 0303 	and.w	r3, r3, #3
 8007dc6:	b2da      	uxtb	r2, r3
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dd2:	0a1b      	lsrs	r3, r3, #8
 8007dd4:	b2db      	uxtb	r3, r3
 8007dd6:	f003 0303 	and.w	r3, r3, #3
 8007dda:	b2da      	uxtb	r2, r3
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007de6:	085b      	lsrs	r3, r3, #1
 8007de8:	b2db      	uxtb	r3, r3
 8007dea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007dee:	b2da      	uxtb	r2, r3
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	2201      	movs	r2, #1
 8007dfa:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8007dfe:	2300      	movs	r3, #0
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	370c      	adds	r7, #12
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bc80      	pop	{r7}
 8007e08:	4770      	bx	lr
 8007e0a:	bf00      	nop
 8007e0c:	004005ff 	.word	0x004005ff

08007e10 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b083      	sub	sp, #12
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
 8007e18:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8007e5a:	2300      	movs	r3, #0
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	370c      	adds	r7, #12
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bc80      	pop	{r7}
 8007e64:	4770      	bx	lr
	...

08007e68 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007e68:	b5b0      	push	{r4, r5, r7, lr}
 8007e6a:	b08e      	sub	sp, #56	; 0x38
 8007e6c:	af04      	add	r7, sp, #16
 8007e6e:	6078      	str	r0, [r7, #4]
 8007e70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2203      	movs	r2, #3
 8007e76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e7e:	2b03      	cmp	r3, #3
 8007e80:	d02e      	beq.n	8007ee0 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e88:	d106      	bne.n	8007e98 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e8e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	639a      	str	r2, [r3, #56]	; 0x38
 8007e96:	e029      	b.n	8007eec <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e9e:	d10a      	bne.n	8007eb6 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f000 fa6f 	bl	8008384 <SD_WideBus_Enable>
 8007ea6:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eae:	431a      	orrs	r2, r3
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	639a      	str	r2, [r3, #56]	; 0x38
 8007eb4:	e01a      	b.n	8007eec <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d10a      	bne.n	8007ed2 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f000 faac 	bl	800841a <SD_WideBus_Disable>
 8007ec2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eca:	431a      	orrs	r2, r3
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	639a      	str	r2, [r3, #56]	; 0x38
 8007ed0:	e00c      	b.n	8007eec <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ed6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	639a      	str	r2, [r3, #56]	; 0x38
 8007ede:	e005      	b.n	8007eec <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ee4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d009      	beq.n	8007f08 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4a18      	ldr	r2, [pc, #96]	; (8007f5c <HAL_SD_ConfigWideBusOperation+0xf4>)
 8007efa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2201      	movs	r2, #1
 8007f00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007f04:	2301      	movs	r3, #1
 8007f06:	e024      	b.n	8007f52 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	685b      	ldr	r3, [r3, #4]
 8007f0c:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	689b      	ldr	r3, [r3, #8]
 8007f12:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	68db      	ldr	r3, [r3, #12]
 8007f18:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	695b      	ldr	r3, [r3, #20]
 8007f22:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	699b      	ldr	r3, [r3, #24]
 8007f28:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681d      	ldr	r5, [r3, #0]
 8007f2e:	466c      	mov	r4, sp
 8007f30:	f107 0318 	add.w	r3, r7, #24
 8007f34:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007f38:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007f3c:	f107 030c 	add.w	r3, r7, #12
 8007f40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007f42:	4628      	mov	r0, r5
 8007f44:	f001 fba6 	bl	8009694 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007f50:	2300      	movs	r3, #0
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3728      	adds	r7, #40	; 0x28
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bdb0      	pop	{r4, r5, r7, pc}
 8007f5a:	bf00      	nop
 8007f5c:	004005ff 	.word	0x004005ff

08007f60 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b086      	sub	sp, #24
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007f6c:	f107 030c 	add.w	r3, r7, #12
 8007f70:	4619      	mov	r1, r3
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f000 f9de 	bl	8008334 <SD_SendStatus>
 8007f78:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d005      	beq.n	8007f8c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f84:	697b      	ldr	r3, [r7, #20]
 8007f86:	431a      	orrs	r2, r3
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	0a5b      	lsrs	r3, r3, #9
 8007f90:	f003 030f 	and.w	r3, r3, #15
 8007f94:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8007f96:	693b      	ldr	r3, [r7, #16]
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3718      	adds	r7, #24
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}

08007fa0 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b084      	sub	sp, #16
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fac:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f240 523a 	movw	r2, #1338	; 0x53a
 8007fb6:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007fb8:	68f8      	ldr	r0, [r7, #12]
 8007fba:	f7ff ffd1 	bl	8007f60 <HAL_SD_GetCardState>
 8007fbe:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	2b06      	cmp	r3, #6
 8007fd2:	d002      	beq.n	8007fda <SD_DMATxAbort+0x3a>
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	2b05      	cmp	r3, #5
 8007fd8:	d10a      	bne.n	8007ff0 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	4618      	mov	r0, r3
 8007fe0:	f001 fcd6 	bl	8009990 <SDMMC_CmdStopTransfer>
 8007fe4:	4602      	mov	r2, r0
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fea:	431a      	orrs	r2, r3
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d103      	bne.n	8008000 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007ff8:	68f8      	ldr	r0, [r7, #12]
 8007ffa:	f003 fd07 	bl	800ba0c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007ffe:	e002      	b.n	8008006 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008000:	68f8      	ldr	r0, [r7, #12]
 8008002:	f7ff fd57 	bl	8007ab4 <HAL_SD_ErrorCallback>
}
 8008006:	bf00      	nop
 8008008:	3710      	adds	r7, #16
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}

0800800e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800800e:	b580      	push	{r7, lr}
 8008010:	b084      	sub	sp, #16
 8008012:	af00      	add	r7, sp, #0
 8008014:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800801a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f240 523a 	movw	r2, #1338	; 0x53a
 8008024:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008026:	68f8      	ldr	r0, [r7, #12]
 8008028:	f7ff ff9a 	bl	8007f60 <HAL_SD_GetCardState>
 800802c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	2201      	movs	r2, #1
 8008032:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	2200      	movs	r2, #0
 800803a:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	2b06      	cmp	r3, #6
 8008040:	d002      	beq.n	8008048 <SD_DMARxAbort+0x3a>
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	2b05      	cmp	r3, #5
 8008046:	d10a      	bne.n	800805e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4618      	mov	r0, r3
 800804e:	f001 fc9f 	bl	8009990 <SDMMC_CmdStopTransfer>
 8008052:	4602      	mov	r2, r0
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008058:	431a      	orrs	r2, r3
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008062:	2b00      	cmp	r3, #0
 8008064:	d103      	bne.n	800806e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008066:	68f8      	ldr	r0, [r7, #12]
 8008068:	f003 fcd0 	bl	800ba0c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800806c:	e002      	b.n	8008074 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800806e:	68f8      	ldr	r0, [r7, #12]
 8008070:	f7ff fd20 	bl	8007ab4 <HAL_SD_ErrorCallback>
}
 8008074:	bf00      	nop
 8008076:	3710      	adds	r7, #16
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}

0800807c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800807c:	b5b0      	push	{r4, r5, r7, lr}
 800807e:	b094      	sub	sp, #80	; 0x50
 8008080:	af04      	add	r7, sp, #16
 8008082:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008084:	2301      	movs	r3, #1
 8008086:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4618      	mov	r0, r3
 800808e:	f001 fb56 	bl	800973e <SDIO_GetPowerState>
 8008092:	4603      	mov	r3, r0
 8008094:	2b00      	cmp	r3, #0
 8008096:	d102      	bne.n	800809e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008098:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800809c:	e0b7      	b.n	800820e <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080a2:	2b03      	cmp	r3, #3
 80080a4:	d02f      	beq.n	8008106 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	4618      	mov	r0, r3
 80080ac:	f001 fd7a 	bl	8009ba4 <SDMMC_CmdSendCID>
 80080b0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80080b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d001      	beq.n	80080bc <SD_InitCard+0x40>
    {
      return errorstate;
 80080b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080ba:	e0a8      	b.n	800820e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	2100      	movs	r1, #0
 80080c2:	4618      	mov	r0, r3
 80080c4:	f001 fb7d 	bl	80097c2 <SDIO_GetResponse>
 80080c8:	4602      	mov	r2, r0
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	2104      	movs	r1, #4
 80080d4:	4618      	mov	r0, r3
 80080d6:	f001 fb74 	bl	80097c2 <SDIO_GetResponse>
 80080da:	4602      	mov	r2, r0
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	2108      	movs	r1, #8
 80080e6:	4618      	mov	r0, r3
 80080e8:	f001 fb6b 	bl	80097c2 <SDIO_GetResponse>
 80080ec:	4602      	mov	r2, r0
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	210c      	movs	r1, #12
 80080f8:	4618      	mov	r0, r3
 80080fa:	f001 fb62 	bl	80097c2 <SDIO_GetResponse>
 80080fe:	4602      	mov	r2, r0
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800810a:	2b03      	cmp	r3, #3
 800810c:	d00d      	beq.n	800812a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f107 020e 	add.w	r2, r7, #14
 8008116:	4611      	mov	r1, r2
 8008118:	4618      	mov	r0, r3
 800811a:	f001 fd80 	bl	8009c1e <SDMMC_CmdSetRelAdd>
 800811e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008120:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008122:	2b00      	cmp	r3, #0
 8008124:	d001      	beq.n	800812a <SD_InitCard+0xae>
    {
      return errorstate;
 8008126:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008128:	e071      	b.n	800820e <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800812e:	2b03      	cmp	r3, #3
 8008130:	d036      	beq.n	80081a0 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008132:	89fb      	ldrh	r3, [r7, #14]
 8008134:	461a      	mov	r2, r3
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681a      	ldr	r2, [r3, #0]
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008142:	041b      	lsls	r3, r3, #16
 8008144:	4619      	mov	r1, r3
 8008146:	4610      	mov	r0, r2
 8008148:	f001 fd4a 	bl	8009be0 <SDMMC_CmdSendCSD>
 800814c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800814e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008150:	2b00      	cmp	r3, #0
 8008152:	d001      	beq.n	8008158 <SD_InitCard+0xdc>
    {
      return errorstate;
 8008154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008156:	e05a      	b.n	800820e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	2100      	movs	r1, #0
 800815e:	4618      	mov	r0, r3
 8008160:	f001 fb2f 	bl	80097c2 <SDIO_GetResponse>
 8008164:	4602      	mov	r2, r0
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	2104      	movs	r1, #4
 8008170:	4618      	mov	r0, r3
 8008172:	f001 fb26 	bl	80097c2 <SDIO_GetResponse>
 8008176:	4602      	mov	r2, r0
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	2108      	movs	r1, #8
 8008182:	4618      	mov	r0, r3
 8008184:	f001 fb1d 	bl	80097c2 <SDIO_GetResponse>
 8008188:	4602      	mov	r2, r0
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	210c      	movs	r1, #12
 8008194:	4618      	mov	r0, r3
 8008196:	f001 fb14 	bl	80097c2 <SDIO_GetResponse>
 800819a:	4602      	mov	r2, r0
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	2104      	movs	r1, #4
 80081a6:	4618      	mov	r0, r3
 80081a8:	f001 fb0b 	bl	80097c2 <SDIO_GetResponse>
 80081ac:	4603      	mov	r3, r0
 80081ae:	0d1a      	lsrs	r2, r3, #20
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80081b4:	f107 0310 	add.w	r3, r7, #16
 80081b8:	4619      	mov	r1, r3
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f7ff fc84 	bl	8007ac8 <HAL_SD_GetCardCSD>
 80081c0:	4603      	mov	r3, r0
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d002      	beq.n	80081cc <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80081c6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80081ca:	e020      	b.n	800820e <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6819      	ldr	r1, [r3, #0]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081d4:	041b      	lsls	r3, r3, #16
 80081d6:	f04f 0400 	mov.w	r4, #0
 80081da:	461a      	mov	r2, r3
 80081dc:	4623      	mov	r3, r4
 80081de:	4608      	mov	r0, r1
 80081e0:	f001 fbf8 	bl	80099d4 <SDMMC_CmdSelDesel>
 80081e4:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80081e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d001      	beq.n	80081f0 <SD_InitCard+0x174>
  {
    return errorstate;
 80081ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081ee:	e00e      	b.n	800820e <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681d      	ldr	r5, [r3, #0]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	466c      	mov	r4, sp
 80081f8:	f103 0210 	add.w	r2, r3, #16
 80081fc:	ca07      	ldmia	r2, {r0, r1, r2}
 80081fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008202:	3304      	adds	r3, #4
 8008204:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008206:	4628      	mov	r0, r5
 8008208:	f001 fa44 	bl	8009694 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800820c:	2300      	movs	r3, #0
}
 800820e:	4618      	mov	r0, r3
 8008210:	3740      	adds	r7, #64	; 0x40
 8008212:	46bd      	mov	sp, r7
 8008214:	bdb0      	pop	{r4, r5, r7, pc}
	...

08008218 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b086      	sub	sp, #24
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008220:	2300      	movs	r3, #0
 8008222:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008224:	2300      	movs	r3, #0
 8008226:	617b      	str	r3, [r7, #20]
 8008228:	2300      	movs	r3, #0
 800822a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	4618      	mov	r0, r3
 8008232:	f001 fbf2 	bl	8009a1a <SDMMC_CmdGoIdleState>
 8008236:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d001      	beq.n	8008242 <SD_PowerON+0x2a>
  {
    return errorstate;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	e072      	b.n	8008328 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4618      	mov	r0, r3
 8008248:	f001 fc05 	bl	8009a56 <SDMMC_CmdOperCond>
 800824c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d00d      	beq.n	8008270 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2200      	movs	r2, #0
 8008258:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4618      	mov	r0, r3
 8008260:	f001 fbdb 	bl	8009a1a <SDMMC_CmdGoIdleState>
 8008264:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d004      	beq.n	8008276 <SD_PowerON+0x5e>
    {
      return errorstate;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	e05b      	b.n	8008328 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2201      	movs	r2, #1
 8008274:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800827a:	2b01      	cmp	r3, #1
 800827c:	d137      	bne.n	80082ee <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	2100      	movs	r1, #0
 8008284:	4618      	mov	r0, r3
 8008286:	f001 fc05 	bl	8009a94 <SDMMC_CmdAppCommand>
 800828a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d02d      	beq.n	80082ee <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008292:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008296:	e047      	b.n	8008328 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	2100      	movs	r1, #0
 800829e:	4618      	mov	r0, r3
 80082a0:	f001 fbf8 	bl	8009a94 <SDMMC_CmdAppCommand>
 80082a4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d001      	beq.n	80082b0 <SD_PowerON+0x98>
    {
      return errorstate;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	e03b      	b.n	8008328 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	491e      	ldr	r1, [pc, #120]	; (8008330 <SD_PowerON+0x118>)
 80082b6:	4618      	mov	r0, r3
 80082b8:	f001 fc0e 	bl	8009ad8 <SDMMC_CmdAppOperCommand>
 80082bc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d002      	beq.n	80082ca <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80082c4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80082c8:	e02e      	b.n	8008328 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	2100      	movs	r1, #0
 80082d0:	4618      	mov	r0, r3
 80082d2:	f001 fa76 	bl	80097c2 <SDIO_GetResponse>
 80082d6:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	0fdb      	lsrs	r3, r3, #31
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d101      	bne.n	80082e4 <SD_PowerON+0xcc>
 80082e0:	2301      	movs	r3, #1
 80082e2:	e000      	b.n	80082e6 <SD_PowerON+0xce>
 80082e4:	2300      	movs	r3, #0
 80082e6:	613b      	str	r3, [r7, #16]

    count++;
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	3301      	adds	r3, #1
 80082ec:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d802      	bhi.n	80082fe <SD_PowerON+0xe6>
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d0cc      	beq.n	8008298 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008304:	4293      	cmp	r3, r2
 8008306:	d902      	bls.n	800830e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008308:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800830c:	e00c      	b.n	8008328 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008314:	2b00      	cmp	r3, #0
 8008316:	d003      	beq.n	8008320 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2201      	movs	r2, #1
 800831c:	645a      	str	r2, [r3, #68]	; 0x44
 800831e:	e002      	b.n	8008326 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2200      	movs	r2, #0
 8008324:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8008326:	2300      	movs	r3, #0
}
 8008328:	4618      	mov	r0, r3
 800832a:	3718      	adds	r7, #24
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}
 8008330:	c1100000 	.word	0xc1100000

08008334 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b084      	sub	sp, #16
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
 800833c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d102      	bne.n	800834a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008344:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008348:	e018      	b.n	800837c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681a      	ldr	r2, [r3, #0]
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008352:	041b      	lsls	r3, r3, #16
 8008354:	4619      	mov	r1, r3
 8008356:	4610      	mov	r0, r2
 8008358:	f001 fc82 	bl	8009c60 <SDMMC_CmdSendStatus>
 800835c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d001      	beq.n	8008368 <SD_SendStatus+0x34>
  {
    return errorstate;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	e009      	b.n	800837c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	2100      	movs	r1, #0
 800836e:	4618      	mov	r0, r3
 8008370:	f001 fa27 	bl	80097c2 <SDIO_GetResponse>
 8008374:	4602      	mov	r2, r0
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800837a:	2300      	movs	r3, #0
}
 800837c:	4618      	mov	r0, r3
 800837e:	3710      	adds	r7, #16
 8008380:	46bd      	mov	sp, r7
 8008382:	bd80      	pop	{r7, pc}

08008384 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b086      	sub	sp, #24
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800838c:	2300      	movs	r3, #0
 800838e:	60fb      	str	r3, [r7, #12]
 8008390:	2300      	movs	r3, #0
 8008392:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	2100      	movs	r1, #0
 800839a:	4618      	mov	r0, r3
 800839c:	f001 fa11 	bl	80097c2 <SDIO_GetResponse>
 80083a0:	4603      	mov	r3, r0
 80083a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083a6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80083aa:	d102      	bne.n	80083b2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80083ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80083b0:	e02f      	b.n	8008412 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80083b2:	f107 030c 	add.w	r3, r7, #12
 80083b6:	4619      	mov	r1, r3
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f000 f879 	bl	80084b0 <SD_FindSCR>
 80083be:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d001      	beq.n	80083ca <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80083c6:	697b      	ldr	r3, [r7, #20]
 80083c8:	e023      	b.n	8008412 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80083ca:	693b      	ldr	r3, [r7, #16]
 80083cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d01c      	beq.n	800840e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681a      	ldr	r2, [r3, #0]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083dc:	041b      	lsls	r3, r3, #16
 80083de:	4619      	mov	r1, r3
 80083e0:	4610      	mov	r0, r2
 80083e2:	f001 fb57 	bl	8009a94 <SDMMC_CmdAppCommand>
 80083e6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d001      	beq.n	80083f2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	e00f      	b.n	8008412 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	2102      	movs	r1, #2
 80083f8:	4618      	mov	r0, r3
 80083fa:	f001 fb90 	bl	8009b1e <SDMMC_CmdBusWidth>
 80083fe:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d001      	beq.n	800840a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	e003      	b.n	8008412 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800840a:	2300      	movs	r3, #0
 800840c:	e001      	b.n	8008412 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800840e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008412:	4618      	mov	r0, r3
 8008414:	3718      	adds	r7, #24
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}

0800841a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800841a:	b580      	push	{r7, lr}
 800841c:	b086      	sub	sp, #24
 800841e:	af00      	add	r7, sp, #0
 8008420:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8008422:	2300      	movs	r3, #0
 8008424:	60fb      	str	r3, [r7, #12]
 8008426:	2300      	movs	r3, #0
 8008428:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	2100      	movs	r1, #0
 8008430:	4618      	mov	r0, r3
 8008432:	f001 f9c6 	bl	80097c2 <SDIO_GetResponse>
 8008436:	4603      	mov	r3, r0
 8008438:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800843c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008440:	d102      	bne.n	8008448 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008442:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008446:	e02f      	b.n	80084a8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008448:	f107 030c 	add.w	r3, r7, #12
 800844c:	4619      	mov	r1, r3
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f000 f82e 	bl	80084b0 <SD_FindSCR>
 8008454:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d001      	beq.n	8008460 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800845c:	697b      	ldr	r3, [r7, #20]
 800845e:	e023      	b.n	80084a8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008460:	693b      	ldr	r3, [r7, #16]
 8008462:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008466:	2b00      	cmp	r3, #0
 8008468:	d01c      	beq.n	80084a4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681a      	ldr	r2, [r3, #0]
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008472:	041b      	lsls	r3, r3, #16
 8008474:	4619      	mov	r1, r3
 8008476:	4610      	mov	r0, r2
 8008478:	f001 fb0c 	bl	8009a94 <SDMMC_CmdAppCommand>
 800847c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d001      	beq.n	8008488 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	e00f      	b.n	80084a8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	2100      	movs	r1, #0
 800848e:	4618      	mov	r0, r3
 8008490:	f001 fb45 	bl	8009b1e <SDMMC_CmdBusWidth>
 8008494:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d001      	beq.n	80084a0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	e003      	b.n	80084a8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80084a0:	2300      	movs	r3, #0
 80084a2:	e001      	b.n	80084a8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80084a4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80084a8:	4618      	mov	r0, r3
 80084aa:	3718      	adds	r7, #24
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bd80      	pop	{r7, pc}

080084b0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80084b0:	b590      	push	{r4, r7, lr}
 80084b2:	b08f      	sub	sp, #60	; 0x3c
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
 80084b8:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80084ba:	f7fa f9a7 	bl	800280c <HAL_GetTick>
 80084be:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80084c0:	2300      	movs	r3, #0
 80084c2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80084c4:	2300      	movs	r3, #0
 80084c6:	60bb      	str	r3, [r7, #8]
 80084c8:	2300      	movs	r3, #0
 80084ca:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	2108      	movs	r1, #8
 80084d6:	4618      	mov	r0, r3
 80084d8:	f001 f9b0 	bl	800983c <SDMMC_CmdBlockLength>
 80084dc:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80084de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d001      	beq.n	80084e8 <SD_FindSCR+0x38>
  {
    return errorstate;
 80084e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084e6:	e0a9      	b.n	800863c <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681a      	ldr	r2, [r3, #0]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084f0:	041b      	lsls	r3, r3, #16
 80084f2:	4619      	mov	r1, r3
 80084f4:	4610      	mov	r0, r2
 80084f6:	f001 facd 	bl	8009a94 <SDMMC_CmdAppCommand>
 80084fa:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80084fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d001      	beq.n	8008506 <SD_FindSCR+0x56>
  {
    return errorstate;
 8008502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008504:	e09a      	b.n	800863c <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008506:	f04f 33ff 	mov.w	r3, #4294967295
 800850a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800850c:	2308      	movs	r3, #8
 800850e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8008510:	2330      	movs	r3, #48	; 0x30
 8008512:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008514:	2302      	movs	r3, #2
 8008516:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008518:	2300      	movs	r3, #0
 800851a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800851c:	2301      	movs	r3, #1
 800851e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f107 0210 	add.w	r2, r7, #16
 8008528:	4611      	mov	r1, r2
 800852a:	4618      	mov	r0, r3
 800852c:	f001 f95b 	bl	80097e6 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4618      	mov	r0, r3
 8008536:	f001 fb14 	bl	8009b62 <SDMMC_CmdSendSCR>
 800853a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800853c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800853e:	2b00      	cmp	r3, #0
 8008540:	d022      	beq.n	8008588 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8008542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008544:	e07a      	b.n	800863c <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800854c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008550:	2b00      	cmp	r3, #0
 8008552:	d00e      	beq.n	8008572 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6819      	ldr	r1, [r3, #0]
 8008558:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800855a:	009b      	lsls	r3, r3, #2
 800855c:	f107 0208 	add.w	r2, r7, #8
 8008560:	18d4      	adds	r4, r2, r3
 8008562:	4608      	mov	r0, r1
 8008564:	f001 f8c0 	bl	80096e8 <SDIO_ReadFIFO>
 8008568:	4603      	mov	r3, r0
 800856a:	6023      	str	r3, [r4, #0]
      index++;
 800856c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800856e:	3301      	adds	r3, #1
 8008570:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8008572:	f7fa f94b 	bl	800280c <HAL_GetTick>
 8008576:	4602      	mov	r2, r0
 8008578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800857a:	1ad3      	subs	r3, r2, r3
 800857c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008580:	d102      	bne.n	8008588 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008582:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008586:	e059      	b.n	800863c <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800858e:	f240 432a 	movw	r3, #1066	; 0x42a
 8008592:	4013      	ands	r3, r2
 8008594:	2b00      	cmp	r3, #0
 8008596:	d0d6      	beq.n	8008546 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800859e:	f003 0308 	and.w	r3, r3, #8
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d005      	beq.n	80085b2 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	2208      	movs	r2, #8
 80085ac:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80085ae:	2308      	movs	r3, #8
 80085b0:	e044      	b.n	800863c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085b8:	f003 0302 	and.w	r3, r3, #2
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d005      	beq.n	80085cc <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	2202      	movs	r2, #2
 80085c6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80085c8:	2302      	movs	r3, #2
 80085ca:	e037      	b.n	800863c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085d2:	f003 0320 	and.w	r3, r3, #32
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d005      	beq.n	80085e6 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	2220      	movs	r2, #32
 80085e0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80085e2:	2320      	movs	r3, #32
 80085e4:	e02a      	b.n	800863c <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f240 523a 	movw	r2, #1338	; 0x53a
 80085ee:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	061a      	lsls	r2, r3, #24
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	021b      	lsls	r3, r3, #8
 80085f8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80085fc:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	0a1b      	lsrs	r3, r3, #8
 8008602:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008606:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	0e1b      	lsrs	r3, r3, #24
 800860c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800860e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008610:	601a      	str	r2, [r3, #0]
    scr++;
 8008612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008614:	3304      	adds	r3, #4
 8008616:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	061a      	lsls	r2, r3, #24
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	021b      	lsls	r3, r3, #8
 8008620:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008624:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	0a1b      	lsrs	r3, r3, #8
 800862a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800862e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	0e1b      	lsrs	r3, r3, #24
 8008634:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008638:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800863a:	2300      	movs	r3, #0
}
 800863c:	4618      	mov	r0, r3
 800863e:	373c      	adds	r7, #60	; 0x3c
 8008640:	46bd      	mov	sp, r7
 8008642:	bd90      	pop	{r4, r7, pc}

08008644 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b086      	sub	sp, #24
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008650:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008656:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d03f      	beq.n	80086de <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800865e:	2300      	movs	r3, #0
 8008660:	617b      	str	r3, [r7, #20]
 8008662:	e033      	b.n	80086cc <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4618      	mov	r0, r3
 800866a:	f001 f83d 	bl	80096e8 <SDIO_ReadFIFO>
 800866e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	b2da      	uxtb	r2, r3
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	3301      	adds	r3, #1
 800867c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800867e:	693b      	ldr	r3, [r7, #16]
 8008680:	3b01      	subs	r3, #1
 8008682:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	0a1b      	lsrs	r3, r3, #8
 8008688:	b2da      	uxtb	r2, r3
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	3301      	adds	r3, #1
 8008692:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	3b01      	subs	r3, #1
 8008698:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800869a:	68bb      	ldr	r3, [r7, #8]
 800869c:	0c1b      	lsrs	r3, r3, #16
 800869e:	b2da      	uxtb	r2, r3
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	701a      	strb	r2, [r3, #0]
      tmp++;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	3301      	adds	r3, #1
 80086a8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	3b01      	subs	r3, #1
 80086ae:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	0e1b      	lsrs	r3, r3, #24
 80086b4:	b2da      	uxtb	r2, r3
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	701a      	strb	r2, [r3, #0]
      tmp++;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	3301      	adds	r3, #1
 80086be:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	3b01      	subs	r3, #1
 80086c4:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	3301      	adds	r3, #1
 80086ca:	617b      	str	r3, [r7, #20]
 80086cc:	697b      	ldr	r3, [r7, #20]
 80086ce:	2b07      	cmp	r3, #7
 80086d0:	d9c8      	bls.n	8008664 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	68fa      	ldr	r2, [r7, #12]
 80086d6:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	693a      	ldr	r2, [r7, #16]
 80086dc:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80086de:	bf00      	nop
 80086e0:	3718      	adds	r7, #24
 80086e2:	46bd      	mov	sp, r7
 80086e4:	bd80      	pop	{r7, pc}

080086e6 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80086e6:	b580      	push	{r7, lr}
 80086e8:	b086      	sub	sp, #24
 80086ea:	af00      	add	r7, sp, #0
 80086ec:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6a1b      	ldr	r3, [r3, #32]
 80086f2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086f8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80086fa:	693b      	ldr	r3, [r7, #16]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d043      	beq.n	8008788 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008700:	2300      	movs	r3, #0
 8008702:	617b      	str	r3, [r7, #20]
 8008704:	e037      	b.n	8008776 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	781b      	ldrb	r3, [r3, #0]
 800870a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	3301      	adds	r3, #1
 8008710:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	3b01      	subs	r3, #1
 8008716:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	021a      	lsls	r2, r3, #8
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	4313      	orrs	r3, r2
 8008722:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	3301      	adds	r3, #1
 8008728:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	3b01      	subs	r3, #1
 800872e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	781b      	ldrb	r3, [r3, #0]
 8008734:	041a      	lsls	r2, r3, #16
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	4313      	orrs	r3, r2
 800873a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	3301      	adds	r3, #1
 8008740:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008742:	693b      	ldr	r3, [r7, #16]
 8008744:	3b01      	subs	r3, #1
 8008746:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	781b      	ldrb	r3, [r3, #0]
 800874c:	061a      	lsls	r2, r3, #24
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	4313      	orrs	r3, r2
 8008752:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	3301      	adds	r3, #1
 8008758:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	3b01      	subs	r3, #1
 800875e:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f107 0208 	add.w	r2, r7, #8
 8008768:	4611      	mov	r1, r2
 800876a:	4618      	mov	r0, r3
 800876c:	f000 ffc8 	bl	8009700 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008770:	697b      	ldr	r3, [r7, #20]
 8008772:	3301      	adds	r3, #1
 8008774:	617b      	str	r3, [r7, #20]
 8008776:	697b      	ldr	r3, [r7, #20]
 8008778:	2b07      	cmp	r3, #7
 800877a:	d9c4      	bls.n	8008706 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	68fa      	ldr	r2, [r7, #12]
 8008780:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	693a      	ldr	r2, [r7, #16]
 8008786:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8008788:	bf00      	nop
 800878a:	3718      	adds	r7, #24
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}

08008790 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b082      	sub	sp, #8
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d101      	bne.n	80087a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800879e:	2301      	movs	r3, #1
 80087a0:	e07b      	b.n	800889a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d108      	bne.n	80087bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	685b      	ldr	r3, [r3, #4]
 80087ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80087b2:	d009      	beq.n	80087c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2200      	movs	r2, #0
 80087b8:	61da      	str	r2, [r3, #28]
 80087ba:	e005      	b.n	80087c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2200      	movs	r2, #0
 80087c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2200      	movs	r2, #0
 80087c6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2200      	movs	r2, #0
 80087cc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80087d4:	b2db      	uxtb	r3, r3
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d106      	bne.n	80087e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2200      	movs	r2, #0
 80087de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	f7f9 fc04 	bl	8001ff0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2202      	movs	r2, #2
 80087ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	681a      	ldr	r2, [r3, #0]
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80087fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	685b      	ldr	r3, [r3, #4]
 8008804:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	689b      	ldr	r3, [r3, #8]
 800880c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008810:	431a      	orrs	r2, r3
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	68db      	ldr	r3, [r3, #12]
 8008816:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800881a:	431a      	orrs	r2, r3
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	691b      	ldr	r3, [r3, #16]
 8008820:	f003 0302 	and.w	r3, r3, #2
 8008824:	431a      	orrs	r2, r3
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	695b      	ldr	r3, [r3, #20]
 800882a:	f003 0301 	and.w	r3, r3, #1
 800882e:	431a      	orrs	r2, r3
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	699b      	ldr	r3, [r3, #24]
 8008834:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008838:	431a      	orrs	r2, r3
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	69db      	ldr	r3, [r3, #28]
 800883e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008842:	431a      	orrs	r2, r3
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6a1b      	ldr	r3, [r3, #32]
 8008848:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800884c:	ea42 0103 	orr.w	r1, r2, r3
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008854:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	430a      	orrs	r2, r1
 800885e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	699b      	ldr	r3, [r3, #24]
 8008864:	0c1b      	lsrs	r3, r3, #16
 8008866:	f003 0104 	and.w	r1, r3, #4
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800886e:	f003 0210 	and.w	r2, r3, #16
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	430a      	orrs	r2, r1
 8008878:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	69da      	ldr	r2, [r3, #28]
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008888:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2200      	movs	r2, #0
 800888e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2201      	movs	r2, #1
 8008894:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008898:	2300      	movs	r3, #0
}
 800889a:	4618      	mov	r0, r3
 800889c:	3708      	adds	r7, #8
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
	...

080088a4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b088      	sub	sp, #32
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	685b      	ldr	r3, [r3, #4]
 80088b2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	689b      	ldr	r3, [r3, #8]
 80088ba:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80088bc:	69bb      	ldr	r3, [r7, #24]
 80088be:	099b      	lsrs	r3, r3, #6
 80088c0:	f003 0301 	and.w	r3, r3, #1
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d10f      	bne.n	80088e8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80088c8:	69bb      	ldr	r3, [r7, #24]
 80088ca:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d00a      	beq.n	80088e8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80088d2:	69fb      	ldr	r3, [r7, #28]
 80088d4:	099b      	lsrs	r3, r3, #6
 80088d6:	f003 0301 	and.w	r3, r3, #1
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d004      	beq.n	80088e8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	4798      	blx	r3
    return;
 80088e6:	e0d8      	b.n	8008a9a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80088e8:	69bb      	ldr	r3, [r7, #24]
 80088ea:	085b      	lsrs	r3, r3, #1
 80088ec:	f003 0301 	and.w	r3, r3, #1
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d00a      	beq.n	800890a <HAL_SPI_IRQHandler+0x66>
 80088f4:	69fb      	ldr	r3, [r7, #28]
 80088f6:	09db      	lsrs	r3, r3, #7
 80088f8:	f003 0301 	and.w	r3, r3, #1
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d004      	beq.n	800890a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	4798      	blx	r3
    return;
 8008908:	e0c7      	b.n	8008a9a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800890a:	69bb      	ldr	r3, [r7, #24]
 800890c:	095b      	lsrs	r3, r3, #5
 800890e:	f003 0301 	and.w	r3, r3, #1
 8008912:	2b00      	cmp	r3, #0
 8008914:	d10c      	bne.n	8008930 <HAL_SPI_IRQHandler+0x8c>
 8008916:	69bb      	ldr	r3, [r7, #24]
 8008918:	099b      	lsrs	r3, r3, #6
 800891a:	f003 0301 	and.w	r3, r3, #1
 800891e:	2b00      	cmp	r3, #0
 8008920:	d106      	bne.n	8008930 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008922:	69bb      	ldr	r3, [r7, #24]
 8008924:	0a1b      	lsrs	r3, r3, #8
 8008926:	f003 0301 	and.w	r3, r3, #1
 800892a:	2b00      	cmp	r3, #0
 800892c:	f000 80b5 	beq.w	8008a9a <HAL_SPI_IRQHandler+0x1f6>
 8008930:	69fb      	ldr	r3, [r7, #28]
 8008932:	095b      	lsrs	r3, r3, #5
 8008934:	f003 0301 	and.w	r3, r3, #1
 8008938:	2b00      	cmp	r3, #0
 800893a:	f000 80ae 	beq.w	8008a9a <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800893e:	69bb      	ldr	r3, [r7, #24]
 8008940:	099b      	lsrs	r3, r3, #6
 8008942:	f003 0301 	and.w	r3, r3, #1
 8008946:	2b00      	cmp	r3, #0
 8008948:	d023      	beq.n	8008992 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008950:	b2db      	uxtb	r3, r3
 8008952:	2b03      	cmp	r3, #3
 8008954:	d011      	beq.n	800897a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800895a:	f043 0204 	orr.w	r2, r3, #4
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008962:	2300      	movs	r3, #0
 8008964:	617b      	str	r3, [r7, #20]
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	68db      	ldr	r3, [r3, #12]
 800896c:	617b      	str	r3, [r7, #20]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	689b      	ldr	r3, [r3, #8]
 8008974:	617b      	str	r3, [r7, #20]
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	e00b      	b.n	8008992 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800897a:	2300      	movs	r3, #0
 800897c:	613b      	str	r3, [r7, #16]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	68db      	ldr	r3, [r3, #12]
 8008984:	613b      	str	r3, [r7, #16]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	689b      	ldr	r3, [r3, #8]
 800898c:	613b      	str	r3, [r7, #16]
 800898e:	693b      	ldr	r3, [r7, #16]
        return;
 8008990:	e083      	b.n	8008a9a <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008992:	69bb      	ldr	r3, [r7, #24]
 8008994:	095b      	lsrs	r3, r3, #5
 8008996:	f003 0301 	and.w	r3, r3, #1
 800899a:	2b00      	cmp	r3, #0
 800899c:	d014      	beq.n	80089c8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089a2:	f043 0201 	orr.w	r2, r3, #1
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80089aa:	2300      	movs	r3, #0
 80089ac:	60fb      	str	r3, [r7, #12]
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	60fb      	str	r3, [r7, #12]
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	681a      	ldr	r2, [r3, #0]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80089c4:	601a      	str	r2, [r3, #0]
 80089c6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80089c8:	69bb      	ldr	r3, [r7, #24]
 80089ca:	0a1b      	lsrs	r3, r3, #8
 80089cc:	f003 0301 	and.w	r3, r3, #1
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d00c      	beq.n	80089ee <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089d8:	f043 0208 	orr.w	r2, r3, #8
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80089e0:	2300      	movs	r3, #0
 80089e2:	60bb      	str	r3, [r7, #8]
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	689b      	ldr	r3, [r3, #8]
 80089ea:	60bb      	str	r3, [r7, #8]
 80089ec:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d050      	beq.n	8008a98 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	685a      	ldr	r2, [r3, #4]
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008a04:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2201      	movs	r2, #1
 8008a0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008a0e:	69fb      	ldr	r3, [r7, #28]
 8008a10:	f003 0302 	and.w	r3, r3, #2
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d104      	bne.n	8008a22 <HAL_SPI_IRQHandler+0x17e>
 8008a18:	69fb      	ldr	r3, [r7, #28]
 8008a1a:	f003 0301 	and.w	r3, r3, #1
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d034      	beq.n	8008a8c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	685a      	ldr	r2, [r3, #4]
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f022 0203 	bic.w	r2, r2, #3
 8008a30:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d011      	beq.n	8008a5e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a3e:	4a18      	ldr	r2, [pc, #96]	; (8008aa0 <HAL_SPI_IRQHandler+0x1fc>)
 8008a40:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a46:	4618      	mov	r0, r3
 8008a48:	f7fb fc92 	bl	8004370 <HAL_DMA_Abort_IT>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d005      	beq.n	8008a5e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a56:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d016      	beq.n	8008a94 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a6a:	4a0d      	ldr	r2, [pc, #52]	; (8008aa0 <HAL_SPI_IRQHandler+0x1fc>)
 8008a6c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a72:	4618      	mov	r0, r3
 8008a74:	f7fb fc7c 	bl	8004370 <HAL_DMA_Abort_IT>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d00a      	beq.n	8008a94 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a82:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8008a8a:	e003      	b.n	8008a94 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f000 f809 	bl	8008aa4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008a92:	e000      	b.n	8008a96 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8008a94:	bf00      	nop
    return;
 8008a96:	bf00      	nop
 8008a98:	bf00      	nop
  }
}
 8008a9a:	3720      	adds	r7, #32
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}
 8008aa0:	08008ab7 	.word	0x08008ab7

08008aa4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	b083      	sub	sp, #12
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008aac:	bf00      	nop
 8008aae:	370c      	adds	r7, #12
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	bc80      	pop	{r7}
 8008ab4:	4770      	bx	lr

08008ab6 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ab6:	b580      	push	{r7, lr}
 8008ab8:	b084      	sub	sp, #16
 8008aba:	af00      	add	r7, sp, #0
 8008abc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ac2:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	2200      	movs	r2, #0
 8008ace:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008ad0:	68f8      	ldr	r0, [r7, #12]
 8008ad2:	f7ff ffe7 	bl	8008aa4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008ad6:	bf00      	nop
 8008ad8:	3710      	adds	r7, #16
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}

08008ade <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008ade:	b580      	push	{r7, lr}
 8008ae0:	b086      	sub	sp, #24
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	6078      	str	r0, [r7, #4]
 8008ae6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d101      	bne.n	8008af2 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008aee:	2301      	movs	r3, #1
 8008af0:	e097      	b.n	8008c22 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008af8:	b2db      	uxtb	r3, r3
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d106      	bne.n	8008b0c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2200      	movs	r2, #0
 8008b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	f7f9 fb46 	bl	8002198 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2202      	movs	r2, #2
 8008b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	689b      	ldr	r3, [r3, #8]
 8008b1a:	687a      	ldr	r2, [r7, #4]
 8008b1c:	6812      	ldr	r2, [r2, #0]
 8008b1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008b22:	f023 0307 	bic.w	r3, r3, #7
 8008b26:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681a      	ldr	r2, [r3, #0]
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	3304      	adds	r3, #4
 8008b30:	4619      	mov	r1, r3
 8008b32:	4610      	mov	r0, r2
 8008b34:	f000 f906 	bl	8008d44 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	689b      	ldr	r3, [r3, #8]
 8008b3e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	699b      	ldr	r3, [r3, #24]
 8008b46:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	6a1b      	ldr	r3, [r3, #32]
 8008b4e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	697a      	ldr	r2, [r7, #20]
 8008b56:	4313      	orrs	r3, r2
 8008b58:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008b5a:	693b      	ldr	r3, [r7, #16]
 8008b5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b60:	f023 0303 	bic.w	r3, r3, #3
 8008b64:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	689a      	ldr	r2, [r3, #8]
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	699b      	ldr	r3, [r3, #24]
 8008b6e:	021b      	lsls	r3, r3, #8
 8008b70:	4313      	orrs	r3, r2
 8008b72:	693a      	ldr	r2, [r7, #16]
 8008b74:	4313      	orrs	r3, r2
 8008b76:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008b78:	693b      	ldr	r3, [r7, #16]
 8008b7a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008b7e:	f023 030c 	bic.w	r3, r3, #12
 8008b82:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008b8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008b8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	68da      	ldr	r2, [r3, #12]
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	69db      	ldr	r3, [r3, #28]
 8008b98:	021b      	lsls	r3, r3, #8
 8008b9a:	4313      	orrs	r3, r2
 8008b9c:	693a      	ldr	r2, [r7, #16]
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	691b      	ldr	r3, [r3, #16]
 8008ba6:	011a      	lsls	r2, r3, #4
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	6a1b      	ldr	r3, [r3, #32]
 8008bac:	031b      	lsls	r3, r3, #12
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	693a      	ldr	r2, [r7, #16]
 8008bb2:	4313      	orrs	r3, r2
 8008bb4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008bbc:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008bc4:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	685a      	ldr	r2, [r3, #4]
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	695b      	ldr	r3, [r3, #20]
 8008bce:	011b      	lsls	r3, r3, #4
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	68fa      	ldr	r2, [r7, #12]
 8008bd4:	4313      	orrs	r3, r2
 8008bd6:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	697a      	ldr	r2, [r7, #20]
 8008bde:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	693a      	ldr	r2, [r7, #16]
 8008be6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	68fa      	ldr	r2, [r7, #12]
 8008bee:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2201      	movs	r2, #1
 8008bfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2201      	movs	r2, #1
 8008c04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2201      	movs	r2, #1
 8008c14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c20:	2300      	movs	r3, #0
}
 8008c22:	4618      	mov	r0, r3
 8008c24:	3718      	adds	r7, #24
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}

08008c2a <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008c2a:	b580      	push	{r7, lr}
 8008c2c:	b084      	sub	sp, #16
 8008c2e:	af00      	add	r7, sp, #0
 8008c30:	6078      	str	r0, [r7, #4]
 8008c32:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008c3a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008c42:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008c4a:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008c52:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d110      	bne.n	8008c7c <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008c5a:	7bfb      	ldrb	r3, [r7, #15]
 8008c5c:	2b01      	cmp	r3, #1
 8008c5e:	d102      	bne.n	8008c66 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008c60:	7b7b      	ldrb	r3, [r7, #13]
 8008c62:	2b01      	cmp	r3, #1
 8008c64:	d001      	beq.n	8008c6a <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008c66:	2301      	movs	r3, #1
 8008c68:	e068      	b.n	8008d3c <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2202      	movs	r2, #2
 8008c6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2202      	movs	r2, #2
 8008c76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008c7a:	e031      	b.n	8008ce0 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	2b04      	cmp	r3, #4
 8008c80:	d110      	bne.n	8008ca4 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008c82:	7bbb      	ldrb	r3, [r7, #14]
 8008c84:	2b01      	cmp	r3, #1
 8008c86:	d102      	bne.n	8008c8e <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008c88:	7b3b      	ldrb	r3, [r7, #12]
 8008c8a:	2b01      	cmp	r3, #1
 8008c8c:	d001      	beq.n	8008c92 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008c8e:	2301      	movs	r3, #1
 8008c90:	e054      	b.n	8008d3c <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2202      	movs	r2, #2
 8008c96:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2202      	movs	r2, #2
 8008c9e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008ca2:	e01d      	b.n	8008ce0 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ca4:	7bfb      	ldrb	r3, [r7, #15]
 8008ca6:	2b01      	cmp	r3, #1
 8008ca8:	d108      	bne.n	8008cbc <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008caa:	7bbb      	ldrb	r3, [r7, #14]
 8008cac:	2b01      	cmp	r3, #1
 8008cae:	d105      	bne.n	8008cbc <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008cb0:	7b7b      	ldrb	r3, [r7, #13]
 8008cb2:	2b01      	cmp	r3, #1
 8008cb4:	d102      	bne.n	8008cbc <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008cb6:	7b3b      	ldrb	r3, [r7, #12]
 8008cb8:	2b01      	cmp	r3, #1
 8008cba:	d001      	beq.n	8008cc0 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	e03d      	b.n	8008d3c <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2202      	movs	r2, #2
 8008cc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2202      	movs	r2, #2
 8008ccc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2202      	movs	r2, #2
 8008cd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2202      	movs	r2, #2
 8008cdc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d002      	beq.n	8008cec <HAL_TIM_Encoder_Start+0xc2>
 8008ce6:	2b04      	cmp	r3, #4
 8008ce8:	d008      	beq.n	8008cfc <HAL_TIM_Encoder_Start+0xd2>
 8008cea:	e00f      	b.n	8008d0c <HAL_TIM_Encoder_Start+0xe2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	2201      	movs	r2, #1
 8008cf2:	2100      	movs	r1, #0
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	f000 f8c3 	bl	8008e80 <TIM_CCxChannelCmd>
      break;
 8008cfa:	e016      	b.n	8008d2a <HAL_TIM_Encoder_Start+0x100>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	2201      	movs	r2, #1
 8008d02:	2104      	movs	r1, #4
 8008d04:	4618      	mov	r0, r3
 8008d06:	f000 f8bb 	bl	8008e80 <TIM_CCxChannelCmd>
      break;
 8008d0a:	e00e      	b.n	8008d2a <HAL_TIM_Encoder_Start+0x100>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	2201      	movs	r2, #1
 8008d12:	2100      	movs	r1, #0
 8008d14:	4618      	mov	r0, r3
 8008d16:	f000 f8b3 	bl	8008e80 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	2201      	movs	r2, #1
 8008d20:	2104      	movs	r1, #4
 8008d22:	4618      	mov	r0, r3
 8008d24:	f000 f8ac 	bl	8008e80 <TIM_CCxChannelCmd>
      break;
 8008d28:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	681a      	ldr	r2, [r3, #0]
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f042 0201 	orr.w	r2, r2, #1
 8008d38:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008d3a:	2300      	movs	r3, #0
}
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	3710      	adds	r7, #16
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}

08008d44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b085      	sub	sp, #20
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
 8008d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	4a3f      	ldr	r2, [pc, #252]	; (8008e54 <TIM_Base_SetConfig+0x110>)
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d013      	beq.n	8008d84 <TIM_Base_SetConfig+0x40>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d62:	d00f      	beq.n	8008d84 <TIM_Base_SetConfig+0x40>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	4a3c      	ldr	r2, [pc, #240]	; (8008e58 <TIM_Base_SetConfig+0x114>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d00b      	beq.n	8008d84 <TIM_Base_SetConfig+0x40>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	4a3b      	ldr	r2, [pc, #236]	; (8008e5c <TIM_Base_SetConfig+0x118>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d007      	beq.n	8008d84 <TIM_Base_SetConfig+0x40>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	4a3a      	ldr	r2, [pc, #232]	; (8008e60 <TIM_Base_SetConfig+0x11c>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d003      	beq.n	8008d84 <TIM_Base_SetConfig+0x40>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	4a39      	ldr	r2, [pc, #228]	; (8008e64 <TIM_Base_SetConfig+0x120>)
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d108      	bne.n	8008d96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	685b      	ldr	r3, [r3, #4]
 8008d90:	68fa      	ldr	r2, [r7, #12]
 8008d92:	4313      	orrs	r3, r2
 8008d94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	4a2e      	ldr	r2, [pc, #184]	; (8008e54 <TIM_Base_SetConfig+0x110>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d02b      	beq.n	8008df6 <TIM_Base_SetConfig+0xb2>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008da4:	d027      	beq.n	8008df6 <TIM_Base_SetConfig+0xb2>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	4a2b      	ldr	r2, [pc, #172]	; (8008e58 <TIM_Base_SetConfig+0x114>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d023      	beq.n	8008df6 <TIM_Base_SetConfig+0xb2>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	4a2a      	ldr	r2, [pc, #168]	; (8008e5c <TIM_Base_SetConfig+0x118>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d01f      	beq.n	8008df6 <TIM_Base_SetConfig+0xb2>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	4a29      	ldr	r2, [pc, #164]	; (8008e60 <TIM_Base_SetConfig+0x11c>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d01b      	beq.n	8008df6 <TIM_Base_SetConfig+0xb2>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	4a28      	ldr	r2, [pc, #160]	; (8008e64 <TIM_Base_SetConfig+0x120>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d017      	beq.n	8008df6 <TIM_Base_SetConfig+0xb2>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	4a27      	ldr	r2, [pc, #156]	; (8008e68 <TIM_Base_SetConfig+0x124>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d013      	beq.n	8008df6 <TIM_Base_SetConfig+0xb2>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	4a26      	ldr	r2, [pc, #152]	; (8008e6c <TIM_Base_SetConfig+0x128>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d00f      	beq.n	8008df6 <TIM_Base_SetConfig+0xb2>
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	4a25      	ldr	r2, [pc, #148]	; (8008e70 <TIM_Base_SetConfig+0x12c>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d00b      	beq.n	8008df6 <TIM_Base_SetConfig+0xb2>
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	4a24      	ldr	r2, [pc, #144]	; (8008e74 <TIM_Base_SetConfig+0x130>)
 8008de2:	4293      	cmp	r3, r2
 8008de4:	d007      	beq.n	8008df6 <TIM_Base_SetConfig+0xb2>
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	4a23      	ldr	r2, [pc, #140]	; (8008e78 <TIM_Base_SetConfig+0x134>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d003      	beq.n	8008df6 <TIM_Base_SetConfig+0xb2>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	4a22      	ldr	r2, [pc, #136]	; (8008e7c <TIM_Base_SetConfig+0x138>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d108      	bne.n	8008e08 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008dfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	68db      	ldr	r3, [r3, #12]
 8008e02:	68fa      	ldr	r2, [r7, #12]
 8008e04:	4313      	orrs	r3, r2
 8008e06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	695b      	ldr	r3, [r3, #20]
 8008e12:	4313      	orrs	r3, r2
 8008e14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	68fa      	ldr	r2, [r7, #12]
 8008e1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	689a      	ldr	r2, [r3, #8]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	681a      	ldr	r2, [r3, #0]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	4a09      	ldr	r2, [pc, #36]	; (8008e54 <TIM_Base_SetConfig+0x110>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d003      	beq.n	8008e3c <TIM_Base_SetConfig+0xf8>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	4a0b      	ldr	r2, [pc, #44]	; (8008e64 <TIM_Base_SetConfig+0x120>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d103      	bne.n	8008e44 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	691a      	ldr	r2, [r3, #16]
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2201      	movs	r2, #1
 8008e48:	615a      	str	r2, [r3, #20]
}
 8008e4a:	bf00      	nop
 8008e4c:	3714      	adds	r7, #20
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bc80      	pop	{r7}
 8008e52:	4770      	bx	lr
 8008e54:	40010000 	.word	0x40010000
 8008e58:	40000400 	.word	0x40000400
 8008e5c:	40000800 	.word	0x40000800
 8008e60:	40000c00 	.word	0x40000c00
 8008e64:	40010400 	.word	0x40010400
 8008e68:	40014000 	.word	0x40014000
 8008e6c:	40014400 	.word	0x40014400
 8008e70:	40014800 	.word	0x40014800
 8008e74:	40001800 	.word	0x40001800
 8008e78:	40001c00 	.word	0x40001c00
 8008e7c:	40002000 	.word	0x40002000

08008e80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b087      	sub	sp, #28
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	60f8      	str	r0, [r7, #12]
 8008e88:	60b9      	str	r1, [r7, #8]
 8008e8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	f003 031f 	and.w	r3, r3, #31
 8008e92:	2201      	movs	r2, #1
 8008e94:	fa02 f303 	lsl.w	r3, r2, r3
 8008e98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	6a1a      	ldr	r2, [r3, #32]
 8008e9e:	697b      	ldr	r3, [r7, #20]
 8008ea0:	43db      	mvns	r3, r3
 8008ea2:	401a      	ands	r2, r3
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	6a1a      	ldr	r2, [r3, #32]
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	f003 031f 	and.w	r3, r3, #31
 8008eb2:	6879      	ldr	r1, [r7, #4]
 8008eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8008eb8:	431a      	orrs	r2, r3
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	621a      	str	r2, [r3, #32]
}
 8008ebe:	bf00      	nop
 8008ec0:	371c      	adds	r7, #28
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bc80      	pop	{r7}
 8008ec6:	4770      	bx	lr

08008ec8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008ec8:	b480      	push	{r7}
 8008eca:	b085      	sub	sp, #20
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
 8008ed0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	d101      	bne.n	8008ee0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008edc:	2302      	movs	r3, #2
 8008ede:	e05a      	b.n	8008f96 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2201      	movs	r2, #1
 8008ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2202      	movs	r2, #2
 8008eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	685b      	ldr	r3, [r3, #4]
 8008ef6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	689b      	ldr	r3, [r3, #8]
 8008efe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	68fa      	ldr	r2, [r7, #12]
 8008f0e:	4313      	orrs	r3, r2
 8008f10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	68fa      	ldr	r2, [r7, #12]
 8008f18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	4a20      	ldr	r2, [pc, #128]	; (8008fa0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008f20:	4293      	cmp	r3, r2
 8008f22:	d022      	beq.n	8008f6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f2c:	d01d      	beq.n	8008f6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	4a1c      	ldr	r2, [pc, #112]	; (8008fa4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008f34:	4293      	cmp	r3, r2
 8008f36:	d018      	beq.n	8008f6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	4a1a      	ldr	r2, [pc, #104]	; (8008fa8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d013      	beq.n	8008f6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4a19      	ldr	r2, [pc, #100]	; (8008fac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d00e      	beq.n	8008f6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	4a17      	ldr	r2, [pc, #92]	; (8008fb0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d009      	beq.n	8008f6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	4a16      	ldr	r2, [pc, #88]	; (8008fb4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d004      	beq.n	8008f6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	4a14      	ldr	r2, [pc, #80]	; (8008fb8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d10c      	bne.n	8008f84 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008f70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	685b      	ldr	r3, [r3, #4]
 8008f76:	68ba      	ldr	r2, [r7, #8]
 8008f78:	4313      	orrs	r3, r2
 8008f7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	68ba      	ldr	r2, [r7, #8]
 8008f82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2201      	movs	r2, #1
 8008f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008f94:	2300      	movs	r3, #0
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3714      	adds	r7, #20
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bc80      	pop	{r7}
 8008f9e:	4770      	bx	lr
 8008fa0:	40010000 	.word	0x40010000
 8008fa4:	40000400 	.word	0x40000400
 8008fa8:	40000800 	.word	0x40000800
 8008fac:	40000c00 	.word	0x40000c00
 8008fb0:	40010400 	.word	0x40010400
 8008fb4:	40014000 	.word	0x40014000
 8008fb8:	40001800 	.word	0x40001800

08008fbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b082      	sub	sp, #8
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d101      	bne.n	8008fce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008fca:	2301      	movs	r3, #1
 8008fcc:	e03f      	b.n	800904e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008fd4:	b2db      	uxtb	r3, r3
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d106      	bne.n	8008fe8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f7f9 f920 	bl	8002228 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2224      	movs	r2, #36	; 0x24
 8008fec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	68da      	ldr	r2, [r3, #12]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008ffe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f000 fa5d 	bl	80094c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	691a      	ldr	r2, [r3, #16]
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009014:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	695a      	ldr	r2, [r3, #20]
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009024:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	68da      	ldr	r2, [r3, #12]
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009034:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2200      	movs	r2, #0
 800903a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2220      	movs	r2, #32
 8009040:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2220      	movs	r2, #32
 8009048:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800904c:	2300      	movs	r3, #0
}
 800904e:	4618      	mov	r0, r3
 8009050:	3708      	adds	r7, #8
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
	...

08009058 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b088      	sub	sp, #32
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	68db      	ldr	r3, [r3, #12]
 800906e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	695b      	ldr	r3, [r3, #20]
 8009076:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8009078:	2300      	movs	r3, #0
 800907a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800907c:	2300      	movs	r3, #0
 800907e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009080:	69fb      	ldr	r3, [r7, #28]
 8009082:	f003 030f 	and.w	r3, r3, #15
 8009086:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8009088:	693b      	ldr	r3, [r7, #16]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d10d      	bne.n	80090aa <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800908e:	69fb      	ldr	r3, [r7, #28]
 8009090:	f003 0320 	and.w	r3, r3, #32
 8009094:	2b00      	cmp	r3, #0
 8009096:	d008      	beq.n	80090aa <HAL_UART_IRQHandler+0x52>
 8009098:	69bb      	ldr	r3, [r7, #24]
 800909a:	f003 0320 	and.w	r3, r3, #32
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d003      	beq.n	80090aa <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80090a2:	6878      	ldr	r0, [r7, #4]
 80090a4:	f000 f98b 	bl	80093be <UART_Receive_IT>
      return;
 80090a8:	e0d1      	b.n	800924e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	f000 80b0 	beq.w	8009212 <HAL_UART_IRQHandler+0x1ba>
 80090b2:	697b      	ldr	r3, [r7, #20]
 80090b4:	f003 0301 	and.w	r3, r3, #1
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d105      	bne.n	80090c8 <HAL_UART_IRQHandler+0x70>
 80090bc:	69bb      	ldr	r3, [r7, #24]
 80090be:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	f000 80a5 	beq.w	8009212 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80090c8:	69fb      	ldr	r3, [r7, #28]
 80090ca:	f003 0301 	and.w	r3, r3, #1
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d00a      	beq.n	80090e8 <HAL_UART_IRQHandler+0x90>
 80090d2:	69bb      	ldr	r3, [r7, #24]
 80090d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d005      	beq.n	80090e8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090e0:	f043 0201 	orr.w	r2, r3, #1
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80090e8:	69fb      	ldr	r3, [r7, #28]
 80090ea:	f003 0304 	and.w	r3, r3, #4
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d00a      	beq.n	8009108 <HAL_UART_IRQHandler+0xb0>
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	f003 0301 	and.w	r3, r3, #1
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d005      	beq.n	8009108 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009100:	f043 0202 	orr.w	r2, r3, #2
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009108:	69fb      	ldr	r3, [r7, #28]
 800910a:	f003 0302 	and.w	r3, r3, #2
 800910e:	2b00      	cmp	r3, #0
 8009110:	d00a      	beq.n	8009128 <HAL_UART_IRQHandler+0xd0>
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	f003 0301 	and.w	r3, r3, #1
 8009118:	2b00      	cmp	r3, #0
 800911a:	d005      	beq.n	8009128 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009120:	f043 0204 	orr.w	r2, r3, #4
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009128:	69fb      	ldr	r3, [r7, #28]
 800912a:	f003 0308 	and.w	r3, r3, #8
 800912e:	2b00      	cmp	r3, #0
 8009130:	d00f      	beq.n	8009152 <HAL_UART_IRQHandler+0xfa>
 8009132:	69bb      	ldr	r3, [r7, #24]
 8009134:	f003 0320 	and.w	r3, r3, #32
 8009138:	2b00      	cmp	r3, #0
 800913a:	d104      	bne.n	8009146 <HAL_UART_IRQHandler+0xee>
 800913c:	697b      	ldr	r3, [r7, #20]
 800913e:	f003 0301 	and.w	r3, r3, #1
 8009142:	2b00      	cmp	r3, #0
 8009144:	d005      	beq.n	8009152 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800914a:	f043 0208 	orr.w	r2, r3, #8
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009156:	2b00      	cmp	r3, #0
 8009158:	d078      	beq.n	800924c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800915a:	69fb      	ldr	r3, [r7, #28]
 800915c:	f003 0320 	and.w	r3, r3, #32
 8009160:	2b00      	cmp	r3, #0
 8009162:	d007      	beq.n	8009174 <HAL_UART_IRQHandler+0x11c>
 8009164:	69bb      	ldr	r3, [r7, #24]
 8009166:	f003 0320 	and.w	r3, r3, #32
 800916a:	2b00      	cmp	r3, #0
 800916c:	d002      	beq.n	8009174 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f000 f925 	bl	80093be <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	695b      	ldr	r3, [r3, #20]
 800917a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800917e:	2b40      	cmp	r3, #64	; 0x40
 8009180:	bf0c      	ite	eq
 8009182:	2301      	moveq	r3, #1
 8009184:	2300      	movne	r3, #0
 8009186:	b2db      	uxtb	r3, r3
 8009188:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800918e:	f003 0308 	and.w	r3, r3, #8
 8009192:	2b00      	cmp	r3, #0
 8009194:	d102      	bne.n	800919c <HAL_UART_IRQHandler+0x144>
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d031      	beq.n	8009200 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800919c:	6878      	ldr	r0, [r7, #4]
 800919e:	f000 f876 	bl	800928e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	695b      	ldr	r3, [r3, #20]
 80091a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091ac:	2b40      	cmp	r3, #64	; 0x40
 80091ae:	d123      	bne.n	80091f8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	695a      	ldr	r2, [r3, #20]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80091be:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d013      	beq.n	80091f0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091cc:	4a21      	ldr	r2, [pc, #132]	; (8009254 <HAL_UART_IRQHandler+0x1fc>)
 80091ce:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091d4:	4618      	mov	r0, r3
 80091d6:	f7fb f8cb 	bl	8004370 <HAL_DMA_Abort_IT>
 80091da:	4603      	mov	r3, r0
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d016      	beq.n	800920e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091e6:	687a      	ldr	r2, [r7, #4]
 80091e8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80091ea:	4610      	mov	r0, r2
 80091ec:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091ee:	e00e      	b.n	800920e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f000 f843 	bl	800927c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091f6:	e00a      	b.n	800920e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f000 f83f 	bl	800927c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091fe:	e006      	b.n	800920e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009200:	6878      	ldr	r0, [r7, #4]
 8009202:	f000 f83b 	bl	800927c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2200      	movs	r2, #0
 800920a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800920c:	e01e      	b.n	800924c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800920e:	bf00      	nop
    return;
 8009210:	e01c      	b.n	800924c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009212:	69fb      	ldr	r3, [r7, #28]
 8009214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009218:	2b00      	cmp	r3, #0
 800921a:	d008      	beq.n	800922e <HAL_UART_IRQHandler+0x1d6>
 800921c:	69bb      	ldr	r3, [r7, #24]
 800921e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009222:	2b00      	cmp	r3, #0
 8009224:	d003      	beq.n	800922e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f000 f862 	bl	80092f0 <UART_Transmit_IT>
    return;
 800922c:	e00f      	b.n	800924e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800922e:	69fb      	ldr	r3, [r7, #28]
 8009230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009234:	2b00      	cmp	r3, #0
 8009236:	d00a      	beq.n	800924e <HAL_UART_IRQHandler+0x1f6>
 8009238:	69bb      	ldr	r3, [r7, #24]
 800923a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800923e:	2b00      	cmp	r3, #0
 8009240:	d005      	beq.n	800924e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f000 f8a3 	bl	800938e <UART_EndTransmit_IT>
    return;
 8009248:	bf00      	nop
 800924a:	e000      	b.n	800924e <HAL_UART_IRQHandler+0x1f6>
    return;
 800924c:	bf00      	nop
  }
}
 800924e:	3720      	adds	r7, #32
 8009250:	46bd      	mov	sp, r7
 8009252:	bd80      	pop	{r7, pc}
 8009254:	080092c9 	.word	0x080092c9

08009258 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009258:	b480      	push	{r7}
 800925a:	b083      	sub	sp, #12
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009260:	bf00      	nop
 8009262:	370c      	adds	r7, #12
 8009264:	46bd      	mov	sp, r7
 8009266:	bc80      	pop	{r7}
 8009268:	4770      	bx	lr

0800926a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800926a:	b480      	push	{r7}
 800926c:	b083      	sub	sp, #12
 800926e:	af00      	add	r7, sp, #0
 8009270:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009272:	bf00      	nop
 8009274:	370c      	adds	r7, #12
 8009276:	46bd      	mov	sp, r7
 8009278:	bc80      	pop	{r7}
 800927a:	4770      	bx	lr

0800927c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800927c:	b480      	push	{r7}
 800927e:	b083      	sub	sp, #12
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009284:	bf00      	nop
 8009286:	370c      	adds	r7, #12
 8009288:	46bd      	mov	sp, r7
 800928a:	bc80      	pop	{r7}
 800928c:	4770      	bx	lr

0800928e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800928e:	b480      	push	{r7}
 8009290:	b083      	sub	sp, #12
 8009292:	af00      	add	r7, sp, #0
 8009294:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	68da      	ldr	r2, [r3, #12]
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80092a4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	695a      	ldr	r2, [r3, #20]
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f022 0201 	bic.w	r2, r2, #1
 80092b4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2220      	movs	r2, #32
 80092ba:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80092be:	bf00      	nop
 80092c0:	370c      	adds	r7, #12
 80092c2:	46bd      	mov	sp, r7
 80092c4:	bc80      	pop	{r7}
 80092c6:	4770      	bx	lr

080092c8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b084      	sub	sp, #16
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092d4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2200      	movs	r2, #0
 80092da:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2200      	movs	r2, #0
 80092e0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80092e2:	68f8      	ldr	r0, [r7, #12]
 80092e4:	f7ff ffca 	bl	800927c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80092e8:	bf00      	nop
 80092ea:	3710      	adds	r7, #16
 80092ec:	46bd      	mov	sp, r7
 80092ee:	bd80      	pop	{r7, pc}

080092f0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b085      	sub	sp, #20
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80092fe:	b2db      	uxtb	r3, r3
 8009300:	2b21      	cmp	r3, #33	; 0x21
 8009302:	d13e      	bne.n	8009382 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	689b      	ldr	r3, [r3, #8]
 8009308:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800930c:	d114      	bne.n	8009338 <UART_Transmit_IT+0x48>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	691b      	ldr	r3, [r3, #16]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d110      	bne.n	8009338 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6a1b      	ldr	r3, [r3, #32]
 800931a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	881b      	ldrh	r3, [r3, #0]
 8009320:	461a      	mov	r2, r3
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800932a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	6a1b      	ldr	r3, [r3, #32]
 8009330:	1c9a      	adds	r2, r3, #2
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	621a      	str	r2, [r3, #32]
 8009336:	e008      	b.n	800934a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6a1b      	ldr	r3, [r3, #32]
 800933c:	1c59      	adds	r1, r3, #1
 800933e:	687a      	ldr	r2, [r7, #4]
 8009340:	6211      	str	r1, [r2, #32]
 8009342:	781a      	ldrb	r2, [r3, #0]
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800934e:	b29b      	uxth	r3, r3
 8009350:	3b01      	subs	r3, #1
 8009352:	b29b      	uxth	r3, r3
 8009354:	687a      	ldr	r2, [r7, #4]
 8009356:	4619      	mov	r1, r3
 8009358:	84d1      	strh	r1, [r2, #38]	; 0x26
 800935a:	2b00      	cmp	r3, #0
 800935c:	d10f      	bne.n	800937e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	68da      	ldr	r2, [r3, #12]
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800936c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	68da      	ldr	r2, [r3, #12]
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800937c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800937e:	2300      	movs	r3, #0
 8009380:	e000      	b.n	8009384 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009382:	2302      	movs	r3, #2
  }
}
 8009384:	4618      	mov	r0, r3
 8009386:	3714      	adds	r7, #20
 8009388:	46bd      	mov	sp, r7
 800938a:	bc80      	pop	{r7}
 800938c:	4770      	bx	lr

0800938e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800938e:	b580      	push	{r7, lr}
 8009390:	b082      	sub	sp, #8
 8009392:	af00      	add	r7, sp, #0
 8009394:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	68da      	ldr	r2, [r3, #12]
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80093a4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2220      	movs	r2, #32
 80093aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	f7ff ff52 	bl	8009258 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80093b4:	2300      	movs	r3, #0
}
 80093b6:	4618      	mov	r0, r3
 80093b8:	3708      	adds	r7, #8
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bd80      	pop	{r7, pc}

080093be <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80093be:	b580      	push	{r7, lr}
 80093c0:	b084      	sub	sp, #16
 80093c2:	af00      	add	r7, sp, #0
 80093c4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	2b22      	cmp	r3, #34	; 0x22
 80093d0:	d170      	bne.n	80094b4 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	689b      	ldr	r3, [r3, #8]
 80093d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093da:	d117      	bne.n	800940c <UART_Receive_IT+0x4e>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	691b      	ldr	r3, [r3, #16]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d113      	bne.n	800940c <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 80093e4:	2300      	movs	r3, #0
 80093e6:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093ec:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	685b      	ldr	r3, [r3, #4]
 80093f4:	b29b      	uxth	r3, r3
 80093f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093fa:	b29a      	uxth	r2, r3
 80093fc:	68bb      	ldr	r3, [r7, #8]
 80093fe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009404:	1c9a      	adds	r2, r3, #2
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	629a      	str	r2, [r3, #40]	; 0x28
 800940a:	e026      	b.n	800945a <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009410:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8009412:	2300      	movs	r3, #0
 8009414:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	689b      	ldr	r3, [r3, #8]
 800941a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800941e:	d007      	beq.n	8009430 <UART_Receive_IT+0x72>
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	689b      	ldr	r3, [r3, #8]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d10a      	bne.n	800943e <UART_Receive_IT+0x80>
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	691b      	ldr	r3, [r3, #16]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d106      	bne.n	800943e <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	685b      	ldr	r3, [r3, #4]
 8009436:	b2da      	uxtb	r2, r3
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	701a      	strb	r2, [r3, #0]
 800943c:	e008      	b.n	8009450 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	685b      	ldr	r3, [r3, #4]
 8009444:	b2db      	uxtb	r3, r3
 8009446:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800944a:	b2da      	uxtb	r2, r3
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009454:	1c5a      	adds	r2, r3, #1
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800945e:	b29b      	uxth	r3, r3
 8009460:	3b01      	subs	r3, #1
 8009462:	b29b      	uxth	r3, r3
 8009464:	687a      	ldr	r2, [r7, #4]
 8009466:	4619      	mov	r1, r3
 8009468:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800946a:	2b00      	cmp	r3, #0
 800946c:	d120      	bne.n	80094b0 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	68da      	ldr	r2, [r3, #12]
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f022 0220 	bic.w	r2, r2, #32
 800947c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	68da      	ldr	r2, [r3, #12]
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800948c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	695a      	ldr	r2, [r3, #20]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f022 0201 	bic.w	r2, r2, #1
 800949c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2220      	movs	r2, #32
 80094a2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f7ff fedf 	bl	800926a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80094ac:	2300      	movs	r3, #0
 80094ae:	e002      	b.n	80094b6 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 80094b0:	2300      	movs	r3, #0
 80094b2:	e000      	b.n	80094b6 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 80094b4:	2302      	movs	r3, #2
  }
}
 80094b6:	4618      	mov	r0, r3
 80094b8:	3710      	adds	r7, #16
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bd80      	pop	{r7, pc}
	...

080094c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b084      	sub	sp, #16
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	691b      	ldr	r3, [r3, #16]
 80094ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	68da      	ldr	r2, [r3, #12]
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	430a      	orrs	r2, r1
 80094dc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	689a      	ldr	r2, [r3, #8]
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	691b      	ldr	r3, [r3, #16]
 80094e6:	431a      	orrs	r2, r3
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	695b      	ldr	r3, [r3, #20]
 80094ec:	431a      	orrs	r2, r3
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	69db      	ldr	r3, [r3, #28]
 80094f2:	4313      	orrs	r3, r2
 80094f4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	68db      	ldr	r3, [r3, #12]
 80094fc:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8009500:	f023 030c 	bic.w	r3, r3, #12
 8009504:	687a      	ldr	r2, [r7, #4]
 8009506:	6812      	ldr	r2, [r2, #0]
 8009508:	68b9      	ldr	r1, [r7, #8]
 800950a:	430b      	orrs	r3, r1
 800950c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	695b      	ldr	r3, [r3, #20]
 8009514:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	699a      	ldr	r2, [r3, #24]
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	430a      	orrs	r2, r1
 8009522:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	4a57      	ldr	r2, [pc, #348]	; (8009688 <UART_SetConfig+0x1c8>)
 800952a:	4293      	cmp	r3, r2
 800952c:	d004      	beq.n	8009538 <UART_SetConfig+0x78>
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	4a56      	ldr	r2, [pc, #344]	; (800968c <UART_SetConfig+0x1cc>)
 8009534:	4293      	cmp	r3, r2
 8009536:	d103      	bne.n	8009540 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8009538:	f7fd fcf6 	bl	8006f28 <HAL_RCC_GetPCLK2Freq>
 800953c:	60f8      	str	r0, [r7, #12]
 800953e:	e002      	b.n	8009546 <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009540:	f7fd fcd0 	bl	8006ee4 <HAL_RCC_GetPCLK1Freq>
 8009544:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	69db      	ldr	r3, [r3, #28]
 800954a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800954e:	d14c      	bne.n	80095ea <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009550:	68fa      	ldr	r2, [r7, #12]
 8009552:	4613      	mov	r3, r2
 8009554:	009b      	lsls	r3, r3, #2
 8009556:	4413      	add	r3, r2
 8009558:	009a      	lsls	r2, r3, #2
 800955a:	441a      	add	r2, r3
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	685b      	ldr	r3, [r3, #4]
 8009560:	005b      	lsls	r3, r3, #1
 8009562:	fbb2 f3f3 	udiv	r3, r2, r3
 8009566:	4a4a      	ldr	r2, [pc, #296]	; (8009690 <UART_SetConfig+0x1d0>)
 8009568:	fba2 2303 	umull	r2, r3, r2, r3
 800956c:	095b      	lsrs	r3, r3, #5
 800956e:	0119      	lsls	r1, r3, #4
 8009570:	68fa      	ldr	r2, [r7, #12]
 8009572:	4613      	mov	r3, r2
 8009574:	009b      	lsls	r3, r3, #2
 8009576:	4413      	add	r3, r2
 8009578:	009a      	lsls	r2, r3, #2
 800957a:	441a      	add	r2, r3
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	005b      	lsls	r3, r3, #1
 8009582:	fbb2 f2f3 	udiv	r2, r2, r3
 8009586:	4b42      	ldr	r3, [pc, #264]	; (8009690 <UART_SetConfig+0x1d0>)
 8009588:	fba3 0302 	umull	r0, r3, r3, r2
 800958c:	095b      	lsrs	r3, r3, #5
 800958e:	2064      	movs	r0, #100	; 0x64
 8009590:	fb00 f303 	mul.w	r3, r0, r3
 8009594:	1ad3      	subs	r3, r2, r3
 8009596:	00db      	lsls	r3, r3, #3
 8009598:	3332      	adds	r3, #50	; 0x32
 800959a:	4a3d      	ldr	r2, [pc, #244]	; (8009690 <UART_SetConfig+0x1d0>)
 800959c:	fba2 2303 	umull	r2, r3, r2, r3
 80095a0:	095b      	lsrs	r3, r3, #5
 80095a2:	005b      	lsls	r3, r3, #1
 80095a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80095a8:	4419      	add	r1, r3
 80095aa:	68fa      	ldr	r2, [r7, #12]
 80095ac:	4613      	mov	r3, r2
 80095ae:	009b      	lsls	r3, r3, #2
 80095b0:	4413      	add	r3, r2
 80095b2:	009a      	lsls	r2, r3, #2
 80095b4:	441a      	add	r2, r3
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	685b      	ldr	r3, [r3, #4]
 80095ba:	005b      	lsls	r3, r3, #1
 80095bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80095c0:	4b33      	ldr	r3, [pc, #204]	; (8009690 <UART_SetConfig+0x1d0>)
 80095c2:	fba3 0302 	umull	r0, r3, r3, r2
 80095c6:	095b      	lsrs	r3, r3, #5
 80095c8:	2064      	movs	r0, #100	; 0x64
 80095ca:	fb00 f303 	mul.w	r3, r0, r3
 80095ce:	1ad3      	subs	r3, r2, r3
 80095d0:	00db      	lsls	r3, r3, #3
 80095d2:	3332      	adds	r3, #50	; 0x32
 80095d4:	4a2e      	ldr	r2, [pc, #184]	; (8009690 <UART_SetConfig+0x1d0>)
 80095d6:	fba2 2303 	umull	r2, r3, r2, r3
 80095da:	095b      	lsrs	r3, r3, #5
 80095dc:	f003 0207 	and.w	r2, r3, #7
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	440a      	add	r2, r1
 80095e6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80095e8:	e04a      	b.n	8009680 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80095ea:	68fa      	ldr	r2, [r7, #12]
 80095ec:	4613      	mov	r3, r2
 80095ee:	009b      	lsls	r3, r3, #2
 80095f0:	4413      	add	r3, r2
 80095f2:	009a      	lsls	r2, r3, #2
 80095f4:	441a      	add	r2, r3
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	685b      	ldr	r3, [r3, #4]
 80095fa:	009b      	lsls	r3, r3, #2
 80095fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8009600:	4a23      	ldr	r2, [pc, #140]	; (8009690 <UART_SetConfig+0x1d0>)
 8009602:	fba2 2303 	umull	r2, r3, r2, r3
 8009606:	095b      	lsrs	r3, r3, #5
 8009608:	0119      	lsls	r1, r3, #4
 800960a:	68fa      	ldr	r2, [r7, #12]
 800960c:	4613      	mov	r3, r2
 800960e:	009b      	lsls	r3, r3, #2
 8009610:	4413      	add	r3, r2
 8009612:	009a      	lsls	r2, r3, #2
 8009614:	441a      	add	r2, r3
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	685b      	ldr	r3, [r3, #4]
 800961a:	009b      	lsls	r3, r3, #2
 800961c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009620:	4b1b      	ldr	r3, [pc, #108]	; (8009690 <UART_SetConfig+0x1d0>)
 8009622:	fba3 0302 	umull	r0, r3, r3, r2
 8009626:	095b      	lsrs	r3, r3, #5
 8009628:	2064      	movs	r0, #100	; 0x64
 800962a:	fb00 f303 	mul.w	r3, r0, r3
 800962e:	1ad3      	subs	r3, r2, r3
 8009630:	011b      	lsls	r3, r3, #4
 8009632:	3332      	adds	r3, #50	; 0x32
 8009634:	4a16      	ldr	r2, [pc, #88]	; (8009690 <UART_SetConfig+0x1d0>)
 8009636:	fba2 2303 	umull	r2, r3, r2, r3
 800963a:	095b      	lsrs	r3, r3, #5
 800963c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009640:	4419      	add	r1, r3
 8009642:	68fa      	ldr	r2, [r7, #12]
 8009644:	4613      	mov	r3, r2
 8009646:	009b      	lsls	r3, r3, #2
 8009648:	4413      	add	r3, r2
 800964a:	009a      	lsls	r2, r3, #2
 800964c:	441a      	add	r2, r3
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	009b      	lsls	r3, r3, #2
 8009654:	fbb2 f2f3 	udiv	r2, r2, r3
 8009658:	4b0d      	ldr	r3, [pc, #52]	; (8009690 <UART_SetConfig+0x1d0>)
 800965a:	fba3 0302 	umull	r0, r3, r3, r2
 800965e:	095b      	lsrs	r3, r3, #5
 8009660:	2064      	movs	r0, #100	; 0x64
 8009662:	fb00 f303 	mul.w	r3, r0, r3
 8009666:	1ad3      	subs	r3, r2, r3
 8009668:	011b      	lsls	r3, r3, #4
 800966a:	3332      	adds	r3, #50	; 0x32
 800966c:	4a08      	ldr	r2, [pc, #32]	; (8009690 <UART_SetConfig+0x1d0>)
 800966e:	fba2 2303 	umull	r2, r3, r2, r3
 8009672:	095b      	lsrs	r3, r3, #5
 8009674:	f003 020f 	and.w	r2, r3, #15
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	440a      	add	r2, r1
 800967e:	609a      	str	r2, [r3, #8]
}
 8009680:	bf00      	nop
 8009682:	3710      	adds	r7, #16
 8009684:	46bd      	mov	sp, r7
 8009686:	bd80      	pop	{r7, pc}
 8009688:	40011000 	.word	0x40011000
 800968c:	40011400 	.word	0x40011400
 8009690:	51eb851f 	.word	0x51eb851f

08009694 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8009694:	b084      	sub	sp, #16
 8009696:	b480      	push	{r7}
 8009698:	b085      	sub	sp, #20
 800969a:	af00      	add	r7, sp, #0
 800969c:	6078      	str	r0, [r7, #4]
 800969e:	f107 001c 	add.w	r0, r7, #28
 80096a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80096a6:	2300      	movs	r3, #0
 80096a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80096aa:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80096ac:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80096ae:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80096b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80096b2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80096b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80096b6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80096b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80096ba:	431a      	orrs	r2, r3
             Init.ClockDiv
 80096bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80096be:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80096c0:	68fa      	ldr	r2, [r7, #12]
 80096c2:	4313      	orrs	r3, r2
 80096c4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	685b      	ldr	r3, [r3, #4]
 80096ca:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80096ce:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80096d2:	68fa      	ldr	r2, [r7, #12]
 80096d4:	431a      	orrs	r2, r3
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80096da:	2300      	movs	r3, #0
}
 80096dc:	4618      	mov	r0, r3
 80096de:	3714      	adds	r7, #20
 80096e0:	46bd      	mov	sp, r7
 80096e2:	bc80      	pop	{r7}
 80096e4:	b004      	add	sp, #16
 80096e6:	4770      	bx	lr

080096e8 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80096e8:	b480      	push	{r7}
 80096ea:	b083      	sub	sp, #12
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	370c      	adds	r7, #12
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bc80      	pop	{r7}
 80096fe:	4770      	bx	lr

08009700 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8009700:	b480      	push	{r7}
 8009702:	b083      	sub	sp, #12
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
 8009708:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	681a      	ldr	r2, [r3, #0]
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009714:	2300      	movs	r3, #0
}
 8009716:	4618      	mov	r0, r3
 8009718:	370c      	adds	r7, #12
 800971a:	46bd      	mov	sp, r7
 800971c:	bc80      	pop	{r7}
 800971e:	4770      	bx	lr

08009720 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8009720:	b580      	push	{r7, lr}
 8009722:	b082      	sub	sp, #8
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	2203      	movs	r2, #3
 800972c:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800972e:	2002      	movs	r0, #2
 8009730:	f7f9 f876 	bl	8002820 <HAL_Delay>
  
  return HAL_OK;
 8009734:	2300      	movs	r3, #0
}
 8009736:	4618      	mov	r0, r3
 8009738:	3708      	adds	r7, #8
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}

0800973e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800973e:	b480      	push	{r7}
 8009740:	b083      	sub	sp, #12
 8009742:	af00      	add	r7, sp, #0
 8009744:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f003 0303 	and.w	r3, r3, #3
}
 800974e:	4618      	mov	r0, r3
 8009750:	370c      	adds	r7, #12
 8009752:	46bd      	mov	sp, r7
 8009754:	bc80      	pop	{r7}
 8009756:	4770      	bx	lr

08009758 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8009758:	b480      	push	{r7}
 800975a:	b085      	sub	sp, #20
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
 8009760:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009762:	2300      	movs	r3, #0
 8009764:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	681a      	ldr	r2, [r3, #0]
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009776:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800977c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009782:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009784:	68fa      	ldr	r2, [r7, #12]
 8009786:	4313      	orrs	r3, r2
 8009788:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	68db      	ldr	r3, [r3, #12]
 800978e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009792:	f023 030f 	bic.w	r3, r3, #15
 8009796:	68fa      	ldr	r2, [r7, #12]
 8009798:	431a      	orrs	r2, r3
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800979e:	2300      	movs	r3, #0
}
 80097a0:	4618      	mov	r0, r3
 80097a2:	3714      	adds	r7, #20
 80097a4:	46bd      	mov	sp, r7
 80097a6:	bc80      	pop	{r7}
 80097a8:	4770      	bx	lr

080097aa <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80097aa:	b480      	push	{r7}
 80097ac:	b083      	sub	sp, #12
 80097ae:	af00      	add	r7, sp, #0
 80097b0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	691b      	ldr	r3, [r3, #16]
 80097b6:	b2db      	uxtb	r3, r3
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	370c      	adds	r7, #12
 80097bc:	46bd      	mov	sp, r7
 80097be:	bc80      	pop	{r7}
 80097c0:	4770      	bx	lr

080097c2 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80097c2:	b480      	push	{r7}
 80097c4:	b085      	sub	sp, #20
 80097c6:	af00      	add	r7, sp, #0
 80097c8:	6078      	str	r0, [r7, #4]
 80097ca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	3314      	adds	r3, #20
 80097d0:	461a      	mov	r2, r3
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	4413      	add	r3, r2
 80097d6:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	681b      	ldr	r3, [r3, #0]
}  
 80097dc:	4618      	mov	r0, r3
 80097de:	3714      	adds	r7, #20
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bc80      	pop	{r7}
 80097e4:	4770      	bx	lr

080097e6 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80097e6:	b480      	push	{r7}
 80097e8:	b085      	sub	sp, #20
 80097ea:	af00      	add	r7, sp, #0
 80097ec:	6078      	str	r0, [r7, #4]
 80097ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80097f0:	2300      	movs	r3, #0
 80097f2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	681a      	ldr	r2, [r3, #0]
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	685a      	ldr	r2, [r3, #4]
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800980c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009812:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009818:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800981a:	68fa      	ldr	r2, [r7, #12]
 800981c:	4313      	orrs	r3, r2
 800981e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009824:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	431a      	orrs	r2, r3
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8009830:	2300      	movs	r3, #0

}
 8009832:	4618      	mov	r0, r3
 8009834:	3714      	adds	r7, #20
 8009836:	46bd      	mov	sp, r7
 8009838:	bc80      	pop	{r7}
 800983a:	4770      	bx	lr

0800983c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800983c:	b580      	push	{r7, lr}
 800983e:	b088      	sub	sp, #32
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
 8009844:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800984a:	2310      	movs	r3, #16
 800984c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800984e:	2340      	movs	r3, #64	; 0x40
 8009850:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009852:	2300      	movs	r3, #0
 8009854:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009856:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800985a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800985c:	f107 0308 	add.w	r3, r7, #8
 8009860:	4619      	mov	r1, r3
 8009862:	6878      	ldr	r0, [r7, #4]
 8009864:	f7ff ff78 	bl	8009758 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8009868:	f241 3288 	movw	r2, #5000	; 0x1388
 800986c:	2110      	movs	r1, #16
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f000 fa40 	bl	8009cf4 <SDMMC_GetCmdResp1>
 8009874:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009876:	69fb      	ldr	r3, [r7, #28]
}
 8009878:	4618      	mov	r0, r3
 800987a:	3720      	adds	r7, #32
 800987c:	46bd      	mov	sp, r7
 800987e:	bd80      	pop	{r7, pc}

08009880 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b088      	sub	sp, #32
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
 8009888:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800988e:	2311      	movs	r3, #17
 8009890:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009892:	2340      	movs	r3, #64	; 0x40
 8009894:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009896:	2300      	movs	r3, #0
 8009898:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800989a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800989e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80098a0:	f107 0308 	add.w	r3, r7, #8
 80098a4:	4619      	mov	r1, r3
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f7ff ff56 	bl	8009758 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80098ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80098b0:	2111      	movs	r1, #17
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f000 fa1e 	bl	8009cf4 <SDMMC_GetCmdResp1>
 80098b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80098ba:	69fb      	ldr	r3, [r7, #28]
}
 80098bc:	4618      	mov	r0, r3
 80098be:	3720      	adds	r7, #32
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}

080098c4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b088      	sub	sp, #32
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
 80098cc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80098d2:	2312      	movs	r3, #18
 80098d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80098d6:	2340      	movs	r3, #64	; 0x40
 80098d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80098da:	2300      	movs	r3, #0
 80098dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80098de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098e2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80098e4:	f107 0308 	add.w	r3, r7, #8
 80098e8:	4619      	mov	r1, r3
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	f7ff ff34 	bl	8009758 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80098f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80098f4:	2112      	movs	r1, #18
 80098f6:	6878      	ldr	r0, [r7, #4]
 80098f8:	f000 f9fc 	bl	8009cf4 <SDMMC_GetCmdResp1>
 80098fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80098fe:	69fb      	ldr	r3, [r7, #28]
}
 8009900:	4618      	mov	r0, r3
 8009902:	3720      	adds	r7, #32
 8009904:	46bd      	mov	sp, r7
 8009906:	bd80      	pop	{r7, pc}

08009908 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b088      	sub	sp, #32
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
 8009910:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009916:	2318      	movs	r3, #24
 8009918:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800991a:	2340      	movs	r3, #64	; 0x40
 800991c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800991e:	2300      	movs	r3, #0
 8009920:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009922:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009926:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009928:	f107 0308 	add.w	r3, r7, #8
 800992c:	4619      	mov	r1, r3
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f7ff ff12 	bl	8009758 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009934:	f241 3288 	movw	r2, #5000	; 0x1388
 8009938:	2118      	movs	r1, #24
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	f000 f9da 	bl	8009cf4 <SDMMC_GetCmdResp1>
 8009940:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009942:	69fb      	ldr	r3, [r7, #28]
}
 8009944:	4618      	mov	r0, r3
 8009946:	3720      	adds	r7, #32
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}

0800994c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b088      	sub	sp, #32
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
 8009954:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800995a:	2319      	movs	r3, #25
 800995c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800995e:	2340      	movs	r3, #64	; 0x40
 8009960:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009962:	2300      	movs	r3, #0
 8009964:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009966:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800996a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800996c:	f107 0308 	add.w	r3, r7, #8
 8009970:	4619      	mov	r1, r3
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	f7ff fef0 	bl	8009758 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009978:	f241 3288 	movw	r2, #5000	; 0x1388
 800997c:	2119      	movs	r1, #25
 800997e:	6878      	ldr	r0, [r7, #4]
 8009980:	f000 f9b8 	bl	8009cf4 <SDMMC_GetCmdResp1>
 8009984:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009986:	69fb      	ldr	r3, [r7, #28]
}
 8009988:	4618      	mov	r0, r3
 800998a:	3720      	adds	r7, #32
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}

08009990 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b088      	sub	sp, #32
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8009998:	2300      	movs	r3, #0
 800999a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800999c:	230c      	movs	r3, #12
 800999e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80099a0:	2340      	movs	r3, #64	; 0x40
 80099a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80099a4:	2300      	movs	r3, #0
 80099a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80099a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099ac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80099ae:	f107 0308 	add.w	r3, r7, #8
 80099b2:	4619      	mov	r1, r3
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f7ff fecf 	bl	8009758 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80099ba:	4a05      	ldr	r2, [pc, #20]	; (80099d0 <SDMMC_CmdStopTransfer+0x40>)
 80099bc:	210c      	movs	r1, #12
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f000 f998 	bl	8009cf4 <SDMMC_GetCmdResp1>
 80099c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80099c6:	69fb      	ldr	r3, [r7, #28]
}
 80099c8:	4618      	mov	r0, r3
 80099ca:	3720      	adds	r7, #32
 80099cc:	46bd      	mov	sp, r7
 80099ce:	bd80      	pop	{r7, pc}
 80099d0:	05f5e100 	.word	0x05f5e100

080099d4 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b08a      	sub	sp, #40	; 0x28
 80099d8:	af00      	add	r7, sp, #0
 80099da:	60f8      	str	r0, [r7, #12]
 80099dc:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80099e4:	2307      	movs	r3, #7
 80099e6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80099e8:	2340      	movs	r3, #64	; 0x40
 80099ea:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80099ec:	2300      	movs	r3, #0
 80099ee:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80099f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099f4:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80099f6:	f107 0310 	add.w	r3, r7, #16
 80099fa:	4619      	mov	r1, r3
 80099fc:	68f8      	ldr	r0, [r7, #12]
 80099fe:	f7ff feab 	bl	8009758 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8009a02:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a06:	2107      	movs	r1, #7
 8009a08:	68f8      	ldr	r0, [r7, #12]
 8009a0a:	f000 f973 	bl	8009cf4 <SDMMC_GetCmdResp1>
 8009a0e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8009a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	3728      	adds	r7, #40	; 0x28
 8009a16:	46bd      	mov	sp, r7
 8009a18:	bd80      	pop	{r7, pc}

08009a1a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8009a1a:	b580      	push	{r7, lr}
 8009a1c:	b088      	sub	sp, #32
 8009a1e:	af00      	add	r7, sp, #0
 8009a20:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009a22:	2300      	movs	r3, #0
 8009a24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009a26:	2300      	movs	r3, #0
 8009a28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a2e:	2300      	movs	r3, #0
 8009a30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a36:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a38:	f107 0308 	add.w	r3, r7, #8
 8009a3c:	4619      	mov	r1, r3
 8009a3e:	6878      	ldr	r0, [r7, #4]
 8009a40:	f7ff fe8a 	bl	8009758 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8009a44:	6878      	ldr	r0, [r7, #4]
 8009a46:	f000 f92d 	bl	8009ca4 <SDMMC_GetCmdError>
 8009a4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a4c:	69fb      	ldr	r3, [r7, #28]
}
 8009a4e:	4618      	mov	r0, r3
 8009a50:	3720      	adds	r7, #32
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bd80      	pop	{r7, pc}

08009a56 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8009a56:	b580      	push	{r7, lr}
 8009a58:	b088      	sub	sp, #32
 8009a5a:	af00      	add	r7, sp, #0
 8009a5c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009a5e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8009a62:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009a64:	2308      	movs	r3, #8
 8009a66:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009a68:	2340      	movs	r3, #64	; 0x40
 8009a6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a74:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a76:	f107 0308 	add.w	r3, r7, #8
 8009a7a:	4619      	mov	r1, r3
 8009a7c:	6878      	ldr	r0, [r7, #4]
 8009a7e:	f7ff fe6b 	bl	8009758 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8009a82:	6878      	ldr	r0, [r7, #4]
 8009a84:	f000 fb16 	bl	800a0b4 <SDMMC_GetCmdResp7>
 8009a88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a8a:	69fb      	ldr	r3, [r7, #28]
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3720      	adds	r7, #32
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}

08009a94 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b088      	sub	sp, #32
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
 8009a9c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009a9e:	683b      	ldr	r3, [r7, #0]
 8009aa0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009aa2:	2337      	movs	r3, #55	; 0x37
 8009aa4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009aa6:	2340      	movs	r3, #64	; 0x40
 8009aa8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009aae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ab2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ab4:	f107 0308 	add.w	r3, r7, #8
 8009ab8:	4619      	mov	r1, r3
 8009aba:	6878      	ldr	r0, [r7, #4]
 8009abc:	f7ff fe4c 	bl	8009758 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8009ac0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ac4:	2137      	movs	r1, #55	; 0x37
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f000 f914 	bl	8009cf4 <SDMMC_GetCmdResp1>
 8009acc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009ace:	69fb      	ldr	r3, [r7, #28]
}
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	3720      	adds	r7, #32
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	bd80      	pop	{r7, pc}

08009ad8 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b088      	sub	sp, #32
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
 8009ae0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009ae8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009aec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009aee:	2329      	movs	r3, #41	; 0x29
 8009af0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009af2:	2340      	movs	r3, #64	; 0x40
 8009af4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009af6:	2300      	movs	r3, #0
 8009af8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009afa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009afe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b00:	f107 0308 	add.w	r3, r7, #8
 8009b04:	4619      	mov	r1, r3
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f7ff fe26 	bl	8009758 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8009b0c:	6878      	ldr	r0, [r7, #4]
 8009b0e:	f000 fa23 	bl	8009f58 <SDMMC_GetCmdResp3>
 8009b12:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b14:	69fb      	ldr	r3, [r7, #28]
}
 8009b16:	4618      	mov	r0, r3
 8009b18:	3720      	adds	r7, #32
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}

08009b1e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8009b1e:	b580      	push	{r7, lr}
 8009b20:	b088      	sub	sp, #32
 8009b22:	af00      	add	r7, sp, #0
 8009b24:	6078      	str	r0, [r7, #4]
 8009b26:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009b2c:	2306      	movs	r3, #6
 8009b2e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009b30:	2340      	movs	r3, #64	; 0x40
 8009b32:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b34:	2300      	movs	r3, #0
 8009b36:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b3c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b3e:	f107 0308 	add.w	r3, r7, #8
 8009b42:	4619      	mov	r1, r3
 8009b44:	6878      	ldr	r0, [r7, #4]
 8009b46:	f7ff fe07 	bl	8009758 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8009b4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b4e:	2106      	movs	r1, #6
 8009b50:	6878      	ldr	r0, [r7, #4]
 8009b52:	f000 f8cf 	bl	8009cf4 <SDMMC_GetCmdResp1>
 8009b56:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b58:	69fb      	ldr	r3, [r7, #28]
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	3720      	adds	r7, #32
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	bd80      	pop	{r7, pc}

08009b62 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8009b62:	b580      	push	{r7, lr}
 8009b64:	b088      	sub	sp, #32
 8009b66:	af00      	add	r7, sp, #0
 8009b68:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8009b6e:	2333      	movs	r3, #51	; 0x33
 8009b70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009b72:	2340      	movs	r3, #64	; 0x40
 8009b74:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b76:	2300      	movs	r3, #0
 8009b78:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b7e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b80:	f107 0308 	add.w	r3, r7, #8
 8009b84:	4619      	mov	r1, r3
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f7ff fde6 	bl	8009758 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8009b8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b90:	2133      	movs	r1, #51	; 0x33
 8009b92:	6878      	ldr	r0, [r7, #4]
 8009b94:	f000 f8ae 	bl	8009cf4 <SDMMC_GetCmdResp1>
 8009b98:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b9a:	69fb      	ldr	r3, [r7, #28]
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	3720      	adds	r7, #32
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}

08009ba4 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b088      	sub	sp, #32
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009bac:	2300      	movs	r3, #0
 8009bae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009bb0:	2302      	movs	r3, #2
 8009bb2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009bb4:	23c0      	movs	r3, #192	; 0xc0
 8009bb6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009bb8:	2300      	movs	r3, #0
 8009bba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009bbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009bc0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009bc2:	f107 0308 	add.w	r3, r7, #8
 8009bc6:	4619      	mov	r1, r3
 8009bc8:	6878      	ldr	r0, [r7, #4]
 8009bca:	f7ff fdc5 	bl	8009758 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009bce:	6878      	ldr	r0, [r7, #4]
 8009bd0:	f000 f97c 	bl	8009ecc <SDMMC_GetCmdResp2>
 8009bd4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009bd6:	69fb      	ldr	r3, [r7, #28]
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	3720      	adds	r7, #32
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}

08009be0 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b088      	sub	sp, #32
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
 8009be8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009bee:	2309      	movs	r3, #9
 8009bf0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009bf2:	23c0      	movs	r3, #192	; 0xc0
 8009bf4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009bfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009bfe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009c00:	f107 0308 	add.w	r3, r7, #8
 8009c04:	4619      	mov	r1, r3
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f7ff fda6 	bl	8009758 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009c0c:	6878      	ldr	r0, [r7, #4]
 8009c0e:	f000 f95d 	bl	8009ecc <SDMMC_GetCmdResp2>
 8009c12:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c14:	69fb      	ldr	r3, [r7, #28]
}
 8009c16:	4618      	mov	r0, r3
 8009c18:	3720      	adds	r7, #32
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	bd80      	pop	{r7, pc}

08009c1e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8009c1e:	b580      	push	{r7, lr}
 8009c20:	b088      	sub	sp, #32
 8009c22:	af00      	add	r7, sp, #0
 8009c24:	6078      	str	r0, [r7, #4]
 8009c26:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8009c28:	2300      	movs	r3, #0
 8009c2a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009c2c:	2303      	movs	r3, #3
 8009c2e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009c30:	2340      	movs	r3, #64	; 0x40
 8009c32:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009c34:	2300      	movs	r3, #0
 8009c36:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009c38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009c3c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009c3e:	f107 0308 	add.w	r3, r7, #8
 8009c42:	4619      	mov	r1, r3
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f7ff fd87 	bl	8009758 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009c4a:	683a      	ldr	r2, [r7, #0]
 8009c4c:	2103      	movs	r1, #3
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f000 f9bc 	bl	8009fcc <SDMMC_GetCmdResp6>
 8009c54:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c56:	69fb      	ldr	r3, [r7, #28]
}
 8009c58:	4618      	mov	r0, r3
 8009c5a:	3720      	adds	r7, #32
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	bd80      	pop	{r7, pc}

08009c60 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b088      	sub	sp, #32
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	6078      	str	r0, [r7, #4]
 8009c68:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8009c6e:	230d      	movs	r3, #13
 8009c70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009c72:	2340      	movs	r3, #64	; 0x40
 8009c74:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009c76:	2300      	movs	r3, #0
 8009c78:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009c7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009c7e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009c80:	f107 0308 	add.w	r3, r7, #8
 8009c84:	4619      	mov	r1, r3
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f7ff fd66 	bl	8009758 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8009c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c90:	210d      	movs	r1, #13
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f000 f82e 	bl	8009cf4 <SDMMC_GetCmdResp1>
 8009c98:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c9a:	69fb      	ldr	r3, [r7, #28]
}
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	3720      	adds	r7, #32
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	bd80      	pop	{r7, pc}

08009ca4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8009ca4:	b490      	push	{r4, r7}
 8009ca6:	b082      	sub	sp, #8
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009cac:	4b0f      	ldr	r3, [pc, #60]	; (8009cec <SDMMC_GetCmdError+0x48>)
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	4a0f      	ldr	r2, [pc, #60]	; (8009cf0 <SDMMC_GetCmdError+0x4c>)
 8009cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8009cb6:	0a5b      	lsrs	r3, r3, #9
 8009cb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009cbc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009cc0:	4623      	mov	r3, r4
 8009cc2:	1e5c      	subs	r4, r3, #1
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d102      	bne.n	8009cce <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009cc8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009ccc:	e009      	b.n	8009ce2 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d0f2      	beq.n	8009cc0 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	22c5      	movs	r2, #197	; 0xc5
 8009cde:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8009ce0:	2300      	movs	r3, #0
}
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	3708      	adds	r7, #8
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bc90      	pop	{r4, r7}
 8009cea:	4770      	bx	lr
 8009cec:	20000004 	.word	0x20000004
 8009cf0:	10624dd3 	.word	0x10624dd3

08009cf4 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009cf4:	b590      	push	{r4, r7, lr}
 8009cf6:	b087      	sub	sp, #28
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	60f8      	str	r0, [r7, #12]
 8009cfc:	460b      	mov	r3, r1
 8009cfe:	607a      	str	r2, [r7, #4]
 8009d00:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8009d02:	4b6f      	ldr	r3, [pc, #444]	; (8009ec0 <SDMMC_GetCmdResp1+0x1cc>)
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	4a6f      	ldr	r2, [pc, #444]	; (8009ec4 <SDMMC_GetCmdResp1+0x1d0>)
 8009d08:	fba2 2303 	umull	r2, r3, r2, r3
 8009d0c:	0a5b      	lsrs	r3, r3, #9
 8009d0e:	687a      	ldr	r2, [r7, #4]
 8009d10:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009d14:	4623      	mov	r3, r4
 8009d16:	1e5c      	subs	r4, r3, #1
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d102      	bne.n	8009d22 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009d1c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009d20:	e0c9      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d26:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009d28:	697b      	ldr	r3, [r7, #20]
 8009d2a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d0f0      	beq.n	8009d14 <SDMMC_GetCmdResp1+0x20>
 8009d32:	697b      	ldr	r3, [r7, #20]
 8009d34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d1eb      	bne.n	8009d14 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d40:	f003 0304 	and.w	r3, r3, #4
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d004      	beq.n	8009d52 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	2204      	movs	r2, #4
 8009d4c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009d4e:	2304      	movs	r3, #4
 8009d50:	e0b1      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d56:	f003 0301 	and.w	r3, r3, #1
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d004      	beq.n	8009d68 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	2201      	movs	r2, #1
 8009d62:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009d64:	2301      	movs	r3, #1
 8009d66:	e0a6      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	22c5      	movs	r2, #197	; 0xc5
 8009d6c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009d6e:	68f8      	ldr	r0, [r7, #12]
 8009d70:	f7ff fd1b 	bl	80097aa <SDIO_GetCommandResponse>
 8009d74:	4603      	mov	r3, r0
 8009d76:	461a      	mov	r2, r3
 8009d78:	7afb      	ldrb	r3, [r7, #11]
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d001      	beq.n	8009d82 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009d7e:	2301      	movs	r3, #1
 8009d80:	e099      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009d82:	2100      	movs	r1, #0
 8009d84:	68f8      	ldr	r0, [r7, #12]
 8009d86:	f7ff fd1c 	bl	80097c2 <SDIO_GetResponse>
 8009d8a:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009d8c:	693a      	ldr	r2, [r7, #16]
 8009d8e:	4b4e      	ldr	r3, [pc, #312]	; (8009ec8 <SDMMC_GetCmdResp1+0x1d4>)
 8009d90:	4013      	ands	r3, r2
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d101      	bne.n	8009d9a <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8009d96:	2300      	movs	r3, #0
 8009d98:	e08d      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009d9a:	693b      	ldr	r3, [r7, #16]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	da02      	bge.n	8009da6 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009da0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009da4:	e087      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8009da6:	693b      	ldr	r3, [r7, #16]
 8009da8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d001      	beq.n	8009db4 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009db0:	2340      	movs	r3, #64	; 0x40
 8009db2:	e080      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8009db4:	693b      	ldr	r3, [r7, #16]
 8009db6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d001      	beq.n	8009dc2 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009dbe:	2380      	movs	r3, #128	; 0x80
 8009dc0:	e079      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8009dc2:	693b      	ldr	r3, [r7, #16]
 8009dc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d002      	beq.n	8009dd2 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009dcc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009dd0:	e071      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d002      	beq.n	8009de2 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009ddc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009de0:	e069      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8009de2:	693b      	ldr	r3, [r7, #16]
 8009de4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d002      	beq.n	8009df2 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009dec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009df0:	e061      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8009df2:	693b      	ldr	r3, [r7, #16]
 8009df4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d002      	beq.n	8009e02 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009dfc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009e00:	e059      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009e02:	693b      	ldr	r3, [r7, #16]
 8009e04:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d002      	beq.n	8009e12 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009e0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009e10:	e051      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009e12:	693b      	ldr	r3, [r7, #16]
 8009e14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d002      	beq.n	8009e22 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009e1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009e20:	e049      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009e22:	693b      	ldr	r3, [r7, #16]
 8009e24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d002      	beq.n	8009e32 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009e2c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009e30:	e041      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009e32:	693b      	ldr	r3, [r7, #16]
 8009e34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d002      	beq.n	8009e42 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8009e3c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e40:	e039      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009e42:	693b      	ldr	r3, [r7, #16]
 8009e44:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d002      	beq.n	8009e52 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009e4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009e50:	e031      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d002      	beq.n	8009e62 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009e5c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009e60:	e029      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009e62:	693b      	ldr	r3, [r7, #16]
 8009e64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d002      	beq.n	8009e72 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009e6c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009e70:	e021      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d002      	beq.n	8009e82 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009e7c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009e80:	e019      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009e82:	693b      	ldr	r3, [r7, #16]
 8009e84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d002      	beq.n	8009e92 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009e8c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009e90:	e011      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009e92:	693b      	ldr	r3, [r7, #16]
 8009e94:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d002      	beq.n	8009ea2 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009e9c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009ea0:	e009      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	f003 0308 	and.w	r3, r3, #8
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d002      	beq.n	8009eb2 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009eac:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009eb0:	e001      	b.n	8009eb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009eb2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	371c      	adds	r7, #28
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	bd90      	pop	{r4, r7, pc}
 8009ebe:	bf00      	nop
 8009ec0:	20000004 	.word	0x20000004
 8009ec4:	10624dd3 	.word	0x10624dd3
 8009ec8:	fdffe008 	.word	0xfdffe008

08009ecc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8009ecc:	b490      	push	{r4, r7}
 8009ece:	b084      	sub	sp, #16
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009ed4:	4b1e      	ldr	r3, [pc, #120]	; (8009f50 <SDMMC_GetCmdResp2+0x84>)
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	4a1e      	ldr	r2, [pc, #120]	; (8009f54 <SDMMC_GetCmdResp2+0x88>)
 8009eda:	fba2 2303 	umull	r2, r3, r2, r3
 8009ede:	0a5b      	lsrs	r3, r3, #9
 8009ee0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ee4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009ee8:	4623      	mov	r3, r4
 8009eea:	1e5c      	subs	r4, r3, #1
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d102      	bne.n	8009ef6 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009ef0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009ef4:	e026      	b.n	8009f44 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009efa:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d0f0      	beq.n	8009ee8 <SDMMC_GetCmdResp2+0x1c>
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d1eb      	bne.n	8009ee8 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f14:	f003 0304 	and.w	r3, r3, #4
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d004      	beq.n	8009f26 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2204      	movs	r2, #4
 8009f20:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009f22:	2304      	movs	r3, #4
 8009f24:	e00e      	b.n	8009f44 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f2a:	f003 0301 	and.w	r3, r3, #1
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d004      	beq.n	8009f3c <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	2201      	movs	r2, #1
 8009f36:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009f38:	2301      	movs	r3, #1
 8009f3a:	e003      	b.n	8009f44 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	22c5      	movs	r2, #197	; 0xc5
 8009f40:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8009f42:	2300      	movs	r3, #0
}
 8009f44:	4618      	mov	r0, r3
 8009f46:	3710      	adds	r7, #16
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	bc90      	pop	{r4, r7}
 8009f4c:	4770      	bx	lr
 8009f4e:	bf00      	nop
 8009f50:	20000004 	.word	0x20000004
 8009f54:	10624dd3 	.word	0x10624dd3

08009f58 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8009f58:	b490      	push	{r4, r7}
 8009f5a:	b084      	sub	sp, #16
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009f60:	4b18      	ldr	r3, [pc, #96]	; (8009fc4 <SDMMC_GetCmdResp3+0x6c>)
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	4a18      	ldr	r2, [pc, #96]	; (8009fc8 <SDMMC_GetCmdResp3+0x70>)
 8009f66:	fba2 2303 	umull	r2, r3, r2, r3
 8009f6a:	0a5b      	lsrs	r3, r3, #9
 8009f6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f70:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009f74:	4623      	mov	r3, r4
 8009f76:	1e5c      	subs	r4, r3, #1
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d102      	bne.n	8009f82 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009f7c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009f80:	e01b      	b.n	8009fba <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f86:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d0f0      	beq.n	8009f74 <SDMMC_GetCmdResp3+0x1c>
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d1eb      	bne.n	8009f74 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009fa0:	f003 0304 	and.w	r3, r3, #4
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d004      	beq.n	8009fb2 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2204      	movs	r2, #4
 8009fac:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009fae:	2304      	movs	r3, #4
 8009fb0:	e003      	b.n	8009fba <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	22c5      	movs	r2, #197	; 0xc5
 8009fb6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009fb8:	2300      	movs	r3, #0
}
 8009fba:	4618      	mov	r0, r3
 8009fbc:	3710      	adds	r7, #16
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	bc90      	pop	{r4, r7}
 8009fc2:	4770      	bx	lr
 8009fc4:	20000004 	.word	0x20000004
 8009fc8:	10624dd3 	.word	0x10624dd3

08009fcc <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8009fcc:	b590      	push	{r4, r7, lr}
 8009fce:	b087      	sub	sp, #28
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	60f8      	str	r0, [r7, #12]
 8009fd4:	460b      	mov	r3, r1
 8009fd6:	607a      	str	r2, [r7, #4]
 8009fd8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009fda:	4b34      	ldr	r3, [pc, #208]	; (800a0ac <SDMMC_GetCmdResp6+0xe0>)
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	4a34      	ldr	r2, [pc, #208]	; (800a0b0 <SDMMC_GetCmdResp6+0xe4>)
 8009fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8009fe4:	0a5b      	lsrs	r3, r3, #9
 8009fe6:	f241 3288 	movw	r2, #5000	; 0x1388
 8009fea:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009fee:	4623      	mov	r3, r4
 8009ff0:	1e5c      	subs	r4, r3, #1
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d102      	bne.n	8009ffc <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009ff6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009ffa:	e052      	b.n	800a0a2 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a000:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a002:	697b      	ldr	r3, [r7, #20]
 800a004:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d0f0      	beq.n	8009fee <SDMMC_GetCmdResp6+0x22>
 800a00c:	697b      	ldr	r3, [r7, #20]
 800a00e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a012:	2b00      	cmp	r3, #0
 800a014:	d1eb      	bne.n	8009fee <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a01a:	f003 0304 	and.w	r3, r3, #4
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d004      	beq.n	800a02c <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	2204      	movs	r2, #4
 800a026:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a028:	2304      	movs	r3, #4
 800a02a:	e03a      	b.n	800a0a2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a030:	f003 0301 	and.w	r3, r3, #1
 800a034:	2b00      	cmp	r3, #0
 800a036:	d004      	beq.n	800a042 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	2201      	movs	r2, #1
 800a03c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a03e:	2301      	movs	r3, #1
 800a040:	e02f      	b.n	800a0a2 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a042:	68f8      	ldr	r0, [r7, #12]
 800a044:	f7ff fbb1 	bl	80097aa <SDIO_GetCommandResponse>
 800a048:	4603      	mov	r3, r0
 800a04a:	461a      	mov	r2, r3
 800a04c:	7afb      	ldrb	r3, [r7, #11]
 800a04e:	4293      	cmp	r3, r2
 800a050:	d001      	beq.n	800a056 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a052:	2301      	movs	r3, #1
 800a054:	e025      	b.n	800a0a2 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	22c5      	movs	r2, #197	; 0xc5
 800a05a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a05c:	2100      	movs	r1, #0
 800a05e:	68f8      	ldr	r0, [r7, #12]
 800a060:	f7ff fbaf 	bl	80097c2 <SDIO_GetResponse>
 800a064:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a066:	693b      	ldr	r3, [r7, #16]
 800a068:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d106      	bne.n	800a07e <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a070:	693b      	ldr	r3, [r7, #16]
 800a072:	0c1b      	lsrs	r3, r3, #16
 800a074:	b29a      	uxth	r2, r3
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a07a:	2300      	movs	r3, #0
 800a07c:	e011      	b.n	800a0a2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a07e:	693b      	ldr	r3, [r7, #16]
 800a080:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a084:	2b00      	cmp	r3, #0
 800a086:	d002      	beq.n	800a08e <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a088:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a08c:	e009      	b.n	800a0a2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a08e:	693b      	ldr	r3, [r7, #16]
 800a090:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a094:	2b00      	cmp	r3, #0
 800a096:	d002      	beq.n	800a09e <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a098:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a09c:	e001      	b.n	800a0a2 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a09e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	371c      	adds	r7, #28
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd90      	pop	{r4, r7, pc}
 800a0aa:	bf00      	nop
 800a0ac:	20000004 	.word	0x20000004
 800a0b0:	10624dd3 	.word	0x10624dd3

0800a0b4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800a0b4:	b490      	push	{r4, r7}
 800a0b6:	b084      	sub	sp, #16
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a0bc:	4b21      	ldr	r3, [pc, #132]	; (800a144 <SDMMC_GetCmdResp7+0x90>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	4a21      	ldr	r2, [pc, #132]	; (800a148 <SDMMC_GetCmdResp7+0x94>)
 800a0c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a0c6:	0a5b      	lsrs	r3, r3, #9
 800a0c8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0cc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800a0d0:	4623      	mov	r3, r4
 800a0d2:	1e5c      	subs	r4, r3, #1
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d102      	bne.n	800a0de <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a0d8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a0dc:	e02c      	b.n	800a138 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0e2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d0f0      	beq.n	800a0d0 <SDMMC_GetCmdResp7+0x1c>
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d1eb      	bne.n	800a0d0 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0fc:	f003 0304 	and.w	r3, r3, #4
 800a100:	2b00      	cmp	r3, #0
 800a102:	d004      	beq.n	800a10e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2204      	movs	r2, #4
 800a108:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a10a:	2304      	movs	r3, #4
 800a10c:	e014      	b.n	800a138 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a112:	f003 0301 	and.w	r3, r3, #1
 800a116:	2b00      	cmp	r3, #0
 800a118:	d004      	beq.n	800a124 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	2201      	movs	r2, #1
 800a11e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a120:	2301      	movs	r3, #1
 800a122:	e009      	b.n	800a138 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a128:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d002      	beq.n	800a136 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2240      	movs	r2, #64	; 0x40
 800a134:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a136:	2300      	movs	r3, #0
  
}
 800a138:	4618      	mov	r0, r3
 800a13a:	3710      	adds	r7, #16
 800a13c:	46bd      	mov	sp, r7
 800a13e:	bc90      	pop	{r4, r7}
 800a140:	4770      	bx	lr
 800a142:	bf00      	nop
 800a144:	20000004 	.word	0x20000004
 800a148:	10624dd3 	.word	0x10624dd3

0800a14c <LL_TIM_SetPrescaler>:
{
 800a14c:	b480      	push	{r7}
 800a14e:	b083      	sub	sp, #12
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
 800a154:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	683a      	ldr	r2, [r7, #0]
 800a15a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a15c:	bf00      	nop
 800a15e:	370c      	adds	r7, #12
 800a160:	46bd      	mov	sp, r7
 800a162:	bc80      	pop	{r7}
 800a164:	4770      	bx	lr

0800a166 <LL_TIM_SetAutoReload>:
{
 800a166:	b480      	push	{r7}
 800a168:	b083      	sub	sp, #12
 800a16a:	af00      	add	r7, sp, #0
 800a16c:	6078      	str	r0, [r7, #4]
 800a16e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	683a      	ldr	r2, [r7, #0]
 800a174:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800a176:	bf00      	nop
 800a178:	370c      	adds	r7, #12
 800a17a:	46bd      	mov	sp, r7
 800a17c:	bc80      	pop	{r7}
 800a17e:	4770      	bx	lr

0800a180 <LL_TIM_SetRepetitionCounter>:
{
 800a180:	b480      	push	{r7}
 800a182:	b083      	sub	sp, #12
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
 800a188:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	683a      	ldr	r2, [r7, #0]
 800a18e:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a190:	bf00      	nop
 800a192:	370c      	adds	r7, #12
 800a194:	46bd      	mov	sp, r7
 800a196:	bc80      	pop	{r7}
 800a198:	4770      	bx	lr

0800a19a <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800a19a:	b480      	push	{r7}
 800a19c:	b083      	sub	sp, #12
 800a19e:	af00      	add	r7, sp, #0
 800a1a0:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	695b      	ldr	r3, [r3, #20]
 800a1a6:	f043 0201 	orr.w	r2, r3, #1
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	615a      	str	r2, [r3, #20]
}
 800a1ae:	bf00      	nop
 800a1b0:	370c      	adds	r7, #12
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bc80      	pop	{r7}
 800a1b6:	4770      	bx	lr

0800a1b8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b084      	sub	sp, #16
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
 800a1c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	4a3d      	ldr	r2, [pc, #244]	; (800a2c0 <LL_TIM_Init+0x108>)
 800a1cc:	4293      	cmp	r3, r2
 800a1ce:	d013      	beq.n	800a1f8 <LL_TIM_Init+0x40>
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1d6:	d00f      	beq.n	800a1f8 <LL_TIM_Init+0x40>
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	4a3a      	ldr	r2, [pc, #232]	; (800a2c4 <LL_TIM_Init+0x10c>)
 800a1dc:	4293      	cmp	r3, r2
 800a1de:	d00b      	beq.n	800a1f8 <LL_TIM_Init+0x40>
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	4a39      	ldr	r2, [pc, #228]	; (800a2c8 <LL_TIM_Init+0x110>)
 800a1e4:	4293      	cmp	r3, r2
 800a1e6:	d007      	beq.n	800a1f8 <LL_TIM_Init+0x40>
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	4a38      	ldr	r2, [pc, #224]	; (800a2cc <LL_TIM_Init+0x114>)
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	d003      	beq.n	800a1f8 <LL_TIM_Init+0x40>
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	4a37      	ldr	r2, [pc, #220]	; (800a2d0 <LL_TIM_Init+0x118>)
 800a1f4:	4293      	cmp	r3, r2
 800a1f6:	d106      	bne.n	800a206 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	685b      	ldr	r3, [r3, #4]
 800a202:	4313      	orrs	r3, r2
 800a204:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	4a2d      	ldr	r2, [pc, #180]	; (800a2c0 <LL_TIM_Init+0x108>)
 800a20a:	4293      	cmp	r3, r2
 800a20c:	d02b      	beq.n	800a266 <LL_TIM_Init+0xae>
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a214:	d027      	beq.n	800a266 <LL_TIM_Init+0xae>
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	4a2a      	ldr	r2, [pc, #168]	; (800a2c4 <LL_TIM_Init+0x10c>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d023      	beq.n	800a266 <LL_TIM_Init+0xae>
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	4a29      	ldr	r2, [pc, #164]	; (800a2c8 <LL_TIM_Init+0x110>)
 800a222:	4293      	cmp	r3, r2
 800a224:	d01f      	beq.n	800a266 <LL_TIM_Init+0xae>
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	4a28      	ldr	r2, [pc, #160]	; (800a2cc <LL_TIM_Init+0x114>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d01b      	beq.n	800a266 <LL_TIM_Init+0xae>
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	4a27      	ldr	r2, [pc, #156]	; (800a2d0 <LL_TIM_Init+0x118>)
 800a232:	4293      	cmp	r3, r2
 800a234:	d017      	beq.n	800a266 <LL_TIM_Init+0xae>
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	4a26      	ldr	r2, [pc, #152]	; (800a2d4 <LL_TIM_Init+0x11c>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d013      	beq.n	800a266 <LL_TIM_Init+0xae>
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	4a25      	ldr	r2, [pc, #148]	; (800a2d8 <LL_TIM_Init+0x120>)
 800a242:	4293      	cmp	r3, r2
 800a244:	d00f      	beq.n	800a266 <LL_TIM_Init+0xae>
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	4a24      	ldr	r2, [pc, #144]	; (800a2dc <LL_TIM_Init+0x124>)
 800a24a:	4293      	cmp	r3, r2
 800a24c:	d00b      	beq.n	800a266 <LL_TIM_Init+0xae>
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	4a23      	ldr	r2, [pc, #140]	; (800a2e0 <LL_TIM_Init+0x128>)
 800a252:	4293      	cmp	r3, r2
 800a254:	d007      	beq.n	800a266 <LL_TIM_Init+0xae>
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	4a22      	ldr	r2, [pc, #136]	; (800a2e4 <LL_TIM_Init+0x12c>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d003      	beq.n	800a266 <LL_TIM_Init+0xae>
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	4a21      	ldr	r2, [pc, #132]	; (800a2e8 <LL_TIM_Init+0x130>)
 800a262:	4293      	cmp	r3, r2
 800a264:	d106      	bne.n	800a274 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	68db      	ldr	r3, [r3, #12]
 800a270:	4313      	orrs	r3, r2
 800a272:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	68fa      	ldr	r2, [r7, #12]
 800a278:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	689b      	ldr	r3, [r3, #8]
 800a27e:	4619      	mov	r1, r3
 800a280:	6878      	ldr	r0, [r7, #4]
 800a282:	f7ff ff70 	bl	800a166 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	881b      	ldrh	r3, [r3, #0]
 800a28a:	4619      	mov	r1, r3
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f7ff ff5d 	bl	800a14c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	4a0a      	ldr	r2, [pc, #40]	; (800a2c0 <LL_TIM_Init+0x108>)
 800a296:	4293      	cmp	r3, r2
 800a298:	d003      	beq.n	800a2a2 <LL_TIM_Init+0xea>
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	4a0c      	ldr	r2, [pc, #48]	; (800a2d0 <LL_TIM_Init+0x118>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d105      	bne.n	800a2ae <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	691b      	ldr	r3, [r3, #16]
 800a2a6:	4619      	mov	r1, r3
 800a2a8:	6878      	ldr	r0, [r7, #4]
 800a2aa:	f7ff ff69 	bl	800a180 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800a2ae:	6878      	ldr	r0, [r7, #4]
 800a2b0:	f7ff ff73 	bl	800a19a <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800a2b4:	2300      	movs	r3, #0
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3710      	adds	r7, #16
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}
 800a2be:	bf00      	nop
 800a2c0:	40010000 	.word	0x40010000
 800a2c4:	40000400 	.word	0x40000400
 800a2c8:	40000800 	.word	0x40000800
 800a2cc:	40000c00 	.word	0x40000c00
 800a2d0:	40010400 	.word	0x40010400
 800a2d4:	40014000 	.word	0x40014000
 800a2d8:	40014400 	.word	0x40014400
 800a2dc:	40014800 	.word	0x40014800
 800a2e0:	40001800 	.word	0x40001800
 800a2e4:	40001c00 	.word	0x40001c00
 800a2e8:	40002000 	.word	0x40002000

0800a2ec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a2ec:	b084      	sub	sp, #16
 800a2ee:	b580      	push	{r7, lr}
 800a2f0:	b084      	sub	sp, #16
 800a2f2:	af00      	add	r7, sp, #0
 800a2f4:	6078      	str	r0, [r7, #4]
 800a2f6:	f107 001c 	add.w	r0, r7, #28
 800a2fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a2fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a300:	2b01      	cmp	r3, #1
 800a302:	d122      	bne.n	800a34a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a308:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	68db      	ldr	r3, [r3, #12]
 800a314:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a318:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a31c:	687a      	ldr	r2, [r7, #4]
 800a31e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	68db      	ldr	r3, [r3, #12]
 800a324:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a32c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a32e:	2b01      	cmp	r3, #1
 800a330:	d105      	bne.n	800a33e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	68db      	ldr	r3, [r3, #12]
 800a336:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f001 faa0 	bl	800b884 <USB_CoreReset>
 800a344:	4603      	mov	r3, r0
 800a346:	73fb      	strb	r3, [r7, #15]
 800a348:	e010      	b.n	800a36c <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	68db      	ldr	r3, [r3, #12]
 800a34e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a356:	6878      	ldr	r0, [r7, #4]
 800a358:	f001 fa94 	bl	800b884 <USB_CoreReset>
 800a35c:	4603      	mov	r3, r0
 800a35e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a364:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800a36c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a36e:	2b01      	cmp	r3, #1
 800a370:	d10b      	bne.n	800a38a <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	689b      	ldr	r3, [r3, #8]
 800a376:	f043 0206 	orr.w	r2, r3, #6
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	689b      	ldr	r3, [r3, #8]
 800a382:	f043 0220 	orr.w	r2, r3, #32
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a38a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	3710      	adds	r7, #16
 800a390:	46bd      	mov	sp, r7
 800a392:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a396:	b004      	add	sp, #16
 800a398:	4770      	bx	lr
	...

0800a39c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a39c:	b480      	push	{r7}
 800a39e:	b087      	sub	sp, #28
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	60f8      	str	r0, [r7, #12]
 800a3a4:	60b9      	str	r1, [r7, #8]
 800a3a6:	4613      	mov	r3, r2
 800a3a8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a3aa:	79fb      	ldrb	r3, [r7, #7]
 800a3ac:	2b02      	cmp	r3, #2
 800a3ae:	d165      	bne.n	800a47c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a3b0:	68bb      	ldr	r3, [r7, #8]
 800a3b2:	4a41      	ldr	r2, [pc, #260]	; (800a4b8 <USB_SetTurnaroundTime+0x11c>)
 800a3b4:	4293      	cmp	r3, r2
 800a3b6:	d906      	bls.n	800a3c6 <USB_SetTurnaroundTime+0x2a>
 800a3b8:	68bb      	ldr	r3, [r7, #8]
 800a3ba:	4a40      	ldr	r2, [pc, #256]	; (800a4bc <USB_SetTurnaroundTime+0x120>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d802      	bhi.n	800a3c6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a3c0:	230f      	movs	r3, #15
 800a3c2:	617b      	str	r3, [r7, #20]
 800a3c4:	e062      	b.n	800a48c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a3c6:	68bb      	ldr	r3, [r7, #8]
 800a3c8:	4a3c      	ldr	r2, [pc, #240]	; (800a4bc <USB_SetTurnaroundTime+0x120>)
 800a3ca:	4293      	cmp	r3, r2
 800a3cc:	d906      	bls.n	800a3dc <USB_SetTurnaroundTime+0x40>
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	4a3b      	ldr	r2, [pc, #236]	; (800a4c0 <USB_SetTurnaroundTime+0x124>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	d802      	bhi.n	800a3dc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a3d6:	230e      	movs	r3, #14
 800a3d8:	617b      	str	r3, [r7, #20]
 800a3da:	e057      	b.n	800a48c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	4a38      	ldr	r2, [pc, #224]	; (800a4c0 <USB_SetTurnaroundTime+0x124>)
 800a3e0:	4293      	cmp	r3, r2
 800a3e2:	d906      	bls.n	800a3f2 <USB_SetTurnaroundTime+0x56>
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	4a37      	ldr	r2, [pc, #220]	; (800a4c4 <USB_SetTurnaroundTime+0x128>)
 800a3e8:	4293      	cmp	r3, r2
 800a3ea:	d802      	bhi.n	800a3f2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a3ec:	230d      	movs	r3, #13
 800a3ee:	617b      	str	r3, [r7, #20]
 800a3f0:	e04c      	b.n	800a48c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	4a33      	ldr	r2, [pc, #204]	; (800a4c4 <USB_SetTurnaroundTime+0x128>)
 800a3f6:	4293      	cmp	r3, r2
 800a3f8:	d906      	bls.n	800a408 <USB_SetTurnaroundTime+0x6c>
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	4a32      	ldr	r2, [pc, #200]	; (800a4c8 <USB_SetTurnaroundTime+0x12c>)
 800a3fe:	4293      	cmp	r3, r2
 800a400:	d802      	bhi.n	800a408 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a402:	230c      	movs	r3, #12
 800a404:	617b      	str	r3, [r7, #20]
 800a406:	e041      	b.n	800a48c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a408:	68bb      	ldr	r3, [r7, #8]
 800a40a:	4a2f      	ldr	r2, [pc, #188]	; (800a4c8 <USB_SetTurnaroundTime+0x12c>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d906      	bls.n	800a41e <USB_SetTurnaroundTime+0x82>
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	4a2e      	ldr	r2, [pc, #184]	; (800a4cc <USB_SetTurnaroundTime+0x130>)
 800a414:	4293      	cmp	r3, r2
 800a416:	d802      	bhi.n	800a41e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a418:	230b      	movs	r3, #11
 800a41a:	617b      	str	r3, [r7, #20]
 800a41c:	e036      	b.n	800a48c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a41e:	68bb      	ldr	r3, [r7, #8]
 800a420:	4a2a      	ldr	r2, [pc, #168]	; (800a4cc <USB_SetTurnaroundTime+0x130>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d906      	bls.n	800a434 <USB_SetTurnaroundTime+0x98>
 800a426:	68bb      	ldr	r3, [r7, #8]
 800a428:	4a29      	ldr	r2, [pc, #164]	; (800a4d0 <USB_SetTurnaroundTime+0x134>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d802      	bhi.n	800a434 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a42e:	230a      	movs	r3, #10
 800a430:	617b      	str	r3, [r7, #20]
 800a432:	e02b      	b.n	800a48c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a434:	68bb      	ldr	r3, [r7, #8]
 800a436:	4a26      	ldr	r2, [pc, #152]	; (800a4d0 <USB_SetTurnaroundTime+0x134>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	d906      	bls.n	800a44a <USB_SetTurnaroundTime+0xae>
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	4a25      	ldr	r2, [pc, #148]	; (800a4d4 <USB_SetTurnaroundTime+0x138>)
 800a440:	4293      	cmp	r3, r2
 800a442:	d802      	bhi.n	800a44a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a444:	2309      	movs	r3, #9
 800a446:	617b      	str	r3, [r7, #20]
 800a448:	e020      	b.n	800a48c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a44a:	68bb      	ldr	r3, [r7, #8]
 800a44c:	4a21      	ldr	r2, [pc, #132]	; (800a4d4 <USB_SetTurnaroundTime+0x138>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d906      	bls.n	800a460 <USB_SetTurnaroundTime+0xc4>
 800a452:	68bb      	ldr	r3, [r7, #8]
 800a454:	4a20      	ldr	r2, [pc, #128]	; (800a4d8 <USB_SetTurnaroundTime+0x13c>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d802      	bhi.n	800a460 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a45a:	2308      	movs	r3, #8
 800a45c:	617b      	str	r3, [r7, #20]
 800a45e:	e015      	b.n	800a48c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a460:	68bb      	ldr	r3, [r7, #8]
 800a462:	4a1d      	ldr	r2, [pc, #116]	; (800a4d8 <USB_SetTurnaroundTime+0x13c>)
 800a464:	4293      	cmp	r3, r2
 800a466:	d906      	bls.n	800a476 <USB_SetTurnaroundTime+0xda>
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	4a1c      	ldr	r2, [pc, #112]	; (800a4dc <USB_SetTurnaroundTime+0x140>)
 800a46c:	4293      	cmp	r3, r2
 800a46e:	d802      	bhi.n	800a476 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a470:	2307      	movs	r3, #7
 800a472:	617b      	str	r3, [r7, #20]
 800a474:	e00a      	b.n	800a48c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a476:	2306      	movs	r3, #6
 800a478:	617b      	str	r3, [r7, #20]
 800a47a:	e007      	b.n	800a48c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a47c:	79fb      	ldrb	r3, [r7, #7]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d102      	bne.n	800a488 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a482:	2309      	movs	r3, #9
 800a484:	617b      	str	r3, [r7, #20]
 800a486:	e001      	b.n	800a48c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a488:	2309      	movs	r3, #9
 800a48a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	68db      	ldr	r3, [r3, #12]
 800a490:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	68da      	ldr	r2, [r3, #12]
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	029b      	lsls	r3, r3, #10
 800a4a0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800a4a4:	431a      	orrs	r2, r3
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a4aa:	2300      	movs	r3, #0
}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	371c      	adds	r7, #28
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	bc80      	pop	{r7}
 800a4b4:	4770      	bx	lr
 800a4b6:	bf00      	nop
 800a4b8:	00d8acbf 	.word	0x00d8acbf
 800a4bc:	00e4e1bf 	.word	0x00e4e1bf
 800a4c0:	00f423ff 	.word	0x00f423ff
 800a4c4:	0106737f 	.word	0x0106737f
 800a4c8:	011a499f 	.word	0x011a499f
 800a4cc:	01312cff 	.word	0x01312cff
 800a4d0:	014ca43f 	.word	0x014ca43f
 800a4d4:	016e35ff 	.word	0x016e35ff
 800a4d8:	01a6ab1f 	.word	0x01a6ab1f
 800a4dc:	01e847ff 	.word	0x01e847ff

0800a4e0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a4e0:	b480      	push	{r7}
 800a4e2:	b083      	sub	sp, #12
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	689b      	ldr	r3, [r3, #8]
 800a4ec:	f043 0201 	orr.w	r2, r3, #1
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a4f4:	2300      	movs	r3, #0
}
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	370c      	adds	r7, #12
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bc80      	pop	{r7}
 800a4fe:	4770      	bx	lr

0800a500 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a500:	b480      	push	{r7}
 800a502:	b083      	sub	sp, #12
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	689b      	ldr	r3, [r3, #8]
 800a50c:	f023 0201 	bic.w	r2, r3, #1
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a514:	2300      	movs	r3, #0
}
 800a516:	4618      	mov	r0, r3
 800a518:	370c      	adds	r7, #12
 800a51a:	46bd      	mov	sp, r7
 800a51c:	bc80      	pop	{r7}
 800a51e:	4770      	bx	lr

0800a520 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b082      	sub	sp, #8
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
 800a528:	460b      	mov	r3, r1
 800a52a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	68db      	ldr	r3, [r3, #12]
 800a530:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a538:	78fb      	ldrb	r3, [r7, #3]
 800a53a:	2b01      	cmp	r3, #1
 800a53c:	d106      	bne.n	800a54c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	68db      	ldr	r3, [r3, #12]
 800a542:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	60da      	str	r2, [r3, #12]
 800a54a:	e00b      	b.n	800a564 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a54c:	78fb      	ldrb	r3, [r7, #3]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d106      	bne.n	800a560 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	68db      	ldr	r3, [r3, #12]
 800a556:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	60da      	str	r2, [r3, #12]
 800a55e:	e001      	b.n	800a564 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a560:	2301      	movs	r3, #1
 800a562:	e003      	b.n	800a56c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a564:	2032      	movs	r0, #50	; 0x32
 800a566:	f7f8 f95b 	bl	8002820 <HAL_Delay>

  return HAL_OK;
 800a56a:	2300      	movs	r3, #0
}
 800a56c:	4618      	mov	r0, r3
 800a56e:	3708      	adds	r7, #8
 800a570:	46bd      	mov	sp, r7
 800a572:	bd80      	pop	{r7, pc}

0800a574 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a574:	b084      	sub	sp, #16
 800a576:	b580      	push	{r7, lr}
 800a578:	b086      	sub	sp, #24
 800a57a:	af00      	add	r7, sp, #0
 800a57c:	6078      	str	r0, [r7, #4]
 800a57e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a582:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a586:	2300      	movs	r3, #0
 800a588:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a58e:	2300      	movs	r3, #0
 800a590:	613b      	str	r3, [r7, #16]
 800a592:	e009      	b.n	800a5a8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a594:	687a      	ldr	r2, [r7, #4]
 800a596:	693b      	ldr	r3, [r7, #16]
 800a598:	3340      	adds	r3, #64	; 0x40
 800a59a:	009b      	lsls	r3, r3, #2
 800a59c:	4413      	add	r3, r2
 800a59e:	2200      	movs	r2, #0
 800a5a0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a5a2:	693b      	ldr	r3, [r7, #16]
 800a5a4:	3301      	adds	r3, #1
 800a5a6:	613b      	str	r3, [r7, #16]
 800a5a8:	693b      	ldr	r3, [r7, #16]
 800a5aa:	2b0e      	cmp	r3, #14
 800a5ac:	d9f2      	bls.n	800a594 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a5ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d11c      	bne.n	800a5ee <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a5ba:	685b      	ldr	r3, [r3, #4]
 800a5bc:	68fa      	ldr	r2, [r7, #12]
 800a5be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a5c2:	f043 0302 	orr.w	r3, r3, #2
 800a5c6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5cc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5d8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5e4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	639a      	str	r2, [r3, #56]	; 0x38
 800a5ec:	e00b      	b.n	800a606 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5f2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5fe:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a60c:	461a      	mov	r2, r3
 800a60e:	2300      	movs	r3, #0
 800a610:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a618:	4619      	mov	r1, r3
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a620:	461a      	mov	r2, r3
 800a622:	680b      	ldr	r3, [r1, #0]
 800a624:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a628:	2b01      	cmp	r3, #1
 800a62a:	d10c      	bne.n	800a646 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a62c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d104      	bne.n	800a63c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a632:	2100      	movs	r1, #0
 800a634:	6878      	ldr	r0, [r7, #4]
 800a636:	f000 f945 	bl	800a8c4 <USB_SetDevSpeed>
 800a63a:	e008      	b.n	800a64e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a63c:	2101      	movs	r1, #1
 800a63e:	6878      	ldr	r0, [r7, #4]
 800a640:	f000 f940 	bl	800a8c4 <USB_SetDevSpeed>
 800a644:	e003      	b.n	800a64e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a646:	2103      	movs	r1, #3
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f000 f93b 	bl	800a8c4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a64e:	2110      	movs	r1, #16
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	f000 f8f3 	bl	800a83c <USB_FlushTxFifo>
 800a656:	4603      	mov	r3, r0
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d001      	beq.n	800a660 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800a65c:	2301      	movs	r3, #1
 800a65e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f000 f90f 	bl	800a884 <USB_FlushRxFifo>
 800a666:	4603      	mov	r3, r0
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d001      	beq.n	800a670 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800a66c:	2301      	movs	r3, #1
 800a66e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a676:	461a      	mov	r2, r3
 800a678:	2300      	movs	r3, #0
 800a67a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a682:	461a      	mov	r2, r3
 800a684:	2300      	movs	r3, #0
 800a686:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a68e:	461a      	mov	r2, r3
 800a690:	2300      	movs	r3, #0
 800a692:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a694:	2300      	movs	r3, #0
 800a696:	613b      	str	r3, [r7, #16]
 800a698:	e043      	b.n	800a722 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a69a:	693b      	ldr	r3, [r7, #16]
 800a69c:	015a      	lsls	r2, r3, #5
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	4413      	add	r3, r2
 800a6a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a6ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a6b0:	d118      	bne.n	800a6e4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800a6b2:	693b      	ldr	r3, [r7, #16]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d10a      	bne.n	800a6ce <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	015a      	lsls	r2, r3, #5
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	4413      	add	r3, r2
 800a6c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6c4:	461a      	mov	r2, r3
 800a6c6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a6ca:	6013      	str	r3, [r2, #0]
 800a6cc:	e013      	b.n	800a6f6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	015a      	lsls	r2, r3, #5
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	4413      	add	r3, r2
 800a6d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6da:	461a      	mov	r2, r3
 800a6dc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a6e0:	6013      	str	r3, [r2, #0]
 800a6e2:	e008      	b.n	800a6f6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a6e4:	693b      	ldr	r3, [r7, #16]
 800a6e6:	015a      	lsls	r2, r3, #5
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	4413      	add	r3, r2
 800a6ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6f0:	461a      	mov	r2, r3
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a6f6:	693b      	ldr	r3, [r7, #16]
 800a6f8:	015a      	lsls	r2, r3, #5
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	4413      	add	r3, r2
 800a6fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a702:	461a      	mov	r2, r3
 800a704:	2300      	movs	r3, #0
 800a706:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a708:	693b      	ldr	r3, [r7, #16]
 800a70a:	015a      	lsls	r2, r3, #5
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	4413      	add	r3, r2
 800a710:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a714:	461a      	mov	r2, r3
 800a716:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a71a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a71c:	693b      	ldr	r3, [r7, #16]
 800a71e:	3301      	adds	r3, #1
 800a720:	613b      	str	r3, [r7, #16]
 800a722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a724:	693a      	ldr	r2, [r7, #16]
 800a726:	429a      	cmp	r2, r3
 800a728:	d3b7      	bcc.n	800a69a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a72a:	2300      	movs	r3, #0
 800a72c:	613b      	str	r3, [r7, #16]
 800a72e:	e043      	b.n	800a7b8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a730:	693b      	ldr	r3, [r7, #16]
 800a732:	015a      	lsls	r2, r3, #5
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	4413      	add	r3, r2
 800a738:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a742:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a746:	d118      	bne.n	800a77a <USB_DevInit+0x206>
    {
      if (i == 0U)
 800a748:	693b      	ldr	r3, [r7, #16]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d10a      	bne.n	800a764 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a74e:	693b      	ldr	r3, [r7, #16]
 800a750:	015a      	lsls	r2, r3, #5
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	4413      	add	r3, r2
 800a756:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a75a:	461a      	mov	r2, r3
 800a75c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a760:	6013      	str	r3, [r2, #0]
 800a762:	e013      	b.n	800a78c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a764:	693b      	ldr	r3, [r7, #16]
 800a766:	015a      	lsls	r2, r3, #5
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	4413      	add	r3, r2
 800a76c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a770:	461a      	mov	r2, r3
 800a772:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a776:	6013      	str	r3, [r2, #0]
 800a778:	e008      	b.n	800a78c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a77a:	693b      	ldr	r3, [r7, #16]
 800a77c:	015a      	lsls	r2, r3, #5
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	4413      	add	r3, r2
 800a782:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a786:	461a      	mov	r2, r3
 800a788:	2300      	movs	r3, #0
 800a78a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a78c:	693b      	ldr	r3, [r7, #16]
 800a78e:	015a      	lsls	r2, r3, #5
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	4413      	add	r3, r2
 800a794:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a798:	461a      	mov	r2, r3
 800a79a:	2300      	movs	r3, #0
 800a79c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a79e:	693b      	ldr	r3, [r7, #16]
 800a7a0:	015a      	lsls	r2, r3, #5
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	4413      	add	r3, r2
 800a7a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7aa:	461a      	mov	r2, r3
 800a7ac:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a7b0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a7b2:	693b      	ldr	r3, [r7, #16]
 800a7b4:	3301      	adds	r3, #1
 800a7b6:	613b      	str	r3, [r7, #16]
 800a7b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7ba:	693a      	ldr	r2, [r7, #16]
 800a7bc:	429a      	cmp	r2, r3
 800a7be:	d3b7      	bcc.n	800a730 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7c6:	691b      	ldr	r3, [r3, #16]
 800a7c8:	68fa      	ldr	r2, [r7, #12]
 800a7ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a7ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a7d2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800a7e0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a7e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d105      	bne.n	800a7f4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	699b      	ldr	r3, [r3, #24]
 800a7ec:	f043 0210 	orr.w	r2, r3, #16
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	699a      	ldr	r2, [r3, #24]
 800a7f8:	4b0f      	ldr	r3, [pc, #60]	; (800a838 <USB_DevInit+0x2c4>)
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	687a      	ldr	r2, [r7, #4]
 800a7fe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a800:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a802:	2b00      	cmp	r3, #0
 800a804:	d005      	beq.n	800a812 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	699b      	ldr	r3, [r3, #24]
 800a80a:	f043 0208 	orr.w	r2, r3, #8
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a812:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a814:	2b01      	cmp	r3, #1
 800a816:	d107      	bne.n	800a828 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	699b      	ldr	r3, [r3, #24]
 800a81c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a820:	f043 0304 	orr.w	r3, r3, #4
 800a824:	687a      	ldr	r2, [r7, #4]
 800a826:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a828:	7dfb      	ldrb	r3, [r7, #23]
}
 800a82a:	4618      	mov	r0, r3
 800a82c:	3718      	adds	r7, #24
 800a82e:	46bd      	mov	sp, r7
 800a830:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a834:	b004      	add	sp, #16
 800a836:	4770      	bx	lr
 800a838:	803c3800 	.word	0x803c3800

0800a83c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a83c:	b480      	push	{r7}
 800a83e:	b085      	sub	sp, #20
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
 800a844:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a846:	2300      	movs	r3, #0
 800a848:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a84a:	683b      	ldr	r3, [r7, #0]
 800a84c:	019b      	lsls	r3, r3, #6
 800a84e:	f043 0220 	orr.w	r2, r3, #32
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	3301      	adds	r3, #1
 800a85a:	60fb      	str	r3, [r7, #12]
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	4a08      	ldr	r2, [pc, #32]	; (800a880 <USB_FlushTxFifo+0x44>)
 800a860:	4293      	cmp	r3, r2
 800a862:	d901      	bls.n	800a868 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a864:	2303      	movs	r3, #3
 800a866:	e006      	b.n	800a876 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	691b      	ldr	r3, [r3, #16]
 800a86c:	f003 0320 	and.w	r3, r3, #32
 800a870:	2b20      	cmp	r3, #32
 800a872:	d0f0      	beq.n	800a856 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a874:	2300      	movs	r3, #0
}
 800a876:	4618      	mov	r0, r3
 800a878:	3714      	adds	r7, #20
 800a87a:	46bd      	mov	sp, r7
 800a87c:	bc80      	pop	{r7}
 800a87e:	4770      	bx	lr
 800a880:	00030d40 	.word	0x00030d40

0800a884 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a884:	b480      	push	{r7}
 800a886:	b085      	sub	sp, #20
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a88c:	2300      	movs	r3, #0
 800a88e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	2210      	movs	r2, #16
 800a894:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	3301      	adds	r3, #1
 800a89a:	60fb      	str	r3, [r7, #12]
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	4a08      	ldr	r2, [pc, #32]	; (800a8c0 <USB_FlushRxFifo+0x3c>)
 800a8a0:	4293      	cmp	r3, r2
 800a8a2:	d901      	bls.n	800a8a8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a8a4:	2303      	movs	r3, #3
 800a8a6:	e006      	b.n	800a8b6 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	691b      	ldr	r3, [r3, #16]
 800a8ac:	f003 0310 	and.w	r3, r3, #16
 800a8b0:	2b10      	cmp	r3, #16
 800a8b2:	d0f0      	beq.n	800a896 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a8b4:	2300      	movs	r3, #0
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	3714      	adds	r7, #20
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bc80      	pop	{r7}
 800a8be:	4770      	bx	lr
 800a8c0:	00030d40 	.word	0x00030d40

0800a8c4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b085      	sub	sp, #20
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
 800a8cc:	460b      	mov	r3, r1
 800a8ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8da:	681a      	ldr	r2, [r3, #0]
 800a8dc:	78fb      	ldrb	r3, [r7, #3]
 800a8de:	68f9      	ldr	r1, [r7, #12]
 800a8e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a8e4:	4313      	orrs	r3, r2
 800a8e6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a8e8:	2300      	movs	r3, #0
}
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	3714      	adds	r7, #20
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	bc80      	pop	{r7}
 800a8f2:	4770      	bx	lr

0800a8f4 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a8f4:	b480      	push	{r7}
 800a8f6:	b087      	sub	sp, #28
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a900:	693b      	ldr	r3, [r7, #16]
 800a902:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a906:	689b      	ldr	r3, [r3, #8]
 800a908:	f003 0306 	and.w	r3, r3, #6
 800a90c:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d102      	bne.n	800a91a <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a914:	2300      	movs	r3, #0
 800a916:	75fb      	strb	r3, [r7, #23]
 800a918:	e00a      	b.n	800a930 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	2b02      	cmp	r3, #2
 800a91e:	d002      	beq.n	800a926 <USB_GetDevSpeed+0x32>
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	2b06      	cmp	r3, #6
 800a924:	d102      	bne.n	800a92c <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a926:	2302      	movs	r3, #2
 800a928:	75fb      	strb	r3, [r7, #23]
 800a92a:	e001      	b.n	800a930 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a92c:	230f      	movs	r3, #15
 800a92e:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a930:	7dfb      	ldrb	r3, [r7, #23]
}
 800a932:	4618      	mov	r0, r3
 800a934:	371c      	adds	r7, #28
 800a936:	46bd      	mov	sp, r7
 800a938:	bc80      	pop	{r7}
 800a93a:	4770      	bx	lr

0800a93c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a93c:	b480      	push	{r7}
 800a93e:	b085      	sub	sp, #20
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
 800a944:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a94a:	683b      	ldr	r3, [r7, #0]
 800a94c:	781b      	ldrb	r3, [r3, #0]
 800a94e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	785b      	ldrb	r3, [r3, #1]
 800a954:	2b01      	cmp	r3, #1
 800a956:	d13a      	bne.n	800a9ce <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a95e:	69da      	ldr	r2, [r3, #28]
 800a960:	683b      	ldr	r3, [r7, #0]
 800a962:	781b      	ldrb	r3, [r3, #0]
 800a964:	f003 030f 	and.w	r3, r3, #15
 800a968:	2101      	movs	r1, #1
 800a96a:	fa01 f303 	lsl.w	r3, r1, r3
 800a96e:	b29b      	uxth	r3, r3
 800a970:	68f9      	ldr	r1, [r7, #12]
 800a972:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a976:	4313      	orrs	r3, r2
 800a978:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a97a:	68bb      	ldr	r3, [r7, #8]
 800a97c:	015a      	lsls	r2, r3, #5
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	4413      	add	r3, r2
 800a982:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d155      	bne.n	800aa3c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a990:	68bb      	ldr	r3, [r7, #8]
 800a992:	015a      	lsls	r2, r3, #5
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	4413      	add	r3, r2
 800a998:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a99c:	681a      	ldr	r2, [r3, #0]
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	689b      	ldr	r3, [r3, #8]
 800a9a2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	78db      	ldrb	r3, [r3, #3]
 800a9aa:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a9ac:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a9ae:	68bb      	ldr	r3, [r7, #8]
 800a9b0:	059b      	lsls	r3, r3, #22
 800a9b2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a9b4:	4313      	orrs	r3, r2
 800a9b6:	68ba      	ldr	r2, [r7, #8]
 800a9b8:	0151      	lsls	r1, r2, #5
 800a9ba:	68fa      	ldr	r2, [r7, #12]
 800a9bc:	440a      	add	r2, r1
 800a9be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a9c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a9c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a9ca:	6013      	str	r3, [r2, #0]
 800a9cc:	e036      	b.n	800aa3c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9d4:	69da      	ldr	r2, [r3, #28]
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	781b      	ldrb	r3, [r3, #0]
 800a9da:	f003 030f 	and.w	r3, r3, #15
 800a9de:	2101      	movs	r1, #1
 800a9e0:	fa01 f303 	lsl.w	r3, r1, r3
 800a9e4:	041b      	lsls	r3, r3, #16
 800a9e6:	68f9      	ldr	r1, [r7, #12]
 800a9e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a9ec:	4313      	orrs	r3, r2
 800a9ee:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	015a      	lsls	r2, r3, #5
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	4413      	add	r3, r2
 800a9f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d11a      	bne.n	800aa3c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	015a      	lsls	r2, r3, #5
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	4413      	add	r3, r2
 800aa0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa12:	681a      	ldr	r2, [r3, #0]
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	689b      	ldr	r3, [r3, #8]
 800aa18:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	78db      	ldrb	r3, [r3, #3]
 800aa20:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800aa22:	430b      	orrs	r3, r1
 800aa24:	4313      	orrs	r3, r2
 800aa26:	68ba      	ldr	r2, [r7, #8]
 800aa28:	0151      	lsls	r1, r2, #5
 800aa2a:	68fa      	ldr	r2, [r7, #12]
 800aa2c:	440a      	add	r2, r1
 800aa2e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aa32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aa36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aa3a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800aa3c:	2300      	movs	r3, #0
}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	3714      	adds	r7, #20
 800aa42:	46bd      	mov	sp, r7
 800aa44:	bc80      	pop	{r7}
 800aa46:	4770      	bx	lr

0800aa48 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800aa48:	b480      	push	{r7}
 800aa4a:	b085      	sub	sp, #20
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	6078      	str	r0, [r7, #4]
 800aa50:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	781b      	ldrb	r3, [r3, #0]
 800aa5a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	785b      	ldrb	r3, [r3, #1]
 800aa60:	2b01      	cmp	r3, #1
 800aa62:	d161      	bne.n	800ab28 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800aa64:	68bb      	ldr	r3, [r7, #8]
 800aa66:	015a      	lsls	r2, r3, #5
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	4413      	add	r3, r2
 800aa6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aa76:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aa7a:	d11f      	bne.n	800aabc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800aa7c:	68bb      	ldr	r3, [r7, #8]
 800aa7e:	015a      	lsls	r2, r3, #5
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	4413      	add	r3, r2
 800aa84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	68ba      	ldr	r2, [r7, #8]
 800aa8c:	0151      	lsls	r1, r2, #5
 800aa8e:	68fa      	ldr	r2, [r7, #12]
 800aa90:	440a      	add	r2, r1
 800aa92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aa96:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800aa9a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800aa9c:	68bb      	ldr	r3, [r7, #8]
 800aa9e:	015a      	lsls	r2, r3, #5
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	4413      	add	r3, r2
 800aaa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	68ba      	ldr	r2, [r7, #8]
 800aaac:	0151      	lsls	r1, r2, #5
 800aaae:	68fa      	ldr	r2, [r7, #12]
 800aab0:	440a      	add	r2, r1
 800aab2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aab6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aaba:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aac2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	781b      	ldrb	r3, [r3, #0]
 800aac8:	f003 030f 	and.w	r3, r3, #15
 800aacc:	2101      	movs	r1, #1
 800aace:	fa01 f303 	lsl.w	r3, r1, r3
 800aad2:	b29b      	uxth	r3, r3
 800aad4:	43db      	mvns	r3, r3
 800aad6:	68f9      	ldr	r1, [r7, #12]
 800aad8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aadc:	4013      	ands	r3, r2
 800aade:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aae6:	69da      	ldr	r2, [r3, #28]
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	781b      	ldrb	r3, [r3, #0]
 800aaec:	f003 030f 	and.w	r3, r3, #15
 800aaf0:	2101      	movs	r1, #1
 800aaf2:	fa01 f303 	lsl.w	r3, r1, r3
 800aaf6:	b29b      	uxth	r3, r3
 800aaf8:	43db      	mvns	r3, r3
 800aafa:	68f9      	ldr	r1, [r7, #12]
 800aafc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ab00:	4013      	ands	r3, r2
 800ab02:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ab04:	68bb      	ldr	r3, [r7, #8]
 800ab06:	015a      	lsls	r2, r3, #5
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	4413      	add	r3, r2
 800ab0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab10:	681a      	ldr	r2, [r3, #0]
 800ab12:	68bb      	ldr	r3, [r7, #8]
 800ab14:	0159      	lsls	r1, r3, #5
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	440b      	add	r3, r1
 800ab1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab1e:	4619      	mov	r1, r3
 800ab20:	4b35      	ldr	r3, [pc, #212]	; (800abf8 <USB_DeactivateEndpoint+0x1b0>)
 800ab22:	4013      	ands	r3, r2
 800ab24:	600b      	str	r3, [r1, #0]
 800ab26:	e060      	b.n	800abea <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	015a      	lsls	r2, r3, #5
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	4413      	add	r3, r2
 800ab30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ab3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ab3e:	d11f      	bne.n	800ab80 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ab40:	68bb      	ldr	r3, [r7, #8]
 800ab42:	015a      	lsls	r2, r3, #5
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	4413      	add	r3, r2
 800ab48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	68ba      	ldr	r2, [r7, #8]
 800ab50:	0151      	lsls	r1, r2, #5
 800ab52:	68fa      	ldr	r2, [r7, #12]
 800ab54:	440a      	add	r2, r1
 800ab56:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ab5a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ab5e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ab60:	68bb      	ldr	r3, [r7, #8]
 800ab62:	015a      	lsls	r2, r3, #5
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	4413      	add	r3, r2
 800ab68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	68ba      	ldr	r2, [r7, #8]
 800ab70:	0151      	lsls	r1, r2, #5
 800ab72:	68fa      	ldr	r2, [r7, #12]
 800ab74:	440a      	add	r2, r1
 800ab76:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ab7a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab7e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ab88:	683b      	ldr	r3, [r7, #0]
 800ab8a:	781b      	ldrb	r3, [r3, #0]
 800ab8c:	f003 030f 	and.w	r3, r3, #15
 800ab90:	2101      	movs	r1, #1
 800ab92:	fa01 f303 	lsl.w	r3, r1, r3
 800ab96:	041b      	lsls	r3, r3, #16
 800ab98:	43db      	mvns	r3, r3
 800ab9a:	68f9      	ldr	r1, [r7, #12]
 800ab9c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aba0:	4013      	ands	r3, r2
 800aba2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800abaa:	69da      	ldr	r2, [r3, #28]
 800abac:	683b      	ldr	r3, [r7, #0]
 800abae:	781b      	ldrb	r3, [r3, #0]
 800abb0:	f003 030f 	and.w	r3, r3, #15
 800abb4:	2101      	movs	r1, #1
 800abb6:	fa01 f303 	lsl.w	r3, r1, r3
 800abba:	041b      	lsls	r3, r3, #16
 800abbc:	43db      	mvns	r3, r3
 800abbe:	68f9      	ldr	r1, [r7, #12]
 800abc0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800abc4:	4013      	ands	r3, r2
 800abc6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	015a      	lsls	r2, r3, #5
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	4413      	add	r3, r2
 800abd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abd4:	681a      	ldr	r2, [r3, #0]
 800abd6:	68bb      	ldr	r3, [r7, #8]
 800abd8:	0159      	lsls	r1, r3, #5
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	440b      	add	r3, r1
 800abde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abe2:	4619      	mov	r1, r3
 800abe4:	4b05      	ldr	r3, [pc, #20]	; (800abfc <USB_DeactivateEndpoint+0x1b4>)
 800abe6:	4013      	ands	r3, r2
 800abe8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800abea:	2300      	movs	r3, #0
}
 800abec:	4618      	mov	r0, r3
 800abee:	3714      	adds	r7, #20
 800abf0:	46bd      	mov	sp, r7
 800abf2:	bc80      	pop	{r7}
 800abf4:	4770      	bx	lr
 800abf6:	bf00      	nop
 800abf8:	ec337800 	.word	0xec337800
 800abfc:	eff37800 	.word	0xeff37800

0800ac00 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	b08a      	sub	sp, #40	; 0x28
 800ac04:	af02      	add	r7, sp, #8
 800ac06:	60f8      	str	r0, [r7, #12]
 800ac08:	60b9      	str	r1, [r7, #8]
 800ac0a:	4613      	mov	r3, r2
 800ac0c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	781b      	ldrb	r3, [r3, #0]
 800ac16:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	785b      	ldrb	r3, [r3, #1]
 800ac1c:	2b01      	cmp	r3, #1
 800ac1e:	f040 815c 	bne.w	800aeda <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	695b      	ldr	r3, [r3, #20]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d132      	bne.n	800ac90 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ac2a:	69bb      	ldr	r3, [r7, #24]
 800ac2c:	015a      	lsls	r2, r3, #5
 800ac2e:	69fb      	ldr	r3, [r7, #28]
 800ac30:	4413      	add	r3, r2
 800ac32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac36:	691b      	ldr	r3, [r3, #16]
 800ac38:	69ba      	ldr	r2, [r7, #24]
 800ac3a:	0151      	lsls	r1, r2, #5
 800ac3c:	69fa      	ldr	r2, [r7, #28]
 800ac3e:	440a      	add	r2, r1
 800ac40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ac44:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ac48:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ac4c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ac4e:	69bb      	ldr	r3, [r7, #24]
 800ac50:	015a      	lsls	r2, r3, #5
 800ac52:	69fb      	ldr	r3, [r7, #28]
 800ac54:	4413      	add	r3, r2
 800ac56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac5a:	691b      	ldr	r3, [r3, #16]
 800ac5c:	69ba      	ldr	r2, [r7, #24]
 800ac5e:	0151      	lsls	r1, r2, #5
 800ac60:	69fa      	ldr	r2, [r7, #28]
 800ac62:	440a      	add	r2, r1
 800ac64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ac68:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ac6c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ac6e:	69bb      	ldr	r3, [r7, #24]
 800ac70:	015a      	lsls	r2, r3, #5
 800ac72:	69fb      	ldr	r3, [r7, #28]
 800ac74:	4413      	add	r3, r2
 800ac76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac7a:	691b      	ldr	r3, [r3, #16]
 800ac7c:	69ba      	ldr	r2, [r7, #24]
 800ac7e:	0151      	lsls	r1, r2, #5
 800ac80:	69fa      	ldr	r2, [r7, #28]
 800ac82:	440a      	add	r2, r1
 800ac84:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ac88:	0cdb      	lsrs	r3, r3, #19
 800ac8a:	04db      	lsls	r3, r3, #19
 800ac8c:	6113      	str	r3, [r2, #16]
 800ac8e:	e074      	b.n	800ad7a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ac90:	69bb      	ldr	r3, [r7, #24]
 800ac92:	015a      	lsls	r2, r3, #5
 800ac94:	69fb      	ldr	r3, [r7, #28]
 800ac96:	4413      	add	r3, r2
 800ac98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac9c:	691b      	ldr	r3, [r3, #16]
 800ac9e:	69ba      	ldr	r2, [r7, #24]
 800aca0:	0151      	lsls	r1, r2, #5
 800aca2:	69fa      	ldr	r2, [r7, #28]
 800aca4:	440a      	add	r2, r1
 800aca6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800acaa:	0cdb      	lsrs	r3, r3, #19
 800acac:	04db      	lsls	r3, r3, #19
 800acae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800acb0:	69bb      	ldr	r3, [r7, #24]
 800acb2:	015a      	lsls	r2, r3, #5
 800acb4:	69fb      	ldr	r3, [r7, #28]
 800acb6:	4413      	add	r3, r2
 800acb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acbc:	691b      	ldr	r3, [r3, #16]
 800acbe:	69ba      	ldr	r2, [r7, #24]
 800acc0:	0151      	lsls	r1, r2, #5
 800acc2:	69fa      	ldr	r2, [r7, #28]
 800acc4:	440a      	add	r2, r1
 800acc6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800acca:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800acce:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800acd2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800acd4:	69bb      	ldr	r3, [r7, #24]
 800acd6:	015a      	lsls	r2, r3, #5
 800acd8:	69fb      	ldr	r3, [r7, #28]
 800acda:	4413      	add	r3, r2
 800acdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ace0:	691a      	ldr	r2, [r3, #16]
 800ace2:	68bb      	ldr	r3, [r7, #8]
 800ace4:	6959      	ldr	r1, [r3, #20]
 800ace6:	68bb      	ldr	r3, [r7, #8]
 800ace8:	689b      	ldr	r3, [r3, #8]
 800acea:	440b      	add	r3, r1
 800acec:	1e59      	subs	r1, r3, #1
 800acee:	68bb      	ldr	r3, [r7, #8]
 800acf0:	689b      	ldr	r3, [r3, #8]
 800acf2:	fbb1 f3f3 	udiv	r3, r1, r3
 800acf6:	04d9      	lsls	r1, r3, #19
 800acf8:	4b9d      	ldr	r3, [pc, #628]	; (800af70 <USB_EPStartXfer+0x370>)
 800acfa:	400b      	ands	r3, r1
 800acfc:	69b9      	ldr	r1, [r7, #24]
 800acfe:	0148      	lsls	r0, r1, #5
 800ad00:	69f9      	ldr	r1, [r7, #28]
 800ad02:	4401      	add	r1, r0
 800ad04:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ad08:	4313      	orrs	r3, r2
 800ad0a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ad0c:	69bb      	ldr	r3, [r7, #24]
 800ad0e:	015a      	lsls	r2, r3, #5
 800ad10:	69fb      	ldr	r3, [r7, #28]
 800ad12:	4413      	add	r3, r2
 800ad14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad18:	691a      	ldr	r2, [r3, #16]
 800ad1a:	68bb      	ldr	r3, [r7, #8]
 800ad1c:	695b      	ldr	r3, [r3, #20]
 800ad1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ad22:	69b9      	ldr	r1, [r7, #24]
 800ad24:	0148      	lsls	r0, r1, #5
 800ad26:	69f9      	ldr	r1, [r7, #28]
 800ad28:	4401      	add	r1, r0
 800ad2a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ad2e:	4313      	orrs	r3, r2
 800ad30:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	78db      	ldrb	r3, [r3, #3]
 800ad36:	2b01      	cmp	r3, #1
 800ad38:	d11f      	bne.n	800ad7a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800ad3a:	69bb      	ldr	r3, [r7, #24]
 800ad3c:	015a      	lsls	r2, r3, #5
 800ad3e:	69fb      	ldr	r3, [r7, #28]
 800ad40:	4413      	add	r3, r2
 800ad42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad46:	691b      	ldr	r3, [r3, #16]
 800ad48:	69ba      	ldr	r2, [r7, #24]
 800ad4a:	0151      	lsls	r1, r2, #5
 800ad4c:	69fa      	ldr	r2, [r7, #28]
 800ad4e:	440a      	add	r2, r1
 800ad50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad54:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800ad58:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800ad5a:	69bb      	ldr	r3, [r7, #24]
 800ad5c:	015a      	lsls	r2, r3, #5
 800ad5e:	69fb      	ldr	r3, [r7, #28]
 800ad60:	4413      	add	r3, r2
 800ad62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad66:	691b      	ldr	r3, [r3, #16]
 800ad68:	69ba      	ldr	r2, [r7, #24]
 800ad6a:	0151      	lsls	r1, r2, #5
 800ad6c:	69fa      	ldr	r2, [r7, #28]
 800ad6e:	440a      	add	r2, r1
 800ad70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad74:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ad78:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800ad7a:	79fb      	ldrb	r3, [r7, #7]
 800ad7c:	2b01      	cmp	r3, #1
 800ad7e:	d14b      	bne.n	800ae18 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800ad80:	68bb      	ldr	r3, [r7, #8]
 800ad82:	691b      	ldr	r3, [r3, #16]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d009      	beq.n	800ad9c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ad88:	69bb      	ldr	r3, [r7, #24]
 800ad8a:	015a      	lsls	r2, r3, #5
 800ad8c:	69fb      	ldr	r3, [r7, #28]
 800ad8e:	4413      	add	r3, r2
 800ad90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad94:	461a      	mov	r2, r3
 800ad96:	68bb      	ldr	r3, [r7, #8]
 800ad98:	691b      	ldr	r3, [r3, #16]
 800ad9a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800ad9c:	68bb      	ldr	r3, [r7, #8]
 800ad9e:	78db      	ldrb	r3, [r3, #3]
 800ada0:	2b01      	cmp	r3, #1
 800ada2:	d128      	bne.n	800adf6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ada4:	69fb      	ldr	r3, [r7, #28]
 800ada6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800adaa:	689b      	ldr	r3, [r3, #8]
 800adac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d110      	bne.n	800add6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800adb4:	69bb      	ldr	r3, [r7, #24]
 800adb6:	015a      	lsls	r2, r3, #5
 800adb8:	69fb      	ldr	r3, [r7, #28]
 800adba:	4413      	add	r3, r2
 800adbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	69ba      	ldr	r2, [r7, #24]
 800adc4:	0151      	lsls	r1, r2, #5
 800adc6:	69fa      	ldr	r2, [r7, #28]
 800adc8:	440a      	add	r2, r1
 800adca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800adce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800add2:	6013      	str	r3, [r2, #0]
 800add4:	e00f      	b.n	800adf6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800add6:	69bb      	ldr	r3, [r7, #24]
 800add8:	015a      	lsls	r2, r3, #5
 800adda:	69fb      	ldr	r3, [r7, #28]
 800addc:	4413      	add	r3, r2
 800adde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	69ba      	ldr	r2, [r7, #24]
 800ade6:	0151      	lsls	r1, r2, #5
 800ade8:	69fa      	ldr	r2, [r7, #28]
 800adea:	440a      	add	r2, r1
 800adec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800adf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800adf4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800adf6:	69bb      	ldr	r3, [r7, #24]
 800adf8:	015a      	lsls	r2, r3, #5
 800adfa:	69fb      	ldr	r3, [r7, #28]
 800adfc:	4413      	add	r3, r2
 800adfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	69ba      	ldr	r2, [r7, #24]
 800ae06:	0151      	lsls	r1, r2, #5
 800ae08:	69fa      	ldr	r2, [r7, #28]
 800ae0a:	440a      	add	r2, r1
 800ae0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae10:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ae14:	6013      	str	r3, [r2, #0]
 800ae16:	e12f      	b.n	800b078 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ae18:	69bb      	ldr	r3, [r7, #24]
 800ae1a:	015a      	lsls	r2, r3, #5
 800ae1c:	69fb      	ldr	r3, [r7, #28]
 800ae1e:	4413      	add	r3, r2
 800ae20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	69ba      	ldr	r2, [r7, #24]
 800ae28:	0151      	lsls	r1, r2, #5
 800ae2a:	69fa      	ldr	r2, [r7, #28]
 800ae2c:	440a      	add	r2, r1
 800ae2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae32:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ae36:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ae38:	68bb      	ldr	r3, [r7, #8]
 800ae3a:	78db      	ldrb	r3, [r3, #3]
 800ae3c:	2b01      	cmp	r3, #1
 800ae3e:	d015      	beq.n	800ae6c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ae40:	68bb      	ldr	r3, [r7, #8]
 800ae42:	695b      	ldr	r3, [r3, #20]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	f000 8117 	beq.w	800b078 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ae4a:	69fb      	ldr	r3, [r7, #28]
 800ae4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	781b      	ldrb	r3, [r3, #0]
 800ae56:	f003 030f 	and.w	r3, r3, #15
 800ae5a:	2101      	movs	r1, #1
 800ae5c:	fa01 f303 	lsl.w	r3, r1, r3
 800ae60:	69f9      	ldr	r1, [r7, #28]
 800ae62:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ae66:	4313      	orrs	r3, r2
 800ae68:	634b      	str	r3, [r1, #52]	; 0x34
 800ae6a:	e105      	b.n	800b078 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ae6c:	69fb      	ldr	r3, [r7, #28]
 800ae6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae72:	689b      	ldr	r3, [r3, #8]
 800ae74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d110      	bne.n	800ae9e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ae7c:	69bb      	ldr	r3, [r7, #24]
 800ae7e:	015a      	lsls	r2, r3, #5
 800ae80:	69fb      	ldr	r3, [r7, #28]
 800ae82:	4413      	add	r3, r2
 800ae84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	69ba      	ldr	r2, [r7, #24]
 800ae8c:	0151      	lsls	r1, r2, #5
 800ae8e:	69fa      	ldr	r2, [r7, #28]
 800ae90:	440a      	add	r2, r1
 800ae92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae96:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ae9a:	6013      	str	r3, [r2, #0]
 800ae9c:	e00f      	b.n	800aebe <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ae9e:	69bb      	ldr	r3, [r7, #24]
 800aea0:	015a      	lsls	r2, r3, #5
 800aea2:	69fb      	ldr	r3, [r7, #28]
 800aea4:	4413      	add	r3, r2
 800aea6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	69ba      	ldr	r2, [r7, #24]
 800aeae:	0151      	lsls	r1, r2, #5
 800aeb0:	69fa      	ldr	r2, [r7, #28]
 800aeb2:	440a      	add	r2, r1
 800aeb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aeb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aebc:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800aebe:	68bb      	ldr	r3, [r7, #8]
 800aec0:	68d9      	ldr	r1, [r3, #12]
 800aec2:	68bb      	ldr	r3, [r7, #8]
 800aec4:	781a      	ldrb	r2, [r3, #0]
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	695b      	ldr	r3, [r3, #20]
 800aeca:	b298      	uxth	r0, r3
 800aecc:	79fb      	ldrb	r3, [r7, #7]
 800aece:	9300      	str	r3, [sp, #0]
 800aed0:	4603      	mov	r3, r0
 800aed2:	68f8      	ldr	r0, [r7, #12]
 800aed4:	f000 fa2a 	bl	800b32c <USB_WritePacket>
 800aed8:	e0ce      	b.n	800b078 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800aeda:	69bb      	ldr	r3, [r7, #24]
 800aedc:	015a      	lsls	r2, r3, #5
 800aede:	69fb      	ldr	r3, [r7, #28]
 800aee0:	4413      	add	r3, r2
 800aee2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aee6:	691b      	ldr	r3, [r3, #16]
 800aee8:	69ba      	ldr	r2, [r7, #24]
 800aeea:	0151      	lsls	r1, r2, #5
 800aeec:	69fa      	ldr	r2, [r7, #28]
 800aeee:	440a      	add	r2, r1
 800aef0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aef4:	0cdb      	lsrs	r3, r3, #19
 800aef6:	04db      	lsls	r3, r3, #19
 800aef8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800aefa:	69bb      	ldr	r3, [r7, #24]
 800aefc:	015a      	lsls	r2, r3, #5
 800aefe:	69fb      	ldr	r3, [r7, #28]
 800af00:	4413      	add	r3, r2
 800af02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af06:	691b      	ldr	r3, [r3, #16]
 800af08:	69ba      	ldr	r2, [r7, #24]
 800af0a:	0151      	lsls	r1, r2, #5
 800af0c:	69fa      	ldr	r2, [r7, #28]
 800af0e:	440a      	add	r2, r1
 800af10:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af14:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800af18:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800af1c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800af1e:	68bb      	ldr	r3, [r7, #8]
 800af20:	695b      	ldr	r3, [r3, #20]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d126      	bne.n	800af74 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800af26:	69bb      	ldr	r3, [r7, #24]
 800af28:	015a      	lsls	r2, r3, #5
 800af2a:	69fb      	ldr	r3, [r7, #28]
 800af2c:	4413      	add	r3, r2
 800af2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af32:	691a      	ldr	r2, [r3, #16]
 800af34:	68bb      	ldr	r3, [r7, #8]
 800af36:	689b      	ldr	r3, [r3, #8]
 800af38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800af3c:	69b9      	ldr	r1, [r7, #24]
 800af3e:	0148      	lsls	r0, r1, #5
 800af40:	69f9      	ldr	r1, [r7, #28]
 800af42:	4401      	add	r1, r0
 800af44:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800af48:	4313      	orrs	r3, r2
 800af4a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800af4c:	69bb      	ldr	r3, [r7, #24]
 800af4e:	015a      	lsls	r2, r3, #5
 800af50:	69fb      	ldr	r3, [r7, #28]
 800af52:	4413      	add	r3, r2
 800af54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af58:	691b      	ldr	r3, [r3, #16]
 800af5a:	69ba      	ldr	r2, [r7, #24]
 800af5c:	0151      	lsls	r1, r2, #5
 800af5e:	69fa      	ldr	r2, [r7, #28]
 800af60:	440a      	add	r2, r1
 800af62:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af66:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800af6a:	6113      	str	r3, [r2, #16]
 800af6c:	e036      	b.n	800afdc <USB_EPStartXfer+0x3dc>
 800af6e:	bf00      	nop
 800af70:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800af74:	68bb      	ldr	r3, [r7, #8]
 800af76:	695a      	ldr	r2, [r3, #20]
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	689b      	ldr	r3, [r3, #8]
 800af7c:	4413      	add	r3, r2
 800af7e:	1e5a      	subs	r2, r3, #1
 800af80:	68bb      	ldr	r3, [r7, #8]
 800af82:	689b      	ldr	r3, [r3, #8]
 800af84:	fbb2 f3f3 	udiv	r3, r2, r3
 800af88:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800af8a:	69bb      	ldr	r3, [r7, #24]
 800af8c:	015a      	lsls	r2, r3, #5
 800af8e:	69fb      	ldr	r3, [r7, #28]
 800af90:	4413      	add	r3, r2
 800af92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af96:	691a      	ldr	r2, [r3, #16]
 800af98:	8afb      	ldrh	r3, [r7, #22]
 800af9a:	04d9      	lsls	r1, r3, #19
 800af9c:	4b39      	ldr	r3, [pc, #228]	; (800b084 <USB_EPStartXfer+0x484>)
 800af9e:	400b      	ands	r3, r1
 800afa0:	69b9      	ldr	r1, [r7, #24]
 800afa2:	0148      	lsls	r0, r1, #5
 800afa4:	69f9      	ldr	r1, [r7, #28]
 800afa6:	4401      	add	r1, r0
 800afa8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800afac:	4313      	orrs	r3, r2
 800afae:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800afb0:	69bb      	ldr	r3, [r7, #24]
 800afb2:	015a      	lsls	r2, r3, #5
 800afb4:	69fb      	ldr	r3, [r7, #28]
 800afb6:	4413      	add	r3, r2
 800afb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afbc:	691a      	ldr	r2, [r3, #16]
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	689b      	ldr	r3, [r3, #8]
 800afc2:	8af9      	ldrh	r1, [r7, #22]
 800afc4:	fb01 f303 	mul.w	r3, r1, r3
 800afc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800afcc:	69b9      	ldr	r1, [r7, #24]
 800afce:	0148      	lsls	r0, r1, #5
 800afd0:	69f9      	ldr	r1, [r7, #28]
 800afd2:	4401      	add	r1, r0
 800afd4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800afd8:	4313      	orrs	r3, r2
 800afda:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800afdc:	79fb      	ldrb	r3, [r7, #7]
 800afde:	2b01      	cmp	r3, #1
 800afe0:	d10d      	bne.n	800affe <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800afe2:	68bb      	ldr	r3, [r7, #8]
 800afe4:	68db      	ldr	r3, [r3, #12]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d009      	beq.n	800affe <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800afea:	68bb      	ldr	r3, [r7, #8]
 800afec:	68d9      	ldr	r1, [r3, #12]
 800afee:	69bb      	ldr	r3, [r7, #24]
 800aff0:	015a      	lsls	r2, r3, #5
 800aff2:	69fb      	ldr	r3, [r7, #28]
 800aff4:	4413      	add	r3, r2
 800aff6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800affa:	460a      	mov	r2, r1
 800affc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800affe:	68bb      	ldr	r3, [r7, #8]
 800b000:	78db      	ldrb	r3, [r3, #3]
 800b002:	2b01      	cmp	r3, #1
 800b004:	d128      	bne.n	800b058 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b006:	69fb      	ldr	r3, [r7, #28]
 800b008:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b00c:	689b      	ldr	r3, [r3, #8]
 800b00e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b012:	2b00      	cmp	r3, #0
 800b014:	d110      	bne.n	800b038 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b016:	69bb      	ldr	r3, [r7, #24]
 800b018:	015a      	lsls	r2, r3, #5
 800b01a:	69fb      	ldr	r3, [r7, #28]
 800b01c:	4413      	add	r3, r2
 800b01e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	69ba      	ldr	r2, [r7, #24]
 800b026:	0151      	lsls	r1, r2, #5
 800b028:	69fa      	ldr	r2, [r7, #28]
 800b02a:	440a      	add	r2, r1
 800b02c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b030:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b034:	6013      	str	r3, [r2, #0]
 800b036:	e00f      	b.n	800b058 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b038:	69bb      	ldr	r3, [r7, #24]
 800b03a:	015a      	lsls	r2, r3, #5
 800b03c:	69fb      	ldr	r3, [r7, #28]
 800b03e:	4413      	add	r3, r2
 800b040:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	69ba      	ldr	r2, [r7, #24]
 800b048:	0151      	lsls	r1, r2, #5
 800b04a:	69fa      	ldr	r2, [r7, #28]
 800b04c:	440a      	add	r2, r1
 800b04e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b052:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b056:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b058:	69bb      	ldr	r3, [r7, #24]
 800b05a:	015a      	lsls	r2, r3, #5
 800b05c:	69fb      	ldr	r3, [r7, #28]
 800b05e:	4413      	add	r3, r2
 800b060:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	69ba      	ldr	r2, [r7, #24]
 800b068:	0151      	lsls	r1, r2, #5
 800b06a:	69fa      	ldr	r2, [r7, #28]
 800b06c:	440a      	add	r2, r1
 800b06e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b072:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b076:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b078:	2300      	movs	r3, #0
}
 800b07a:	4618      	mov	r0, r3
 800b07c:	3720      	adds	r7, #32
 800b07e:	46bd      	mov	sp, r7
 800b080:	bd80      	pop	{r7, pc}
 800b082:	bf00      	nop
 800b084:	1ff80000 	.word	0x1ff80000

0800b088 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b088:	b480      	push	{r7}
 800b08a:	b087      	sub	sp, #28
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	60f8      	str	r0, [r7, #12]
 800b090:	60b9      	str	r1, [r7, #8]
 800b092:	4613      	mov	r3, r2
 800b094:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800b09a:	68bb      	ldr	r3, [r7, #8]
 800b09c:	781b      	ldrb	r3, [r3, #0]
 800b09e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b0a0:	68bb      	ldr	r3, [r7, #8]
 800b0a2:	785b      	ldrb	r3, [r3, #1]
 800b0a4:	2b01      	cmp	r3, #1
 800b0a6:	f040 80cd 	bne.w	800b244 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b0aa:	68bb      	ldr	r3, [r7, #8]
 800b0ac:	695b      	ldr	r3, [r3, #20]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d132      	bne.n	800b118 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b0b2:	693b      	ldr	r3, [r7, #16]
 800b0b4:	015a      	lsls	r2, r3, #5
 800b0b6:	697b      	ldr	r3, [r7, #20]
 800b0b8:	4413      	add	r3, r2
 800b0ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0be:	691b      	ldr	r3, [r3, #16]
 800b0c0:	693a      	ldr	r2, [r7, #16]
 800b0c2:	0151      	lsls	r1, r2, #5
 800b0c4:	697a      	ldr	r2, [r7, #20]
 800b0c6:	440a      	add	r2, r1
 800b0c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b0cc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b0d0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b0d4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b0d6:	693b      	ldr	r3, [r7, #16]
 800b0d8:	015a      	lsls	r2, r3, #5
 800b0da:	697b      	ldr	r3, [r7, #20]
 800b0dc:	4413      	add	r3, r2
 800b0de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0e2:	691b      	ldr	r3, [r3, #16]
 800b0e4:	693a      	ldr	r2, [r7, #16]
 800b0e6:	0151      	lsls	r1, r2, #5
 800b0e8:	697a      	ldr	r2, [r7, #20]
 800b0ea:	440a      	add	r2, r1
 800b0ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b0f0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b0f4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b0f6:	693b      	ldr	r3, [r7, #16]
 800b0f8:	015a      	lsls	r2, r3, #5
 800b0fa:	697b      	ldr	r3, [r7, #20]
 800b0fc:	4413      	add	r3, r2
 800b0fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b102:	691b      	ldr	r3, [r3, #16]
 800b104:	693a      	ldr	r2, [r7, #16]
 800b106:	0151      	lsls	r1, r2, #5
 800b108:	697a      	ldr	r2, [r7, #20]
 800b10a:	440a      	add	r2, r1
 800b10c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b110:	0cdb      	lsrs	r3, r3, #19
 800b112:	04db      	lsls	r3, r3, #19
 800b114:	6113      	str	r3, [r2, #16]
 800b116:	e04e      	b.n	800b1b6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b118:	693b      	ldr	r3, [r7, #16]
 800b11a:	015a      	lsls	r2, r3, #5
 800b11c:	697b      	ldr	r3, [r7, #20]
 800b11e:	4413      	add	r3, r2
 800b120:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b124:	691b      	ldr	r3, [r3, #16]
 800b126:	693a      	ldr	r2, [r7, #16]
 800b128:	0151      	lsls	r1, r2, #5
 800b12a:	697a      	ldr	r2, [r7, #20]
 800b12c:	440a      	add	r2, r1
 800b12e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b132:	0cdb      	lsrs	r3, r3, #19
 800b134:	04db      	lsls	r3, r3, #19
 800b136:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b138:	693b      	ldr	r3, [r7, #16]
 800b13a:	015a      	lsls	r2, r3, #5
 800b13c:	697b      	ldr	r3, [r7, #20]
 800b13e:	4413      	add	r3, r2
 800b140:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b144:	691b      	ldr	r3, [r3, #16]
 800b146:	693a      	ldr	r2, [r7, #16]
 800b148:	0151      	lsls	r1, r2, #5
 800b14a:	697a      	ldr	r2, [r7, #20]
 800b14c:	440a      	add	r2, r1
 800b14e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b152:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b156:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b15a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800b15c:	68bb      	ldr	r3, [r7, #8]
 800b15e:	695a      	ldr	r2, [r3, #20]
 800b160:	68bb      	ldr	r3, [r7, #8]
 800b162:	689b      	ldr	r3, [r3, #8]
 800b164:	429a      	cmp	r2, r3
 800b166:	d903      	bls.n	800b170 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	689a      	ldr	r2, [r3, #8]
 800b16c:	68bb      	ldr	r3, [r7, #8]
 800b16e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b170:	693b      	ldr	r3, [r7, #16]
 800b172:	015a      	lsls	r2, r3, #5
 800b174:	697b      	ldr	r3, [r7, #20]
 800b176:	4413      	add	r3, r2
 800b178:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b17c:	691b      	ldr	r3, [r3, #16]
 800b17e:	693a      	ldr	r2, [r7, #16]
 800b180:	0151      	lsls	r1, r2, #5
 800b182:	697a      	ldr	r2, [r7, #20]
 800b184:	440a      	add	r2, r1
 800b186:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b18a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b18e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b190:	693b      	ldr	r3, [r7, #16]
 800b192:	015a      	lsls	r2, r3, #5
 800b194:	697b      	ldr	r3, [r7, #20]
 800b196:	4413      	add	r3, r2
 800b198:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b19c:	691a      	ldr	r2, [r3, #16]
 800b19e:	68bb      	ldr	r3, [r7, #8]
 800b1a0:	695b      	ldr	r3, [r3, #20]
 800b1a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b1a6:	6939      	ldr	r1, [r7, #16]
 800b1a8:	0148      	lsls	r0, r1, #5
 800b1aa:	6979      	ldr	r1, [r7, #20]
 800b1ac:	4401      	add	r1, r0
 800b1ae:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b1b2:	4313      	orrs	r3, r2
 800b1b4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b1b6:	79fb      	ldrb	r3, [r7, #7]
 800b1b8:	2b01      	cmp	r3, #1
 800b1ba:	d11e      	bne.n	800b1fa <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b1bc:	68bb      	ldr	r3, [r7, #8]
 800b1be:	691b      	ldr	r3, [r3, #16]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d009      	beq.n	800b1d8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b1c4:	693b      	ldr	r3, [r7, #16]
 800b1c6:	015a      	lsls	r2, r3, #5
 800b1c8:	697b      	ldr	r3, [r7, #20]
 800b1ca:	4413      	add	r3, r2
 800b1cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1d0:	461a      	mov	r2, r3
 800b1d2:	68bb      	ldr	r3, [r7, #8]
 800b1d4:	691b      	ldr	r3, [r3, #16]
 800b1d6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b1d8:	693b      	ldr	r3, [r7, #16]
 800b1da:	015a      	lsls	r2, r3, #5
 800b1dc:	697b      	ldr	r3, [r7, #20]
 800b1de:	4413      	add	r3, r2
 800b1e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	693a      	ldr	r2, [r7, #16]
 800b1e8:	0151      	lsls	r1, r2, #5
 800b1ea:	697a      	ldr	r2, [r7, #20]
 800b1ec:	440a      	add	r2, r1
 800b1ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b1f2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b1f6:	6013      	str	r3, [r2, #0]
 800b1f8:	e092      	b.n	800b320 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b1fa:	693b      	ldr	r3, [r7, #16]
 800b1fc:	015a      	lsls	r2, r3, #5
 800b1fe:	697b      	ldr	r3, [r7, #20]
 800b200:	4413      	add	r3, r2
 800b202:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	693a      	ldr	r2, [r7, #16]
 800b20a:	0151      	lsls	r1, r2, #5
 800b20c:	697a      	ldr	r2, [r7, #20]
 800b20e:	440a      	add	r2, r1
 800b210:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b214:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b218:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800b21a:	68bb      	ldr	r3, [r7, #8]
 800b21c:	695b      	ldr	r3, [r3, #20]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d07e      	beq.n	800b320 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b222:	697b      	ldr	r3, [r7, #20]
 800b224:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b228:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b22a:	68bb      	ldr	r3, [r7, #8]
 800b22c:	781b      	ldrb	r3, [r3, #0]
 800b22e:	f003 030f 	and.w	r3, r3, #15
 800b232:	2101      	movs	r1, #1
 800b234:	fa01 f303 	lsl.w	r3, r1, r3
 800b238:	6979      	ldr	r1, [r7, #20]
 800b23a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b23e:	4313      	orrs	r3, r2
 800b240:	634b      	str	r3, [r1, #52]	; 0x34
 800b242:	e06d      	b.n	800b320 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b244:	693b      	ldr	r3, [r7, #16]
 800b246:	015a      	lsls	r2, r3, #5
 800b248:	697b      	ldr	r3, [r7, #20]
 800b24a:	4413      	add	r3, r2
 800b24c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b250:	691b      	ldr	r3, [r3, #16]
 800b252:	693a      	ldr	r2, [r7, #16]
 800b254:	0151      	lsls	r1, r2, #5
 800b256:	697a      	ldr	r2, [r7, #20]
 800b258:	440a      	add	r2, r1
 800b25a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b25e:	0cdb      	lsrs	r3, r3, #19
 800b260:	04db      	lsls	r3, r3, #19
 800b262:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b264:	693b      	ldr	r3, [r7, #16]
 800b266:	015a      	lsls	r2, r3, #5
 800b268:	697b      	ldr	r3, [r7, #20]
 800b26a:	4413      	add	r3, r2
 800b26c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b270:	691b      	ldr	r3, [r3, #16]
 800b272:	693a      	ldr	r2, [r7, #16]
 800b274:	0151      	lsls	r1, r2, #5
 800b276:	697a      	ldr	r2, [r7, #20]
 800b278:	440a      	add	r2, r1
 800b27a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b27e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b282:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b286:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800b288:	68bb      	ldr	r3, [r7, #8]
 800b28a:	695b      	ldr	r3, [r3, #20]
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d003      	beq.n	800b298 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800b290:	68bb      	ldr	r3, [r7, #8]
 800b292:	689a      	ldr	r2, [r3, #8]
 800b294:	68bb      	ldr	r3, [r7, #8]
 800b296:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b298:	693b      	ldr	r3, [r7, #16]
 800b29a:	015a      	lsls	r2, r3, #5
 800b29c:	697b      	ldr	r3, [r7, #20]
 800b29e:	4413      	add	r3, r2
 800b2a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2a4:	691b      	ldr	r3, [r3, #16]
 800b2a6:	693a      	ldr	r2, [r7, #16]
 800b2a8:	0151      	lsls	r1, r2, #5
 800b2aa:	697a      	ldr	r2, [r7, #20]
 800b2ac:	440a      	add	r2, r1
 800b2ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b2b2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b2b6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800b2b8:	693b      	ldr	r3, [r7, #16]
 800b2ba:	015a      	lsls	r2, r3, #5
 800b2bc:	697b      	ldr	r3, [r7, #20]
 800b2be:	4413      	add	r3, r2
 800b2c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2c4:	691a      	ldr	r2, [r3, #16]
 800b2c6:	68bb      	ldr	r3, [r7, #8]
 800b2c8:	689b      	ldr	r3, [r3, #8]
 800b2ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b2ce:	6939      	ldr	r1, [r7, #16]
 800b2d0:	0148      	lsls	r0, r1, #5
 800b2d2:	6979      	ldr	r1, [r7, #20]
 800b2d4:	4401      	add	r1, r0
 800b2d6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b2da:	4313      	orrs	r3, r2
 800b2dc:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800b2de:	79fb      	ldrb	r3, [r7, #7]
 800b2e0:	2b01      	cmp	r3, #1
 800b2e2:	d10d      	bne.n	800b300 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b2e4:	68bb      	ldr	r3, [r7, #8]
 800b2e6:	68db      	ldr	r3, [r3, #12]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d009      	beq.n	800b300 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b2ec:	68bb      	ldr	r3, [r7, #8]
 800b2ee:	68d9      	ldr	r1, [r3, #12]
 800b2f0:	693b      	ldr	r3, [r7, #16]
 800b2f2:	015a      	lsls	r2, r3, #5
 800b2f4:	697b      	ldr	r3, [r7, #20]
 800b2f6:	4413      	add	r3, r2
 800b2f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2fc:	460a      	mov	r2, r1
 800b2fe:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b300:	693b      	ldr	r3, [r7, #16]
 800b302:	015a      	lsls	r2, r3, #5
 800b304:	697b      	ldr	r3, [r7, #20]
 800b306:	4413      	add	r3, r2
 800b308:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	693a      	ldr	r2, [r7, #16]
 800b310:	0151      	lsls	r1, r2, #5
 800b312:	697a      	ldr	r2, [r7, #20]
 800b314:	440a      	add	r2, r1
 800b316:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b31a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b31e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b320:	2300      	movs	r3, #0
}
 800b322:	4618      	mov	r0, r3
 800b324:	371c      	adds	r7, #28
 800b326:	46bd      	mov	sp, r7
 800b328:	bc80      	pop	{r7}
 800b32a:	4770      	bx	lr

0800b32c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b32c:	b480      	push	{r7}
 800b32e:	b089      	sub	sp, #36	; 0x24
 800b330:	af00      	add	r7, sp, #0
 800b332:	60f8      	str	r0, [r7, #12]
 800b334:	60b9      	str	r1, [r7, #8]
 800b336:	4611      	mov	r1, r2
 800b338:	461a      	mov	r2, r3
 800b33a:	460b      	mov	r3, r1
 800b33c:	71fb      	strb	r3, [r7, #7]
 800b33e:	4613      	mov	r3, r2
 800b340:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800b346:	68bb      	ldr	r3, [r7, #8]
 800b348:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800b34a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d11a      	bne.n	800b388 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b352:	88bb      	ldrh	r3, [r7, #4]
 800b354:	3303      	adds	r3, #3
 800b356:	089b      	lsrs	r3, r3, #2
 800b358:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b35a:	2300      	movs	r3, #0
 800b35c:	61bb      	str	r3, [r7, #24]
 800b35e:	e00f      	b.n	800b380 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b360:	79fb      	ldrb	r3, [r7, #7]
 800b362:	031a      	lsls	r2, r3, #12
 800b364:	697b      	ldr	r3, [r7, #20]
 800b366:	4413      	add	r3, r2
 800b368:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b36c:	461a      	mov	r2, r3
 800b36e:	69fb      	ldr	r3, [r7, #28]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b374:	69fb      	ldr	r3, [r7, #28]
 800b376:	3304      	adds	r3, #4
 800b378:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b37a:	69bb      	ldr	r3, [r7, #24]
 800b37c:	3301      	adds	r3, #1
 800b37e:	61bb      	str	r3, [r7, #24]
 800b380:	69ba      	ldr	r2, [r7, #24]
 800b382:	693b      	ldr	r3, [r7, #16]
 800b384:	429a      	cmp	r2, r3
 800b386:	d3eb      	bcc.n	800b360 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b388:	2300      	movs	r3, #0
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3724      	adds	r7, #36	; 0x24
 800b38e:	46bd      	mov	sp, r7
 800b390:	bc80      	pop	{r7}
 800b392:	4770      	bx	lr

0800b394 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b394:	b480      	push	{r7}
 800b396:	b089      	sub	sp, #36	; 0x24
 800b398:	af00      	add	r7, sp, #0
 800b39a:	60f8      	str	r0, [r7, #12]
 800b39c:	60b9      	str	r1, [r7, #8]
 800b39e:	4613      	mov	r3, r2
 800b3a0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800b3a6:	68bb      	ldr	r3, [r7, #8]
 800b3a8:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800b3aa:	88fb      	ldrh	r3, [r7, #6]
 800b3ac:	3303      	adds	r3, #3
 800b3ae:	089b      	lsrs	r3, r3, #2
 800b3b0:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	61bb      	str	r3, [r7, #24]
 800b3b6:	e00b      	b.n	800b3d0 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b3b8:	697b      	ldr	r3, [r7, #20]
 800b3ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b3be:	681a      	ldr	r2, [r3, #0]
 800b3c0:	69fb      	ldr	r3, [r7, #28]
 800b3c2:	601a      	str	r2, [r3, #0]
    pDest++;
 800b3c4:	69fb      	ldr	r3, [r7, #28]
 800b3c6:	3304      	adds	r3, #4
 800b3c8:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800b3ca:	69bb      	ldr	r3, [r7, #24]
 800b3cc:	3301      	adds	r3, #1
 800b3ce:	61bb      	str	r3, [r7, #24]
 800b3d0:	69ba      	ldr	r2, [r7, #24]
 800b3d2:	693b      	ldr	r3, [r7, #16]
 800b3d4:	429a      	cmp	r2, r3
 800b3d6:	d3ef      	bcc.n	800b3b8 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800b3d8:	69fb      	ldr	r3, [r7, #28]
}
 800b3da:	4618      	mov	r0, r3
 800b3dc:	3724      	adds	r7, #36	; 0x24
 800b3de:	46bd      	mov	sp, r7
 800b3e0:	bc80      	pop	{r7}
 800b3e2:	4770      	bx	lr

0800b3e4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b3e4:	b480      	push	{r7}
 800b3e6:	b085      	sub	sp, #20
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
 800b3ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	781b      	ldrb	r3, [r3, #0]
 800b3f6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b3f8:	683b      	ldr	r3, [r7, #0]
 800b3fa:	785b      	ldrb	r3, [r3, #1]
 800b3fc:	2b01      	cmp	r3, #1
 800b3fe:	d12c      	bne.n	800b45a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b400:	68bb      	ldr	r3, [r7, #8]
 800b402:	015a      	lsls	r2, r3, #5
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	4413      	add	r3, r2
 800b408:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	db12      	blt.n	800b438 <USB_EPSetStall+0x54>
 800b412:	68bb      	ldr	r3, [r7, #8]
 800b414:	2b00      	cmp	r3, #0
 800b416:	d00f      	beq.n	800b438 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b418:	68bb      	ldr	r3, [r7, #8]
 800b41a:	015a      	lsls	r2, r3, #5
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	4413      	add	r3, r2
 800b420:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	68ba      	ldr	r2, [r7, #8]
 800b428:	0151      	lsls	r1, r2, #5
 800b42a:	68fa      	ldr	r2, [r7, #12]
 800b42c:	440a      	add	r2, r1
 800b42e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b432:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b436:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b438:	68bb      	ldr	r3, [r7, #8]
 800b43a:	015a      	lsls	r2, r3, #5
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	4413      	add	r3, r2
 800b440:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	68ba      	ldr	r2, [r7, #8]
 800b448:	0151      	lsls	r1, r2, #5
 800b44a:	68fa      	ldr	r2, [r7, #12]
 800b44c:	440a      	add	r2, r1
 800b44e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b452:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b456:	6013      	str	r3, [r2, #0]
 800b458:	e02b      	b.n	800b4b2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b45a:	68bb      	ldr	r3, [r7, #8]
 800b45c:	015a      	lsls	r2, r3, #5
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	4413      	add	r3, r2
 800b462:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	db12      	blt.n	800b492 <USB_EPSetStall+0xae>
 800b46c:	68bb      	ldr	r3, [r7, #8]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d00f      	beq.n	800b492 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b472:	68bb      	ldr	r3, [r7, #8]
 800b474:	015a      	lsls	r2, r3, #5
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	4413      	add	r3, r2
 800b47a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	68ba      	ldr	r2, [r7, #8]
 800b482:	0151      	lsls	r1, r2, #5
 800b484:	68fa      	ldr	r2, [r7, #12]
 800b486:	440a      	add	r2, r1
 800b488:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b48c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b490:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b492:	68bb      	ldr	r3, [r7, #8]
 800b494:	015a      	lsls	r2, r3, #5
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	4413      	add	r3, r2
 800b49a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	68ba      	ldr	r2, [r7, #8]
 800b4a2:	0151      	lsls	r1, r2, #5
 800b4a4:	68fa      	ldr	r2, [r7, #12]
 800b4a6:	440a      	add	r2, r1
 800b4a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b4ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b4b0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b4b2:	2300      	movs	r3, #0
}
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	3714      	adds	r7, #20
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	bc80      	pop	{r7}
 800b4bc:	4770      	bx	lr

0800b4be <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b4be:	b480      	push	{r7}
 800b4c0:	b085      	sub	sp, #20
 800b4c2:	af00      	add	r7, sp, #0
 800b4c4:	6078      	str	r0, [r7, #4]
 800b4c6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	781b      	ldrb	r3, [r3, #0]
 800b4d0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b4d2:	683b      	ldr	r3, [r7, #0]
 800b4d4:	785b      	ldrb	r3, [r3, #1]
 800b4d6:	2b01      	cmp	r3, #1
 800b4d8:	d128      	bne.n	800b52c <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	015a      	lsls	r2, r3, #5
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	4413      	add	r3, r2
 800b4e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	68ba      	ldr	r2, [r7, #8]
 800b4ea:	0151      	lsls	r1, r2, #5
 800b4ec:	68fa      	ldr	r2, [r7, #12]
 800b4ee:	440a      	add	r2, r1
 800b4f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b4f4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b4f8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b4fa:	683b      	ldr	r3, [r7, #0]
 800b4fc:	78db      	ldrb	r3, [r3, #3]
 800b4fe:	2b03      	cmp	r3, #3
 800b500:	d003      	beq.n	800b50a <USB_EPClearStall+0x4c>
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	78db      	ldrb	r3, [r3, #3]
 800b506:	2b02      	cmp	r3, #2
 800b508:	d138      	bne.n	800b57c <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b50a:	68bb      	ldr	r3, [r7, #8]
 800b50c:	015a      	lsls	r2, r3, #5
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	4413      	add	r3, r2
 800b512:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	68ba      	ldr	r2, [r7, #8]
 800b51a:	0151      	lsls	r1, r2, #5
 800b51c:	68fa      	ldr	r2, [r7, #12]
 800b51e:	440a      	add	r2, r1
 800b520:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b528:	6013      	str	r3, [r2, #0]
 800b52a:	e027      	b.n	800b57c <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b52c:	68bb      	ldr	r3, [r7, #8]
 800b52e:	015a      	lsls	r2, r3, #5
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	4413      	add	r3, r2
 800b534:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	68ba      	ldr	r2, [r7, #8]
 800b53c:	0151      	lsls	r1, r2, #5
 800b53e:	68fa      	ldr	r2, [r7, #12]
 800b540:	440a      	add	r2, r1
 800b542:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b546:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b54a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	78db      	ldrb	r3, [r3, #3]
 800b550:	2b03      	cmp	r3, #3
 800b552:	d003      	beq.n	800b55c <USB_EPClearStall+0x9e>
 800b554:	683b      	ldr	r3, [r7, #0]
 800b556:	78db      	ldrb	r3, [r3, #3]
 800b558:	2b02      	cmp	r3, #2
 800b55a:	d10f      	bne.n	800b57c <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b55c:	68bb      	ldr	r3, [r7, #8]
 800b55e:	015a      	lsls	r2, r3, #5
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	4413      	add	r3, r2
 800b564:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	68ba      	ldr	r2, [r7, #8]
 800b56c:	0151      	lsls	r1, r2, #5
 800b56e:	68fa      	ldr	r2, [r7, #12]
 800b570:	440a      	add	r2, r1
 800b572:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b576:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b57a:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b57c:	2300      	movs	r3, #0
}
 800b57e:	4618      	mov	r0, r3
 800b580:	3714      	adds	r7, #20
 800b582:	46bd      	mov	sp, r7
 800b584:	bc80      	pop	{r7}
 800b586:	4770      	bx	lr

0800b588 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b588:	b480      	push	{r7}
 800b58a:	b085      	sub	sp, #20
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
 800b590:	460b      	mov	r3, r1
 800b592:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	68fa      	ldr	r2, [r7, #12]
 800b5a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b5a6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800b5aa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b5b2:	681a      	ldr	r2, [r3, #0]
 800b5b4:	78fb      	ldrb	r3, [r7, #3]
 800b5b6:	011b      	lsls	r3, r3, #4
 800b5b8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800b5bc:	68f9      	ldr	r1, [r7, #12]
 800b5be:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b5c2:	4313      	orrs	r3, r2
 800b5c4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b5c6:	2300      	movs	r3, #0
}
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	3714      	adds	r7, #20
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	bc80      	pop	{r7}
 800b5d0:	4770      	bx	lr

0800b5d2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b5d2:	b480      	push	{r7}
 800b5d4:	b085      	sub	sp, #20
 800b5d6:	af00      	add	r7, sp, #0
 800b5d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	68fa      	ldr	r2, [r7, #12]
 800b5e8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b5ec:	f023 0303 	bic.w	r3, r3, #3
 800b5f0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b5f8:	685b      	ldr	r3, [r3, #4]
 800b5fa:	68fa      	ldr	r2, [r7, #12]
 800b5fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b600:	f023 0302 	bic.w	r3, r3, #2
 800b604:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b606:	2300      	movs	r3, #0
}
 800b608:	4618      	mov	r0, r3
 800b60a:	3714      	adds	r7, #20
 800b60c:	46bd      	mov	sp, r7
 800b60e:	bc80      	pop	{r7}
 800b610:	4770      	bx	lr

0800b612 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b612:	b480      	push	{r7}
 800b614:	b085      	sub	sp, #20
 800b616:	af00      	add	r7, sp, #0
 800b618:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	68fa      	ldr	r2, [r7, #12]
 800b628:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b62c:	f023 0303 	bic.w	r3, r3, #3
 800b630:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b638:	685b      	ldr	r3, [r3, #4]
 800b63a:	68fa      	ldr	r2, [r7, #12]
 800b63c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b640:	f043 0302 	orr.w	r3, r3, #2
 800b644:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b646:	2300      	movs	r3, #0
}
 800b648:	4618      	mov	r0, r3
 800b64a:	3714      	adds	r7, #20
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bc80      	pop	{r7}
 800b650:	4770      	bx	lr

0800b652 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b652:	b480      	push	{r7}
 800b654:	b085      	sub	sp, #20
 800b656:	af00      	add	r7, sp, #0
 800b658:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	695b      	ldr	r3, [r3, #20]
 800b65e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	699b      	ldr	r3, [r3, #24]
 800b664:	68fa      	ldr	r2, [r7, #12]
 800b666:	4013      	ands	r3, r2
 800b668:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b66a:	68fb      	ldr	r3, [r7, #12]
}
 800b66c:	4618      	mov	r0, r3
 800b66e:	3714      	adds	r7, #20
 800b670:	46bd      	mov	sp, r7
 800b672:	bc80      	pop	{r7}
 800b674:	4770      	bx	lr

0800b676 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b676:	b480      	push	{r7}
 800b678:	b085      	sub	sp, #20
 800b67a:	af00      	add	r7, sp, #0
 800b67c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b688:	699b      	ldr	r3, [r3, #24]
 800b68a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b692:	69db      	ldr	r3, [r3, #28]
 800b694:	68ba      	ldr	r2, [r7, #8]
 800b696:	4013      	ands	r3, r2
 800b698:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b69a:	68bb      	ldr	r3, [r7, #8]
 800b69c:	0c1b      	lsrs	r3, r3, #16
}
 800b69e:	4618      	mov	r0, r3
 800b6a0:	3714      	adds	r7, #20
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	bc80      	pop	{r7}
 800b6a6:	4770      	bx	lr

0800b6a8 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	b085      	sub	sp, #20
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b6ba:	699b      	ldr	r3, [r3, #24]
 800b6bc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b6c4:	69db      	ldr	r3, [r3, #28]
 800b6c6:	68ba      	ldr	r2, [r7, #8]
 800b6c8:	4013      	ands	r3, r2
 800b6ca:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b6cc:	68bb      	ldr	r3, [r7, #8]
 800b6ce:	b29b      	uxth	r3, r3
}
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	3714      	adds	r7, #20
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bc80      	pop	{r7}
 800b6d8:	4770      	bx	lr

0800b6da <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b6da:	b480      	push	{r7}
 800b6dc:	b085      	sub	sp, #20
 800b6de:	af00      	add	r7, sp, #0
 800b6e0:	6078      	str	r0, [r7, #4]
 800b6e2:	460b      	mov	r3, r1
 800b6e4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b6ea:	78fb      	ldrb	r3, [r7, #3]
 800b6ec:	015a      	lsls	r2, r3, #5
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	4413      	add	r3, r2
 800b6f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6f6:	689b      	ldr	r3, [r3, #8]
 800b6f8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b700:	695b      	ldr	r3, [r3, #20]
 800b702:	68ba      	ldr	r2, [r7, #8]
 800b704:	4013      	ands	r3, r2
 800b706:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b708:	68bb      	ldr	r3, [r7, #8]
}
 800b70a:	4618      	mov	r0, r3
 800b70c:	3714      	adds	r7, #20
 800b70e:	46bd      	mov	sp, r7
 800b710:	bc80      	pop	{r7}
 800b712:	4770      	bx	lr

0800b714 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b714:	b480      	push	{r7}
 800b716:	b087      	sub	sp, #28
 800b718:	af00      	add	r7, sp, #0
 800b71a:	6078      	str	r0, [r7, #4]
 800b71c:	460b      	mov	r3, r1
 800b71e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b724:	697b      	ldr	r3, [r7, #20]
 800b726:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b72a:	691b      	ldr	r3, [r3, #16]
 800b72c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b72e:	697b      	ldr	r3, [r7, #20]
 800b730:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b734:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b736:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b738:	78fb      	ldrb	r3, [r7, #3]
 800b73a:	f003 030f 	and.w	r3, r3, #15
 800b73e:	68fa      	ldr	r2, [r7, #12]
 800b740:	fa22 f303 	lsr.w	r3, r2, r3
 800b744:	01db      	lsls	r3, r3, #7
 800b746:	b2db      	uxtb	r3, r3
 800b748:	693a      	ldr	r2, [r7, #16]
 800b74a:	4313      	orrs	r3, r2
 800b74c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b74e:	78fb      	ldrb	r3, [r7, #3]
 800b750:	015a      	lsls	r2, r3, #5
 800b752:	697b      	ldr	r3, [r7, #20]
 800b754:	4413      	add	r3, r2
 800b756:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b75a:	689b      	ldr	r3, [r3, #8]
 800b75c:	693a      	ldr	r2, [r7, #16]
 800b75e:	4013      	ands	r3, r2
 800b760:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b762:	68bb      	ldr	r3, [r7, #8]
}
 800b764:	4618      	mov	r0, r3
 800b766:	371c      	adds	r7, #28
 800b768:	46bd      	mov	sp, r7
 800b76a:	bc80      	pop	{r7}
 800b76c:	4770      	bx	lr

0800b76e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b76e:	b480      	push	{r7}
 800b770:	b083      	sub	sp, #12
 800b772:	af00      	add	r7, sp, #0
 800b774:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	695b      	ldr	r3, [r3, #20]
 800b77a:	f003 0301 	and.w	r3, r3, #1
}
 800b77e:	4618      	mov	r0, r3
 800b780:	370c      	adds	r7, #12
 800b782:	46bd      	mov	sp, r7
 800b784:	bc80      	pop	{r7}
 800b786:	4770      	bx	lr

0800b788 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b788:	b480      	push	{r7}
 800b78a:	b085      	sub	sp, #20
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	68fa      	ldr	r2, [r7, #12]
 800b79e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b7a2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800b7a6:	f023 0307 	bic.w	r3, r3, #7
 800b7aa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7b2:	685b      	ldr	r3, [r3, #4]
 800b7b4:	68fa      	ldr	r2, [r7, #12]
 800b7b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b7ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b7be:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b7c0:	2300      	movs	r3, #0
}
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	3714      	adds	r7, #20
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	bc80      	pop	{r7}
 800b7ca:	4770      	bx	lr

0800b7cc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b087      	sub	sp, #28
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	60f8      	str	r0, [r7, #12]
 800b7d4:	460b      	mov	r3, r1
 800b7d6:	607a      	str	r2, [r7, #4]
 800b7d8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	333c      	adds	r3, #60	; 0x3c
 800b7e2:	3304      	adds	r3, #4
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b7e8:	693b      	ldr	r3, [r7, #16]
 800b7ea:	4a25      	ldr	r2, [pc, #148]	; (800b880 <USB_EP0_OutStart+0xb4>)
 800b7ec:	4293      	cmp	r3, r2
 800b7ee:	d90a      	bls.n	800b806 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b7f0:	697b      	ldr	r3, [r7, #20]
 800b7f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b7fc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b800:	d101      	bne.n	800b806 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b802:	2300      	movs	r3, #0
 800b804:	e037      	b.n	800b876 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b806:	697b      	ldr	r3, [r7, #20]
 800b808:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b80c:	461a      	mov	r2, r3
 800b80e:	2300      	movs	r3, #0
 800b810:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b812:	697b      	ldr	r3, [r7, #20]
 800b814:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b818:	691b      	ldr	r3, [r3, #16]
 800b81a:	697a      	ldr	r2, [r7, #20]
 800b81c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b820:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b824:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b82c:	691b      	ldr	r3, [r3, #16]
 800b82e:	697a      	ldr	r2, [r7, #20]
 800b830:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b834:	f043 0318 	orr.w	r3, r3, #24
 800b838:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b83a:	697b      	ldr	r3, [r7, #20]
 800b83c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b840:	691b      	ldr	r3, [r3, #16]
 800b842:	697a      	ldr	r2, [r7, #20]
 800b844:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b848:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800b84c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b84e:	7afb      	ldrb	r3, [r7, #11]
 800b850:	2b01      	cmp	r3, #1
 800b852:	d10f      	bne.n	800b874 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b854:	697b      	ldr	r3, [r7, #20]
 800b856:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b85a:	461a      	mov	r2, r3
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b860:	697b      	ldr	r3, [r7, #20]
 800b862:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	697a      	ldr	r2, [r7, #20]
 800b86a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b86e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800b872:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b874:	2300      	movs	r3, #0
}
 800b876:	4618      	mov	r0, r3
 800b878:	371c      	adds	r7, #28
 800b87a:	46bd      	mov	sp, r7
 800b87c:	bc80      	pop	{r7}
 800b87e:	4770      	bx	lr
 800b880:	4f54300a 	.word	0x4f54300a

0800b884 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b884:	b480      	push	{r7}
 800b886:	b085      	sub	sp, #20
 800b888:	af00      	add	r7, sp, #0
 800b88a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800b88c:	2300      	movs	r3, #0
 800b88e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	3301      	adds	r3, #1
 800b894:	60fb      	str	r3, [r7, #12]
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	4a12      	ldr	r2, [pc, #72]	; (800b8e4 <USB_CoreReset+0x60>)
 800b89a:	4293      	cmp	r3, r2
 800b89c:	d901      	bls.n	800b8a2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b89e:	2303      	movs	r3, #3
 800b8a0:	e01b      	b.n	800b8da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	691b      	ldr	r3, [r3, #16]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	daf2      	bge.n	800b890 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	691b      	ldr	r3, [r3, #16]
 800b8b2:	f043 0201 	orr.w	r2, r3, #1
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	3301      	adds	r3, #1
 800b8be:	60fb      	str	r3, [r7, #12]
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	4a08      	ldr	r2, [pc, #32]	; (800b8e4 <USB_CoreReset+0x60>)
 800b8c4:	4293      	cmp	r3, r2
 800b8c6:	d901      	bls.n	800b8cc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b8c8:	2303      	movs	r3, #3
 800b8ca:	e006      	b.n	800b8da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	691b      	ldr	r3, [r3, #16]
 800b8d0:	f003 0301 	and.w	r3, r3, #1
 800b8d4:	2b01      	cmp	r3, #1
 800b8d6:	d0f0      	beq.n	800b8ba <USB_CoreReset+0x36>

  return HAL_OK;
 800b8d8:	2300      	movs	r3, #0
}
 800b8da:	4618      	mov	r0, r3
 800b8dc:	3714      	adds	r7, #20
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	bc80      	pop	{r7}
 800b8e2:	4770      	bx	lr
 800b8e4:	00030d40 	.word	0x00030d40

0800b8e8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b8ec:	4904      	ldr	r1, [pc, #16]	; (800b900 <MX_FATFS_Init+0x18>)
 800b8ee:	4805      	ldr	r0, [pc, #20]	; (800b904 <MX_FATFS_Init+0x1c>)
 800b8f0:	f001 fcd8 	bl	800d2a4 <FATFS_LinkDriver>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	461a      	mov	r2, r3
 800b8f8:	4b03      	ldr	r3, [pc, #12]	; (800b908 <MX_FATFS_Init+0x20>)
 800b8fa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b8fc:	bf00      	nop
 800b8fe:	bd80      	pop	{r7, pc}
 800b900:	2000088c 	.word	0x2000088c
 800b904:	0801077c 	.word	0x0801077c
 800b908:	20001008 	.word	0x20001008

0800b90c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b90c:	b580      	push	{r7, lr}
 800b90e:	b082      	sub	sp, #8
 800b910:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b912:	2300      	movs	r3, #0
 800b914:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b916:	f000 f8a9 	bl	800ba6c <BSP_SD_IsDetected>
 800b91a:	4603      	mov	r3, r0
 800b91c:	2b01      	cmp	r3, #1
 800b91e:	d001      	beq.n	800b924 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b920:	2301      	movs	r3, #1
 800b922:	e012      	b.n	800b94a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b924:	480b      	ldr	r0, [pc, #44]	; (800b954 <BSP_SD_Init+0x48>)
 800b926:	f7fb fb21 	bl	8006f6c <HAL_SD_Init>
 800b92a:	4603      	mov	r3, r0
 800b92c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800b92e:	79fb      	ldrb	r3, [r7, #7]
 800b930:	2b00      	cmp	r3, #0
 800b932:	d109      	bne.n	800b948 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800b934:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b938:	4806      	ldr	r0, [pc, #24]	; (800b954 <BSP_SD_Init+0x48>)
 800b93a:	f7fc fa95 	bl	8007e68 <HAL_SD_ConfigWideBusOperation>
 800b93e:	4603      	mov	r3, r0
 800b940:	2b00      	cmp	r3, #0
 800b942:	d001      	beq.n	800b948 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800b944:	2301      	movs	r3, #1
 800b946:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800b948:	79fb      	ldrb	r3, [r7, #7]
}
 800b94a:	4618      	mov	r0, r3
 800b94c:	3708      	adds	r7, #8
 800b94e:	46bd      	mov	sp, r7
 800b950:	bd80      	pop	{r7, pc}
 800b952:	bf00      	nop
 800b954:	20000b90 	.word	0x20000b90

0800b958 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b958:	b580      	push	{r7, lr}
 800b95a:	b088      	sub	sp, #32
 800b95c:	af02      	add	r7, sp, #8
 800b95e:	60f8      	str	r0, [r7, #12]
 800b960:	60b9      	str	r1, [r7, #8]
 800b962:	607a      	str	r2, [r7, #4]
 800b964:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b966:	2300      	movs	r3, #0
 800b968:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	9300      	str	r3, [sp, #0]
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	68ba      	ldr	r2, [r7, #8]
 800b972:	68f9      	ldr	r1, [r7, #12]
 800b974:	4806      	ldr	r0, [pc, #24]	; (800b990 <BSP_SD_ReadBlocks+0x38>)
 800b976:	f7fb fb89 	bl	800708c <HAL_SD_ReadBlocks>
 800b97a:	4603      	mov	r3, r0
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d001      	beq.n	800b984 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b980:	2301      	movs	r3, #1
 800b982:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b984:	7dfb      	ldrb	r3, [r7, #23]
}
 800b986:	4618      	mov	r0, r3
 800b988:	3718      	adds	r7, #24
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bd80      	pop	{r7, pc}
 800b98e:	bf00      	nop
 800b990:	20000b90 	.word	0x20000b90

0800b994 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b994:	b580      	push	{r7, lr}
 800b996:	b088      	sub	sp, #32
 800b998:	af02      	add	r7, sp, #8
 800b99a:	60f8      	str	r0, [r7, #12]
 800b99c:	60b9      	str	r1, [r7, #8]
 800b99e:	607a      	str	r2, [r7, #4]
 800b9a0:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	9300      	str	r3, [sp, #0]
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	68ba      	ldr	r2, [r7, #8]
 800b9ae:	68f9      	ldr	r1, [r7, #12]
 800b9b0:	4806      	ldr	r0, [pc, #24]	; (800b9cc <BSP_SD_WriteBlocks+0x38>)
 800b9b2:	f7fb fd65 	bl	8007480 <HAL_SD_WriteBlocks>
 800b9b6:	4603      	mov	r3, r0
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d001      	beq.n	800b9c0 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b9bc:	2301      	movs	r3, #1
 800b9be:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b9c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	3718      	adds	r7, #24
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	bd80      	pop	{r7, pc}
 800b9ca:	bf00      	nop
 800b9cc:	20000b90 	.word	0x20000b90

0800b9d0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b9d4:	4805      	ldr	r0, [pc, #20]	; (800b9ec <BSP_SD_GetCardState+0x1c>)
 800b9d6:	f7fc fac3 	bl	8007f60 <HAL_SD_GetCardState>
 800b9da:	4603      	mov	r3, r0
 800b9dc:	2b04      	cmp	r3, #4
 800b9de:	bf14      	ite	ne
 800b9e0:	2301      	movne	r3, #1
 800b9e2:	2300      	moveq	r3, #0
 800b9e4:	b2db      	uxtb	r3, r3
}
 800b9e6:	4618      	mov	r0, r3
 800b9e8:	bd80      	pop	{r7, pc}
 800b9ea:	bf00      	nop
 800b9ec:	20000b90 	.word	0x20000b90

0800b9f0 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b082      	sub	sp, #8
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800b9f8:	6879      	ldr	r1, [r7, #4]
 800b9fa:	4803      	ldr	r0, [pc, #12]	; (800ba08 <BSP_SD_GetCardInfo+0x18>)
 800b9fc:	f7fc fa08 	bl	8007e10 <HAL_SD_GetCardInfo>
}
 800ba00:	bf00      	nop
 800ba02:	3708      	adds	r7, #8
 800ba04:	46bd      	mov	sp, r7
 800ba06:	bd80      	pop	{r7, pc}
 800ba08:	20000b90 	.word	0x20000b90

0800ba0c <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b082      	sub	sp, #8
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800ba14:	f000 f818 	bl	800ba48 <BSP_SD_AbortCallback>
}
 800ba18:	bf00      	nop
 800ba1a:	3708      	adds	r7, #8
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	bd80      	pop	{r7, pc}

0800ba20 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b082      	sub	sp, #8
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800ba28:	f000 f814 	bl	800ba54 <BSP_SD_WriteCpltCallback>
}
 800ba2c:	bf00      	nop
 800ba2e:	3708      	adds	r7, #8
 800ba30:	46bd      	mov	sp, r7
 800ba32:	bd80      	pop	{r7, pc}

0800ba34 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b082      	sub	sp, #8
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800ba3c:	f000 f810 	bl	800ba60 <BSP_SD_ReadCpltCallback>
}
 800ba40:	bf00      	nop
 800ba42:	3708      	adds	r7, #8
 800ba44:	46bd      	mov	sp, r7
 800ba46:	bd80      	pop	{r7, pc}

0800ba48 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	af00      	add	r7, sp, #0

}
 800ba4c:	bf00      	nop
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	bc80      	pop	{r7}
 800ba52:	4770      	bx	lr

0800ba54 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800ba54:	b480      	push	{r7}
 800ba56:	af00      	add	r7, sp, #0

}
 800ba58:	bf00      	nop
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	bc80      	pop	{r7}
 800ba5e:	4770      	bx	lr

0800ba60 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800ba60:	b480      	push	{r7}
 800ba62:	af00      	add	r7, sp, #0

}
 800ba64:	bf00      	nop
 800ba66:	46bd      	mov	sp, r7
 800ba68:	bc80      	pop	{r7}
 800ba6a:	4770      	bx	lr

0800ba6c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800ba6c:	b580      	push	{r7, lr}
 800ba6e:	b082      	sub	sp, #8
 800ba70:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ba72:	2301      	movs	r3, #1
 800ba74:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800ba76:	f000 f80b 	bl	800ba90 <BSP_PlatformIsDetected>
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d101      	bne.n	800ba84 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800ba80:	2300      	movs	r3, #0
 800ba82:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800ba84:	79fb      	ldrb	r3, [r7, #7]
 800ba86:	b2db      	uxtb	r3, r3
}
 800ba88:	4618      	mov	r0, r3
 800ba8a:	3708      	adds	r7, #8
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	bd80      	pop	{r7, pc}

0800ba90 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800ba90:	b580      	push	{r7, lr}
 800ba92:	b082      	sub	sp, #8
 800ba94:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800ba96:	2301      	movs	r3, #1
 800ba98:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800ba9a:	2104      	movs	r1, #4
 800ba9c:	4806      	ldr	r0, [pc, #24]	; (800bab8 <BSP_PlatformIsDetected+0x28>)
 800ba9e:	f7f9 fc4d 	bl	800533c <HAL_GPIO_ReadPin>
 800baa2:	4603      	mov	r3, r0
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d001      	beq.n	800baac <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800baa8:	2300      	movs	r3, #0
 800baaa:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800baac:	79fb      	ldrb	r3, [r7, #7]
}
 800baae:	4618      	mov	r0, r3
 800bab0:	3708      	adds	r7, #8
 800bab2:	46bd      	mov	sp, r7
 800bab4:	bd80      	pop	{r7, pc}
 800bab6:	bf00      	nop
 800bab8:	40021800 	.word	0x40021800

0800babc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b084      	sub	sp, #16
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
 800bac4:	460b      	mov	r3, r1
 800bac6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800bac8:	2300      	movs	r3, #0
 800baca:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	7c1b      	ldrb	r3, [r3, #16]
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d115      	bne.n	800bb00 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bad4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bad8:	2202      	movs	r2, #2
 800bada:	2181      	movs	r1, #129	; 0x81
 800badc:	6878      	ldr	r0, [r7, #4]
 800bade:	f002 faf8 	bl	800e0d2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	2201      	movs	r2, #1
 800bae6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bae8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800baec:	2202      	movs	r2, #2
 800baee:	2101      	movs	r1, #1
 800baf0:	6878      	ldr	r0, [r7, #4]
 800baf2:	f002 faee 	bl	800e0d2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	2201      	movs	r2, #1
 800bafa:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800bafe:	e012      	b.n	800bb26 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bb00:	2340      	movs	r3, #64	; 0x40
 800bb02:	2202      	movs	r2, #2
 800bb04:	2181      	movs	r1, #129	; 0x81
 800bb06:	6878      	ldr	r0, [r7, #4]
 800bb08:	f002 fae3 	bl	800e0d2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	2201      	movs	r2, #1
 800bb10:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bb12:	2340      	movs	r3, #64	; 0x40
 800bb14:	2202      	movs	r2, #2
 800bb16:	2101      	movs	r1, #1
 800bb18:	6878      	ldr	r0, [r7, #4]
 800bb1a:	f002 fada 	bl	800e0d2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	2201      	movs	r2, #1
 800bb22:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bb26:	2308      	movs	r3, #8
 800bb28:	2203      	movs	r2, #3
 800bb2a:	2182      	movs	r1, #130	; 0x82
 800bb2c:	6878      	ldr	r0, [r7, #4]
 800bb2e:	f002 fad0 	bl	800e0d2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2201      	movs	r2, #1
 800bb36:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800bb38:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800bb3c:	f002 fc4a 	bl	800e3d4 <malloc>
 800bb40:	4603      	mov	r3, r0
 800bb42:	461a      	mov	r2, r3
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  memset(pdev->pClassData,0,sizeof(USBD_CDC_HandleTypeDef));
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb50:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800bb54:	2100      	movs	r1, #0
 800bb56:	4618      	mov	r0, r3
 800bb58:	f002 fc4c 	bl	800e3f4 <memset>
  if (pdev->pClassData == NULL)
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d102      	bne.n	800bb6c <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800bb66:	2301      	movs	r3, #1
 800bb68:	73fb      	strb	r3, [r7, #15]
 800bb6a:	e02e      	b.n	800bbca <USBD_CDC_Init+0x10e>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb72:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800bb7e:	68bb      	ldr	r3, [r7, #8]
 800bb80:	2200      	movs	r2, #0
 800bb82:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800bb86:	68bb      	ldr	r3, [r7, #8]
 800bb88:	2200      	movs	r2, #0
 800bb8a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
    /* Init Xfer Length */
	hcdc->TxLength = 0U;
 800bb8e:	68bb      	ldr	r3, [r7, #8]
 800bb90:	2200      	movs	r2, #0
 800bb92:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	hcdc->RxLength = 0U;
 800bb96:	68bb      	ldr	r3, [r7, #8]
 800bb98:	2200      	movs	r2, #0
 800bb9a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	7c1b      	ldrb	r3, [r3, #16]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d109      	bne.n	800bbba <USBD_CDC_Init+0xfe>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bba6:	68bb      	ldr	r3, [r7, #8]
 800bba8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bbac:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bbb0:	2101      	movs	r1, #1
 800bbb2:	6878      	ldr	r0, [r7, #4]
 800bbb4:	f002 fb7d 	bl	800e2b2 <USBD_LL_PrepareReceive>
 800bbb8:	e007      	b.n	800bbca <USBD_CDC_Init+0x10e>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bbba:	68bb      	ldr	r3, [r7, #8]
 800bbbc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bbc0:	2340      	movs	r3, #64	; 0x40
 800bbc2:	2101      	movs	r1, #1
 800bbc4:	6878      	ldr	r0, [r7, #4]
 800bbc6:	f002 fb74 	bl	800e2b2 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800bbca:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbcc:	4618      	mov	r0, r3
 800bbce:	3710      	adds	r7, #16
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	bd80      	pop	{r7, pc}

0800bbd4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	b084      	sub	sp, #16
 800bbd8:	af00      	add	r7, sp, #0
 800bbda:	6078      	str	r0, [r7, #4]
 800bbdc:	460b      	mov	r3, r1
 800bbde:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800bbe4:	2181      	movs	r1, #129	; 0x81
 800bbe6:	6878      	ldr	r0, [r7, #4]
 800bbe8:	f002 fa99 	bl	800e11e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2200      	movs	r2, #0
 800bbf0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800bbf2:	2101      	movs	r1, #1
 800bbf4:	6878      	ldr	r0, [r7, #4]
 800bbf6:	f002 fa92 	bl	800e11e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	2200      	movs	r2, #0
 800bbfe:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800bc02:	2182      	movs	r1, #130	; 0x82
 800bc04:	6878      	ldr	r0, [r7, #4]
 800bc06:	f002 fa8a 	bl	800e11e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d00e      	beq.n	800bc38 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bc20:	685b      	ldr	r3, [r3, #4]
 800bc22:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	f002 fbda 	bl	800e3e4 <free>
    pdev->pClassData = NULL;
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	2200      	movs	r2, #0
 800bc34:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800bc38:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc3a:	4618      	mov	r0, r3
 800bc3c:	3710      	adds	r7, #16
 800bc3e:	46bd      	mov	sp, r7
 800bc40:	bd80      	pop	{r7, pc}

0800bc42 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800bc42:	b580      	push	{r7, lr}
 800bc44:	b086      	sub	sp, #24
 800bc46:	af00      	add	r7, sp, #0
 800bc48:	6078      	str	r0, [r7, #4]
 800bc4a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc52:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800bc54:	2300      	movs	r3, #0
 800bc56:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800bc58:	2300      	movs	r3, #0
 800bc5a:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bc60:	683b      	ldr	r3, [r7, #0]
 800bc62:	781b      	ldrb	r3, [r3, #0]
 800bc64:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d039      	beq.n	800bce0 <USBD_CDC_Setup+0x9e>
 800bc6c:	2b20      	cmp	r3, #32
 800bc6e:	d17c      	bne.n	800bd6a <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800bc70:	683b      	ldr	r3, [r7, #0]
 800bc72:	88db      	ldrh	r3, [r3, #6]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d029      	beq.n	800bccc <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	781b      	ldrb	r3, [r3, #0]
 800bc7c:	b25b      	sxtb	r3, r3
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	da11      	bge.n	800bca6 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bc88:	689b      	ldr	r3, [r3, #8]
 800bc8a:	683a      	ldr	r2, [r7, #0]
 800bc8c:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800bc8e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bc90:	683a      	ldr	r2, [r7, #0]
 800bc92:	88d2      	ldrh	r2, [r2, #6]
 800bc94:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800bc96:	6939      	ldr	r1, [r7, #16]
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	88db      	ldrh	r3, [r3, #6]
 800bc9c:	461a      	mov	r2, r3
 800bc9e:	6878      	ldr	r0, [r7, #4]
 800bca0:	f001 fa32 	bl	800d108 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800bca4:	e068      	b.n	800bd78 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800bca6:	683b      	ldr	r3, [r7, #0]
 800bca8:	785a      	ldrb	r2, [r3, #1]
 800bcaa:	693b      	ldr	r3, [r7, #16]
 800bcac:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800bcb0:	683b      	ldr	r3, [r7, #0]
 800bcb2:	88db      	ldrh	r3, [r3, #6]
 800bcb4:	b2da      	uxtb	r2, r3
 800bcb6:	693b      	ldr	r3, [r7, #16]
 800bcb8:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800bcbc:	6939      	ldr	r1, [r7, #16]
 800bcbe:	683b      	ldr	r3, [r7, #0]
 800bcc0:	88db      	ldrh	r3, [r3, #6]
 800bcc2:	461a      	mov	r2, r3
 800bcc4:	6878      	ldr	r0, [r7, #4]
 800bcc6:	f001 fa4d 	bl	800d164 <USBD_CtlPrepareRx>
      break;
 800bcca:	e055      	b.n	800bd78 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bcd2:	689b      	ldr	r3, [r3, #8]
 800bcd4:	683a      	ldr	r2, [r7, #0]
 800bcd6:	7850      	ldrb	r0, [r2, #1]
 800bcd8:	2200      	movs	r2, #0
 800bcda:	6839      	ldr	r1, [r7, #0]
 800bcdc:	4798      	blx	r3
      break;
 800bcde:	e04b      	b.n	800bd78 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	785b      	ldrb	r3, [r3, #1]
 800bce4:	2b0a      	cmp	r3, #10
 800bce6:	d017      	beq.n	800bd18 <USBD_CDC_Setup+0xd6>
 800bce8:	2b0b      	cmp	r3, #11
 800bcea:	d029      	beq.n	800bd40 <USBD_CDC_Setup+0xfe>
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d133      	bne.n	800bd58 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bcf6:	2b03      	cmp	r3, #3
 800bcf8:	d107      	bne.n	800bd0a <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800bcfa:	f107 030c 	add.w	r3, r7, #12
 800bcfe:	2202      	movs	r2, #2
 800bd00:	4619      	mov	r1, r3
 800bd02:	6878      	ldr	r0, [r7, #4]
 800bd04:	f001 fa00 	bl	800d108 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bd08:	e02e      	b.n	800bd68 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800bd0a:	6839      	ldr	r1, [r7, #0]
 800bd0c:	6878      	ldr	r0, [r7, #4]
 800bd0e:	f001 f991 	bl	800d034 <USBD_CtlError>
            ret = USBD_FAIL;
 800bd12:	2302      	movs	r3, #2
 800bd14:	75fb      	strb	r3, [r7, #23]
          break;
 800bd16:	e027      	b.n	800bd68 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd1e:	2b03      	cmp	r3, #3
 800bd20:	d107      	bne.n	800bd32 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800bd22:	f107 030f 	add.w	r3, r7, #15
 800bd26:	2201      	movs	r2, #1
 800bd28:	4619      	mov	r1, r3
 800bd2a:	6878      	ldr	r0, [r7, #4]
 800bd2c:	f001 f9ec 	bl	800d108 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bd30:	e01a      	b.n	800bd68 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800bd32:	6839      	ldr	r1, [r7, #0]
 800bd34:	6878      	ldr	r0, [r7, #4]
 800bd36:	f001 f97d 	bl	800d034 <USBD_CtlError>
            ret = USBD_FAIL;
 800bd3a:	2302      	movs	r3, #2
 800bd3c:	75fb      	strb	r3, [r7, #23]
          break;
 800bd3e:	e013      	b.n	800bd68 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd46:	2b03      	cmp	r3, #3
 800bd48:	d00d      	beq.n	800bd66 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800bd4a:	6839      	ldr	r1, [r7, #0]
 800bd4c:	6878      	ldr	r0, [r7, #4]
 800bd4e:	f001 f971 	bl	800d034 <USBD_CtlError>
            ret = USBD_FAIL;
 800bd52:	2302      	movs	r3, #2
 800bd54:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800bd56:	e006      	b.n	800bd66 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800bd58:	6839      	ldr	r1, [r7, #0]
 800bd5a:	6878      	ldr	r0, [r7, #4]
 800bd5c:	f001 f96a 	bl	800d034 <USBD_CtlError>
          ret = USBD_FAIL;
 800bd60:	2302      	movs	r3, #2
 800bd62:	75fb      	strb	r3, [r7, #23]
          break;
 800bd64:	e000      	b.n	800bd68 <USBD_CDC_Setup+0x126>
          break;
 800bd66:	bf00      	nop
      }
      break;
 800bd68:	e006      	b.n	800bd78 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800bd6a:	6839      	ldr	r1, [r7, #0]
 800bd6c:	6878      	ldr	r0, [r7, #4]
 800bd6e:	f001 f961 	bl	800d034 <USBD_CtlError>
      ret = USBD_FAIL;
 800bd72:	2302      	movs	r3, #2
 800bd74:	75fb      	strb	r3, [r7, #23]
      break;
 800bd76:	bf00      	nop
  }

  return ret;
 800bd78:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd7a:	4618      	mov	r0, r3
 800bd7c:	3718      	adds	r7, #24
 800bd7e:	46bd      	mov	sp, r7
 800bd80:	bd80      	pop	{r7, pc}

0800bd82 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bd82:	b580      	push	{r7, lr}
 800bd84:	b084      	sub	sp, #16
 800bd86:	af00      	add	r7, sp, #0
 800bd88:	6078      	str	r0, [r7, #4]
 800bd8a:	460b      	mov	r3, r1
 800bd8c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd94:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bd9c:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d03a      	beq.n	800be1e <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800bda8:	78fa      	ldrb	r2, [r7, #3]
 800bdaa:	6879      	ldr	r1, [r7, #4]
 800bdac:	4613      	mov	r3, r2
 800bdae:	009b      	lsls	r3, r3, #2
 800bdb0:	4413      	add	r3, r2
 800bdb2:	009b      	lsls	r3, r3, #2
 800bdb4:	440b      	add	r3, r1
 800bdb6:	331c      	adds	r3, #28
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d029      	beq.n	800be12 <USBD_CDC_DataIn+0x90>
 800bdbe:	78fa      	ldrb	r2, [r7, #3]
 800bdc0:	6879      	ldr	r1, [r7, #4]
 800bdc2:	4613      	mov	r3, r2
 800bdc4:	009b      	lsls	r3, r3, #2
 800bdc6:	4413      	add	r3, r2
 800bdc8:	009b      	lsls	r3, r3, #2
 800bdca:	440b      	add	r3, r1
 800bdcc:	331c      	adds	r3, #28
 800bdce:	681a      	ldr	r2, [r3, #0]
 800bdd0:	78f9      	ldrb	r1, [r7, #3]
 800bdd2:	68b8      	ldr	r0, [r7, #8]
 800bdd4:	460b      	mov	r3, r1
 800bdd6:	00db      	lsls	r3, r3, #3
 800bdd8:	1a5b      	subs	r3, r3, r1
 800bdda:	009b      	lsls	r3, r3, #2
 800bddc:	4403      	add	r3, r0
 800bdde:	3344      	adds	r3, #68	; 0x44
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	fbb2 f1f3 	udiv	r1, r2, r3
 800bde6:	fb03 f301 	mul.w	r3, r3, r1
 800bdea:	1ad3      	subs	r3, r2, r3
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d110      	bne.n	800be12 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800bdf0:	78fa      	ldrb	r2, [r7, #3]
 800bdf2:	6879      	ldr	r1, [r7, #4]
 800bdf4:	4613      	mov	r3, r2
 800bdf6:	009b      	lsls	r3, r3, #2
 800bdf8:	4413      	add	r3, r2
 800bdfa:	009b      	lsls	r3, r3, #2
 800bdfc:	440b      	add	r3, r1
 800bdfe:	331c      	adds	r3, #28
 800be00:	2200      	movs	r2, #0
 800be02:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800be04:	78f9      	ldrb	r1, [r7, #3]
 800be06:	2300      	movs	r3, #0
 800be08:	2200      	movs	r2, #0
 800be0a:	6878      	ldr	r0, [r7, #4]
 800be0c:	f002 fa2e 	bl	800e26c <USBD_LL_Transmit>
 800be10:	e003      	b.n	800be1a <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	2200      	movs	r2, #0
 800be16:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800be1a:	2300      	movs	r3, #0
 800be1c:	e000      	b.n	800be20 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800be1e:	2302      	movs	r3, #2
  }
}
 800be20:	4618      	mov	r0, r3
 800be22:	3710      	adds	r7, #16
 800be24:	46bd      	mov	sp, r7
 800be26:	bd80      	pop	{r7, pc}

0800be28 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b084      	sub	sp, #16
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
 800be30:	460b      	mov	r3, r1
 800be32:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be3a:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800be3c:	78fb      	ldrb	r3, [r7, #3]
 800be3e:	4619      	mov	r1, r3
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f002 fa59 	bl	800e2f8 <USBD_LL_GetRxDataSize>
 800be46:	4602      	mov	r2, r0
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be54:	2b00      	cmp	r3, #0
 800be56:	d00d      	beq.n	800be74 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800be5e:	68db      	ldr	r3, [r3, #12]
 800be60:	68fa      	ldr	r2, [r7, #12]
 800be62:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800be66:	68fa      	ldr	r2, [r7, #12]
 800be68:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800be6c:	4611      	mov	r1, r2
 800be6e:	4798      	blx	r3

    return USBD_OK;
 800be70:	2300      	movs	r3, #0
 800be72:	e000      	b.n	800be76 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800be74:	2302      	movs	r3, #2
  }
}
 800be76:	4618      	mov	r0, r3
 800be78:	3710      	adds	r7, #16
 800be7a:	46bd      	mov	sp, r7
 800be7c:	bd80      	pop	{r7, pc}

0800be7e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800be7e:	b580      	push	{r7, lr}
 800be80:	b084      	sub	sp, #16
 800be82:	af00      	add	r7, sp, #0
 800be84:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be8c:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800be94:	2b00      	cmp	r3, #0
 800be96:	d015      	beq.n	800bec4 <USBD_CDC_EP0_RxReady+0x46>
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800be9e:	2bff      	cmp	r3, #255	; 0xff
 800bea0:	d010      	beq.n	800bec4 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bea8:	689b      	ldr	r3, [r3, #8]
 800beaa:	68fa      	ldr	r2, [r7, #12]
 800beac:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800beb0:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800beb2:	68fa      	ldr	r2, [r7, #12]
 800beb4:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800beb8:	b292      	uxth	r2, r2
 800beba:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	22ff      	movs	r2, #255	; 0xff
 800bec0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800bec4:	2300      	movs	r3, #0
}
 800bec6:	4618      	mov	r0, r3
 800bec8:	3710      	adds	r7, #16
 800beca:	46bd      	mov	sp, r7
 800becc:	bd80      	pop	{r7, pc}
	...

0800bed0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bed0:	b480      	push	{r7}
 800bed2:	b083      	sub	sp, #12
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	2243      	movs	r2, #67	; 0x43
 800bedc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800bede:	4b03      	ldr	r3, [pc, #12]	; (800beec <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800bee0:	4618      	mov	r0, r3
 800bee2:	370c      	adds	r7, #12
 800bee4:	46bd      	mov	sp, r7
 800bee6:	bc80      	pop	{r7}
 800bee8:	4770      	bx	lr
 800beea:	bf00      	nop
 800beec:	20000098 	.word	0x20000098

0800bef0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800bef0:	b480      	push	{r7}
 800bef2:	b083      	sub	sp, #12
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	2243      	movs	r2, #67	; 0x43
 800befc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800befe:	4b03      	ldr	r3, [pc, #12]	; (800bf0c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800bf00:	4618      	mov	r0, r3
 800bf02:	370c      	adds	r7, #12
 800bf04:	46bd      	mov	sp, r7
 800bf06:	bc80      	pop	{r7}
 800bf08:	4770      	bx	lr
 800bf0a:	bf00      	nop
 800bf0c:	20000054 	.word	0x20000054

0800bf10 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bf10:	b480      	push	{r7}
 800bf12:	b083      	sub	sp, #12
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	2243      	movs	r2, #67	; 0x43
 800bf1c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800bf1e:	4b03      	ldr	r3, [pc, #12]	; (800bf2c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800bf20:	4618      	mov	r0, r3
 800bf22:	370c      	adds	r7, #12
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bc80      	pop	{r7}
 800bf28:	4770      	bx	lr
 800bf2a:	bf00      	nop
 800bf2c:	200000dc 	.word	0x200000dc

0800bf30 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bf30:	b480      	push	{r7}
 800bf32:	b083      	sub	sp, #12
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	220a      	movs	r2, #10
 800bf3c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800bf3e:	4b03      	ldr	r3, [pc, #12]	; (800bf4c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800bf40:	4618      	mov	r0, r3
 800bf42:	370c      	adds	r7, #12
 800bf44:	46bd      	mov	sp, r7
 800bf46:	bc80      	pop	{r7}
 800bf48:	4770      	bx	lr
 800bf4a:	bf00      	nop
 800bf4c:	20000010 	.word	0x20000010

0800bf50 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800bf50:	b480      	push	{r7}
 800bf52:	b085      	sub	sp, #20
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	6078      	str	r0, [r7, #4]
 800bf58:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800bf5a:	2302      	movs	r3, #2
 800bf5c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800bf5e:	683b      	ldr	r3, [r7, #0]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d005      	beq.n	800bf70 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	683a      	ldr	r2, [r7, #0]
 800bf68:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800bf70:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf72:	4618      	mov	r0, r3
 800bf74:	3714      	adds	r7, #20
 800bf76:	46bd      	mov	sp, r7
 800bf78:	bc80      	pop	{r7}
 800bf7a:	4770      	bx	lr

0800bf7c <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800bf7c:	b480      	push	{r7}
 800bf7e:	b087      	sub	sp, #28
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	60f8      	str	r0, [r7, #12]
 800bf84:	60b9      	str	r1, [r7, #8]
 800bf86:	4613      	mov	r3, r2
 800bf88:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf90:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800bf92:	697b      	ldr	r3, [r7, #20]
 800bf94:	68ba      	ldr	r2, [r7, #8]
 800bf96:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800bf9a:	88fa      	ldrh	r2, [r7, #6]
 800bf9c:	697b      	ldr	r3, [r7, #20]
 800bf9e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800bfa2:	2300      	movs	r3, #0
}
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	371c      	adds	r7, #28
 800bfa8:	46bd      	mov	sp, r7
 800bfaa:	bc80      	pop	{r7}
 800bfac:	4770      	bx	lr

0800bfae <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800bfae:	b480      	push	{r7}
 800bfb0:	b085      	sub	sp, #20
 800bfb2:	af00      	add	r7, sp, #0
 800bfb4:	6078      	str	r0, [r7, #4]
 800bfb6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bfbe:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	683a      	ldr	r2, [r7, #0]
 800bfc4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800bfc8:	2300      	movs	r3, #0
}
 800bfca:	4618      	mov	r0, r3
 800bfcc:	3714      	adds	r7, #20
 800bfce:	46bd      	mov	sp, r7
 800bfd0:	bc80      	pop	{r7}
 800bfd2:	4770      	bx	lr

0800bfd4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b084      	sub	sp, #16
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bfe2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d01c      	beq.n	800c028 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d115      	bne.n	800c024 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	2201      	movs	r2, #1
 800bffc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800c016:	b29b      	uxth	r3, r3
 800c018:	2181      	movs	r1, #129	; 0x81
 800c01a:	6878      	ldr	r0, [r7, #4]
 800c01c:	f002 f926 	bl	800e26c <USBD_LL_Transmit>

      return USBD_OK;
 800c020:	2300      	movs	r3, #0
 800c022:	e002      	b.n	800c02a <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800c024:	2301      	movs	r3, #1
 800c026:	e000      	b.n	800c02a <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800c028:	2302      	movs	r3, #2
  }
}
 800c02a:	4618      	mov	r0, r3
 800c02c:	3710      	adds	r7, #16
 800c02e:	46bd      	mov	sp, r7
 800c030:	bd80      	pop	{r7, pc}

0800c032 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c032:	b580      	push	{r7, lr}
 800c034:	b084      	sub	sp, #16
 800c036:	af00      	add	r7, sp, #0
 800c038:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c040:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d017      	beq.n	800c07c <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	7c1b      	ldrb	r3, [r3, #16]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d109      	bne.n	800c068 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c05a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c05e:	2101      	movs	r1, #1
 800c060:	6878      	ldr	r0, [r7, #4]
 800c062:	f002 f926 	bl	800e2b2 <USBD_LL_PrepareReceive>
 800c066:	e007      	b.n	800c078 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c06e:	2340      	movs	r3, #64	; 0x40
 800c070:	2101      	movs	r1, #1
 800c072:	6878      	ldr	r0, [r7, #4]
 800c074:	f002 f91d 	bl	800e2b2 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800c078:	2300      	movs	r3, #0
 800c07a:	e000      	b.n	800c07e <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800c07c:	2302      	movs	r3, #2
  }
}
 800c07e:	4618      	mov	r0, r3
 800c080:	3710      	adds	r7, #16
 800c082:	46bd      	mov	sp, r7
 800c084:	bd80      	pop	{r7, pc}

0800c086 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c086:	b580      	push	{r7, lr}
 800c088:	b084      	sub	sp, #16
 800c08a:	af00      	add	r7, sp, #0
 800c08c:	60f8      	str	r0, [r7, #12]
 800c08e:	60b9      	str	r1, [r7, #8]
 800c090:	4613      	mov	r3, r2
 800c092:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	2b00      	cmp	r3, #0
 800c098:	d101      	bne.n	800c09e <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c09a:	2302      	movs	r3, #2
 800c09c:	e01a      	b.n	800c0d4 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d003      	beq.n	800c0b0 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c0b0:	68bb      	ldr	r3, [r7, #8]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d003      	beq.n	800c0be <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	68ba      	ldr	r2, [r7, #8]
 800c0ba:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	2201      	movs	r2, #1
 800c0c2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	79fa      	ldrb	r2, [r7, #7]
 800c0ca:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800c0cc:	68f8      	ldr	r0, [r7, #12]
 800c0ce:	f001 ff9b 	bl	800e008 <USBD_LL_Init>

  return USBD_OK;
 800c0d2:	2300      	movs	r3, #0
}
 800c0d4:	4618      	mov	r0, r3
 800c0d6:	3710      	adds	r7, #16
 800c0d8:	46bd      	mov	sp, r7
 800c0da:	bd80      	pop	{r7, pc}

0800c0dc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c0dc:	b480      	push	{r7}
 800c0de:	b085      	sub	sp, #20
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	6078      	str	r0, [r7, #4]
 800c0e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800c0ea:	683b      	ldr	r3, [r7, #0]
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d006      	beq.n	800c0fe <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	683a      	ldr	r2, [r7, #0]
 800c0f4:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	73fb      	strb	r3, [r7, #15]
 800c0fc:	e001      	b.n	800c102 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800c0fe:	2302      	movs	r3, #2
 800c100:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c102:	7bfb      	ldrb	r3, [r7, #15]
}
 800c104:	4618      	mov	r0, r3
 800c106:	3714      	adds	r7, #20
 800c108:	46bd      	mov	sp, r7
 800c10a:	bc80      	pop	{r7}
 800c10c:	4770      	bx	lr

0800c10e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c10e:	b580      	push	{r7, lr}
 800c110:	b082      	sub	sp, #8
 800c112:	af00      	add	r7, sp, #0
 800c114:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800c116:	6878      	ldr	r0, [r7, #4]
 800c118:	f001 ffc0 	bl	800e09c <USBD_LL_Start>

  return USBD_OK;
 800c11c:	2300      	movs	r3, #0
}
 800c11e:	4618      	mov	r0, r3
 800c120:	3708      	adds	r7, #8
 800c122:	46bd      	mov	sp, r7
 800c124:	bd80      	pop	{r7, pc}

0800c126 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800c126:	b480      	push	{r7}
 800c128:	b083      	sub	sp, #12
 800c12a:	af00      	add	r7, sp, #0
 800c12c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c12e:	2300      	movs	r3, #0
}
 800c130:	4618      	mov	r0, r3
 800c132:	370c      	adds	r7, #12
 800c134:	46bd      	mov	sp, r7
 800c136:	bc80      	pop	{r7}
 800c138:	4770      	bx	lr

0800c13a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800c13a:	b580      	push	{r7, lr}
 800c13c:	b084      	sub	sp, #16
 800c13e:	af00      	add	r7, sp, #0
 800c140:	6078      	str	r0, [r7, #4]
 800c142:	460b      	mov	r3, r1
 800c144:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800c146:	2302      	movs	r3, #2
 800c148:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c150:	2b00      	cmp	r3, #0
 800c152:	d00c      	beq.n	800c16e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	78fa      	ldrb	r2, [r7, #3]
 800c15e:	4611      	mov	r1, r2
 800c160:	6878      	ldr	r0, [r7, #4]
 800c162:	4798      	blx	r3
 800c164:	4603      	mov	r3, r0
 800c166:	2b00      	cmp	r3, #0
 800c168:	d101      	bne.n	800c16e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800c16a:	2300      	movs	r3, #0
 800c16c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800c16e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c170:	4618      	mov	r0, r3
 800c172:	3710      	adds	r7, #16
 800c174:	46bd      	mov	sp, r7
 800c176:	bd80      	pop	{r7, pc}

0800c178 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b082      	sub	sp, #8
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	6078      	str	r0, [r7, #4]
 800c180:	460b      	mov	r3, r1
 800c182:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c18a:	685b      	ldr	r3, [r3, #4]
 800c18c:	78fa      	ldrb	r2, [r7, #3]
 800c18e:	4611      	mov	r1, r2
 800c190:	6878      	ldr	r0, [r7, #4]
 800c192:	4798      	blx	r3

  return USBD_OK;
 800c194:	2300      	movs	r3, #0
}
 800c196:	4618      	mov	r0, r3
 800c198:	3708      	adds	r7, #8
 800c19a:	46bd      	mov	sp, r7
 800c19c:	bd80      	pop	{r7, pc}

0800c19e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c19e:	b580      	push	{r7, lr}
 800c1a0:	b082      	sub	sp, #8
 800c1a2:	af00      	add	r7, sp, #0
 800c1a4:	6078      	str	r0, [r7, #4]
 800c1a6:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800c1ae:	6839      	ldr	r1, [r7, #0]
 800c1b0:	4618      	mov	r0, r3
 800c1b2:	f000 ff03 	bl	800cfbc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	2201      	movs	r2, #1
 800c1ba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800c1c4:	461a      	mov	r2, r3
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800c1d2:	f003 031f 	and.w	r3, r3, #31
 800c1d6:	2b01      	cmp	r3, #1
 800c1d8:	d00c      	beq.n	800c1f4 <USBD_LL_SetupStage+0x56>
 800c1da:	2b01      	cmp	r3, #1
 800c1dc:	d302      	bcc.n	800c1e4 <USBD_LL_SetupStage+0x46>
 800c1de:	2b02      	cmp	r3, #2
 800c1e0:	d010      	beq.n	800c204 <USBD_LL_SetupStage+0x66>
 800c1e2:	e017      	b.n	800c214 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800c1ea:	4619      	mov	r1, r3
 800c1ec:	6878      	ldr	r0, [r7, #4]
 800c1ee:	f000 fa03 	bl	800c5f8 <USBD_StdDevReq>
      break;
 800c1f2:	e01a      	b.n	800c22a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800c1fa:	4619      	mov	r1, r3
 800c1fc:	6878      	ldr	r0, [r7, #4]
 800c1fe:	f000 fa65 	bl	800c6cc <USBD_StdItfReq>
      break;
 800c202:	e012      	b.n	800c22a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800c20a:	4619      	mov	r1, r3
 800c20c:	6878      	ldr	r0, [r7, #4]
 800c20e:	f000 faa3 	bl	800c758 <USBD_StdEPReq>
      break;
 800c212:	e00a      	b.n	800c22a <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800c21a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c21e:	b2db      	uxtb	r3, r3
 800c220:	4619      	mov	r1, r3
 800c222:	6878      	ldr	r0, [r7, #4]
 800c224:	f001 ff9a 	bl	800e15c <USBD_LL_StallEP>
      break;
 800c228:	bf00      	nop
  }

  return USBD_OK;
 800c22a:	2300      	movs	r3, #0
}
 800c22c:	4618      	mov	r0, r3
 800c22e:	3708      	adds	r7, #8
 800c230:	46bd      	mov	sp, r7
 800c232:	bd80      	pop	{r7, pc}

0800c234 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c234:	b580      	push	{r7, lr}
 800c236:	b086      	sub	sp, #24
 800c238:	af00      	add	r7, sp, #0
 800c23a:	60f8      	str	r0, [r7, #12]
 800c23c:	460b      	mov	r3, r1
 800c23e:	607a      	str	r2, [r7, #4]
 800c240:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800c242:	7afb      	ldrb	r3, [r7, #11]
 800c244:	2b00      	cmp	r3, #0
 800c246:	d14b      	bne.n	800c2e0 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800c24e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c256:	2b03      	cmp	r3, #3
 800c258:	d134      	bne.n	800c2c4 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800c25a:	697b      	ldr	r3, [r7, #20]
 800c25c:	68da      	ldr	r2, [r3, #12]
 800c25e:	697b      	ldr	r3, [r7, #20]
 800c260:	691b      	ldr	r3, [r3, #16]
 800c262:	429a      	cmp	r2, r3
 800c264:	d919      	bls.n	800c29a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800c266:	697b      	ldr	r3, [r7, #20]
 800c268:	68da      	ldr	r2, [r3, #12]
 800c26a:	697b      	ldr	r3, [r7, #20]
 800c26c:	691b      	ldr	r3, [r3, #16]
 800c26e:	1ad2      	subs	r2, r2, r3
 800c270:	697b      	ldr	r3, [r7, #20]
 800c272:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c274:	697b      	ldr	r3, [r7, #20]
 800c276:	68da      	ldr	r2, [r3, #12]
 800c278:	697b      	ldr	r3, [r7, #20]
 800c27a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800c27c:	429a      	cmp	r2, r3
 800c27e:	d203      	bcs.n	800c288 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c280:	697b      	ldr	r3, [r7, #20]
 800c282:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800c284:	b29b      	uxth	r3, r3
 800c286:	e002      	b.n	800c28e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c288:	697b      	ldr	r3, [r7, #20]
 800c28a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800c28c:	b29b      	uxth	r3, r3
 800c28e:	461a      	mov	r2, r3
 800c290:	6879      	ldr	r1, [r7, #4]
 800c292:	68f8      	ldr	r0, [r7, #12]
 800c294:	f000 ff84 	bl	800d1a0 <USBD_CtlContinueRx>
 800c298:	e038      	b.n	800c30c <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2a0:	691b      	ldr	r3, [r3, #16]
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d00a      	beq.n	800c2bc <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c2ac:	2b03      	cmp	r3, #3
 800c2ae:	d105      	bne.n	800c2bc <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2b6:	691b      	ldr	r3, [r3, #16]
 800c2b8:	68f8      	ldr	r0, [r7, #12]
 800c2ba:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800c2bc:	68f8      	ldr	r0, [r7, #12]
 800c2be:	f000 ff81 	bl	800d1c4 <USBD_CtlSendStatus>
 800c2c2:	e023      	b.n	800c30c <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c2ca:	2b05      	cmp	r3, #5
 800c2cc:	d11e      	bne.n	800c30c <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	2200      	movs	r2, #0
 800c2d2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800c2d6:	2100      	movs	r1, #0
 800c2d8:	68f8      	ldr	r0, [r7, #12]
 800c2da:	f001 ff3f 	bl	800e15c <USBD_LL_StallEP>
 800c2de:	e015      	b.n	800c30c <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2e6:	699b      	ldr	r3, [r3, #24]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d00d      	beq.n	800c308 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800c2f2:	2b03      	cmp	r3, #3
 800c2f4:	d108      	bne.n	800c308 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2fc:	699b      	ldr	r3, [r3, #24]
 800c2fe:	7afa      	ldrb	r2, [r7, #11]
 800c300:	4611      	mov	r1, r2
 800c302:	68f8      	ldr	r0, [r7, #12]
 800c304:	4798      	blx	r3
 800c306:	e001      	b.n	800c30c <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c308:	2302      	movs	r3, #2
 800c30a:	e000      	b.n	800c30e <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800c30c:	2300      	movs	r3, #0
}
 800c30e:	4618      	mov	r0, r3
 800c310:	3718      	adds	r7, #24
 800c312:	46bd      	mov	sp, r7
 800c314:	bd80      	pop	{r7, pc}

0800c316 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c316:	b580      	push	{r7, lr}
 800c318:	b086      	sub	sp, #24
 800c31a:	af00      	add	r7, sp, #0
 800c31c:	60f8      	str	r0, [r7, #12]
 800c31e:	460b      	mov	r3, r1
 800c320:	607a      	str	r2, [r7, #4]
 800c322:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800c324:	7afb      	ldrb	r3, [r7, #11]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d17f      	bne.n	800c42a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	3314      	adds	r3, #20
 800c32e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c336:	2b02      	cmp	r3, #2
 800c338:	d15c      	bne.n	800c3f4 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800c33a:	697b      	ldr	r3, [r7, #20]
 800c33c:	68da      	ldr	r2, [r3, #12]
 800c33e:	697b      	ldr	r3, [r7, #20]
 800c340:	691b      	ldr	r3, [r3, #16]
 800c342:	429a      	cmp	r2, r3
 800c344:	d915      	bls.n	800c372 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800c346:	697b      	ldr	r3, [r7, #20]
 800c348:	68da      	ldr	r2, [r3, #12]
 800c34a:	697b      	ldr	r3, [r7, #20]
 800c34c:	691b      	ldr	r3, [r3, #16]
 800c34e:	1ad2      	subs	r2, r2, r3
 800c350:	697b      	ldr	r3, [r7, #20]
 800c352:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800c354:	697b      	ldr	r3, [r7, #20]
 800c356:	68db      	ldr	r3, [r3, #12]
 800c358:	b29b      	uxth	r3, r3
 800c35a:	461a      	mov	r2, r3
 800c35c:	6879      	ldr	r1, [r7, #4]
 800c35e:	68f8      	ldr	r0, [r7, #12]
 800c360:	f000 feee 	bl	800d140 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c364:	2300      	movs	r3, #0
 800c366:	2200      	movs	r2, #0
 800c368:	2100      	movs	r1, #0
 800c36a:	68f8      	ldr	r0, [r7, #12]
 800c36c:	f001 ffa1 	bl	800e2b2 <USBD_LL_PrepareReceive>
 800c370:	e04e      	b.n	800c410 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800c372:	697b      	ldr	r3, [r7, #20]
 800c374:	689b      	ldr	r3, [r3, #8]
 800c376:	697a      	ldr	r2, [r7, #20]
 800c378:	6912      	ldr	r2, [r2, #16]
 800c37a:	fbb3 f1f2 	udiv	r1, r3, r2
 800c37e:	fb02 f201 	mul.w	r2, r2, r1
 800c382:	1a9b      	subs	r3, r3, r2
 800c384:	2b00      	cmp	r3, #0
 800c386:	d11c      	bne.n	800c3c2 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800c388:	697b      	ldr	r3, [r7, #20]
 800c38a:	689a      	ldr	r2, [r3, #8]
 800c38c:	697b      	ldr	r3, [r7, #20]
 800c38e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800c390:	429a      	cmp	r2, r3
 800c392:	d316      	bcc.n	800c3c2 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800c394:	697b      	ldr	r3, [r7, #20]
 800c396:	689a      	ldr	r2, [r3, #8]
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c39e:	429a      	cmp	r2, r3
 800c3a0:	d20f      	bcs.n	800c3c2 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	2100      	movs	r1, #0
 800c3a6:	68f8      	ldr	r0, [r7, #12]
 800c3a8:	f000 feca 	bl	800d140 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	2200      	movs	r2, #0
 800c3b0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	2200      	movs	r2, #0
 800c3b8:	2100      	movs	r1, #0
 800c3ba:	68f8      	ldr	r0, [r7, #12]
 800c3bc:	f001 ff79 	bl	800e2b2 <USBD_LL_PrepareReceive>
 800c3c0:	e026      	b.n	800c410 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c3c8:	68db      	ldr	r3, [r3, #12]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d00a      	beq.n	800c3e4 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800c3d4:	2b03      	cmp	r3, #3
 800c3d6:	d105      	bne.n	800c3e4 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c3de:	68db      	ldr	r3, [r3, #12]
 800c3e0:	68f8      	ldr	r0, [r7, #12]
 800c3e2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800c3e4:	2180      	movs	r1, #128	; 0x80
 800c3e6:	68f8      	ldr	r0, [r7, #12]
 800c3e8:	f001 feb8 	bl	800e15c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800c3ec:	68f8      	ldr	r0, [r7, #12]
 800c3ee:	f000 fefc 	bl	800d1ea <USBD_CtlReceiveStatus>
 800c3f2:	e00d      	b.n	800c410 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c3fa:	2b04      	cmp	r3, #4
 800c3fc:	d004      	beq.n	800c408 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800c404:	2b00      	cmp	r3, #0
 800c406:	d103      	bne.n	800c410 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800c408:	2180      	movs	r1, #128	; 0x80
 800c40a:	68f8      	ldr	r0, [r7, #12]
 800c40c:	f001 fea6 	bl	800e15c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800c416:	2b01      	cmp	r3, #1
 800c418:	d11d      	bne.n	800c456 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800c41a:	68f8      	ldr	r0, [r7, #12]
 800c41c:	f7ff fe83 	bl	800c126 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	2200      	movs	r2, #0
 800c424:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800c428:	e015      	b.n	800c456 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c430:	695b      	ldr	r3, [r3, #20]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d00d      	beq.n	800c452 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800c43c:	2b03      	cmp	r3, #3
 800c43e:	d108      	bne.n	800c452 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c446:	695b      	ldr	r3, [r3, #20]
 800c448:	7afa      	ldrb	r2, [r7, #11]
 800c44a:	4611      	mov	r1, r2
 800c44c:	68f8      	ldr	r0, [r7, #12]
 800c44e:	4798      	blx	r3
 800c450:	e001      	b.n	800c456 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c452:	2302      	movs	r3, #2
 800c454:	e000      	b.n	800c458 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800c456:	2300      	movs	r3, #0
}
 800c458:	4618      	mov	r0, r3
 800c45a:	3718      	adds	r7, #24
 800c45c:	46bd      	mov	sp, r7
 800c45e:	bd80      	pop	{r7, pc}

0800c460 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c460:	b580      	push	{r7, lr}
 800c462:	b082      	sub	sp, #8
 800c464:	af00      	add	r7, sp, #0
 800c466:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c468:	2340      	movs	r3, #64	; 0x40
 800c46a:	2200      	movs	r2, #0
 800c46c:	2100      	movs	r1, #0
 800c46e:	6878      	ldr	r0, [r7, #4]
 800c470:	f001 fe2f 	bl	800e0d2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	2201      	movs	r2, #1
 800c478:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	2240      	movs	r2, #64	; 0x40
 800c480:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c484:	2340      	movs	r3, #64	; 0x40
 800c486:	2200      	movs	r2, #0
 800c488:	2180      	movs	r1, #128	; 0x80
 800c48a:	6878      	ldr	r0, [r7, #4]
 800c48c:	f001 fe21 	bl	800e0d2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	2201      	movs	r2, #1
 800c494:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	2240      	movs	r2, #64	; 0x40
 800c49a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	2201      	movs	r2, #1
 800c4a0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	2200      	movs	r2, #0
 800c4b0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	2200      	movs	r2, #0
 800c4b6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d009      	beq.n	800c4d8 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c4ca:	685b      	ldr	r3, [r3, #4]
 800c4cc:	687a      	ldr	r2, [r7, #4]
 800c4ce:	6852      	ldr	r2, [r2, #4]
 800c4d0:	b2d2      	uxtb	r2, r2
 800c4d2:	4611      	mov	r1, r2
 800c4d4:	6878      	ldr	r0, [r7, #4]
 800c4d6:	4798      	blx	r3
  }

  return USBD_OK;
 800c4d8:	2300      	movs	r3, #0
}
 800c4da:	4618      	mov	r0, r3
 800c4dc:	3708      	adds	r7, #8
 800c4de:	46bd      	mov	sp, r7
 800c4e0:	bd80      	pop	{r7, pc}

0800c4e2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c4e2:	b480      	push	{r7}
 800c4e4:	b083      	sub	sp, #12
 800c4e6:	af00      	add	r7, sp, #0
 800c4e8:	6078      	str	r0, [r7, #4]
 800c4ea:	460b      	mov	r3, r1
 800c4ec:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	78fa      	ldrb	r2, [r7, #3]
 800c4f2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c4f4:	2300      	movs	r3, #0
}
 800c4f6:	4618      	mov	r0, r3
 800c4f8:	370c      	adds	r7, #12
 800c4fa:	46bd      	mov	sp, r7
 800c4fc:	bc80      	pop	{r7}
 800c4fe:	4770      	bx	lr

0800c500 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c500:	b480      	push	{r7}
 800c502:	b083      	sub	sp, #12
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	2204      	movs	r2, #4
 800c518:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c51c:	2300      	movs	r3, #0
}
 800c51e:	4618      	mov	r0, r3
 800c520:	370c      	adds	r7, #12
 800c522:	46bd      	mov	sp, r7
 800c524:	bc80      	pop	{r7}
 800c526:	4770      	bx	lr

0800c528 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c528:	b480      	push	{r7}
 800c52a:	b083      	sub	sp, #12
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c536:	2b04      	cmp	r3, #4
 800c538:	d105      	bne.n	800c546 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800c546:	2300      	movs	r3, #0
}
 800c548:	4618      	mov	r0, r3
 800c54a:	370c      	adds	r7, #12
 800c54c:	46bd      	mov	sp, r7
 800c54e:	bc80      	pop	{r7}
 800c550:	4770      	bx	lr

0800c552 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c552:	b580      	push	{r7, lr}
 800c554:	b082      	sub	sp, #8
 800c556:	af00      	add	r7, sp, #0
 800c558:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c560:	2b03      	cmp	r3, #3
 800c562:	d10b      	bne.n	800c57c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c56a:	69db      	ldr	r3, [r3, #28]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d005      	beq.n	800c57c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c576:	69db      	ldr	r3, [r3, #28]
 800c578:	6878      	ldr	r0, [r7, #4]
 800c57a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c57c:	2300      	movs	r3, #0
}
 800c57e:	4618      	mov	r0, r3
 800c580:	3708      	adds	r7, #8
 800c582:	46bd      	mov	sp, r7
 800c584:	bd80      	pop	{r7, pc}

0800c586 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c586:	b480      	push	{r7}
 800c588:	b083      	sub	sp, #12
 800c58a:	af00      	add	r7, sp, #0
 800c58c:	6078      	str	r0, [r7, #4]
 800c58e:	460b      	mov	r3, r1
 800c590:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c592:	2300      	movs	r3, #0
}
 800c594:	4618      	mov	r0, r3
 800c596:	370c      	adds	r7, #12
 800c598:	46bd      	mov	sp, r7
 800c59a:	bc80      	pop	{r7}
 800c59c:	4770      	bx	lr

0800c59e <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c59e:	b480      	push	{r7}
 800c5a0:	b083      	sub	sp, #12
 800c5a2:	af00      	add	r7, sp, #0
 800c5a4:	6078      	str	r0, [r7, #4]
 800c5a6:	460b      	mov	r3, r1
 800c5a8:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c5aa:	2300      	movs	r3, #0
}
 800c5ac:	4618      	mov	r0, r3
 800c5ae:	370c      	adds	r7, #12
 800c5b0:	46bd      	mov	sp, r7
 800c5b2:	bc80      	pop	{r7}
 800c5b4:	4770      	bx	lr

0800c5b6 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c5b6:	b480      	push	{r7}
 800c5b8:	b083      	sub	sp, #12
 800c5ba:	af00      	add	r7, sp, #0
 800c5bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c5be:	2300      	movs	r3, #0
}
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	370c      	adds	r7, #12
 800c5c4:	46bd      	mov	sp, r7
 800c5c6:	bc80      	pop	{r7}
 800c5c8:	4770      	bx	lr

0800c5ca <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c5ca:	b580      	push	{r7, lr}
 800c5cc:	b082      	sub	sp, #8
 800c5ce:	af00      	add	r7, sp, #0
 800c5d0:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	2201      	movs	r2, #1
 800c5d6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c5e0:	685b      	ldr	r3, [r3, #4]
 800c5e2:	687a      	ldr	r2, [r7, #4]
 800c5e4:	6852      	ldr	r2, [r2, #4]
 800c5e6:	b2d2      	uxtb	r2, r2
 800c5e8:	4611      	mov	r1, r2
 800c5ea:	6878      	ldr	r0, [r7, #4]
 800c5ec:	4798      	blx	r3

  return USBD_OK;
 800c5ee:	2300      	movs	r3, #0
}
 800c5f0:	4618      	mov	r0, r3
 800c5f2:	3708      	adds	r7, #8
 800c5f4:	46bd      	mov	sp, r7
 800c5f6:	bd80      	pop	{r7, pc}

0800c5f8 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800c5f8:	b580      	push	{r7, lr}
 800c5fa:	b084      	sub	sp, #16
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
 800c600:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c602:	2300      	movs	r3, #0
 800c604:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c606:	683b      	ldr	r3, [r7, #0]
 800c608:	781b      	ldrb	r3, [r3, #0]
 800c60a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c60e:	2b20      	cmp	r3, #32
 800c610:	d004      	beq.n	800c61c <USBD_StdDevReq+0x24>
 800c612:	2b40      	cmp	r3, #64	; 0x40
 800c614:	d002      	beq.n	800c61c <USBD_StdDevReq+0x24>
 800c616:	2b00      	cmp	r3, #0
 800c618:	d008      	beq.n	800c62c <USBD_StdDevReq+0x34>
 800c61a:	e04c      	b.n	800c6b6 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c622:	689b      	ldr	r3, [r3, #8]
 800c624:	6839      	ldr	r1, [r7, #0]
 800c626:	6878      	ldr	r0, [r7, #4]
 800c628:	4798      	blx	r3
      break;
 800c62a:	e049      	b.n	800c6c0 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c62c:	683b      	ldr	r3, [r7, #0]
 800c62e:	785b      	ldrb	r3, [r3, #1]
 800c630:	2b09      	cmp	r3, #9
 800c632:	d83a      	bhi.n	800c6aa <USBD_StdDevReq+0xb2>
 800c634:	a201      	add	r2, pc, #4	; (adr r2, 800c63c <USBD_StdDevReq+0x44>)
 800c636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c63a:	bf00      	nop
 800c63c:	0800c68d 	.word	0x0800c68d
 800c640:	0800c6a1 	.word	0x0800c6a1
 800c644:	0800c6ab 	.word	0x0800c6ab
 800c648:	0800c697 	.word	0x0800c697
 800c64c:	0800c6ab 	.word	0x0800c6ab
 800c650:	0800c66f 	.word	0x0800c66f
 800c654:	0800c665 	.word	0x0800c665
 800c658:	0800c6ab 	.word	0x0800c6ab
 800c65c:	0800c683 	.word	0x0800c683
 800c660:	0800c679 	.word	0x0800c679
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c664:	6839      	ldr	r1, [r7, #0]
 800c666:	6878      	ldr	r0, [r7, #4]
 800c668:	f000 f9d4 	bl	800ca14 <USBD_GetDescriptor>
          break;
 800c66c:	e022      	b.n	800c6b4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c66e:	6839      	ldr	r1, [r7, #0]
 800c670:	6878      	ldr	r0, [r7, #4]
 800c672:	f000 fb37 	bl	800cce4 <USBD_SetAddress>
          break;
 800c676:	e01d      	b.n	800c6b4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800c678:	6839      	ldr	r1, [r7, #0]
 800c67a:	6878      	ldr	r0, [r7, #4]
 800c67c:	f000 fb74 	bl	800cd68 <USBD_SetConfig>
          break;
 800c680:	e018      	b.n	800c6b4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c682:	6839      	ldr	r1, [r7, #0]
 800c684:	6878      	ldr	r0, [r7, #4]
 800c686:	f000 fbfd 	bl	800ce84 <USBD_GetConfig>
          break;
 800c68a:	e013      	b.n	800c6b4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c68c:	6839      	ldr	r1, [r7, #0]
 800c68e:	6878      	ldr	r0, [r7, #4]
 800c690:	f000 fc2c 	bl	800ceec <USBD_GetStatus>
          break;
 800c694:	e00e      	b.n	800c6b4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c696:	6839      	ldr	r1, [r7, #0]
 800c698:	6878      	ldr	r0, [r7, #4]
 800c69a:	f000 fc5a 	bl	800cf52 <USBD_SetFeature>
          break;
 800c69e:	e009      	b.n	800c6b4 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c6a0:	6839      	ldr	r1, [r7, #0]
 800c6a2:	6878      	ldr	r0, [r7, #4]
 800c6a4:	f000 fc69 	bl	800cf7a <USBD_ClrFeature>
          break;
 800c6a8:	e004      	b.n	800c6b4 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800c6aa:	6839      	ldr	r1, [r7, #0]
 800c6ac:	6878      	ldr	r0, [r7, #4]
 800c6ae:	f000 fcc1 	bl	800d034 <USBD_CtlError>
          break;
 800c6b2:	bf00      	nop
      }
      break;
 800c6b4:	e004      	b.n	800c6c0 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800c6b6:	6839      	ldr	r1, [r7, #0]
 800c6b8:	6878      	ldr	r0, [r7, #4]
 800c6ba:	f000 fcbb 	bl	800d034 <USBD_CtlError>
      break;
 800c6be:	bf00      	nop
  }

  return ret;
 800c6c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6c2:	4618      	mov	r0, r3
 800c6c4:	3710      	adds	r7, #16
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	bd80      	pop	{r7, pc}
 800c6ca:	bf00      	nop

0800c6cc <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800c6cc:	b580      	push	{r7, lr}
 800c6ce:	b084      	sub	sp, #16
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	6078      	str	r0, [r7, #4]
 800c6d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c6d6:	2300      	movs	r3, #0
 800c6d8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c6da:	683b      	ldr	r3, [r7, #0]
 800c6dc:	781b      	ldrb	r3, [r3, #0]
 800c6de:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c6e2:	2b20      	cmp	r3, #32
 800c6e4:	d003      	beq.n	800c6ee <USBD_StdItfReq+0x22>
 800c6e6:	2b40      	cmp	r3, #64	; 0x40
 800c6e8:	d001      	beq.n	800c6ee <USBD_StdItfReq+0x22>
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d12a      	bne.n	800c744 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c6f4:	3b01      	subs	r3, #1
 800c6f6:	2b02      	cmp	r3, #2
 800c6f8:	d81d      	bhi.n	800c736 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c6fa:	683b      	ldr	r3, [r7, #0]
 800c6fc:	889b      	ldrh	r3, [r3, #4]
 800c6fe:	b2db      	uxtb	r3, r3
 800c700:	2b01      	cmp	r3, #1
 800c702:	d813      	bhi.n	800c72c <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c70a:	689b      	ldr	r3, [r3, #8]
 800c70c:	6839      	ldr	r1, [r7, #0]
 800c70e:	6878      	ldr	r0, [r7, #4]
 800c710:	4798      	blx	r3
 800c712:	4603      	mov	r3, r0
 800c714:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c716:	683b      	ldr	r3, [r7, #0]
 800c718:	88db      	ldrh	r3, [r3, #6]
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d110      	bne.n	800c740 <USBD_StdItfReq+0x74>
 800c71e:	7bfb      	ldrb	r3, [r7, #15]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d10d      	bne.n	800c740 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800c724:	6878      	ldr	r0, [r7, #4]
 800c726:	f000 fd4d 	bl	800d1c4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c72a:	e009      	b.n	800c740 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800c72c:	6839      	ldr	r1, [r7, #0]
 800c72e:	6878      	ldr	r0, [r7, #4]
 800c730:	f000 fc80 	bl	800d034 <USBD_CtlError>
          break;
 800c734:	e004      	b.n	800c740 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800c736:	6839      	ldr	r1, [r7, #0]
 800c738:	6878      	ldr	r0, [r7, #4]
 800c73a:	f000 fc7b 	bl	800d034 <USBD_CtlError>
          break;
 800c73e:	e000      	b.n	800c742 <USBD_StdItfReq+0x76>
          break;
 800c740:	bf00      	nop
      }
      break;
 800c742:	e004      	b.n	800c74e <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800c744:	6839      	ldr	r1, [r7, #0]
 800c746:	6878      	ldr	r0, [r7, #4]
 800c748:	f000 fc74 	bl	800d034 <USBD_CtlError>
      break;
 800c74c:	bf00      	nop
  }

  return USBD_OK;
 800c74e:	2300      	movs	r3, #0
}
 800c750:	4618      	mov	r0, r3
 800c752:	3710      	adds	r7, #16
 800c754:	46bd      	mov	sp, r7
 800c756:	bd80      	pop	{r7, pc}

0800c758 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b084      	sub	sp, #16
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]
 800c760:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c762:	2300      	movs	r3, #0
 800c764:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800c766:	683b      	ldr	r3, [r7, #0]
 800c768:	889b      	ldrh	r3, [r3, #4]
 800c76a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c76c:	683b      	ldr	r3, [r7, #0]
 800c76e:	781b      	ldrb	r3, [r3, #0]
 800c770:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c774:	2b20      	cmp	r3, #32
 800c776:	d004      	beq.n	800c782 <USBD_StdEPReq+0x2a>
 800c778:	2b40      	cmp	r3, #64	; 0x40
 800c77a:	d002      	beq.n	800c782 <USBD_StdEPReq+0x2a>
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d008      	beq.n	800c792 <USBD_StdEPReq+0x3a>
 800c780:	e13d      	b.n	800c9fe <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c788:	689b      	ldr	r3, [r3, #8]
 800c78a:	6839      	ldr	r1, [r7, #0]
 800c78c:	6878      	ldr	r0, [r7, #4]
 800c78e:	4798      	blx	r3
      break;
 800c790:	e13a      	b.n	800ca08 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	781b      	ldrb	r3, [r3, #0]
 800c796:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c79a:	2b20      	cmp	r3, #32
 800c79c:	d10a      	bne.n	800c7b4 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c7a4:	689b      	ldr	r3, [r3, #8]
 800c7a6:	6839      	ldr	r1, [r7, #0]
 800c7a8:	6878      	ldr	r0, [r7, #4]
 800c7aa:	4798      	blx	r3
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	73fb      	strb	r3, [r7, #15]

        return ret;
 800c7b0:	7bfb      	ldrb	r3, [r7, #15]
 800c7b2:	e12a      	b.n	800ca0a <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	785b      	ldrb	r3, [r3, #1]
 800c7b8:	2b01      	cmp	r3, #1
 800c7ba:	d03e      	beq.n	800c83a <USBD_StdEPReq+0xe2>
 800c7bc:	2b03      	cmp	r3, #3
 800c7be:	d002      	beq.n	800c7c6 <USBD_StdEPReq+0x6e>
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d070      	beq.n	800c8a6 <USBD_StdEPReq+0x14e>
 800c7c4:	e115      	b.n	800c9f2 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c7cc:	2b02      	cmp	r3, #2
 800c7ce:	d002      	beq.n	800c7d6 <USBD_StdEPReq+0x7e>
 800c7d0:	2b03      	cmp	r3, #3
 800c7d2:	d015      	beq.n	800c800 <USBD_StdEPReq+0xa8>
 800c7d4:	e02b      	b.n	800c82e <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c7d6:	7bbb      	ldrb	r3, [r7, #14]
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d00c      	beq.n	800c7f6 <USBD_StdEPReq+0x9e>
 800c7dc:	7bbb      	ldrb	r3, [r7, #14]
 800c7de:	2b80      	cmp	r3, #128	; 0x80
 800c7e0:	d009      	beq.n	800c7f6 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800c7e2:	7bbb      	ldrb	r3, [r7, #14]
 800c7e4:	4619      	mov	r1, r3
 800c7e6:	6878      	ldr	r0, [r7, #4]
 800c7e8:	f001 fcb8 	bl	800e15c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800c7ec:	2180      	movs	r1, #128	; 0x80
 800c7ee:	6878      	ldr	r0, [r7, #4]
 800c7f0:	f001 fcb4 	bl	800e15c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c7f4:	e020      	b.n	800c838 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800c7f6:	6839      	ldr	r1, [r7, #0]
 800c7f8:	6878      	ldr	r0, [r7, #4]
 800c7fa:	f000 fc1b 	bl	800d034 <USBD_CtlError>
              break;
 800c7fe:	e01b      	b.n	800c838 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c800:	683b      	ldr	r3, [r7, #0]
 800c802:	885b      	ldrh	r3, [r3, #2]
 800c804:	2b00      	cmp	r3, #0
 800c806:	d10e      	bne.n	800c826 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800c808:	7bbb      	ldrb	r3, [r7, #14]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d00b      	beq.n	800c826 <USBD_StdEPReq+0xce>
 800c80e:	7bbb      	ldrb	r3, [r7, #14]
 800c810:	2b80      	cmp	r3, #128	; 0x80
 800c812:	d008      	beq.n	800c826 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c814:	683b      	ldr	r3, [r7, #0]
 800c816:	88db      	ldrh	r3, [r3, #6]
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d104      	bne.n	800c826 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800c81c:	7bbb      	ldrb	r3, [r7, #14]
 800c81e:	4619      	mov	r1, r3
 800c820:	6878      	ldr	r0, [r7, #4]
 800c822:	f001 fc9b 	bl	800e15c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800c826:	6878      	ldr	r0, [r7, #4]
 800c828:	f000 fccc 	bl	800d1c4 <USBD_CtlSendStatus>

              break;
 800c82c:	e004      	b.n	800c838 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800c82e:	6839      	ldr	r1, [r7, #0]
 800c830:	6878      	ldr	r0, [r7, #4]
 800c832:	f000 fbff 	bl	800d034 <USBD_CtlError>
              break;
 800c836:	bf00      	nop
          }
          break;
 800c838:	e0e0      	b.n	800c9fc <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c840:	2b02      	cmp	r3, #2
 800c842:	d002      	beq.n	800c84a <USBD_StdEPReq+0xf2>
 800c844:	2b03      	cmp	r3, #3
 800c846:	d015      	beq.n	800c874 <USBD_StdEPReq+0x11c>
 800c848:	e026      	b.n	800c898 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c84a:	7bbb      	ldrb	r3, [r7, #14]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d00c      	beq.n	800c86a <USBD_StdEPReq+0x112>
 800c850:	7bbb      	ldrb	r3, [r7, #14]
 800c852:	2b80      	cmp	r3, #128	; 0x80
 800c854:	d009      	beq.n	800c86a <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800c856:	7bbb      	ldrb	r3, [r7, #14]
 800c858:	4619      	mov	r1, r3
 800c85a:	6878      	ldr	r0, [r7, #4]
 800c85c:	f001 fc7e 	bl	800e15c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800c860:	2180      	movs	r1, #128	; 0x80
 800c862:	6878      	ldr	r0, [r7, #4]
 800c864:	f001 fc7a 	bl	800e15c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c868:	e01c      	b.n	800c8a4 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800c86a:	6839      	ldr	r1, [r7, #0]
 800c86c:	6878      	ldr	r0, [r7, #4]
 800c86e:	f000 fbe1 	bl	800d034 <USBD_CtlError>
              break;
 800c872:	e017      	b.n	800c8a4 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	885b      	ldrh	r3, [r3, #2]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d112      	bne.n	800c8a2 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c87c:	7bbb      	ldrb	r3, [r7, #14]
 800c87e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c882:	2b00      	cmp	r3, #0
 800c884:	d004      	beq.n	800c890 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800c886:	7bbb      	ldrb	r3, [r7, #14]
 800c888:	4619      	mov	r1, r3
 800c88a:	6878      	ldr	r0, [r7, #4]
 800c88c:	f001 fc85 	bl	800e19a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800c890:	6878      	ldr	r0, [r7, #4]
 800c892:	f000 fc97 	bl	800d1c4 <USBD_CtlSendStatus>
              }
              break;
 800c896:	e004      	b.n	800c8a2 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800c898:	6839      	ldr	r1, [r7, #0]
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	f000 fbca 	bl	800d034 <USBD_CtlError>
              break;
 800c8a0:	e000      	b.n	800c8a4 <USBD_StdEPReq+0x14c>
              break;
 800c8a2:	bf00      	nop
          }
          break;
 800c8a4:	e0aa      	b.n	800c9fc <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c8ac:	2b02      	cmp	r3, #2
 800c8ae:	d002      	beq.n	800c8b6 <USBD_StdEPReq+0x15e>
 800c8b0:	2b03      	cmp	r3, #3
 800c8b2:	d032      	beq.n	800c91a <USBD_StdEPReq+0x1c2>
 800c8b4:	e097      	b.n	800c9e6 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c8b6:	7bbb      	ldrb	r3, [r7, #14]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d007      	beq.n	800c8cc <USBD_StdEPReq+0x174>
 800c8bc:	7bbb      	ldrb	r3, [r7, #14]
 800c8be:	2b80      	cmp	r3, #128	; 0x80
 800c8c0:	d004      	beq.n	800c8cc <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800c8c2:	6839      	ldr	r1, [r7, #0]
 800c8c4:	6878      	ldr	r0, [r7, #4]
 800c8c6:	f000 fbb5 	bl	800d034 <USBD_CtlError>
                break;
 800c8ca:	e091      	b.n	800c9f0 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c8cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	da0b      	bge.n	800c8ec <USBD_StdEPReq+0x194>
 800c8d4:	7bbb      	ldrb	r3, [r7, #14]
 800c8d6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c8da:	4613      	mov	r3, r2
 800c8dc:	009b      	lsls	r3, r3, #2
 800c8de:	4413      	add	r3, r2
 800c8e0:	009b      	lsls	r3, r3, #2
 800c8e2:	3310      	adds	r3, #16
 800c8e4:	687a      	ldr	r2, [r7, #4]
 800c8e6:	4413      	add	r3, r2
 800c8e8:	3304      	adds	r3, #4
 800c8ea:	e00b      	b.n	800c904 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c8ec:	7bbb      	ldrb	r3, [r7, #14]
 800c8ee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c8f2:	4613      	mov	r3, r2
 800c8f4:	009b      	lsls	r3, r3, #2
 800c8f6:	4413      	add	r3, r2
 800c8f8:	009b      	lsls	r3, r3, #2
 800c8fa:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c8fe:	687a      	ldr	r2, [r7, #4]
 800c900:	4413      	add	r3, r2
 800c902:	3304      	adds	r3, #4
 800c904:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c906:	68bb      	ldr	r3, [r7, #8]
 800c908:	2200      	movs	r2, #0
 800c90a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800c90c:	68bb      	ldr	r3, [r7, #8]
 800c90e:	2202      	movs	r2, #2
 800c910:	4619      	mov	r1, r3
 800c912:	6878      	ldr	r0, [r7, #4]
 800c914:	f000 fbf8 	bl	800d108 <USBD_CtlSendData>
              break;
 800c918:	e06a      	b.n	800c9f0 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c91a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	da11      	bge.n	800c946 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c922:	7bbb      	ldrb	r3, [r7, #14]
 800c924:	f003 020f 	and.w	r2, r3, #15
 800c928:	6879      	ldr	r1, [r7, #4]
 800c92a:	4613      	mov	r3, r2
 800c92c:	009b      	lsls	r3, r3, #2
 800c92e:	4413      	add	r3, r2
 800c930:	009b      	lsls	r3, r3, #2
 800c932:	440b      	add	r3, r1
 800c934:	3318      	adds	r3, #24
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d117      	bne.n	800c96c <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800c93c:	6839      	ldr	r1, [r7, #0]
 800c93e:	6878      	ldr	r0, [r7, #4]
 800c940:	f000 fb78 	bl	800d034 <USBD_CtlError>
                  break;
 800c944:	e054      	b.n	800c9f0 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c946:	7bbb      	ldrb	r3, [r7, #14]
 800c948:	f003 020f 	and.w	r2, r3, #15
 800c94c:	6879      	ldr	r1, [r7, #4]
 800c94e:	4613      	mov	r3, r2
 800c950:	009b      	lsls	r3, r3, #2
 800c952:	4413      	add	r3, r2
 800c954:	009b      	lsls	r3, r3, #2
 800c956:	440b      	add	r3, r1
 800c958:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d104      	bne.n	800c96c <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800c962:	6839      	ldr	r1, [r7, #0]
 800c964:	6878      	ldr	r0, [r7, #4]
 800c966:	f000 fb65 	bl	800d034 <USBD_CtlError>
                  break;
 800c96a:	e041      	b.n	800c9f0 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c96c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c970:	2b00      	cmp	r3, #0
 800c972:	da0b      	bge.n	800c98c <USBD_StdEPReq+0x234>
 800c974:	7bbb      	ldrb	r3, [r7, #14]
 800c976:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c97a:	4613      	mov	r3, r2
 800c97c:	009b      	lsls	r3, r3, #2
 800c97e:	4413      	add	r3, r2
 800c980:	009b      	lsls	r3, r3, #2
 800c982:	3310      	adds	r3, #16
 800c984:	687a      	ldr	r2, [r7, #4]
 800c986:	4413      	add	r3, r2
 800c988:	3304      	adds	r3, #4
 800c98a:	e00b      	b.n	800c9a4 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c98c:	7bbb      	ldrb	r3, [r7, #14]
 800c98e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c992:	4613      	mov	r3, r2
 800c994:	009b      	lsls	r3, r3, #2
 800c996:	4413      	add	r3, r2
 800c998:	009b      	lsls	r3, r3, #2
 800c99a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c99e:	687a      	ldr	r2, [r7, #4]
 800c9a0:	4413      	add	r3, r2
 800c9a2:	3304      	adds	r3, #4
 800c9a4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c9a6:	7bbb      	ldrb	r3, [r7, #14]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d002      	beq.n	800c9b2 <USBD_StdEPReq+0x25a>
 800c9ac:	7bbb      	ldrb	r3, [r7, #14]
 800c9ae:	2b80      	cmp	r3, #128	; 0x80
 800c9b0:	d103      	bne.n	800c9ba <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800c9b2:	68bb      	ldr	r3, [r7, #8]
 800c9b4:	2200      	movs	r2, #0
 800c9b6:	601a      	str	r2, [r3, #0]
 800c9b8:	e00e      	b.n	800c9d8 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800c9ba:	7bbb      	ldrb	r3, [r7, #14]
 800c9bc:	4619      	mov	r1, r3
 800c9be:	6878      	ldr	r0, [r7, #4]
 800c9c0:	f001 fc0a 	bl	800e1d8 <USBD_LL_IsStallEP>
 800c9c4:	4603      	mov	r3, r0
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d003      	beq.n	800c9d2 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800c9ca:	68bb      	ldr	r3, [r7, #8]
 800c9cc:	2201      	movs	r2, #1
 800c9ce:	601a      	str	r2, [r3, #0]
 800c9d0:	e002      	b.n	800c9d8 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800c9d2:	68bb      	ldr	r3, [r7, #8]
 800c9d4:	2200      	movs	r2, #0
 800c9d6:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800c9d8:	68bb      	ldr	r3, [r7, #8]
 800c9da:	2202      	movs	r2, #2
 800c9dc:	4619      	mov	r1, r3
 800c9de:	6878      	ldr	r0, [r7, #4]
 800c9e0:	f000 fb92 	bl	800d108 <USBD_CtlSendData>
              break;
 800c9e4:	e004      	b.n	800c9f0 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800c9e6:	6839      	ldr	r1, [r7, #0]
 800c9e8:	6878      	ldr	r0, [r7, #4]
 800c9ea:	f000 fb23 	bl	800d034 <USBD_CtlError>
              break;
 800c9ee:	bf00      	nop
          }
          break;
 800c9f0:	e004      	b.n	800c9fc <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800c9f2:	6839      	ldr	r1, [r7, #0]
 800c9f4:	6878      	ldr	r0, [r7, #4]
 800c9f6:	f000 fb1d 	bl	800d034 <USBD_CtlError>
          break;
 800c9fa:	bf00      	nop
      }
      break;
 800c9fc:	e004      	b.n	800ca08 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800c9fe:	6839      	ldr	r1, [r7, #0]
 800ca00:	6878      	ldr	r0, [r7, #4]
 800ca02:	f000 fb17 	bl	800d034 <USBD_CtlError>
      break;
 800ca06:	bf00      	nop
  }

  return ret;
 800ca08:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	3710      	adds	r7, #16
 800ca0e:	46bd      	mov	sp, r7
 800ca10:	bd80      	pop	{r7, pc}
	...

0800ca14 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800ca14:	b580      	push	{r7, lr}
 800ca16:	b084      	sub	sp, #16
 800ca18:	af00      	add	r7, sp, #0
 800ca1a:	6078      	str	r0, [r7, #4]
 800ca1c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ca1e:	2300      	movs	r3, #0
 800ca20:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ca22:	2300      	movs	r3, #0
 800ca24:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ca26:	2300      	movs	r3, #0
 800ca28:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ca2a:	683b      	ldr	r3, [r7, #0]
 800ca2c:	885b      	ldrh	r3, [r3, #2]
 800ca2e:	0a1b      	lsrs	r3, r3, #8
 800ca30:	b29b      	uxth	r3, r3
 800ca32:	3b01      	subs	r3, #1
 800ca34:	2b06      	cmp	r3, #6
 800ca36:	f200 8128 	bhi.w	800cc8a <USBD_GetDescriptor+0x276>
 800ca3a:	a201      	add	r2, pc, #4	; (adr r2, 800ca40 <USBD_GetDescriptor+0x2c>)
 800ca3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca40:	0800ca5d 	.word	0x0800ca5d
 800ca44:	0800ca75 	.word	0x0800ca75
 800ca48:	0800cab5 	.word	0x0800cab5
 800ca4c:	0800cc8b 	.word	0x0800cc8b
 800ca50:	0800cc8b 	.word	0x0800cc8b
 800ca54:	0800cc2b 	.word	0x0800cc2b
 800ca58:	0800cc57 	.word	0x0800cc57
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	687a      	ldr	r2, [r7, #4]
 800ca66:	7c12      	ldrb	r2, [r2, #16]
 800ca68:	f107 0108 	add.w	r1, r7, #8
 800ca6c:	4610      	mov	r0, r2
 800ca6e:	4798      	blx	r3
 800ca70:	60f8      	str	r0, [r7, #12]
      break;
 800ca72:	e112      	b.n	800cc9a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	7c1b      	ldrb	r3, [r3, #16]
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d10d      	bne.n	800ca98 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ca82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca84:	f107 0208 	add.w	r2, r7, #8
 800ca88:	4610      	mov	r0, r2
 800ca8a:	4798      	blx	r3
 800ca8c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	3301      	adds	r3, #1
 800ca92:	2202      	movs	r2, #2
 800ca94:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ca96:	e100      	b.n	800cc9a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ca9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caa0:	f107 0208 	add.w	r2, r7, #8
 800caa4:	4610      	mov	r0, r2
 800caa6:	4798      	blx	r3
 800caa8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	3301      	adds	r3, #1
 800caae:	2202      	movs	r2, #2
 800cab0:	701a      	strb	r2, [r3, #0]
      break;
 800cab2:	e0f2      	b.n	800cc9a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	885b      	ldrh	r3, [r3, #2]
 800cab8:	b2db      	uxtb	r3, r3
 800caba:	2b05      	cmp	r3, #5
 800cabc:	f200 80ac 	bhi.w	800cc18 <USBD_GetDescriptor+0x204>
 800cac0:	a201      	add	r2, pc, #4	; (adr r2, 800cac8 <USBD_GetDescriptor+0xb4>)
 800cac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cac6:	bf00      	nop
 800cac8:	0800cae1 	.word	0x0800cae1
 800cacc:	0800cb15 	.word	0x0800cb15
 800cad0:	0800cb49 	.word	0x0800cb49
 800cad4:	0800cb7d 	.word	0x0800cb7d
 800cad8:	0800cbb1 	.word	0x0800cbb1
 800cadc:	0800cbe5 	.word	0x0800cbe5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cae6:	685b      	ldr	r3, [r3, #4]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d00b      	beq.n	800cb04 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800caf2:	685b      	ldr	r3, [r3, #4]
 800caf4:	687a      	ldr	r2, [r7, #4]
 800caf6:	7c12      	ldrb	r2, [r2, #16]
 800caf8:	f107 0108 	add.w	r1, r7, #8
 800cafc:	4610      	mov	r0, r2
 800cafe:	4798      	blx	r3
 800cb00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cb02:	e091      	b.n	800cc28 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cb04:	6839      	ldr	r1, [r7, #0]
 800cb06:	6878      	ldr	r0, [r7, #4]
 800cb08:	f000 fa94 	bl	800d034 <USBD_CtlError>
            err++;
 800cb0c:	7afb      	ldrb	r3, [r7, #11]
 800cb0e:	3301      	adds	r3, #1
 800cb10:	72fb      	strb	r3, [r7, #11]
          break;
 800cb12:	e089      	b.n	800cc28 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cb1a:	689b      	ldr	r3, [r3, #8]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d00b      	beq.n	800cb38 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cb26:	689b      	ldr	r3, [r3, #8]
 800cb28:	687a      	ldr	r2, [r7, #4]
 800cb2a:	7c12      	ldrb	r2, [r2, #16]
 800cb2c:	f107 0108 	add.w	r1, r7, #8
 800cb30:	4610      	mov	r0, r2
 800cb32:	4798      	blx	r3
 800cb34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cb36:	e077      	b.n	800cc28 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cb38:	6839      	ldr	r1, [r7, #0]
 800cb3a:	6878      	ldr	r0, [r7, #4]
 800cb3c:	f000 fa7a 	bl	800d034 <USBD_CtlError>
            err++;
 800cb40:	7afb      	ldrb	r3, [r7, #11]
 800cb42:	3301      	adds	r3, #1
 800cb44:	72fb      	strb	r3, [r7, #11]
          break;
 800cb46:	e06f      	b.n	800cc28 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cb4e:	68db      	ldr	r3, [r3, #12]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d00b      	beq.n	800cb6c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cb5a:	68db      	ldr	r3, [r3, #12]
 800cb5c:	687a      	ldr	r2, [r7, #4]
 800cb5e:	7c12      	ldrb	r2, [r2, #16]
 800cb60:	f107 0108 	add.w	r1, r7, #8
 800cb64:	4610      	mov	r0, r2
 800cb66:	4798      	blx	r3
 800cb68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cb6a:	e05d      	b.n	800cc28 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cb6c:	6839      	ldr	r1, [r7, #0]
 800cb6e:	6878      	ldr	r0, [r7, #4]
 800cb70:	f000 fa60 	bl	800d034 <USBD_CtlError>
            err++;
 800cb74:	7afb      	ldrb	r3, [r7, #11]
 800cb76:	3301      	adds	r3, #1
 800cb78:	72fb      	strb	r3, [r7, #11]
          break;
 800cb7a:	e055      	b.n	800cc28 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cb82:	691b      	ldr	r3, [r3, #16]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d00b      	beq.n	800cba0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cb8e:	691b      	ldr	r3, [r3, #16]
 800cb90:	687a      	ldr	r2, [r7, #4]
 800cb92:	7c12      	ldrb	r2, [r2, #16]
 800cb94:	f107 0108 	add.w	r1, r7, #8
 800cb98:	4610      	mov	r0, r2
 800cb9a:	4798      	blx	r3
 800cb9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cb9e:	e043      	b.n	800cc28 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cba0:	6839      	ldr	r1, [r7, #0]
 800cba2:	6878      	ldr	r0, [r7, #4]
 800cba4:	f000 fa46 	bl	800d034 <USBD_CtlError>
            err++;
 800cba8:	7afb      	ldrb	r3, [r7, #11]
 800cbaa:	3301      	adds	r3, #1
 800cbac:	72fb      	strb	r3, [r7, #11]
          break;
 800cbae:	e03b      	b.n	800cc28 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cbb6:	695b      	ldr	r3, [r3, #20]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d00b      	beq.n	800cbd4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cbc2:	695b      	ldr	r3, [r3, #20]
 800cbc4:	687a      	ldr	r2, [r7, #4]
 800cbc6:	7c12      	ldrb	r2, [r2, #16]
 800cbc8:	f107 0108 	add.w	r1, r7, #8
 800cbcc:	4610      	mov	r0, r2
 800cbce:	4798      	blx	r3
 800cbd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cbd2:	e029      	b.n	800cc28 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cbd4:	6839      	ldr	r1, [r7, #0]
 800cbd6:	6878      	ldr	r0, [r7, #4]
 800cbd8:	f000 fa2c 	bl	800d034 <USBD_CtlError>
            err++;
 800cbdc:	7afb      	ldrb	r3, [r7, #11]
 800cbde:	3301      	adds	r3, #1
 800cbe0:	72fb      	strb	r3, [r7, #11]
          break;
 800cbe2:	e021      	b.n	800cc28 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cbea:	699b      	ldr	r3, [r3, #24]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d00b      	beq.n	800cc08 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cbf6:	699b      	ldr	r3, [r3, #24]
 800cbf8:	687a      	ldr	r2, [r7, #4]
 800cbfa:	7c12      	ldrb	r2, [r2, #16]
 800cbfc:	f107 0108 	add.w	r1, r7, #8
 800cc00:	4610      	mov	r0, r2
 800cc02:	4798      	blx	r3
 800cc04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc06:	e00f      	b.n	800cc28 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cc08:	6839      	ldr	r1, [r7, #0]
 800cc0a:	6878      	ldr	r0, [r7, #4]
 800cc0c:	f000 fa12 	bl	800d034 <USBD_CtlError>
            err++;
 800cc10:	7afb      	ldrb	r3, [r7, #11]
 800cc12:	3301      	adds	r3, #1
 800cc14:	72fb      	strb	r3, [r7, #11]
          break;
 800cc16:	e007      	b.n	800cc28 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800cc18:	6839      	ldr	r1, [r7, #0]
 800cc1a:	6878      	ldr	r0, [r7, #4]
 800cc1c:	f000 fa0a 	bl	800d034 <USBD_CtlError>
          err++;
 800cc20:	7afb      	ldrb	r3, [r7, #11]
 800cc22:	3301      	adds	r3, #1
 800cc24:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800cc26:	e038      	b.n	800cc9a <USBD_GetDescriptor+0x286>
 800cc28:	e037      	b.n	800cc9a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	7c1b      	ldrb	r3, [r3, #16]
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d109      	bne.n	800cc46 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc3a:	f107 0208 	add.w	r2, r7, #8
 800cc3e:	4610      	mov	r0, r2
 800cc40:	4798      	blx	r3
 800cc42:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cc44:	e029      	b.n	800cc9a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800cc46:	6839      	ldr	r1, [r7, #0]
 800cc48:	6878      	ldr	r0, [r7, #4]
 800cc4a:	f000 f9f3 	bl	800d034 <USBD_CtlError>
        err++;
 800cc4e:	7afb      	ldrb	r3, [r7, #11]
 800cc50:	3301      	adds	r3, #1
 800cc52:	72fb      	strb	r3, [r7, #11]
      break;
 800cc54:	e021      	b.n	800cc9a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	7c1b      	ldrb	r3, [r3, #16]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d10d      	bne.n	800cc7a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc66:	f107 0208 	add.w	r2, r7, #8
 800cc6a:	4610      	mov	r0, r2
 800cc6c:	4798      	blx	r3
 800cc6e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	3301      	adds	r3, #1
 800cc74:	2207      	movs	r2, #7
 800cc76:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cc78:	e00f      	b.n	800cc9a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800cc7a:	6839      	ldr	r1, [r7, #0]
 800cc7c:	6878      	ldr	r0, [r7, #4]
 800cc7e:	f000 f9d9 	bl	800d034 <USBD_CtlError>
        err++;
 800cc82:	7afb      	ldrb	r3, [r7, #11]
 800cc84:	3301      	adds	r3, #1
 800cc86:	72fb      	strb	r3, [r7, #11]
      break;
 800cc88:	e007      	b.n	800cc9a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800cc8a:	6839      	ldr	r1, [r7, #0]
 800cc8c:	6878      	ldr	r0, [r7, #4]
 800cc8e:	f000 f9d1 	bl	800d034 <USBD_CtlError>
      err++;
 800cc92:	7afb      	ldrb	r3, [r7, #11]
 800cc94:	3301      	adds	r3, #1
 800cc96:	72fb      	strb	r3, [r7, #11]
      break;
 800cc98:	bf00      	nop
  }

  if (err != 0U)
 800cc9a:	7afb      	ldrb	r3, [r7, #11]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d11c      	bne.n	800ccda <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800cca0:	893b      	ldrh	r3, [r7, #8]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d011      	beq.n	800ccca <USBD_GetDescriptor+0x2b6>
 800cca6:	683b      	ldr	r3, [r7, #0]
 800cca8:	88db      	ldrh	r3, [r3, #6]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d00d      	beq.n	800ccca <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800ccae:	683b      	ldr	r3, [r7, #0]
 800ccb0:	88da      	ldrh	r2, [r3, #6]
 800ccb2:	893b      	ldrh	r3, [r7, #8]
 800ccb4:	4293      	cmp	r3, r2
 800ccb6:	bf28      	it	cs
 800ccb8:	4613      	movcs	r3, r2
 800ccba:	b29b      	uxth	r3, r3
 800ccbc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ccbe:	893b      	ldrh	r3, [r7, #8]
 800ccc0:	461a      	mov	r2, r3
 800ccc2:	68f9      	ldr	r1, [r7, #12]
 800ccc4:	6878      	ldr	r0, [r7, #4]
 800ccc6:	f000 fa1f 	bl	800d108 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800ccca:	683b      	ldr	r3, [r7, #0]
 800cccc:	88db      	ldrh	r3, [r3, #6]
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d104      	bne.n	800ccdc <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800ccd2:	6878      	ldr	r0, [r7, #4]
 800ccd4:	f000 fa76 	bl	800d1c4 <USBD_CtlSendStatus>
 800ccd8:	e000      	b.n	800ccdc <USBD_GetDescriptor+0x2c8>
    return;
 800ccda:	bf00      	nop
    }
  }
}
 800ccdc:	3710      	adds	r7, #16
 800ccde:	46bd      	mov	sp, r7
 800cce0:	bd80      	pop	{r7, pc}
 800cce2:	bf00      	nop

0800cce4 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800cce4:	b580      	push	{r7, lr}
 800cce6:	b084      	sub	sp, #16
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	6078      	str	r0, [r7, #4]
 800ccec:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ccee:	683b      	ldr	r3, [r7, #0]
 800ccf0:	889b      	ldrh	r3, [r3, #4]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d130      	bne.n	800cd58 <USBD_SetAddress+0x74>
 800ccf6:	683b      	ldr	r3, [r7, #0]
 800ccf8:	88db      	ldrh	r3, [r3, #6]
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d12c      	bne.n	800cd58 <USBD_SetAddress+0x74>
 800ccfe:	683b      	ldr	r3, [r7, #0]
 800cd00:	885b      	ldrh	r3, [r3, #2]
 800cd02:	2b7f      	cmp	r3, #127	; 0x7f
 800cd04:	d828      	bhi.n	800cd58 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800cd06:	683b      	ldr	r3, [r7, #0]
 800cd08:	885b      	ldrh	r3, [r3, #2]
 800cd0a:	b2db      	uxtb	r3, r3
 800cd0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd10:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cd18:	2b03      	cmp	r3, #3
 800cd1a:	d104      	bne.n	800cd26 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800cd1c:	6839      	ldr	r1, [r7, #0]
 800cd1e:	6878      	ldr	r0, [r7, #4]
 800cd20:	f000 f988 	bl	800d034 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd24:	e01c      	b.n	800cd60 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	7bfa      	ldrb	r2, [r7, #15]
 800cd2a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800cd2e:	7bfb      	ldrb	r3, [r7, #15]
 800cd30:	4619      	mov	r1, r3
 800cd32:	6878      	ldr	r0, [r7, #4]
 800cd34:	f001 fa7b 	bl	800e22e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800cd38:	6878      	ldr	r0, [r7, #4]
 800cd3a:	f000 fa43 	bl	800d1c4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800cd3e:	7bfb      	ldrb	r3, [r7, #15]
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d004      	beq.n	800cd4e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	2202      	movs	r2, #2
 800cd48:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd4c:	e008      	b.n	800cd60 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	2201      	movs	r2, #1
 800cd52:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd56:	e003      	b.n	800cd60 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800cd58:	6839      	ldr	r1, [r7, #0]
 800cd5a:	6878      	ldr	r0, [r7, #4]
 800cd5c:	f000 f96a 	bl	800d034 <USBD_CtlError>
  }
}
 800cd60:	bf00      	nop
 800cd62:	3710      	adds	r7, #16
 800cd64:	46bd      	mov	sp, r7
 800cd66:	bd80      	pop	{r7, pc}

0800cd68 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b082      	sub	sp, #8
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
 800cd70:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800cd72:	683b      	ldr	r3, [r7, #0]
 800cd74:	885b      	ldrh	r3, [r3, #2]
 800cd76:	b2da      	uxtb	r2, r3
 800cd78:	4b41      	ldr	r3, [pc, #260]	; (800ce80 <USBD_SetConfig+0x118>)
 800cd7a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800cd7c:	4b40      	ldr	r3, [pc, #256]	; (800ce80 <USBD_SetConfig+0x118>)
 800cd7e:	781b      	ldrb	r3, [r3, #0]
 800cd80:	2b01      	cmp	r3, #1
 800cd82:	d904      	bls.n	800cd8e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800cd84:	6839      	ldr	r1, [r7, #0]
 800cd86:	6878      	ldr	r0, [r7, #4]
 800cd88:	f000 f954 	bl	800d034 <USBD_CtlError>
 800cd8c:	e075      	b.n	800ce7a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cd94:	2b02      	cmp	r3, #2
 800cd96:	d002      	beq.n	800cd9e <USBD_SetConfig+0x36>
 800cd98:	2b03      	cmp	r3, #3
 800cd9a:	d023      	beq.n	800cde4 <USBD_SetConfig+0x7c>
 800cd9c:	e062      	b.n	800ce64 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800cd9e:	4b38      	ldr	r3, [pc, #224]	; (800ce80 <USBD_SetConfig+0x118>)
 800cda0:	781b      	ldrb	r3, [r3, #0]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d01a      	beq.n	800cddc <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800cda6:	4b36      	ldr	r3, [pc, #216]	; (800ce80 <USBD_SetConfig+0x118>)
 800cda8:	781b      	ldrb	r3, [r3, #0]
 800cdaa:	461a      	mov	r2, r3
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	2203      	movs	r2, #3
 800cdb4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800cdb8:	4b31      	ldr	r3, [pc, #196]	; (800ce80 <USBD_SetConfig+0x118>)
 800cdba:	781b      	ldrb	r3, [r3, #0]
 800cdbc:	4619      	mov	r1, r3
 800cdbe:	6878      	ldr	r0, [r7, #4]
 800cdc0:	f7ff f9bb 	bl	800c13a <USBD_SetClassConfig>
 800cdc4:	4603      	mov	r3, r0
 800cdc6:	2b02      	cmp	r3, #2
 800cdc8:	d104      	bne.n	800cdd4 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800cdca:	6839      	ldr	r1, [r7, #0]
 800cdcc:	6878      	ldr	r0, [r7, #4]
 800cdce:	f000 f931 	bl	800d034 <USBD_CtlError>
            return;
 800cdd2:	e052      	b.n	800ce7a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800cdd4:	6878      	ldr	r0, [r7, #4]
 800cdd6:	f000 f9f5 	bl	800d1c4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800cdda:	e04e      	b.n	800ce7a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800cddc:	6878      	ldr	r0, [r7, #4]
 800cdde:	f000 f9f1 	bl	800d1c4 <USBD_CtlSendStatus>
        break;
 800cde2:	e04a      	b.n	800ce7a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800cde4:	4b26      	ldr	r3, [pc, #152]	; (800ce80 <USBD_SetConfig+0x118>)
 800cde6:	781b      	ldrb	r3, [r3, #0]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d112      	bne.n	800ce12 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	2202      	movs	r2, #2
 800cdf0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800cdf4:	4b22      	ldr	r3, [pc, #136]	; (800ce80 <USBD_SetConfig+0x118>)
 800cdf6:	781b      	ldrb	r3, [r3, #0]
 800cdf8:	461a      	mov	r2, r3
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800cdfe:	4b20      	ldr	r3, [pc, #128]	; (800ce80 <USBD_SetConfig+0x118>)
 800ce00:	781b      	ldrb	r3, [r3, #0]
 800ce02:	4619      	mov	r1, r3
 800ce04:	6878      	ldr	r0, [r7, #4]
 800ce06:	f7ff f9b7 	bl	800c178 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800ce0a:	6878      	ldr	r0, [r7, #4]
 800ce0c:	f000 f9da 	bl	800d1c4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800ce10:	e033      	b.n	800ce7a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800ce12:	4b1b      	ldr	r3, [pc, #108]	; (800ce80 <USBD_SetConfig+0x118>)
 800ce14:	781b      	ldrb	r3, [r3, #0]
 800ce16:	461a      	mov	r2, r3
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	685b      	ldr	r3, [r3, #4]
 800ce1c:	429a      	cmp	r2, r3
 800ce1e:	d01d      	beq.n	800ce5c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	685b      	ldr	r3, [r3, #4]
 800ce24:	b2db      	uxtb	r3, r3
 800ce26:	4619      	mov	r1, r3
 800ce28:	6878      	ldr	r0, [r7, #4]
 800ce2a:	f7ff f9a5 	bl	800c178 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800ce2e:	4b14      	ldr	r3, [pc, #80]	; (800ce80 <USBD_SetConfig+0x118>)
 800ce30:	781b      	ldrb	r3, [r3, #0]
 800ce32:	461a      	mov	r2, r3
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800ce38:	4b11      	ldr	r3, [pc, #68]	; (800ce80 <USBD_SetConfig+0x118>)
 800ce3a:	781b      	ldrb	r3, [r3, #0]
 800ce3c:	4619      	mov	r1, r3
 800ce3e:	6878      	ldr	r0, [r7, #4]
 800ce40:	f7ff f97b 	bl	800c13a <USBD_SetClassConfig>
 800ce44:	4603      	mov	r3, r0
 800ce46:	2b02      	cmp	r3, #2
 800ce48:	d104      	bne.n	800ce54 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800ce4a:	6839      	ldr	r1, [r7, #0]
 800ce4c:	6878      	ldr	r0, [r7, #4]
 800ce4e:	f000 f8f1 	bl	800d034 <USBD_CtlError>
            return;
 800ce52:	e012      	b.n	800ce7a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800ce54:	6878      	ldr	r0, [r7, #4]
 800ce56:	f000 f9b5 	bl	800d1c4 <USBD_CtlSendStatus>
        break;
 800ce5a:	e00e      	b.n	800ce7a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800ce5c:	6878      	ldr	r0, [r7, #4]
 800ce5e:	f000 f9b1 	bl	800d1c4 <USBD_CtlSendStatus>
        break;
 800ce62:	e00a      	b.n	800ce7a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800ce64:	6839      	ldr	r1, [r7, #0]
 800ce66:	6878      	ldr	r0, [r7, #4]
 800ce68:	f000 f8e4 	bl	800d034 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800ce6c:	4b04      	ldr	r3, [pc, #16]	; (800ce80 <USBD_SetConfig+0x118>)
 800ce6e:	781b      	ldrb	r3, [r3, #0]
 800ce70:	4619      	mov	r1, r3
 800ce72:	6878      	ldr	r0, [r7, #4]
 800ce74:	f7ff f980 	bl	800c178 <USBD_ClrClassConfig>
        break;
 800ce78:	bf00      	nop
    }
  }
}
 800ce7a:	3708      	adds	r7, #8
 800ce7c:	46bd      	mov	sp, r7
 800ce7e:	bd80      	pop	{r7, pc}
 800ce80:	2000046c 	.word	0x2000046c

0800ce84 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce84:	b580      	push	{r7, lr}
 800ce86:	b082      	sub	sp, #8
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	6078      	str	r0, [r7, #4]
 800ce8c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ce8e:	683b      	ldr	r3, [r7, #0]
 800ce90:	88db      	ldrh	r3, [r3, #6]
 800ce92:	2b01      	cmp	r3, #1
 800ce94:	d004      	beq.n	800cea0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ce96:	6839      	ldr	r1, [r7, #0]
 800ce98:	6878      	ldr	r0, [r7, #4]
 800ce9a:	f000 f8cb 	bl	800d034 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ce9e:	e021      	b.n	800cee4 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cea6:	2b01      	cmp	r3, #1
 800cea8:	db17      	blt.n	800ceda <USBD_GetConfig+0x56>
 800ceaa:	2b02      	cmp	r3, #2
 800ceac:	dd02      	ble.n	800ceb4 <USBD_GetConfig+0x30>
 800ceae:	2b03      	cmp	r3, #3
 800ceb0:	d00b      	beq.n	800ceca <USBD_GetConfig+0x46>
 800ceb2:	e012      	b.n	800ceda <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	3308      	adds	r3, #8
 800cebe:	2201      	movs	r2, #1
 800cec0:	4619      	mov	r1, r3
 800cec2:	6878      	ldr	r0, [r7, #4]
 800cec4:	f000 f920 	bl	800d108 <USBD_CtlSendData>
        break;
 800cec8:	e00c      	b.n	800cee4 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	3304      	adds	r3, #4
 800cece:	2201      	movs	r2, #1
 800ced0:	4619      	mov	r1, r3
 800ced2:	6878      	ldr	r0, [r7, #4]
 800ced4:	f000 f918 	bl	800d108 <USBD_CtlSendData>
        break;
 800ced8:	e004      	b.n	800cee4 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800ceda:	6839      	ldr	r1, [r7, #0]
 800cedc:	6878      	ldr	r0, [r7, #4]
 800cede:	f000 f8a9 	bl	800d034 <USBD_CtlError>
        break;
 800cee2:	bf00      	nop
}
 800cee4:	bf00      	nop
 800cee6:	3708      	adds	r7, #8
 800cee8:	46bd      	mov	sp, r7
 800ceea:	bd80      	pop	{r7, pc}

0800ceec <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ceec:	b580      	push	{r7, lr}
 800ceee:	b082      	sub	sp, #8
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	6078      	str	r0, [r7, #4]
 800cef4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cefc:	3b01      	subs	r3, #1
 800cefe:	2b02      	cmp	r3, #2
 800cf00:	d81e      	bhi.n	800cf40 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800cf02:	683b      	ldr	r3, [r7, #0]
 800cf04:	88db      	ldrh	r3, [r3, #6]
 800cf06:	2b02      	cmp	r3, #2
 800cf08:	d004      	beq.n	800cf14 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800cf0a:	6839      	ldr	r1, [r7, #0]
 800cf0c:	6878      	ldr	r0, [r7, #4]
 800cf0e:	f000 f891 	bl	800d034 <USBD_CtlError>
        break;
 800cf12:	e01a      	b.n	800cf4a <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	2201      	movs	r2, #1
 800cf18:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d005      	beq.n	800cf30 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	68db      	ldr	r3, [r3, #12]
 800cf28:	f043 0202 	orr.w	r2, r3, #2
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	330c      	adds	r3, #12
 800cf34:	2202      	movs	r2, #2
 800cf36:	4619      	mov	r1, r3
 800cf38:	6878      	ldr	r0, [r7, #4]
 800cf3a:	f000 f8e5 	bl	800d108 <USBD_CtlSendData>
      break;
 800cf3e:	e004      	b.n	800cf4a <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800cf40:	6839      	ldr	r1, [r7, #0]
 800cf42:	6878      	ldr	r0, [r7, #4]
 800cf44:	f000 f876 	bl	800d034 <USBD_CtlError>
      break;
 800cf48:	bf00      	nop
  }
}
 800cf4a:	bf00      	nop
 800cf4c:	3708      	adds	r7, #8
 800cf4e:	46bd      	mov	sp, r7
 800cf50:	bd80      	pop	{r7, pc}

0800cf52 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800cf52:	b580      	push	{r7, lr}
 800cf54:	b082      	sub	sp, #8
 800cf56:	af00      	add	r7, sp, #0
 800cf58:	6078      	str	r0, [r7, #4]
 800cf5a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cf5c:	683b      	ldr	r3, [r7, #0]
 800cf5e:	885b      	ldrh	r3, [r3, #2]
 800cf60:	2b01      	cmp	r3, #1
 800cf62:	d106      	bne.n	800cf72 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	2201      	movs	r2, #1
 800cf68:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800cf6c:	6878      	ldr	r0, [r7, #4]
 800cf6e:	f000 f929 	bl	800d1c4 <USBD_CtlSendStatus>
  }
}
 800cf72:	bf00      	nop
 800cf74:	3708      	adds	r7, #8
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}

0800cf7a <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800cf7a:	b580      	push	{r7, lr}
 800cf7c:	b082      	sub	sp, #8
 800cf7e:	af00      	add	r7, sp, #0
 800cf80:	6078      	str	r0, [r7, #4]
 800cf82:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cf8a:	3b01      	subs	r3, #1
 800cf8c:	2b02      	cmp	r3, #2
 800cf8e:	d80b      	bhi.n	800cfa8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cf90:	683b      	ldr	r3, [r7, #0]
 800cf92:	885b      	ldrh	r3, [r3, #2]
 800cf94:	2b01      	cmp	r3, #1
 800cf96:	d10c      	bne.n	800cfb2 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800cfa0:	6878      	ldr	r0, [r7, #4]
 800cfa2:	f000 f90f 	bl	800d1c4 <USBD_CtlSendStatus>
      }
      break;
 800cfa6:	e004      	b.n	800cfb2 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800cfa8:	6839      	ldr	r1, [r7, #0]
 800cfaa:	6878      	ldr	r0, [r7, #4]
 800cfac:	f000 f842 	bl	800d034 <USBD_CtlError>
      break;
 800cfb0:	e000      	b.n	800cfb4 <USBD_ClrFeature+0x3a>
      break;
 800cfb2:	bf00      	nop
  }
}
 800cfb4:	bf00      	nop
 800cfb6:	3708      	adds	r7, #8
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	bd80      	pop	{r7, pc}

0800cfbc <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cfbc:	b480      	push	{r7}
 800cfbe:	b083      	sub	sp, #12
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	6078      	str	r0, [r7, #4]
 800cfc4:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800cfc6:	683b      	ldr	r3, [r7, #0]
 800cfc8:	781a      	ldrb	r2, [r3, #0]
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800cfce:	683b      	ldr	r3, [r7, #0]
 800cfd0:	785a      	ldrb	r2, [r3, #1]
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800cfd6:	683b      	ldr	r3, [r7, #0]
 800cfd8:	3302      	adds	r3, #2
 800cfda:	781b      	ldrb	r3, [r3, #0]
 800cfdc:	b29a      	uxth	r2, r3
 800cfde:	683b      	ldr	r3, [r7, #0]
 800cfe0:	3303      	adds	r3, #3
 800cfe2:	781b      	ldrb	r3, [r3, #0]
 800cfe4:	b29b      	uxth	r3, r3
 800cfe6:	021b      	lsls	r3, r3, #8
 800cfe8:	b29b      	uxth	r3, r3
 800cfea:	4413      	add	r3, r2
 800cfec:	b29a      	uxth	r2, r3
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800cff2:	683b      	ldr	r3, [r7, #0]
 800cff4:	3304      	adds	r3, #4
 800cff6:	781b      	ldrb	r3, [r3, #0]
 800cff8:	b29a      	uxth	r2, r3
 800cffa:	683b      	ldr	r3, [r7, #0]
 800cffc:	3305      	adds	r3, #5
 800cffe:	781b      	ldrb	r3, [r3, #0]
 800d000:	b29b      	uxth	r3, r3
 800d002:	021b      	lsls	r3, r3, #8
 800d004:	b29b      	uxth	r3, r3
 800d006:	4413      	add	r3, r2
 800d008:	b29a      	uxth	r2, r3
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800d00e:	683b      	ldr	r3, [r7, #0]
 800d010:	3306      	adds	r3, #6
 800d012:	781b      	ldrb	r3, [r3, #0]
 800d014:	b29a      	uxth	r2, r3
 800d016:	683b      	ldr	r3, [r7, #0]
 800d018:	3307      	adds	r3, #7
 800d01a:	781b      	ldrb	r3, [r3, #0]
 800d01c:	b29b      	uxth	r3, r3
 800d01e:	021b      	lsls	r3, r3, #8
 800d020:	b29b      	uxth	r3, r3
 800d022:	4413      	add	r3, r2
 800d024:	b29a      	uxth	r2, r3
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	80da      	strh	r2, [r3, #6]

}
 800d02a:	bf00      	nop
 800d02c:	370c      	adds	r7, #12
 800d02e:	46bd      	mov	sp, r7
 800d030:	bc80      	pop	{r7}
 800d032:	4770      	bx	lr

0800d034 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800d034:	b580      	push	{r7, lr}
 800d036:	b082      	sub	sp, #8
 800d038:	af00      	add	r7, sp, #0
 800d03a:	6078      	str	r0, [r7, #4]
 800d03c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800d03e:	2180      	movs	r1, #128	; 0x80
 800d040:	6878      	ldr	r0, [r7, #4]
 800d042:	f001 f88b 	bl	800e15c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800d046:	2100      	movs	r1, #0
 800d048:	6878      	ldr	r0, [r7, #4]
 800d04a:	f001 f887 	bl	800e15c <USBD_LL_StallEP>
}
 800d04e:	bf00      	nop
 800d050:	3708      	adds	r7, #8
 800d052:	46bd      	mov	sp, r7
 800d054:	bd80      	pop	{r7, pc}

0800d056 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d056:	b580      	push	{r7, lr}
 800d058:	b086      	sub	sp, #24
 800d05a:	af00      	add	r7, sp, #0
 800d05c:	60f8      	str	r0, [r7, #12]
 800d05e:	60b9      	str	r1, [r7, #8]
 800d060:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d062:	2300      	movs	r3, #0
 800d064:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d032      	beq.n	800d0d2 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800d06c:	68f8      	ldr	r0, [r7, #12]
 800d06e:	f000 f834 	bl	800d0da <USBD_GetLen>
 800d072:	4603      	mov	r3, r0
 800d074:	3301      	adds	r3, #1
 800d076:	b29b      	uxth	r3, r3
 800d078:	005b      	lsls	r3, r3, #1
 800d07a:	b29a      	uxth	r2, r3
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800d080:	7dfb      	ldrb	r3, [r7, #23]
 800d082:	1c5a      	adds	r2, r3, #1
 800d084:	75fa      	strb	r2, [r7, #23]
 800d086:	461a      	mov	r2, r3
 800d088:	68bb      	ldr	r3, [r7, #8]
 800d08a:	4413      	add	r3, r2
 800d08c:	687a      	ldr	r2, [r7, #4]
 800d08e:	7812      	ldrb	r2, [r2, #0]
 800d090:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800d092:	7dfb      	ldrb	r3, [r7, #23]
 800d094:	1c5a      	adds	r2, r3, #1
 800d096:	75fa      	strb	r2, [r7, #23]
 800d098:	461a      	mov	r2, r3
 800d09a:	68bb      	ldr	r3, [r7, #8]
 800d09c:	4413      	add	r3, r2
 800d09e:	2203      	movs	r2, #3
 800d0a0:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800d0a2:	e012      	b.n	800d0ca <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	1c5a      	adds	r2, r3, #1
 800d0a8:	60fa      	str	r2, [r7, #12]
 800d0aa:	7dfa      	ldrb	r2, [r7, #23]
 800d0ac:	1c51      	adds	r1, r2, #1
 800d0ae:	75f9      	strb	r1, [r7, #23]
 800d0b0:	4611      	mov	r1, r2
 800d0b2:	68ba      	ldr	r2, [r7, #8]
 800d0b4:	440a      	add	r2, r1
 800d0b6:	781b      	ldrb	r3, [r3, #0]
 800d0b8:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800d0ba:	7dfb      	ldrb	r3, [r7, #23]
 800d0bc:	1c5a      	adds	r2, r3, #1
 800d0be:	75fa      	strb	r2, [r7, #23]
 800d0c0:	461a      	mov	r2, r3
 800d0c2:	68bb      	ldr	r3, [r7, #8]
 800d0c4:	4413      	add	r3, r2
 800d0c6:	2200      	movs	r2, #0
 800d0c8:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	781b      	ldrb	r3, [r3, #0]
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d1e8      	bne.n	800d0a4 <USBD_GetString+0x4e>
    }
  }
}
 800d0d2:	bf00      	nop
 800d0d4:	3718      	adds	r7, #24
 800d0d6:	46bd      	mov	sp, r7
 800d0d8:	bd80      	pop	{r7, pc}

0800d0da <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d0da:	b480      	push	{r7}
 800d0dc:	b085      	sub	sp, #20
 800d0de:	af00      	add	r7, sp, #0
 800d0e0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d0e2:	2300      	movs	r3, #0
 800d0e4:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800d0e6:	e005      	b.n	800d0f4 <USBD_GetLen+0x1a>
  {
    len++;
 800d0e8:	7bfb      	ldrb	r3, [r7, #15]
 800d0ea:	3301      	adds	r3, #1
 800d0ec:	73fb      	strb	r3, [r7, #15]
    buf++;
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	3301      	adds	r3, #1
 800d0f2:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	781b      	ldrb	r3, [r3, #0]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d1f5      	bne.n	800d0e8 <USBD_GetLen+0xe>
  }

  return len;
 800d0fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0fe:	4618      	mov	r0, r3
 800d100:	3714      	adds	r7, #20
 800d102:	46bd      	mov	sp, r7
 800d104:	bc80      	pop	{r7}
 800d106:	4770      	bx	lr

0800d108 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800d108:	b580      	push	{r7, lr}
 800d10a:	b084      	sub	sp, #16
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	60f8      	str	r0, [r7, #12]
 800d110:	60b9      	str	r1, [r7, #8]
 800d112:	4613      	mov	r3, r2
 800d114:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	2202      	movs	r2, #2
 800d11a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800d11e:	88fa      	ldrh	r2, [r7, #6]
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800d124:	88fa      	ldrh	r2, [r7, #6]
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d12a:	88fb      	ldrh	r3, [r7, #6]
 800d12c:	68ba      	ldr	r2, [r7, #8]
 800d12e:	2100      	movs	r1, #0
 800d130:	68f8      	ldr	r0, [r7, #12]
 800d132:	f001 f89b 	bl	800e26c <USBD_LL_Transmit>

  return USBD_OK;
 800d136:	2300      	movs	r3, #0
}
 800d138:	4618      	mov	r0, r3
 800d13a:	3710      	adds	r7, #16
 800d13c:	46bd      	mov	sp, r7
 800d13e:	bd80      	pop	{r7, pc}

0800d140 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b084      	sub	sp, #16
 800d144:	af00      	add	r7, sp, #0
 800d146:	60f8      	str	r0, [r7, #12]
 800d148:	60b9      	str	r1, [r7, #8]
 800d14a:	4613      	mov	r3, r2
 800d14c:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d14e:	88fb      	ldrh	r3, [r7, #6]
 800d150:	68ba      	ldr	r2, [r7, #8]
 800d152:	2100      	movs	r1, #0
 800d154:	68f8      	ldr	r0, [r7, #12]
 800d156:	f001 f889 	bl	800e26c <USBD_LL_Transmit>

  return USBD_OK;
 800d15a:	2300      	movs	r3, #0
}
 800d15c:	4618      	mov	r0, r3
 800d15e:	3710      	adds	r7, #16
 800d160:	46bd      	mov	sp, r7
 800d162:	bd80      	pop	{r7, pc}

0800d164 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800d164:	b580      	push	{r7, lr}
 800d166:	b084      	sub	sp, #16
 800d168:	af00      	add	r7, sp, #0
 800d16a:	60f8      	str	r0, [r7, #12]
 800d16c:	60b9      	str	r1, [r7, #8]
 800d16e:	4613      	mov	r3, r2
 800d170:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	2203      	movs	r2, #3
 800d176:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800d17a:	88fa      	ldrh	r2, [r7, #6]
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800d182:	88fa      	ldrh	r2, [r7, #6]
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d18a:	88fb      	ldrh	r3, [r7, #6]
 800d18c:	68ba      	ldr	r2, [r7, #8]
 800d18e:	2100      	movs	r1, #0
 800d190:	68f8      	ldr	r0, [r7, #12]
 800d192:	f001 f88e 	bl	800e2b2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d196:	2300      	movs	r3, #0
}
 800d198:	4618      	mov	r0, r3
 800d19a:	3710      	adds	r7, #16
 800d19c:	46bd      	mov	sp, r7
 800d19e:	bd80      	pop	{r7, pc}

0800d1a0 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800d1a0:	b580      	push	{r7, lr}
 800d1a2:	b084      	sub	sp, #16
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	60f8      	str	r0, [r7, #12]
 800d1a8:	60b9      	str	r1, [r7, #8]
 800d1aa:	4613      	mov	r3, r2
 800d1ac:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d1ae:	88fb      	ldrh	r3, [r7, #6]
 800d1b0:	68ba      	ldr	r2, [r7, #8]
 800d1b2:	2100      	movs	r1, #0
 800d1b4:	68f8      	ldr	r0, [r7, #12]
 800d1b6:	f001 f87c 	bl	800e2b2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d1ba:	2300      	movs	r3, #0
}
 800d1bc:	4618      	mov	r0, r3
 800d1be:	3710      	adds	r7, #16
 800d1c0:	46bd      	mov	sp, r7
 800d1c2:	bd80      	pop	{r7, pc}

0800d1c4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d1c4:	b580      	push	{r7, lr}
 800d1c6:	b082      	sub	sp, #8
 800d1c8:	af00      	add	r7, sp, #0
 800d1ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	2204      	movs	r2, #4
 800d1d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	2200      	movs	r2, #0
 800d1d8:	2100      	movs	r1, #0
 800d1da:	6878      	ldr	r0, [r7, #4]
 800d1dc:	f001 f846 	bl	800e26c <USBD_LL_Transmit>

  return USBD_OK;
 800d1e0:	2300      	movs	r3, #0
}
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	3708      	adds	r7, #8
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	bd80      	pop	{r7, pc}

0800d1ea <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d1ea:	b580      	push	{r7, lr}
 800d1ec:	b082      	sub	sp, #8
 800d1ee:	af00      	add	r7, sp, #0
 800d1f0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	2205      	movs	r2, #5
 800d1f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	2100      	movs	r1, #0
 800d200:	6878      	ldr	r0, [r7, #4]
 800d202:	f001 f856 	bl	800e2b2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d206:	2300      	movs	r3, #0
}
 800d208:	4618      	mov	r0, r3
 800d20a:	3708      	adds	r7, #8
 800d20c:	46bd      	mov	sp, r7
 800d20e:	bd80      	pop	{r7, pc}

0800d210 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d210:	b480      	push	{r7}
 800d212:	b087      	sub	sp, #28
 800d214:	af00      	add	r7, sp, #0
 800d216:	60f8      	str	r0, [r7, #12]
 800d218:	60b9      	str	r1, [r7, #8]
 800d21a:	4613      	mov	r3, r2
 800d21c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d21e:	2301      	movs	r3, #1
 800d220:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d222:	2300      	movs	r3, #0
 800d224:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800d226:	4b1e      	ldr	r3, [pc, #120]	; (800d2a0 <FATFS_LinkDriverEx+0x90>)
 800d228:	7a5b      	ldrb	r3, [r3, #9]
 800d22a:	b2db      	uxtb	r3, r3
 800d22c:	2b01      	cmp	r3, #1
 800d22e:	d831      	bhi.n	800d294 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d230:	4b1b      	ldr	r3, [pc, #108]	; (800d2a0 <FATFS_LinkDriverEx+0x90>)
 800d232:	7a5b      	ldrb	r3, [r3, #9]
 800d234:	b2db      	uxtb	r3, r3
 800d236:	461a      	mov	r2, r3
 800d238:	4b19      	ldr	r3, [pc, #100]	; (800d2a0 <FATFS_LinkDriverEx+0x90>)
 800d23a:	2100      	movs	r1, #0
 800d23c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800d23e:	4b18      	ldr	r3, [pc, #96]	; (800d2a0 <FATFS_LinkDriverEx+0x90>)
 800d240:	7a5b      	ldrb	r3, [r3, #9]
 800d242:	b2db      	uxtb	r3, r3
 800d244:	4a16      	ldr	r2, [pc, #88]	; (800d2a0 <FATFS_LinkDriverEx+0x90>)
 800d246:	009b      	lsls	r3, r3, #2
 800d248:	4413      	add	r3, r2
 800d24a:	68fa      	ldr	r2, [r7, #12]
 800d24c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800d24e:	4b14      	ldr	r3, [pc, #80]	; (800d2a0 <FATFS_LinkDriverEx+0x90>)
 800d250:	7a5b      	ldrb	r3, [r3, #9]
 800d252:	b2db      	uxtb	r3, r3
 800d254:	461a      	mov	r2, r3
 800d256:	4b12      	ldr	r3, [pc, #72]	; (800d2a0 <FATFS_LinkDriverEx+0x90>)
 800d258:	4413      	add	r3, r2
 800d25a:	79fa      	ldrb	r2, [r7, #7]
 800d25c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d25e:	4b10      	ldr	r3, [pc, #64]	; (800d2a0 <FATFS_LinkDriverEx+0x90>)
 800d260:	7a5b      	ldrb	r3, [r3, #9]
 800d262:	b2db      	uxtb	r3, r3
 800d264:	1c5a      	adds	r2, r3, #1
 800d266:	b2d1      	uxtb	r1, r2
 800d268:	4a0d      	ldr	r2, [pc, #52]	; (800d2a0 <FATFS_LinkDriverEx+0x90>)
 800d26a:	7251      	strb	r1, [r2, #9]
 800d26c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d26e:	7dbb      	ldrb	r3, [r7, #22]
 800d270:	3330      	adds	r3, #48	; 0x30
 800d272:	b2da      	uxtb	r2, r3
 800d274:	68bb      	ldr	r3, [r7, #8]
 800d276:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d278:	68bb      	ldr	r3, [r7, #8]
 800d27a:	3301      	adds	r3, #1
 800d27c:	223a      	movs	r2, #58	; 0x3a
 800d27e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d280:	68bb      	ldr	r3, [r7, #8]
 800d282:	3302      	adds	r3, #2
 800d284:	222f      	movs	r2, #47	; 0x2f
 800d286:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d288:	68bb      	ldr	r3, [r7, #8]
 800d28a:	3303      	adds	r3, #3
 800d28c:	2200      	movs	r2, #0
 800d28e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d290:	2300      	movs	r3, #0
 800d292:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800d294:	7dfb      	ldrb	r3, [r7, #23]
}
 800d296:	4618      	mov	r0, r3
 800d298:	371c      	adds	r7, #28
 800d29a:	46bd      	mov	sp, r7
 800d29c:	bc80      	pop	{r7}
 800d29e:	4770      	bx	lr
 800d2a0:	20000470 	.word	0x20000470

0800d2a4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800d2a4:	b580      	push	{r7, lr}
 800d2a6:	b082      	sub	sp, #8
 800d2a8:	af00      	add	r7, sp, #0
 800d2aa:	6078      	str	r0, [r7, #4]
 800d2ac:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d2ae:	2200      	movs	r2, #0
 800d2b0:	6839      	ldr	r1, [r7, #0]
 800d2b2:	6878      	ldr	r0, [r7, #4]
 800d2b4:	f7ff ffac 	bl	800d210 <FATFS_LinkDriverEx>
 800d2b8:	4603      	mov	r3, r0
}
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	3708      	adds	r7, #8
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bd80      	pop	{r7, pc}
	...

0800d2c4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800d2c4:	b580      	push	{r7, lr}
 800d2c6:	b082      	sub	sp, #8
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	4603      	mov	r3, r0
 800d2cc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800d2ce:	4b0b      	ldr	r3, [pc, #44]	; (800d2fc <SD_initialize+0x38>)
 800d2d0:	2201      	movs	r2, #1
 800d2d2:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 800d2d4:	f7fe fb1a 	bl	800b90c <BSP_SD_Init>
 800d2d8:	4603      	mov	r3, r0
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d107      	bne.n	800d2ee <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800d2de:	4b07      	ldr	r3, [pc, #28]	; (800d2fc <SD_initialize+0x38>)
 800d2e0:	781b      	ldrb	r3, [r3, #0]
 800d2e2:	b2db      	uxtb	r3, r3
 800d2e4:	f023 0301 	bic.w	r3, r3, #1
 800d2e8:	b2da      	uxtb	r2, r3
 800d2ea:	4b04      	ldr	r3, [pc, #16]	; (800d2fc <SD_initialize+0x38>)
 800d2ec:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800d2ee:	4b03      	ldr	r3, [pc, #12]	; (800d2fc <SD_initialize+0x38>)
 800d2f0:	781b      	ldrb	r3, [r3, #0]
 800d2f2:	b2db      	uxtb	r3, r3
}
 800d2f4:	4618      	mov	r0, r3
 800d2f6:	3708      	adds	r7, #8
 800d2f8:	46bd      	mov	sp, r7
 800d2fa:	bd80      	pop	{r7, pc}
 800d2fc:	2000011f 	.word	0x2000011f

0800d300 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800d300:	b580      	push	{r7, lr}
 800d302:	b082      	sub	sp, #8
 800d304:	af00      	add	r7, sp, #0
 800d306:	4603      	mov	r3, r0
 800d308:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800d30a:	4b0b      	ldr	r3, [pc, #44]	; (800d338 <SD_status+0x38>)
 800d30c:	2201      	movs	r2, #1
 800d30e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800d310:	f7fe fb5e 	bl	800b9d0 <BSP_SD_GetCardState>
 800d314:	4603      	mov	r3, r0
 800d316:	2b00      	cmp	r3, #0
 800d318:	d107      	bne.n	800d32a <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800d31a:	4b07      	ldr	r3, [pc, #28]	; (800d338 <SD_status+0x38>)
 800d31c:	781b      	ldrb	r3, [r3, #0]
 800d31e:	b2db      	uxtb	r3, r3
 800d320:	f023 0301 	bic.w	r3, r3, #1
 800d324:	b2da      	uxtb	r2, r3
 800d326:	4b04      	ldr	r3, [pc, #16]	; (800d338 <SD_status+0x38>)
 800d328:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 800d32a:	4b03      	ldr	r3, [pc, #12]	; (800d338 <SD_status+0x38>)
 800d32c:	781b      	ldrb	r3, [r3, #0]
 800d32e:	b2db      	uxtb	r3, r3
}
 800d330:	4618      	mov	r0, r3
 800d332:	3708      	adds	r7, #8
 800d334:	46bd      	mov	sp, r7
 800d336:	bd80      	pop	{r7, pc}
 800d338:	2000011f 	.word	0x2000011f

0800d33c <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800d33c:	b580      	push	{r7, lr}
 800d33e:	b086      	sub	sp, #24
 800d340:	af00      	add	r7, sp, #0
 800d342:	60b9      	str	r1, [r7, #8]
 800d344:	607a      	str	r2, [r7, #4]
 800d346:	603b      	str	r3, [r7, #0]
 800d348:	4603      	mov	r3, r0
 800d34a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d34c:	2301      	movs	r3, #1
 800d34e:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800d350:	4b0f      	ldr	r3, [pc, #60]	; (800d390 <SD_read+0x54>)
 800d352:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 800d354:	4b0f      	ldr	r3, [pc, #60]	; (800d394 <SD_read+0x58>)
 800d356:	683a      	ldr	r2, [r7, #0]
 800d358:	6879      	ldr	r1, [r7, #4]
 800d35a:	68b8      	ldr	r0, [r7, #8]
 800d35c:	f7fe fafc 	bl	800b958 <BSP_SD_ReadBlocks>
 800d360:	4603      	mov	r3, r0
 800d362:	2b00      	cmp	r3, #0
 800d364:	d10e      	bne.n	800d384 <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d366:	e006      	b.n	800d376 <SD_read+0x3a>
    {
      if (timeout-- == 0)
 800d368:	693b      	ldr	r3, [r7, #16]
 800d36a:	1e5a      	subs	r2, r3, #1
 800d36c:	613a      	str	r2, [r7, #16]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d101      	bne.n	800d376 <SD_read+0x3a>
      {
        return RES_ERROR;
 800d372:	2301      	movs	r3, #1
 800d374:	e007      	b.n	800d386 <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d376:	f7fe fb2b 	bl	800b9d0 <BSP_SD_GetCardState>
 800d37a:	4603      	mov	r3, r0
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d1f3      	bne.n	800d368 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 800d380:	2300      	movs	r3, #0
 800d382:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800d384:	7dfb      	ldrb	r3, [r7, #23]
}
 800d386:	4618      	mov	r0, r3
 800d388:	3718      	adds	r7, #24
 800d38a:	46bd      	mov	sp, r7
 800d38c:	bd80      	pop	{r7, pc}
 800d38e:	bf00      	nop
 800d390:	000186a0 	.word	0x000186a0
 800d394:	05f5e100 	.word	0x05f5e100

0800d398 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800d398:	b580      	push	{r7, lr}
 800d39a:	b086      	sub	sp, #24
 800d39c:	af00      	add	r7, sp, #0
 800d39e:	60b9      	str	r1, [r7, #8]
 800d3a0:	607a      	str	r2, [r7, #4]
 800d3a2:	603b      	str	r3, [r7, #0]
 800d3a4:	4603      	mov	r3, r0
 800d3a6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d3a8:	2301      	movs	r3, #1
 800d3aa:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800d3ac:	4b0f      	ldr	r3, [pc, #60]	; (800d3ec <SD_write+0x54>)
 800d3ae:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 800d3b0:	4b0f      	ldr	r3, [pc, #60]	; (800d3f0 <SD_write+0x58>)
 800d3b2:	683a      	ldr	r2, [r7, #0]
 800d3b4:	6879      	ldr	r1, [r7, #4]
 800d3b6:	68b8      	ldr	r0, [r7, #8]
 800d3b8:	f7fe faec 	bl	800b994 <BSP_SD_WriteBlocks>
 800d3bc:	4603      	mov	r3, r0
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d10e      	bne.n	800d3e0 <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d3c2:	e006      	b.n	800d3d2 <SD_write+0x3a>
    {
      if (timeout-- == 0)
 800d3c4:	693b      	ldr	r3, [r7, #16]
 800d3c6:	1e5a      	subs	r2, r3, #1
 800d3c8:	613a      	str	r2, [r7, #16]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d101      	bne.n	800d3d2 <SD_write+0x3a>
      {
        return RES_ERROR;
 800d3ce:	2301      	movs	r3, #1
 800d3d0:	e007      	b.n	800d3e2 <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d3d2:	f7fe fafd 	bl	800b9d0 <BSP_SD_GetCardState>
 800d3d6:	4603      	mov	r3, r0
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d1f3      	bne.n	800d3c4 <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 800d3dc:	2300      	movs	r3, #0
 800d3de:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800d3e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	3718      	adds	r7, #24
 800d3e6:	46bd      	mov	sp, r7
 800d3e8:	bd80      	pop	{r7, pc}
 800d3ea:	bf00      	nop
 800d3ec:	000186a0 	.word	0x000186a0
 800d3f0:	05f5e100 	.word	0x05f5e100

0800d3f4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800d3f4:	b580      	push	{r7, lr}
 800d3f6:	b08c      	sub	sp, #48	; 0x30
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	4603      	mov	r3, r0
 800d3fc:	603a      	str	r2, [r7, #0]
 800d3fe:	71fb      	strb	r3, [r7, #7]
 800d400:	460b      	mov	r3, r1
 800d402:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800d404:	2301      	movs	r3, #1
 800d406:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d40a:	4b24      	ldr	r3, [pc, #144]	; (800d49c <SD_ioctl+0xa8>)
 800d40c:	781b      	ldrb	r3, [r3, #0]
 800d40e:	b2db      	uxtb	r3, r3
 800d410:	f003 0301 	and.w	r3, r3, #1
 800d414:	2b00      	cmp	r3, #0
 800d416:	d001      	beq.n	800d41c <SD_ioctl+0x28>
 800d418:	2303      	movs	r3, #3
 800d41a:	e03b      	b.n	800d494 <SD_ioctl+0xa0>
  
  switch (cmd)
 800d41c:	79bb      	ldrb	r3, [r7, #6]
 800d41e:	2b03      	cmp	r3, #3
 800d420:	d833      	bhi.n	800d48a <SD_ioctl+0x96>
 800d422:	a201      	add	r2, pc, #4	; (adr r2, 800d428 <SD_ioctl+0x34>)
 800d424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d428:	0800d439 	.word	0x0800d439
 800d42c:	0800d441 	.word	0x0800d441
 800d430:	0800d459 	.word	0x0800d459
 800d434:	0800d473 	.word	0x0800d473
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800d438:	2300      	movs	r3, #0
 800d43a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d43e:	e027      	b.n	800d490 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800d440:	f107 030c 	add.w	r3, r7, #12
 800d444:	4618      	mov	r0, r3
 800d446:	f7fe fad3 	bl	800b9f0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800d44a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d44c:	683b      	ldr	r3, [r7, #0]
 800d44e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d450:	2300      	movs	r3, #0
 800d452:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d456:	e01b      	b.n	800d490 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d458:	f107 030c 	add.w	r3, r7, #12
 800d45c:	4618      	mov	r0, r3
 800d45e:	f7fe fac7 	bl	800b9f0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800d462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d464:	b29a      	uxth	r2, r3
 800d466:	683b      	ldr	r3, [r7, #0]
 800d468:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800d46a:	2300      	movs	r3, #0
 800d46c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d470:	e00e      	b.n	800d490 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d472:	f107 030c 	add.w	r3, r7, #12
 800d476:	4618      	mov	r0, r3
 800d478:	f7fe faba 	bl	800b9f0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 800d47c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d482:	2300      	movs	r3, #0
 800d484:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d488:	e002      	b.n	800d490 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 800d48a:	2304      	movs	r3, #4
 800d48c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 800d490:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d494:	4618      	mov	r0, r3
 800d496:	3730      	adds	r7, #48	; 0x30
 800d498:	46bd      	mov	sp, r7
 800d49a:	bd80      	pop	{r7, pc}
 800d49c:	2000011f 	.word	0x2000011f

0800d4a0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	4912      	ldr	r1, [pc, #72]	; (800d4f0 <MX_USB_DEVICE_Init+0x50>)
 800d4a8:	4812      	ldr	r0, [pc, #72]	; (800d4f4 <MX_USB_DEVICE_Init+0x54>)
 800d4aa:	f7fe fdec 	bl	800c086 <USBD_Init>
 800d4ae:	4603      	mov	r3, r0
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d001      	beq.n	800d4b8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d4b4:	f7f4 fb6a 	bl	8001b8c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d4b8:	490f      	ldr	r1, [pc, #60]	; (800d4f8 <MX_USB_DEVICE_Init+0x58>)
 800d4ba:	480e      	ldr	r0, [pc, #56]	; (800d4f4 <MX_USB_DEVICE_Init+0x54>)
 800d4bc:	f7fe fe0e 	bl	800c0dc <USBD_RegisterClass>
 800d4c0:	4603      	mov	r3, r0
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d001      	beq.n	800d4ca <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d4c6:	f7f4 fb61 	bl	8001b8c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d4ca:	490c      	ldr	r1, [pc, #48]	; (800d4fc <MX_USB_DEVICE_Init+0x5c>)
 800d4cc:	4809      	ldr	r0, [pc, #36]	; (800d4f4 <MX_USB_DEVICE_Init+0x54>)
 800d4ce:	f7fe fd3f 	bl	800bf50 <USBD_CDC_RegisterInterface>
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d001      	beq.n	800d4dc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d4d8:	f7f4 fb58 	bl	8001b8c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d4dc:	4805      	ldr	r0, [pc, #20]	; (800d4f4 <MX_USB_DEVICE_Init+0x54>)
 800d4de:	f7fe fe16 	bl	800c10e <USBD_Start>
 800d4e2:	4603      	mov	r3, r0
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d001      	beq.n	800d4ec <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d4e8:	f7f4 fb50 	bl	8001b8c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d4ec:	bf00      	nop
 800d4ee:	bd80      	pop	{r7, pc}
 800d4f0:	2000021c 	.word	0x2000021c
 800d4f4:	20001468 	.word	0x20001468
 800d4f8:	2000001c 	.word	0x2000001c
 800d4fc:	20000204 	.word	0x20000204

0800d500 <LL_TIM_EnableCounter>:
{
 800d500:	b480      	push	{r7}
 800d502:	b083      	sub	sp, #12
 800d504:	af00      	add	r7, sp, #0
 800d506:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	f043 0201 	orr.w	r2, r3, #1
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	601a      	str	r2, [r3, #0]
}
 800d514:	bf00      	nop
 800d516:	370c      	adds	r7, #12
 800d518:	46bd      	mov	sp, r7
 800d51a:	bc80      	pop	{r7}
 800d51c:	4770      	bx	lr

0800d51e <LL_TIM_ClearFlag_UPDATE>:
{
 800d51e:	b480      	push	{r7}
 800d520:	b083      	sub	sp, #12
 800d522:	af00      	add	r7, sp, #0
 800d524:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	f06f 0201 	mvn.w	r2, #1
 800d52c:	611a      	str	r2, [r3, #16]
}
 800d52e:	bf00      	nop
 800d530:	370c      	adds	r7, #12
 800d532:	46bd      	mov	sp, r7
 800d534:	bc80      	pop	{r7}
 800d536:	4770      	bx	lr

0800d538 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d538:	b580      	push	{r7, lr}
 800d53a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d53c:	2200      	movs	r2, #0
 800d53e:	4905      	ldr	r1, [pc, #20]	; (800d554 <CDC_Init_FS+0x1c>)
 800d540:	4805      	ldr	r0, [pc, #20]	; (800d558 <CDC_Init_FS+0x20>)
 800d542:	f7fe fd1b 	bl	800bf7c <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d546:	4905      	ldr	r1, [pc, #20]	; (800d55c <CDC_Init_FS+0x24>)
 800d548:	4803      	ldr	r0, [pc, #12]	; (800d558 <CDC_Init_FS+0x20>)
 800d54a:	f7fe fd30 	bl	800bfae <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 800d54e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d550:	4618      	mov	r0, r3
 800d552:	bd80      	pop	{r7, pc}
 800d554:	20001924 	.word	0x20001924
 800d558:	20001468 	.word	0x20001468
 800d55c:	200017f8 	.word	0x200017f8

0800d560 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d560:	b480      	push	{r7}
 800d562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 800d564:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d566:	4618      	mov	r0, r3
 800d568:	46bd      	mov	sp, r7
 800d56a:	bc80      	pop	{r7}
 800d56c:	4770      	bx	lr
	...

0800d570 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d570:	b480      	push	{r7}
 800d572:	b083      	sub	sp, #12
 800d574:	af00      	add	r7, sp, #0
 800d576:	4603      	mov	r3, r0
 800d578:	6039      	str	r1, [r7, #0]
 800d57a:	71fb      	strb	r3, [r7, #7]
 800d57c:	4613      	mov	r3, r2
 800d57e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	switch (cmd)
 800d580:	79fb      	ldrb	r3, [r7, #7]
 800d582:	2b23      	cmp	r3, #35	; 0x23
 800d584:	d85c      	bhi.n	800d640 <CDC_Control_FS+0xd0>
 800d586:	a201      	add	r2, pc, #4	; (adr r2, 800d58c <CDC_Control_FS+0x1c>)
 800d588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d58c:	0800d641 	.word	0x0800d641
 800d590:	0800d641 	.word	0x0800d641
 800d594:	0800d641 	.word	0x0800d641
 800d598:	0800d641 	.word	0x0800d641
 800d59c:	0800d641 	.word	0x0800d641
 800d5a0:	0800d641 	.word	0x0800d641
 800d5a4:	0800d641 	.word	0x0800d641
 800d5a8:	0800d641 	.word	0x0800d641
 800d5ac:	0800d641 	.word	0x0800d641
 800d5b0:	0800d641 	.word	0x0800d641
 800d5b4:	0800d641 	.word	0x0800d641
 800d5b8:	0800d641 	.word	0x0800d641
 800d5bc:	0800d641 	.word	0x0800d641
 800d5c0:	0800d641 	.word	0x0800d641
 800d5c4:	0800d641 	.word	0x0800d641
 800d5c8:	0800d641 	.word	0x0800d641
 800d5cc:	0800d641 	.word	0x0800d641
 800d5d0:	0800d641 	.word	0x0800d641
 800d5d4:	0800d641 	.word	0x0800d641
 800d5d8:	0800d641 	.word	0x0800d641
 800d5dc:	0800d641 	.word	0x0800d641
 800d5e0:	0800d641 	.word	0x0800d641
 800d5e4:	0800d641 	.word	0x0800d641
 800d5e8:	0800d641 	.word	0x0800d641
 800d5ec:	0800d641 	.word	0x0800d641
 800d5f0:	0800d641 	.word	0x0800d641
 800d5f4:	0800d641 	.word	0x0800d641
 800d5f8:	0800d641 	.word	0x0800d641
 800d5fc:	0800d641 	.word	0x0800d641
 800d600:	0800d641 	.word	0x0800d641
 800d604:	0800d641 	.word	0x0800d641
 800d608:	0800d641 	.word	0x0800d641
 800d60c:	0800d61d 	.word	0x0800d61d
 800d610:	0800d62f 	.word	0x0800d62f
 800d614:	0800d641 	.word	0x0800d641
 800d618:	0800d641 	.word	0x0800d641
		/*******************************************************************************/
		static uint8_t lineCoding[7] // 115200bps, 1stop, no parity, 8bit
		=
		{ 0x00, 0xC2, 0x01, 0x00, 0x00, 0x00, 0x08 }; // 0001c200 >> 115200 arr[3],arr[2],arr[1],arr[0]
	case CDC_SET_LINE_CODING:
		memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800d61c:	4b0c      	ldr	r3, [pc, #48]	; (800d650 <CDC_Control_FS+0xe0>)
 800d61e:	683a      	ldr	r2, [r7, #0]
 800d620:	6810      	ldr	r0, [r2, #0]
 800d622:	6018      	str	r0, [r3, #0]
 800d624:	8891      	ldrh	r1, [r2, #4]
 800d626:	7992      	ldrb	r2, [r2, #6]
 800d628:	8099      	strh	r1, [r3, #4]
 800d62a:	719a      	strb	r2, [r3, #6]
		break;
 800d62c:	e009      	b.n	800d642 <CDC_Control_FS+0xd2>

	case CDC_GET_LINE_CODING:
		memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800d62e:	683b      	ldr	r3, [r7, #0]
 800d630:	4a07      	ldr	r2, [pc, #28]	; (800d650 <CDC_Control_FS+0xe0>)
 800d632:	6810      	ldr	r0, [r2, #0]
 800d634:	6018      	str	r0, [r3, #0]
 800d636:	8891      	ldrh	r1, [r2, #4]
 800d638:	7992      	ldrb	r2, [r2, #6]
 800d63a:	8099      	strh	r1, [r3, #4]
 800d63c:	719a      	strb	r2, [r3, #6]
		break;
 800d63e:	e000      	b.n	800d642 <CDC_Control_FS+0xd2>
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 800d640:	bf00      	nop
	}

	return (USBD_OK);
 800d642:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d644:	4618      	mov	r0, r3
 800d646:	370c      	adds	r7, #12
 800d648:	46bd      	mov	sp, r7
 800d64a:	bc80      	pop	{r7}
 800d64c:	4770      	bx	lr
 800d64e:	bf00      	nop
 800d650:	20000214 	.word	0x20000214

0800d654 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d654:	b5b0      	push	{r4, r5, r7, lr}
 800d656:	b08e      	sub	sp, #56	; 0x38
 800d658:	af02      	add	r7, sp, #8
 800d65a:	6078      	str	r0, [r7, #4]
 800d65c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d65e:	6879      	ldr	r1, [r7, #4]
 800d660:	489f      	ldr	r0, [pc, #636]	; (800d8e0 <CDC_Receive_FS+0x28c>)
 800d662:	f7fe fca4 	bl	800bfae <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d666:	489e      	ldr	r0, [pc, #632]	; (800d8e0 <CDC_Receive_FS+0x28c>)
 800d668:	f7fe fce3 	bl	800c032 <USBD_CDC_ReceivePacket>
	WheelParam wP;
	memcpy(&wP, (void*) (BACKUP_FLASH_ADDR), sizeof(WheelParam));
 800d66c:	4b9d      	ldr	r3, [pc, #628]	; (800d8e4 <CDC_Receive_FS+0x290>)
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	627b      	str	r3, [r7, #36]	; 0x24
	if (UFlag == 0)
 800d672:	4b9d      	ldr	r3, [pc, #628]	; (800d8e8 <CDC_Receive_FS+0x294>)
 800d674:	781b      	ldrb	r3, [r3, #0]
 800d676:	2b00      	cmp	r3, #0
 800d678:	f040 81d2 	bne.w	800da20 <CDC_Receive_FS+0x3cc>
	{
		// Manual
		if (strncmp((const char*) Buf, "m", 1) == 0
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	781a      	ldrb	r2, [r3, #0]
 800d680:	4b9a      	ldr	r3, [pc, #616]	; (800d8ec <CDC_Receive_FS+0x298>)
 800d682:	781b      	ldrb	r3, [r3, #0]
 800d684:	1ad3      	subs	r3, r2, r3
 800d686:	2b00      	cmp	r3, #0
 800d688:	d006      	beq.n	800d698 <CDC_Receive_FS+0x44>
				|| strncmp((const char*) Buf, "M", 1) == 0)
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	781a      	ldrb	r2, [r3, #0]
 800d68e:	4b98      	ldr	r3, [pc, #608]	; (800d8f0 <CDC_Receive_FS+0x29c>)
 800d690:	781b      	ldrb	r3, [r3, #0]
 800d692:	1ad3      	subs	r3, r2, r3
 800d694:	2b00      	cmp	r3, #0
 800d696:	d10c      	bne.n	800d6b2 <CDC_Receive_FS+0x5e>
		{
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 800d698:	4896      	ldr	r0, [pc, #600]	; (800d8f4 <CDC_Receive_FS+0x2a0>)
 800d69a:	f7f2 fd95 	bl	80001c8 <strlen>
 800d69e:	4603      	mov	r3, r0
 800d6a0:	b29b      	uxth	r3, r3
 800d6a2:	4619      	mov	r1, r3
 800d6a4:	4893      	ldr	r0, [pc, #588]	; (800d8f4 <CDC_Receive_FS+0x2a0>)
 800d6a6:	f000 fa27 	bl	800daf8 <CDC_Transmit_FS>
			bufptr = URxbuf;
 800d6aa:	4b93      	ldr	r3, [pc, #588]	; (800d8f8 <CDC_Receive_FS+0x2a4>)
 800d6ac:	4a93      	ldr	r2, [pc, #588]	; (800d8fc <CDC_Receive_FS+0x2a8>)
 800d6ae:	601a      	str	r2, [r3, #0]
 800d6b0:	e02a      	b.n	800d708 <CDC_Receive_FS+0xb4>
		}

		// Print Status
		else if (strncmp((const char*) Buf, "p", 1) == 0
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	781a      	ldrb	r2, [r3, #0]
 800d6b6:	4b92      	ldr	r3, [pc, #584]	; (800d900 <CDC_Receive_FS+0x2ac>)
 800d6b8:	781b      	ldrb	r3, [r3, #0]
 800d6ba:	1ad3      	subs	r3, r2, r3
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d006      	beq.n	800d6ce <CDC_Receive_FS+0x7a>
				|| strncmp((const char*) Buf, "P", 1) == 0)
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	781a      	ldrb	r2, [r3, #0]
 800d6c4:	4b8f      	ldr	r3, [pc, #572]	; (800d904 <CDC_Receive_FS+0x2b0>)
 800d6c6:	781b      	ldrb	r3, [r3, #0]
 800d6c8:	1ad3      	subs	r3, r2, r3
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d11c      	bne.n	800d708 <CDC_Receive_FS+0xb4>
		{
			sprintf(UTxbuf, "Input : EncoderTargetCount= %d\r\n"
 800d6ce:	4b8e      	ldr	r3, [pc, #568]	; (800d908 <CDC_Receive_FS+0x2b4>)
 800d6d0:	6819      	ldr	r1, [r3, #0]
 800d6d2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d6d4:	4b8d      	ldr	r3, [pc, #564]	; (800d90c <CDC_Receive_FS+0x2b8>)
 800d6d6:	681b      	ldr	r3, [r3, #0]
					"Memory : EncoderTargetCount= %d\r\n"
					"USB Select= %d.0 (default : 2.0)\r\n"
					"Auto triggering= %s\r\n", encoderval,
					wP.encoderTargetCount, usbselect,
					(bFlag == true) ? ("Started\r\n") : ("Disabled\r\n"));
 800d6d8:	4a8d      	ldr	r2, [pc, #564]	; (800d910 <CDC_Receive_FS+0x2bc>)
 800d6da:	7812      	ldrb	r2, [r2, #0]
			sprintf(UTxbuf, "Input : EncoderTargetCount= %d\r\n"
 800d6dc:	2a01      	cmp	r2, #1
 800d6de:	d101      	bne.n	800d6e4 <CDC_Receive_FS+0x90>
 800d6e0:	4a8c      	ldr	r2, [pc, #560]	; (800d914 <CDC_Receive_FS+0x2c0>)
 800d6e2:	e000      	b.n	800d6e6 <CDC_Receive_FS+0x92>
 800d6e4:	4a8c      	ldr	r2, [pc, #560]	; (800d918 <CDC_Receive_FS+0x2c4>)
 800d6e6:	9201      	str	r2, [sp, #4]
 800d6e8:	9300      	str	r3, [sp, #0]
 800d6ea:	4603      	mov	r3, r0
 800d6ec:	460a      	mov	r2, r1
 800d6ee:	498b      	ldr	r1, [pc, #556]	; (800d91c <CDC_Receive_FS+0x2c8>)
 800d6f0:	488b      	ldr	r0, [pc, #556]	; (800d920 <CDC_Receive_FS+0x2cc>)
 800d6f2:	f001 fb8d 	bl	800ee10 <siprintf>
			CDC_Transmit_FS((uint8_t*) UTxbuf, strlen(UTxbuf));
 800d6f6:	488a      	ldr	r0, [pc, #552]	; (800d920 <CDC_Receive_FS+0x2cc>)
 800d6f8:	f7f2 fd66 	bl	80001c8 <strlen>
 800d6fc:	4603      	mov	r3, r0
 800d6fe:	b29b      	uxth	r3, r3
 800d700:	4619      	mov	r1, r3
 800d702:	4887      	ldr	r0, [pc, #540]	; (800d920 <CDC_Receive_FS+0x2cc>)
 800d704:	f000 f9f8 	bl	800daf8 <CDC_Transmit_FS>
		}

		// Input Data
		if (strncmp((const char*) Buf, "i", 1) == 0
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	781a      	ldrb	r2, [r3, #0]
 800d70c:	4b85      	ldr	r3, [pc, #532]	; (800d924 <CDC_Receive_FS+0x2d0>)
 800d70e:	781b      	ldrb	r3, [r3, #0]
 800d710:	1ad3      	subs	r3, r2, r3
 800d712:	2b00      	cmp	r3, #0
 800d714:	d006      	beq.n	800d724 <CDC_Receive_FS+0xd0>
				|| strncmp((const char*) Buf, "I", 1) == 0)
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	781a      	ldrb	r2, [r3, #0]
 800d71a:	4b83      	ldr	r3, [pc, #524]	; (800d928 <CDC_Receive_FS+0x2d4>)
 800d71c:	781b      	ldrb	r3, [r3, #0]
 800d71e:	1ad3      	subs	r3, r2, r3
 800d720:	2b00      	cmp	r3, #0
 800d722:	d103      	bne.n	800d72c <CDC_Receive_FS+0xd8>
		{
			UFlag = 1;
 800d724:	4b70      	ldr	r3, [pc, #448]	; (800d8e8 <CDC_Receive_FS+0x294>)
 800d726:	2201      	movs	r2, #1
 800d728:	701a      	strb	r2, [r3, #0]
 800d72a:	e1b9      	b.n	800daa0 <CDC_Receive_FS+0x44c>
		}

		// Save
		else if (strncmp((const char*) Buf, "h", 1) == 0
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	781a      	ldrb	r2, [r3, #0]
 800d730:	4b7e      	ldr	r3, [pc, #504]	; (800d92c <CDC_Receive_FS+0x2d8>)
 800d732:	781b      	ldrb	r3, [r3, #0]
 800d734:	1ad3      	subs	r3, r2, r3
 800d736:	2b00      	cmp	r3, #0
 800d738:	d007      	beq.n	800d74a <CDC_Receive_FS+0xf6>
				|| strncmp((const char*) Buf, "H", 1) == 0)
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	781a      	ldrb	r2, [r3, #0]
 800d73e:	4b7c      	ldr	r3, [pc, #496]	; (800d930 <CDC_Receive_FS+0x2dc>)
 800d740:	781b      	ldrb	r3, [r3, #0]
 800d742:	1ad3      	subs	r3, r2, r3
 800d744:	2b00      	cmp	r3, #0
 800d746:	f040 80a2 	bne.w	800d88e <CDC_Receive_FS+0x23a>

			 }
			 }
			 HAL_FLASH_Lock();
			 */
			wP.encoderTargetCount = encoderval;
 800d74a:	4b6f      	ldr	r3, [pc, #444]	; (800d908 <CDC_Receive_FS+0x2b4>)
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	627b      	str	r3, [r7, #36]	; 0x24
			uint32_t SectorError = 0;
 800d750:	2300      	movs	r3, #0
 800d752:	623b      	str	r3, [r7, #32]
			HAL_FLASH_Unlock();
 800d754:	f7f7 f9c6 	bl	8004ae4 <HAL_FLASH_Unlock>
			FLASH_EraseInitTypeDef EraseInitStruct;
			EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800d758:	2300      	movs	r3, #0
 800d75a:	60fb      	str	r3, [r7, #12]
			EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800d75c:	2302      	movs	r3, #2
 800d75e:	61fb      	str	r3, [r7, #28]
			EraseInitStruct.Banks = FLASH_BANK_1;
 800d760:	2301      	movs	r3, #1
 800d762:	613b      	str	r3, [r7, #16]
			EraseInitStruct.Sector = FLASH_SECTOR_11;
 800d764:	230b      	movs	r3, #11
 800d766:	617b      	str	r3, [r7, #20]
			EraseInitStruct.NbSectors = 1;
 800d768:	2301      	movs	r3, #1
 800d76a:	61bb      	str	r3, [r7, #24]
			if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK)
 800d76c:	f107 0220 	add.w	r2, r7, #32
 800d770:	f107 030c 	add.w	r3, r7, #12
 800d774:	4611      	mov	r1, r2
 800d776:	4618      	mov	r0, r3
 800d778:	f7f7 fb1a 	bl	8004db0 <HAL_FLASHEx_Erase>
 800d77c:	4603      	mov	r3, r0
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d013      	beq.n	800d7aa <CDC_Receive_FS+0x156>
			{
				int errorcode = HAL_FLASH_GetError();
 800d782:	f7f7 f9e1 	bl	8004b48 <HAL_FLASH_GetError>
 800d786:	4603      	mov	r3, r0
 800d788:	62bb      	str	r3, [r7, #40]	; 0x28
				sprintf(UTxbuf, "Error Code : %d\r\n", errorcode);
 800d78a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d78c:	4969      	ldr	r1, [pc, #420]	; (800d934 <CDC_Receive_FS+0x2e0>)
 800d78e:	4864      	ldr	r0, [pc, #400]	; (800d920 <CDC_Receive_FS+0x2cc>)
 800d790:	f001 fb3e 	bl	800ee10 <siprintf>
				CDC_Transmit_FS((uint8_t*) UTxbuf, strlen(UTxbuf));
 800d794:	4862      	ldr	r0, [pc, #392]	; (800d920 <CDC_Receive_FS+0x2cc>)
 800d796:	f7f2 fd17 	bl	80001c8 <strlen>
 800d79a:	4603      	mov	r3, r0
 800d79c:	b29b      	uxth	r3, r3
 800d79e:	4619      	mov	r1, r3
 800d7a0:	485f      	ldr	r0, [pc, #380]	; (800d920 <CDC_Receive_FS+0x2cc>)
 800d7a2:	f000 f9a9 	bl	800daf8 <CDC_Transmit_FS>
				return HAL_ERROR;
 800d7a6:	2301      	movs	r3, #1
 800d7a8:	e17b      	b.n	800daa2 <CDC_Receive_FS+0x44e>
			}

			/* Clear cache for flash */
			__HAL_FLASH_DATA_CACHE_DISABLE();
 800d7aa:	4b63      	ldr	r3, [pc, #396]	; (800d938 <CDC_Receive_FS+0x2e4>)
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	4a62      	ldr	r2, [pc, #392]	; (800d938 <CDC_Receive_FS+0x2e4>)
 800d7b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d7b4:	6013      	str	r3, [r2, #0]
			__HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800d7b6:	4b60      	ldr	r3, [pc, #384]	; (800d938 <CDC_Receive_FS+0x2e4>)
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	4a5f      	ldr	r2, [pc, #380]	; (800d938 <CDC_Receive_FS+0x2e4>)
 800d7bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d7c0:	6013      	str	r3, [r2, #0]

			__HAL_FLASH_DATA_CACHE_RESET();
 800d7c2:	4b5d      	ldr	r3, [pc, #372]	; (800d938 <CDC_Receive_FS+0x2e4>)
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	4a5c      	ldr	r2, [pc, #368]	; (800d938 <CDC_Receive_FS+0x2e4>)
 800d7c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800d7cc:	6013      	str	r3, [r2, #0]
 800d7ce:	4b5a      	ldr	r3, [pc, #360]	; (800d938 <CDC_Receive_FS+0x2e4>)
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	4a59      	ldr	r2, [pc, #356]	; (800d938 <CDC_Receive_FS+0x2e4>)
 800d7d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d7d8:	6013      	str	r3, [r2, #0]
			__HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800d7da:	4b57      	ldr	r3, [pc, #348]	; (800d938 <CDC_Receive_FS+0x2e4>)
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	4a56      	ldr	r2, [pc, #344]	; (800d938 <CDC_Receive_FS+0x2e4>)
 800d7e0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800d7e4:	6013      	str	r3, [r2, #0]
 800d7e6:	4b54      	ldr	r3, [pc, #336]	; (800d938 <CDC_Receive_FS+0x2e4>)
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	4a53      	ldr	r2, [pc, #332]	; (800d938 <CDC_Receive_FS+0x2e4>)
 800d7ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d7f0:	6013      	str	r3, [r2, #0]

			__HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800d7f2:	4b51      	ldr	r3, [pc, #324]	; (800d938 <CDC_Receive_FS+0x2e4>)
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	4a50      	ldr	r2, [pc, #320]	; (800d938 <CDC_Receive_FS+0x2e4>)
 800d7f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d7fc:	6013      	str	r3, [r2, #0]
			__HAL_FLASH_DATA_CACHE_ENABLE();
 800d7fe:	4b4e      	ldr	r3, [pc, #312]	; (800d938 <CDC_Receive_FS+0x2e4>)
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	4a4d      	ldr	r2, [pc, #308]	; (800d938 <CDC_Receive_FS+0x2e4>)
 800d804:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800d808:	6013      	str	r3, [r2, #0]

			HAL_StatusTypeDef FlashStatus = HAL_OK;
 800d80a:	2300      	movs	r3, #0
 800d80c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			register uint32_t *_targetAddr = (uint32_t*) (&wP);
 800d810:	f107 0524 	add.w	r5, r7, #36	; 0x24
			 uint32_t errorcode = HAL_FLASH_GetError();
			 return HAL_ERROR;
			 }
			 }
			 */
			for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 800d814:	2300      	movs	r3, #0
 800d816:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800d81a:	e01c      	b.n	800d856 <CDC_Receive_FS+0x202>
					sizeof(uint32_t))
			{
				FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
				BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);
 800d81c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d820:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800d824:	f503 2360 	add.w	r3, r3, #917504	; 0xe0000
				FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800d828:	4619      	mov	r1, r3
				BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);
 800d82a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d82e:	089b      	lsrs	r3, r3, #2
 800d830:	b2db      	uxtb	r3, r3
 800d832:	009b      	lsls	r3, r3, #2
 800d834:	442b      	add	r3, r5
 800d836:	681b      	ldr	r3, [r3, #0]
				FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800d838:	f04f 0400 	mov.w	r4, #0
 800d83c:	461a      	mov	r2, r3
 800d83e:	4623      	mov	r3, r4
 800d840:	2002      	movs	r0, #2
 800d842:	f7f7 f8fb 	bl	8004a3c <HAL_FLASH_Program>
 800d846:	4603      	mov	r3, r0
 800d848:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 800d84c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d850:	3304      	adds	r3, #4
 800d852:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800d856:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d85a:	2b08      	cmp	r3, #8
 800d85c:	d9de      	bls.n	800d81c <CDC_Receive_FS+0x1c8>
				//while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
				//FLASH_USER_START_ADDR + i, _targetAddr[i / sizeof(uint32_t)])
				//	!= HAL_OK)
				//;
			}
			HAL_FLASH_Lock();
 800d85e:	f7f7 f963 	bl	8004b28 <HAL_FLASH_Lock>
			sprintf(UTxbuf, "Save %s",
 800d862:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d866:	2b00      	cmp	r3, #0
 800d868:	d101      	bne.n	800d86e <CDC_Receive_FS+0x21a>
 800d86a:	4b34      	ldr	r3, [pc, #208]	; (800d93c <CDC_Receive_FS+0x2e8>)
 800d86c:	e000      	b.n	800d870 <CDC_Receive_FS+0x21c>
 800d86e:	4b34      	ldr	r3, [pc, #208]	; (800d940 <CDC_Receive_FS+0x2ec>)
 800d870:	461a      	mov	r2, r3
 800d872:	4934      	ldr	r1, [pc, #208]	; (800d944 <CDC_Receive_FS+0x2f0>)
 800d874:	482a      	ldr	r0, [pc, #168]	; (800d920 <CDC_Receive_FS+0x2cc>)
 800d876:	f001 facb 	bl	800ee10 <siprintf>
					(FlashStatus == HAL_OK) ? ("Complete\r\n") : ("Fail\r\n"));
			CDC_Transmit_FS((uint8_t*) UTxbuf, strlen(UTxbuf));
 800d87a:	4829      	ldr	r0, [pc, #164]	; (800d920 <CDC_Receive_FS+0x2cc>)
 800d87c:	f7f2 fca4 	bl	80001c8 <strlen>
 800d880:	4603      	mov	r3, r0
 800d882:	b29b      	uxth	r3, r3
 800d884:	4619      	mov	r1, r3
 800d886:	4826      	ldr	r0, [pc, #152]	; (800d920 <CDC_Receive_FS+0x2cc>)
 800d888:	f000 f936 	bl	800daf8 <CDC_Transmit_FS>
		{
 800d88c:	e108      	b.n	800daa0 <CDC_Receive_FS+0x44c>
		}

		// USB 2.0
		else if (strncmp((const char*) Buf, "2", 1) == 0)
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	781a      	ldrb	r2, [r3, #0]
 800d892:	4b2d      	ldr	r3, [pc, #180]	; (800d948 <CDC_Receive_FS+0x2f4>)
 800d894:	781b      	ldrb	r3, [r3, #0]
 800d896:	1ad3      	subs	r3, r2, r3
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d10c      	bne.n	800d8b6 <CDC_Receive_FS+0x262>
		{
			CDC_Transmit_FS((uint8_t*) "USB Select 2.0\r\n", 16);
 800d89c:	2110      	movs	r1, #16
 800d89e:	482b      	ldr	r0, [pc, #172]	; (800d94c <CDC_Receive_FS+0x2f8>)
 800d8a0:	f000 f92a 	bl	800daf8 <CDC_Transmit_FS>
			usbselect = 2;
 800d8a4:	4b19      	ldr	r3, [pc, #100]	; (800d90c <CDC_Receive_FS+0x2b8>)
 800d8a6:	2202      	movs	r2, #2
 800d8a8:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect);
 800d8aa:	4b18      	ldr	r3, [pc, #96]	; (800d90c <CDC_Receive_FS+0x2b8>)
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	f7f3 fc24 	bl	80010fc <CAN_Transmit>
 800d8b4:	e0f4      	b.n	800daa0 <CDC_Receive_FS+0x44c>
		}
		// USB 3.0
		else if (strncmp((const char*) Buf, "3", 1) == 0)
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	781a      	ldrb	r2, [r3, #0]
 800d8ba:	4b25      	ldr	r3, [pc, #148]	; (800d950 <CDC_Receive_FS+0x2fc>)
 800d8bc:	781b      	ldrb	r3, [r3, #0]
 800d8be:	1ad3      	subs	r3, r2, r3
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d149      	bne.n	800d958 <CDC_Receive_FS+0x304>
		{
			CDC_Transmit_FS((uint8_t*) "USB Select 3.0\r\n", 16);
 800d8c4:	2110      	movs	r1, #16
 800d8c6:	4823      	ldr	r0, [pc, #140]	; (800d954 <CDC_Receive_FS+0x300>)
 800d8c8:	f000 f916 	bl	800daf8 <CDC_Transmit_FS>
			usbselect = 3;
 800d8cc:	4b0f      	ldr	r3, [pc, #60]	; (800d90c <CDC_Receive_FS+0x2b8>)
 800d8ce:	2203      	movs	r2, #3
 800d8d0:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect);
 800d8d2:	4b0e      	ldr	r3, [pc, #56]	; (800d90c <CDC_Receive_FS+0x2b8>)
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	f7f3 fc10 	bl	80010fc <CAN_Transmit>
 800d8dc:	e0e0      	b.n	800daa0 <CDC_Receive_FS+0x44c>
 800d8de:	bf00      	nop
 800d8e0:	20001468 	.word	0x20001468
 800d8e4:	080e0000 	.word	0x080e0000
 800d8e8:	20000461 	.word	0x20000461
 800d8ec:	080105d8 	.word	0x080105d8
 800d8f0:	080105dc 	.word	0x080105dc
 800d8f4:	20000120 	.word	0x20000120
 800d8f8:	2000172c 	.word	0x2000172c
 800d8fc:	20001730 	.word	0x20001730
 800d900:	080105e0 	.word	0x080105e0
 800d904:	080105e4 	.word	0x080105e4
 800d908:	20000464 	.word	0x20000464
 800d90c:	20000000 	.word	0x20000000
 800d910:	20000460 	.word	0x20000460
 800d914:	080105e8 	.word	0x080105e8
 800d918:	080105f4 	.word	0x080105f4
 800d91c:	08010600 	.word	0x08010600
 800d920:	20000484 	.word	0x20000484
 800d924:	0801067c 	.word	0x0801067c
 800d928:	08010680 	.word	0x08010680
 800d92c:	08010684 	.word	0x08010684
 800d930:	08010688 	.word	0x08010688
 800d934:	0801068c 	.word	0x0801068c
 800d938:	40023c00 	.word	0x40023c00
 800d93c:	080106a0 	.word	0x080106a0
 800d940:	080106ac 	.word	0x080106ac
 800d944:	080106b4 	.word	0x080106b4
 800d948:	080106bc 	.word	0x080106bc
 800d94c:	080106c0 	.word	0x080106c0
 800d950:	080106d4 	.word	0x080106d4
 800d954:	080106d8 	.word	0x080106d8
		}

		// Force Trigger
		else if (strncmp((const char*) Buf, "f", 1) == 0
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	781a      	ldrb	r2, [r3, #0]
 800d95c:	4b53      	ldr	r3, [pc, #332]	; (800daac <CDC_Receive_FS+0x458>)
 800d95e:	781b      	ldrb	r3, [r3, #0]
 800d960:	1ad3      	subs	r3, r2, r3
 800d962:	2b00      	cmp	r3, #0
 800d964:	d006      	beq.n	800d974 <CDC_Receive_FS+0x320>
				|| strncmp((const char*) Buf, "F", 1) == 0)
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	781a      	ldrb	r2, [r3, #0]
 800d96a:	4b51      	ldr	r3, [pc, #324]	; (800dab0 <CDC_Receive_FS+0x45c>)
 800d96c:	781b      	ldrb	r3, [r3, #0]
 800d96e:	1ad3      	subs	r3, r2, r3
 800d970:	2b00      	cmp	r3, #0
 800d972:	d116      	bne.n	800d9a2 <CDC_Receive_FS+0x34e>
		{
			HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
 800d974:	2201      	movs	r2, #1
 800d976:	2120      	movs	r1, #32
 800d978:	484e      	ldr	r0, [pc, #312]	; (800dab4 <CDC_Receive_FS+0x460>)
 800d97a:	f7f7 fcf6 	bl	800536a <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin,
 800d97e:	2201      	movs	r2, #1
 800d980:	2110      	movs	r1, #16
 800d982:	484c      	ldr	r0, [pc, #304]	; (800dab4 <CDC_Receive_FS+0x460>)
 800d984:	f7f7 fcf1 	bl	800536a <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin,
 800d988:	2200      	movs	r2, #0
 800d98a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d98e:	484a      	ldr	r0, [pc, #296]	; (800dab8 <CDC_Receive_FS+0x464>)
 800d990:	f7f7 fceb 	bl	800536a <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			LL_TIM_ClearFlag_UPDATE(TIM3);
 800d994:	4849      	ldr	r0, [pc, #292]	; (800dabc <CDC_Receive_FS+0x468>)
 800d996:	f7ff fdc2 	bl	800d51e <LL_TIM_ClearFlag_UPDATE>
			LL_TIM_EnableCounter(TIM3);
 800d99a:	4848      	ldr	r0, [pc, #288]	; (800dabc <CDC_Receive_FS+0x468>)
 800d99c:	f7ff fdb0 	bl	800d500 <LL_TIM_EnableCounter>
 800d9a0:	e07e      	b.n	800daa0 <CDC_Receive_FS+0x44c>
		}

		// Auto Trigger
		else if (strncmp((const char*) Buf, "a", 1) == 0
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	781a      	ldrb	r2, [r3, #0]
 800d9a6:	4b46      	ldr	r3, [pc, #280]	; (800dac0 <CDC_Receive_FS+0x46c>)
 800d9a8:	781b      	ldrb	r3, [r3, #0]
 800d9aa:	1ad3      	subs	r3, r2, r3
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d006      	beq.n	800d9be <CDC_Receive_FS+0x36a>
				|| strncmp((const char*) Buf, "A", 1) == 0)
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	781a      	ldrb	r2, [r3, #0]
 800d9b4:	4b43      	ldr	r3, [pc, #268]	; (800dac4 <CDC_Receive_FS+0x470>)
 800d9b6:	781b      	ldrb	r3, [r3, #0]
 800d9b8:	1ad3      	subs	r3, r2, r3
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d110      	bne.n	800d9e0 <CDC_Receive_FS+0x38c>
		{
			// CW
			TIM8->CNT = 0;
 800d9be:	4b42      	ldr	r3, [pc, #264]	; (800dac8 <CDC_Receive_FS+0x474>)
 800d9c0:	2200      	movs	r2, #0
 800d9c2:	625a      	str	r2, [r3, #36]	; 0x24
			A_PLS_CNT = 0;
 800d9c4:	4b41      	ldr	r3, [pc, #260]	; (800dacc <CDC_Receive_FS+0x478>)
 800d9c6:	2200      	movs	r2, #0
 800d9c8:	601a      	str	r2, [r3, #0]
			B_PLS_CNT = 0;
 800d9ca:	4b41      	ldr	r3, [pc, #260]	; (800dad0 <CDC_Receive_FS+0x47c>)
 800d9cc:	2200      	movs	r2, #0
 800d9ce:	601a      	str	r2, [r3, #0]
			/*
			TIM8->CNT = 65535;
			A_PLS_CNT = 65535;
			B_PLS_CNT = 65535;
			*/
			bFlag = 1;
 800d9d0:	4b40      	ldr	r3, [pc, #256]	; (800dad4 <CDC_Receive_FS+0x480>)
 800d9d2:	2201      	movs	r2, #1
 800d9d4:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "AutoTrigger Started!\r\n", 22); // ACK
 800d9d6:	2116      	movs	r1, #22
 800d9d8:	483f      	ldr	r0, [pc, #252]	; (800dad8 <CDC_Receive_FS+0x484>)
 800d9da:	f000 f88d 	bl	800daf8 <CDC_Transmit_FS>
 800d9de:	e05f      	b.n	800daa0 <CDC_Receive_FS+0x44c>
		}
		// Stop
		else if (strncmp((const char*) Buf, "t", 1) == 0
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	781a      	ldrb	r2, [r3, #0]
 800d9e4:	4b3d      	ldr	r3, [pc, #244]	; (800dadc <CDC_Receive_FS+0x488>)
 800d9e6:	781b      	ldrb	r3, [r3, #0]
 800d9e8:	1ad3      	subs	r3, r2, r3
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d006      	beq.n	800d9fc <CDC_Receive_FS+0x3a8>
				|| strncmp((const char*) Buf, "T", 1) == 0)
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	781a      	ldrb	r2, [r3, #0]
 800d9f2:	4b3b      	ldr	r3, [pc, #236]	; (800dae0 <CDC_Receive_FS+0x48c>)
 800d9f4:	781b      	ldrb	r3, [r3, #0]
 800d9f6:	1ad3      	subs	r3, r2, r3
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d107      	bne.n	800da0c <CDC_Receive_FS+0x3b8>
		{
			bFlag = 0;
 800d9fc:	4b35      	ldr	r3, [pc, #212]	; (800dad4 <CDC_Receive_FS+0x480>)
 800d9fe:	2200      	movs	r2, #0
 800da00:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "Stopped!\r\n", 10); // ACK
 800da02:	210a      	movs	r1, #10
 800da04:	4837      	ldr	r0, [pc, #220]	; (800dae4 <CDC_Receive_FS+0x490>)
 800da06:	f000 f877 	bl	800daf8 <CDC_Transmit_FS>
 800da0a:	e049      	b.n	800daa0 <CDC_Receive_FS+0x44c>
		}
		else
		{
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 800da0c:	4836      	ldr	r0, [pc, #216]	; (800dae8 <CDC_Receive_FS+0x494>)
 800da0e:	f7f2 fbdb 	bl	80001c8 <strlen>
 800da12:	4603      	mov	r3, r0
 800da14:	b29b      	uxth	r3, r3
 800da16:	4619      	mov	r1, r3
 800da18:	4833      	ldr	r0, [pc, #204]	; (800dae8 <CDC_Receive_FS+0x494>)
 800da1a:	f000 f86d 	bl	800daf8 <CDC_Transmit_FS>
 800da1e:	e03f      	b.n	800daa0 <CDC_Receive_FS+0x44c>

	}

	else
	{
		for (uint16_t i = 0; i < *Len; i++)
 800da20:	2300      	movs	r3, #0
 800da22:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800da24:	e037      	b.n	800da96 <CDC_Receive_FS+0x442>
		{
			*bufptr = Buf[i];
 800da26:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800da28:	687a      	ldr	r2, [r7, #4]
 800da2a:	441a      	add	r2, r3
 800da2c:	4b2f      	ldr	r3, [pc, #188]	; (800daec <CDC_Receive_FS+0x498>)
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	7812      	ldrb	r2, [r2, #0]
 800da32:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) bufptr, 1);
 800da34:	4b2d      	ldr	r3, [pc, #180]	; (800daec <CDC_Receive_FS+0x498>)
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	2101      	movs	r1, #1
 800da3a:	4618      	mov	r0, r3
 800da3c:	f000 f85c 	bl	800daf8 <CDC_Transmit_FS>
			bufptr++;
 800da40:	4b2a      	ldr	r3, [pc, #168]	; (800daec <CDC_Receive_FS+0x498>)
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	3301      	adds	r3, #1
 800da46:	4a29      	ldr	r2, [pc, #164]	; (800daec <CDC_Receive_FS+0x498>)
 800da48:	6013      	str	r3, [r2, #0]
			if (Buf[i] == '\r' || Buf[i] == '\n')
 800da4a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800da4c:	687a      	ldr	r2, [r7, #4]
 800da4e:	4413      	add	r3, r2
 800da50:	781b      	ldrb	r3, [r3, #0]
 800da52:	2b0d      	cmp	r3, #13
 800da54:	d005      	beq.n	800da62 <CDC_Receive_FS+0x40e>
 800da56:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800da58:	687a      	ldr	r2, [r7, #4]
 800da5a:	4413      	add	r3, r2
 800da5c:	781b      	ldrb	r3, [r3, #0]
 800da5e:	2b0a      	cmp	r3, #10
 800da60:	d106      	bne.n	800da70 <CDC_Receive_FS+0x41c>
			{
				EnterFlag = 1;
 800da62:	4b23      	ldr	r3, [pc, #140]	; (800daf0 <CDC_Receive_FS+0x49c>)
 800da64:	2201      	movs	r2, #1
 800da66:	701a      	strb	r2, [r3, #0]
				bufptr = URxbuf;
 800da68:	4b20      	ldr	r3, [pc, #128]	; (800daec <CDC_Receive_FS+0x498>)
 800da6a:	4a22      	ldr	r2, [pc, #136]	; (800daf4 <CDC_Receive_FS+0x4a0>)
 800da6c:	601a      	str	r2, [r3, #0]
 800da6e:	e00f      	b.n	800da90 <CDC_Receive_FS+0x43c>
			}
			else if (Buf[i] == '\b')
 800da70:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800da72:	687a      	ldr	r2, [r7, #4]
 800da74:	4413      	add	r3, r2
 800da76:	781b      	ldrb	r3, [r3, #0]
 800da78:	2b08      	cmp	r3, #8
 800da7a:	d109      	bne.n	800da90 <CDC_Receive_FS+0x43c>
			{
				if (bufptr != URxbuf)
 800da7c:	4b1b      	ldr	r3, [pc, #108]	; (800daec <CDC_Receive_FS+0x498>)
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	4a1c      	ldr	r2, [pc, #112]	; (800daf4 <CDC_Receive_FS+0x4a0>)
 800da82:	4293      	cmp	r3, r2
 800da84:	d004      	beq.n	800da90 <CDC_Receive_FS+0x43c>
				{
					bufptr--;
 800da86:	4b19      	ldr	r3, [pc, #100]	; (800daec <CDC_Receive_FS+0x498>)
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	3b01      	subs	r3, #1
 800da8c:	4a17      	ldr	r2, [pc, #92]	; (800daec <CDC_Receive_FS+0x498>)
 800da8e:	6013      	str	r3, [r2, #0]
		for (uint16_t i = 0; i < *Len; i++)
 800da90:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800da92:	3301      	adds	r3, #1
 800da94:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800da96:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800da98:	683b      	ldr	r3, [r7, #0]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	429a      	cmp	r2, r3
 800da9e:	d3c2      	bcc.n	800da26 <CDC_Receive_FS+0x3d2>
				}
			}
		}
	}
	return (USBD_OK);
 800daa0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800daa2:	4618      	mov	r0, r3
 800daa4:	3730      	adds	r7, #48	; 0x30
 800daa6:	46bd      	mov	sp, r7
 800daa8:	bdb0      	pop	{r4, r5, r7, pc}
 800daaa:	bf00      	nop
 800daac:	080106ec 	.word	0x080106ec
 800dab0:	080106f0 	.word	0x080106f0
 800dab4:	40021800 	.word	0x40021800
 800dab8:	40021000 	.word	0x40021000
 800dabc:	40000400 	.word	0x40000400
 800dac0:	080106f4 	.word	0x080106f4
 800dac4:	080106f8 	.word	0x080106f8
 800dac8:	40010400 	.word	0x40010400
 800dacc:	20000458 	.word	0x20000458
 800dad0:	2000045c 	.word	0x2000045c
 800dad4:	20000460 	.word	0x20000460
 800dad8:	080106fc 	.word	0x080106fc
 800dadc:	08010714 	.word	0x08010714
 800dae0:	08010718 	.word	0x08010718
 800dae4:	0801071c 	.word	0x0801071c
 800dae8:	20000120 	.word	0x20000120
 800daec:	2000172c 	.word	0x2000172c
 800daf0:	20000462 	.word	0x20000462
 800daf4:	20001730 	.word	0x20001730

0800daf8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800daf8:	b580      	push	{r7, lr}
 800dafa:	b084      	sub	sp, #16
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	6078      	str	r0, [r7, #4]
 800db00:	460b      	mov	r3, r1
 800db02:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800db04:	2300      	movs	r3, #0
 800db06:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 800db08:	4b0d      	ldr	r3, [pc, #52]	; (800db40 <CDC_Transmit_FS+0x48>)
 800db0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db0e:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 800db10:	68bb      	ldr	r3, [r7, #8]
 800db12:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800db16:	2b00      	cmp	r3, #0
 800db18:	d001      	beq.n	800db1e <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 800db1a:	2301      	movs	r3, #1
 800db1c:	e00b      	b.n	800db36 <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800db1e:	887b      	ldrh	r3, [r7, #2]
 800db20:	461a      	mov	r2, r3
 800db22:	6879      	ldr	r1, [r7, #4]
 800db24:	4806      	ldr	r0, [pc, #24]	; (800db40 <CDC_Transmit_FS+0x48>)
 800db26:	f7fe fa29 	bl	800bf7c <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800db2a:	4805      	ldr	r0, [pc, #20]	; (800db40 <CDC_Transmit_FS+0x48>)
 800db2c:	f7fe fa52 	bl	800bfd4 <USBD_CDC_TransmitPacket>
 800db30:	4603      	mov	r3, r0
 800db32:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800db34:	7bfb      	ldrb	r3, [r7, #15]
}
 800db36:	4618      	mov	r0, r3
 800db38:	3710      	adds	r7, #16
 800db3a:	46bd      	mov	sp, r7
 800db3c:	bd80      	pop	{r7, pc}
 800db3e:	bf00      	nop
 800db40:	20001468 	.word	0x20001468

0800db44 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db44:	b480      	push	{r7}
 800db46:	b083      	sub	sp, #12
 800db48:	af00      	add	r7, sp, #0
 800db4a:	4603      	mov	r3, r0
 800db4c:	6039      	str	r1, [r7, #0]
 800db4e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800db50:	683b      	ldr	r3, [r7, #0]
 800db52:	2212      	movs	r2, #18
 800db54:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800db56:	4b03      	ldr	r3, [pc, #12]	; (800db64 <USBD_FS_DeviceDescriptor+0x20>)
}
 800db58:	4618      	mov	r0, r3
 800db5a:	370c      	adds	r7, #12
 800db5c:	46bd      	mov	sp, r7
 800db5e:	bc80      	pop	{r7}
 800db60:	4770      	bx	lr
 800db62:	bf00      	nop
 800db64:	20000238 	.word	0x20000238

0800db68 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db68:	b480      	push	{r7}
 800db6a:	b083      	sub	sp, #12
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	4603      	mov	r3, r0
 800db70:	6039      	str	r1, [r7, #0]
 800db72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800db74:	683b      	ldr	r3, [r7, #0]
 800db76:	2204      	movs	r2, #4
 800db78:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800db7a:	4b03      	ldr	r3, [pc, #12]	; (800db88 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800db7c:	4618      	mov	r0, r3
 800db7e:	370c      	adds	r7, #12
 800db80:	46bd      	mov	sp, r7
 800db82:	bc80      	pop	{r7}
 800db84:	4770      	bx	lr
 800db86:	bf00      	nop
 800db88:	2000024c 	.word	0x2000024c

0800db8c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db8c:	b580      	push	{r7, lr}
 800db8e:	b082      	sub	sp, #8
 800db90:	af00      	add	r7, sp, #0
 800db92:	4603      	mov	r3, r0
 800db94:	6039      	str	r1, [r7, #0]
 800db96:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800db98:	79fb      	ldrb	r3, [r7, #7]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d105      	bne.n	800dbaa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800db9e:	683a      	ldr	r2, [r7, #0]
 800dba0:	4907      	ldr	r1, [pc, #28]	; (800dbc0 <USBD_FS_ProductStrDescriptor+0x34>)
 800dba2:	4808      	ldr	r0, [pc, #32]	; (800dbc4 <USBD_FS_ProductStrDescriptor+0x38>)
 800dba4:	f7ff fa57 	bl	800d056 <USBD_GetString>
 800dba8:	e004      	b.n	800dbb4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dbaa:	683a      	ldr	r2, [r7, #0]
 800dbac:	4904      	ldr	r1, [pc, #16]	; (800dbc0 <USBD_FS_ProductStrDescriptor+0x34>)
 800dbae:	4805      	ldr	r0, [pc, #20]	; (800dbc4 <USBD_FS_ProductStrDescriptor+0x38>)
 800dbb0:	f7ff fa51 	bl	800d056 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dbb4:	4b02      	ldr	r3, [pc, #8]	; (800dbc0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800dbb6:	4618      	mov	r0, r3
 800dbb8:	3708      	adds	r7, #8
 800dbba:	46bd      	mov	sp, r7
 800dbbc:	bd80      	pop	{r7, pc}
 800dbbe:	bf00      	nop
 800dbc0:	20001a50 	.word	0x20001a50
 800dbc4:	08010728 	.word	0x08010728

0800dbc8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b082      	sub	sp, #8
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	4603      	mov	r3, r0
 800dbd0:	6039      	str	r1, [r7, #0]
 800dbd2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dbd4:	683a      	ldr	r2, [r7, #0]
 800dbd6:	4904      	ldr	r1, [pc, #16]	; (800dbe8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800dbd8:	4804      	ldr	r0, [pc, #16]	; (800dbec <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800dbda:	f7ff fa3c 	bl	800d056 <USBD_GetString>
  return USBD_StrDesc;
 800dbde:	4b02      	ldr	r3, [pc, #8]	; (800dbe8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	3708      	adds	r7, #8
 800dbe4:	46bd      	mov	sp, r7
 800dbe6:	bd80      	pop	{r7, pc}
 800dbe8:	20001a50 	.word	0x20001a50
 800dbec:	08010734 	.word	0x08010734

0800dbf0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbf0:	b580      	push	{r7, lr}
 800dbf2:	b082      	sub	sp, #8
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	4603      	mov	r3, r0
 800dbf8:	6039      	str	r1, [r7, #0]
 800dbfa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800dbfc:	683b      	ldr	r3, [r7, #0]
 800dbfe:	221a      	movs	r2, #26
 800dc00:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800dc02:	f000 f843 	bl	800dc8c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800dc06:	4b02      	ldr	r3, [pc, #8]	; (800dc10 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800dc08:	4618      	mov	r0, r3
 800dc0a:	3708      	adds	r7, #8
 800dc0c:	46bd      	mov	sp, r7
 800dc0e:	bd80      	pop	{r7, pc}
 800dc10:	20000250 	.word	0x20000250

0800dc14 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc14:	b580      	push	{r7, lr}
 800dc16:	b082      	sub	sp, #8
 800dc18:	af00      	add	r7, sp, #0
 800dc1a:	4603      	mov	r3, r0
 800dc1c:	6039      	str	r1, [r7, #0]
 800dc1e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800dc20:	79fb      	ldrb	r3, [r7, #7]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d105      	bne.n	800dc32 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dc26:	683a      	ldr	r2, [r7, #0]
 800dc28:	4907      	ldr	r1, [pc, #28]	; (800dc48 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dc2a:	4808      	ldr	r0, [pc, #32]	; (800dc4c <USBD_FS_ConfigStrDescriptor+0x38>)
 800dc2c:	f7ff fa13 	bl	800d056 <USBD_GetString>
 800dc30:	e004      	b.n	800dc3c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dc32:	683a      	ldr	r2, [r7, #0]
 800dc34:	4904      	ldr	r1, [pc, #16]	; (800dc48 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dc36:	4805      	ldr	r0, [pc, #20]	; (800dc4c <USBD_FS_ConfigStrDescriptor+0x38>)
 800dc38:	f7ff fa0d 	bl	800d056 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc3c:	4b02      	ldr	r3, [pc, #8]	; (800dc48 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800dc3e:	4618      	mov	r0, r3
 800dc40:	3708      	adds	r7, #8
 800dc42:	46bd      	mov	sp, r7
 800dc44:	bd80      	pop	{r7, pc}
 800dc46:	bf00      	nop
 800dc48:	20001a50 	.word	0x20001a50
 800dc4c:	08010740 	.word	0x08010740

0800dc50 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc50:	b580      	push	{r7, lr}
 800dc52:	b082      	sub	sp, #8
 800dc54:	af00      	add	r7, sp, #0
 800dc56:	4603      	mov	r3, r0
 800dc58:	6039      	str	r1, [r7, #0]
 800dc5a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dc5c:	79fb      	ldrb	r3, [r7, #7]
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d105      	bne.n	800dc6e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dc62:	683a      	ldr	r2, [r7, #0]
 800dc64:	4907      	ldr	r1, [pc, #28]	; (800dc84 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dc66:	4808      	ldr	r0, [pc, #32]	; (800dc88 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dc68:	f7ff f9f5 	bl	800d056 <USBD_GetString>
 800dc6c:	e004      	b.n	800dc78 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dc6e:	683a      	ldr	r2, [r7, #0]
 800dc70:	4904      	ldr	r1, [pc, #16]	; (800dc84 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dc72:	4805      	ldr	r0, [pc, #20]	; (800dc88 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dc74:	f7ff f9ef 	bl	800d056 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc78:	4b02      	ldr	r3, [pc, #8]	; (800dc84 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800dc7a:	4618      	mov	r0, r3
 800dc7c:	3708      	adds	r7, #8
 800dc7e:	46bd      	mov	sp, r7
 800dc80:	bd80      	pop	{r7, pc}
 800dc82:	bf00      	nop
 800dc84:	20001a50 	.word	0x20001a50
 800dc88:	0801074c 	.word	0x0801074c

0800dc8c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800dc8c:	b580      	push	{r7, lr}
 800dc8e:	b084      	sub	sp, #16
 800dc90:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800dc92:	4b0f      	ldr	r3, [pc, #60]	; (800dcd0 <Get_SerialNum+0x44>)
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800dc98:	4b0e      	ldr	r3, [pc, #56]	; (800dcd4 <Get_SerialNum+0x48>)
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800dc9e:	4b0e      	ldr	r3, [pc, #56]	; (800dcd8 <Get_SerialNum+0x4c>)
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800dca4:	68fa      	ldr	r2, [r7, #12]
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	4413      	add	r3, r2
 800dcaa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d009      	beq.n	800dcc6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dcb2:	2208      	movs	r2, #8
 800dcb4:	4909      	ldr	r1, [pc, #36]	; (800dcdc <Get_SerialNum+0x50>)
 800dcb6:	68f8      	ldr	r0, [r7, #12]
 800dcb8:	f000 f814 	bl	800dce4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dcbc:	2204      	movs	r2, #4
 800dcbe:	4908      	ldr	r1, [pc, #32]	; (800dce0 <Get_SerialNum+0x54>)
 800dcc0:	68b8      	ldr	r0, [r7, #8]
 800dcc2:	f000 f80f 	bl	800dce4 <IntToUnicode>
  }
}
 800dcc6:	bf00      	nop
 800dcc8:	3710      	adds	r7, #16
 800dcca:	46bd      	mov	sp, r7
 800dccc:	bd80      	pop	{r7, pc}
 800dcce:	bf00      	nop
 800dcd0:	1fff7a10 	.word	0x1fff7a10
 800dcd4:	1fff7a14 	.word	0x1fff7a14
 800dcd8:	1fff7a18 	.word	0x1fff7a18
 800dcdc:	20000252 	.word	0x20000252
 800dce0:	20000262 	.word	0x20000262

0800dce4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dce4:	b480      	push	{r7}
 800dce6:	b087      	sub	sp, #28
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	60f8      	str	r0, [r7, #12]
 800dcec:	60b9      	str	r1, [r7, #8]
 800dcee:	4613      	mov	r3, r2
 800dcf0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dcf2:	2300      	movs	r3, #0
 800dcf4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	75fb      	strb	r3, [r7, #23]
 800dcfa:	e027      	b.n	800dd4c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	0f1b      	lsrs	r3, r3, #28
 800dd00:	2b09      	cmp	r3, #9
 800dd02:	d80b      	bhi.n	800dd1c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	0f1b      	lsrs	r3, r3, #28
 800dd08:	b2da      	uxtb	r2, r3
 800dd0a:	7dfb      	ldrb	r3, [r7, #23]
 800dd0c:	005b      	lsls	r3, r3, #1
 800dd0e:	4619      	mov	r1, r3
 800dd10:	68bb      	ldr	r3, [r7, #8]
 800dd12:	440b      	add	r3, r1
 800dd14:	3230      	adds	r2, #48	; 0x30
 800dd16:	b2d2      	uxtb	r2, r2
 800dd18:	701a      	strb	r2, [r3, #0]
 800dd1a:	e00a      	b.n	800dd32 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	0f1b      	lsrs	r3, r3, #28
 800dd20:	b2da      	uxtb	r2, r3
 800dd22:	7dfb      	ldrb	r3, [r7, #23]
 800dd24:	005b      	lsls	r3, r3, #1
 800dd26:	4619      	mov	r1, r3
 800dd28:	68bb      	ldr	r3, [r7, #8]
 800dd2a:	440b      	add	r3, r1
 800dd2c:	3237      	adds	r2, #55	; 0x37
 800dd2e:	b2d2      	uxtb	r2, r2
 800dd30:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	011b      	lsls	r3, r3, #4
 800dd36:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800dd38:	7dfb      	ldrb	r3, [r7, #23]
 800dd3a:	005b      	lsls	r3, r3, #1
 800dd3c:	3301      	adds	r3, #1
 800dd3e:	68ba      	ldr	r2, [r7, #8]
 800dd40:	4413      	add	r3, r2
 800dd42:	2200      	movs	r2, #0
 800dd44:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dd46:	7dfb      	ldrb	r3, [r7, #23]
 800dd48:	3301      	adds	r3, #1
 800dd4a:	75fb      	strb	r3, [r7, #23]
 800dd4c:	7dfa      	ldrb	r2, [r7, #23]
 800dd4e:	79fb      	ldrb	r3, [r7, #7]
 800dd50:	429a      	cmp	r2, r3
 800dd52:	d3d3      	bcc.n	800dcfc <IntToUnicode+0x18>
  }
}
 800dd54:	bf00      	nop
 800dd56:	371c      	adds	r7, #28
 800dd58:	46bd      	mov	sp, r7
 800dd5a:	bc80      	pop	{r7}
 800dd5c:	4770      	bx	lr
	...

0800dd60 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800dd60:	b580      	push	{r7, lr}
 800dd62:	b08a      	sub	sp, #40	; 0x28
 800dd64:	af00      	add	r7, sp, #0
 800dd66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800dd68:	f107 0314 	add.w	r3, r7, #20
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	601a      	str	r2, [r3, #0]
 800dd70:	605a      	str	r2, [r3, #4]
 800dd72:	609a      	str	r2, [r3, #8]
 800dd74:	60da      	str	r2, [r3, #12]
 800dd76:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800dd80:	d147      	bne.n	800de12 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800dd82:	2300      	movs	r3, #0
 800dd84:	613b      	str	r3, [r7, #16]
 800dd86:	4b25      	ldr	r3, [pc, #148]	; (800de1c <HAL_PCD_MspInit+0xbc>)
 800dd88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd8a:	4a24      	ldr	r2, [pc, #144]	; (800de1c <HAL_PCD_MspInit+0xbc>)
 800dd8c:	f043 0301 	orr.w	r3, r3, #1
 800dd90:	6313      	str	r3, [r2, #48]	; 0x30
 800dd92:	4b22      	ldr	r3, [pc, #136]	; (800de1c <HAL_PCD_MspInit+0xbc>)
 800dd94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd96:	f003 0301 	and.w	r3, r3, #1
 800dd9a:	613b      	str	r3, [r7, #16]
 800dd9c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800dd9e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800dda2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dda4:	2302      	movs	r3, #2
 800dda6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dda8:	2300      	movs	r3, #0
 800ddaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ddac:	2303      	movs	r3, #3
 800ddae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ddb0:	230a      	movs	r3, #10
 800ddb2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ddb4:	f107 0314 	add.w	r3, r7, #20
 800ddb8:	4619      	mov	r1, r3
 800ddba:	4819      	ldr	r0, [pc, #100]	; (800de20 <HAL_PCD_MspInit+0xc0>)
 800ddbc:	f7f7 f920 	bl	8005000 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800ddc0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ddc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ddc6:	2300      	movs	r3, #0
 800ddc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ddca:	2300      	movs	r3, #0
 800ddcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800ddce:	f107 0314 	add.w	r3, r7, #20
 800ddd2:	4619      	mov	r1, r3
 800ddd4:	4812      	ldr	r0, [pc, #72]	; (800de20 <HAL_PCD_MspInit+0xc0>)
 800ddd6:	f7f7 f913 	bl	8005000 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ddda:	4b10      	ldr	r3, [pc, #64]	; (800de1c <HAL_PCD_MspInit+0xbc>)
 800dddc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddde:	4a0f      	ldr	r2, [pc, #60]	; (800de1c <HAL_PCD_MspInit+0xbc>)
 800dde0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dde4:	6353      	str	r3, [r2, #52]	; 0x34
 800dde6:	2300      	movs	r3, #0
 800dde8:	60fb      	str	r3, [r7, #12]
 800ddea:	4b0c      	ldr	r3, [pc, #48]	; (800de1c <HAL_PCD_MspInit+0xbc>)
 800ddec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ddee:	4a0b      	ldr	r2, [pc, #44]	; (800de1c <HAL_PCD_MspInit+0xbc>)
 800ddf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ddf4:	6453      	str	r3, [r2, #68]	; 0x44
 800ddf6:	4b09      	ldr	r3, [pc, #36]	; (800de1c <HAL_PCD_MspInit+0xbc>)
 800ddf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ddfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ddfe:	60fb      	str	r3, [r7, #12]
 800de00:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 800de02:	2200      	movs	r2, #0
 800de04:	2101      	movs	r1, #1
 800de06:	2043      	movs	r0, #67	; 0x43
 800de08:	f7f6 f905 	bl	8004016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800de0c:	2043      	movs	r0, #67	; 0x43
 800de0e:	f7f6 f91e 	bl	800404e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800de12:	bf00      	nop
 800de14:	3728      	adds	r7, #40	; 0x28
 800de16:	46bd      	mov	sp, r7
 800de18:	bd80      	pop	{r7, pc}
 800de1a:	bf00      	nop
 800de1c:	40023800 	.word	0x40023800
 800de20:	40020000 	.word	0x40020000

0800de24 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de24:	b580      	push	{r7, lr}
 800de26:	b082      	sub	sp, #8
 800de28:	af00      	add	r7, sp, #0
 800de2a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800de38:	4619      	mov	r1, r3
 800de3a:	4610      	mov	r0, r2
 800de3c:	f7fe f9af 	bl	800c19e <USBD_LL_SetupStage>
}
 800de40:	bf00      	nop
 800de42:	3708      	adds	r7, #8
 800de44:	46bd      	mov	sp, r7
 800de46:	bd80      	pop	{r7, pc}

0800de48 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de48:	b580      	push	{r7, lr}
 800de4a:	b082      	sub	sp, #8
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	6078      	str	r0, [r7, #4]
 800de50:	460b      	mov	r3, r1
 800de52:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 800de5a:	78fa      	ldrb	r2, [r7, #3]
 800de5c:	6879      	ldr	r1, [r7, #4]
 800de5e:	4613      	mov	r3, r2
 800de60:	00db      	lsls	r3, r3, #3
 800de62:	1a9b      	subs	r3, r3, r2
 800de64:	009b      	lsls	r3, r3, #2
 800de66:	440b      	add	r3, r1
 800de68:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800de6c:	681a      	ldr	r2, [r3, #0]
 800de6e:	78fb      	ldrb	r3, [r7, #3]
 800de70:	4619      	mov	r1, r3
 800de72:	f7fe f9df 	bl	800c234 <USBD_LL_DataOutStage>
}
 800de76:	bf00      	nop
 800de78:	3708      	adds	r7, #8
 800de7a:	46bd      	mov	sp, r7
 800de7c:	bd80      	pop	{r7, pc}

0800de7e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de7e:	b580      	push	{r7, lr}
 800de80:	b082      	sub	sp, #8
 800de82:	af00      	add	r7, sp, #0
 800de84:	6078      	str	r0, [r7, #4]
 800de86:	460b      	mov	r3, r1
 800de88:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 800de90:	78fa      	ldrb	r2, [r7, #3]
 800de92:	6879      	ldr	r1, [r7, #4]
 800de94:	4613      	mov	r3, r2
 800de96:	00db      	lsls	r3, r3, #3
 800de98:	1a9b      	subs	r3, r3, r2
 800de9a:	009b      	lsls	r3, r3, #2
 800de9c:	440b      	add	r3, r1
 800de9e:	3348      	adds	r3, #72	; 0x48
 800dea0:	681a      	ldr	r2, [r3, #0]
 800dea2:	78fb      	ldrb	r3, [r7, #3]
 800dea4:	4619      	mov	r1, r3
 800dea6:	f7fe fa36 	bl	800c316 <USBD_LL_DataInStage>
}
 800deaa:	bf00      	nop
 800deac:	3708      	adds	r7, #8
 800deae:	46bd      	mov	sp, r7
 800deb0:	bd80      	pop	{r7, pc}

0800deb2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800deb2:	b580      	push	{r7, lr}
 800deb4:	b082      	sub	sp, #8
 800deb6:	af00      	add	r7, sp, #0
 800deb8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800dec0:	4618      	mov	r0, r3
 800dec2:	f7fe fb46 	bl	800c552 <USBD_LL_SOF>
}
 800dec6:	bf00      	nop
 800dec8:	3708      	adds	r7, #8
 800deca:	46bd      	mov	sp, r7
 800decc:	bd80      	pop	{r7, pc}

0800dece <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dece:	b580      	push	{r7, lr}
 800ded0:	b084      	sub	sp, #16
 800ded2:	af00      	add	r7, sp, #0
 800ded4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ded6:	2301      	movs	r3, #1
 800ded8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	68db      	ldr	r3, [r3, #12]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d102      	bne.n	800dee8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800dee2:	2300      	movs	r3, #0
 800dee4:	73fb      	strb	r3, [r7, #15]
 800dee6:	e008      	b.n	800defa <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	68db      	ldr	r3, [r3, #12]
 800deec:	2b02      	cmp	r3, #2
 800deee:	d102      	bne.n	800def6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800def0:	2301      	movs	r3, #1
 800def2:	73fb      	strb	r3, [r7, #15]
 800def4:	e001      	b.n	800defa <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800def6:	f7f3 fe49 	bl	8001b8c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800df00:	7bfa      	ldrb	r2, [r7, #15]
 800df02:	4611      	mov	r1, r2
 800df04:	4618      	mov	r0, r3
 800df06:	f7fe faec 	bl	800c4e2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800df10:	4618      	mov	r0, r3
 800df12:	f7fe faa5 	bl	800c460 <USBD_LL_Reset>
}
 800df16:	bf00      	nop
 800df18:	3710      	adds	r7, #16
 800df1a:	46bd      	mov	sp, r7
 800df1c:	bd80      	pop	{r7, pc}
	...

0800df20 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df20:	b580      	push	{r7, lr}
 800df22:	b082      	sub	sp, #8
 800df24:	af00      	add	r7, sp, #0
 800df26:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800df2e:	4618      	mov	r0, r3
 800df30:	f7fe fae6 	bl	800c500 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	687a      	ldr	r2, [r7, #4]
 800df40:	6812      	ldr	r2, [r2, #0]
 800df42:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800df46:	f043 0301 	orr.w	r3, r3, #1
 800df4a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	6a1b      	ldr	r3, [r3, #32]
 800df50:	2b00      	cmp	r3, #0
 800df52:	d005      	beq.n	800df60 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800df54:	4b04      	ldr	r3, [pc, #16]	; (800df68 <HAL_PCD_SuspendCallback+0x48>)
 800df56:	691b      	ldr	r3, [r3, #16]
 800df58:	4a03      	ldr	r2, [pc, #12]	; (800df68 <HAL_PCD_SuspendCallback+0x48>)
 800df5a:	f043 0306 	orr.w	r3, r3, #6
 800df5e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800df60:	bf00      	nop
 800df62:	3708      	adds	r7, #8
 800df64:	46bd      	mov	sp, r7
 800df66:	bd80      	pop	{r7, pc}
 800df68:	e000ed00 	.word	0xe000ed00

0800df6c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df6c:	b580      	push	{r7, lr}
 800df6e:	b082      	sub	sp, #8
 800df70:	af00      	add	r7, sp, #0
 800df72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800df7a:	4618      	mov	r0, r3
 800df7c:	f7fe fad4 	bl	800c528 <USBD_LL_Resume>
}
 800df80:	bf00      	nop
 800df82:	3708      	adds	r7, #8
 800df84:	46bd      	mov	sp, r7
 800df86:	bd80      	pop	{r7, pc}

0800df88 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df88:	b580      	push	{r7, lr}
 800df8a:	b082      	sub	sp, #8
 800df8c:	af00      	add	r7, sp, #0
 800df8e:	6078      	str	r0, [r7, #4]
 800df90:	460b      	mov	r3, r1
 800df92:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800df9a:	78fa      	ldrb	r2, [r7, #3]
 800df9c:	4611      	mov	r1, r2
 800df9e:	4618      	mov	r0, r3
 800dfa0:	f7fe fafd 	bl	800c59e <USBD_LL_IsoOUTIncomplete>
}
 800dfa4:	bf00      	nop
 800dfa6:	3708      	adds	r7, #8
 800dfa8:	46bd      	mov	sp, r7
 800dfaa:	bd80      	pop	{r7, pc}

0800dfac <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dfac:	b580      	push	{r7, lr}
 800dfae:	b082      	sub	sp, #8
 800dfb0:	af00      	add	r7, sp, #0
 800dfb2:	6078      	str	r0, [r7, #4]
 800dfb4:	460b      	mov	r3, r1
 800dfb6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800dfbe:	78fa      	ldrb	r2, [r7, #3]
 800dfc0:	4611      	mov	r1, r2
 800dfc2:	4618      	mov	r0, r3
 800dfc4:	f7fe fadf 	bl	800c586 <USBD_LL_IsoINIncomplete>
}
 800dfc8:	bf00      	nop
 800dfca:	3708      	adds	r7, #8
 800dfcc:	46bd      	mov	sp, r7
 800dfce:	bd80      	pop	{r7, pc}

0800dfd0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	b082      	sub	sp, #8
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800dfde:	4618      	mov	r0, r3
 800dfe0:	f7fe fae9 	bl	800c5b6 <USBD_LL_DevConnected>
}
 800dfe4:	bf00      	nop
 800dfe6:	3708      	adds	r7, #8
 800dfe8:	46bd      	mov	sp, r7
 800dfea:	bd80      	pop	{r7, pc}

0800dfec <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dfec:	b580      	push	{r7, lr}
 800dfee:	b082      	sub	sp, #8
 800dff0:	af00      	add	r7, sp, #0
 800dff2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800dffa:	4618      	mov	r0, r3
 800dffc:	f7fe fae5 	bl	800c5ca <USBD_LL_DevDisconnected>
}
 800e000:	bf00      	nop
 800e002:	3708      	adds	r7, #8
 800e004:	46bd      	mov	sp, r7
 800e006:	bd80      	pop	{r7, pc}

0800e008 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e008:	b580      	push	{r7, lr}
 800e00a:	b082      	sub	sp, #8
 800e00c:	af00      	add	r7, sp, #0
 800e00e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	781b      	ldrb	r3, [r3, #0]
 800e014:	2b00      	cmp	r3, #0
 800e016:	d139      	bne.n	800e08c <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e018:	4a1f      	ldr	r2, [pc, #124]	; (800e098 <USBD_LL_Init+0x90>)
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	4a1d      	ldr	r2, [pc, #116]	; (800e098 <USBD_LL_Init+0x90>)
 800e024:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e028:	4b1b      	ldr	r3, [pc, #108]	; (800e098 <USBD_LL_Init+0x90>)
 800e02a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e02e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e030:	4b19      	ldr	r3, [pc, #100]	; (800e098 <USBD_LL_Init+0x90>)
 800e032:	2204      	movs	r2, #4
 800e034:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e036:	4b18      	ldr	r3, [pc, #96]	; (800e098 <USBD_LL_Init+0x90>)
 800e038:	2202      	movs	r2, #2
 800e03a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e03c:	4b16      	ldr	r3, [pc, #88]	; (800e098 <USBD_LL_Init+0x90>)
 800e03e:	2200      	movs	r2, #0
 800e040:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e042:	4b15      	ldr	r3, [pc, #84]	; (800e098 <USBD_LL_Init+0x90>)
 800e044:	2202      	movs	r2, #2
 800e046:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800e048:	4b13      	ldr	r3, [pc, #76]	; (800e098 <USBD_LL_Init+0x90>)
 800e04a:	2201      	movs	r2, #1
 800e04c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e04e:	4b12      	ldr	r3, [pc, #72]	; (800e098 <USBD_LL_Init+0x90>)
 800e050:	2200      	movs	r2, #0
 800e052:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800e054:	4b10      	ldr	r3, [pc, #64]	; (800e098 <USBD_LL_Init+0x90>)
 800e056:	2201      	movs	r2, #1
 800e058:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e05a:	4b0f      	ldr	r3, [pc, #60]	; (800e098 <USBD_LL_Init+0x90>)
 800e05c:	2200      	movs	r2, #0
 800e05e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e060:	480d      	ldr	r0, [pc, #52]	; (800e098 <USBD_LL_Init+0x90>)
 800e062:	f7f7 f9cb 	bl	80053fc <HAL_PCD_Init>
 800e066:	4603      	mov	r3, r0
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d001      	beq.n	800e070 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800e06c:	f7f3 fd8e 	bl	8001b8c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e070:	2180      	movs	r1, #128	; 0x80
 800e072:	4809      	ldr	r0, [pc, #36]	; (800e098 <USBD_LL_Init+0x90>)
 800e074:	f7f8 fb08 	bl	8006688 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e078:	2240      	movs	r2, #64	; 0x40
 800e07a:	2100      	movs	r1, #0
 800e07c:	4806      	ldr	r0, [pc, #24]	; (800e098 <USBD_LL_Init+0x90>)
 800e07e:	f7f8 fabd 	bl	80065fc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e082:	2280      	movs	r2, #128	; 0x80
 800e084:	2101      	movs	r1, #1
 800e086:	4804      	ldr	r0, [pc, #16]	; (800e098 <USBD_LL_Init+0x90>)
 800e088:	f7f8 fab8 	bl	80065fc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e08c:	2300      	movs	r3, #0
}
 800e08e:	4618      	mov	r0, r3
 800e090:	3708      	adds	r7, #8
 800e092:	46bd      	mov	sp, r7
 800e094:	bd80      	pop	{r7, pc}
 800e096:	bf00      	nop
 800e098:	20001c50 	.word	0x20001c50

0800e09c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e09c:	b580      	push	{r7, lr}
 800e09e:	b084      	sub	sp, #16
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e0b2:	4618      	mov	r0, r3
 800e0b4:	f7f7 fabf 	bl	8005636 <HAL_PCD_Start>
 800e0b8:	4603      	mov	r3, r0
 800e0ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e0bc:	7bfb      	ldrb	r3, [r7, #15]
 800e0be:	4618      	mov	r0, r3
 800e0c0:	f000 f92e 	bl	800e320 <USBD_Get_USB_Status>
 800e0c4:	4603      	mov	r3, r0
 800e0c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e0c8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e0ca:	4618      	mov	r0, r3
 800e0cc:	3710      	adds	r7, #16
 800e0ce:	46bd      	mov	sp, r7
 800e0d0:	bd80      	pop	{r7, pc}

0800e0d2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e0d2:	b580      	push	{r7, lr}
 800e0d4:	b084      	sub	sp, #16
 800e0d6:	af00      	add	r7, sp, #0
 800e0d8:	6078      	str	r0, [r7, #4]
 800e0da:	4608      	mov	r0, r1
 800e0dc:	4611      	mov	r1, r2
 800e0de:	461a      	mov	r2, r3
 800e0e0:	4603      	mov	r3, r0
 800e0e2:	70fb      	strb	r3, [r7, #3]
 800e0e4:	460b      	mov	r3, r1
 800e0e6:	70bb      	strb	r3, [r7, #2]
 800e0e8:	4613      	mov	r3, r2
 800e0ea:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e0ec:	2300      	movs	r3, #0
 800e0ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0f0:	2300      	movs	r3, #0
 800e0f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e0fa:	78bb      	ldrb	r3, [r7, #2]
 800e0fc:	883a      	ldrh	r2, [r7, #0]
 800e0fe:	78f9      	ldrb	r1, [r7, #3]
 800e100:	f7f7 fe84 	bl	8005e0c <HAL_PCD_EP_Open>
 800e104:	4603      	mov	r3, r0
 800e106:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e108:	7bfb      	ldrb	r3, [r7, #15]
 800e10a:	4618      	mov	r0, r3
 800e10c:	f000 f908 	bl	800e320 <USBD_Get_USB_Status>
 800e110:	4603      	mov	r3, r0
 800e112:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e114:	7bbb      	ldrb	r3, [r7, #14]
}
 800e116:	4618      	mov	r0, r3
 800e118:	3710      	adds	r7, #16
 800e11a:	46bd      	mov	sp, r7
 800e11c:	bd80      	pop	{r7, pc}

0800e11e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e11e:	b580      	push	{r7, lr}
 800e120:	b084      	sub	sp, #16
 800e122:	af00      	add	r7, sp, #0
 800e124:	6078      	str	r0, [r7, #4]
 800e126:	460b      	mov	r3, r1
 800e128:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e12a:	2300      	movs	r3, #0
 800e12c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e12e:	2300      	movs	r3, #0
 800e130:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e138:	78fa      	ldrb	r2, [r7, #3]
 800e13a:	4611      	mov	r1, r2
 800e13c:	4618      	mov	r0, r3
 800e13e:	f7f7 fecd 	bl	8005edc <HAL_PCD_EP_Close>
 800e142:	4603      	mov	r3, r0
 800e144:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e146:	7bfb      	ldrb	r3, [r7, #15]
 800e148:	4618      	mov	r0, r3
 800e14a:	f000 f8e9 	bl	800e320 <USBD_Get_USB_Status>
 800e14e:	4603      	mov	r3, r0
 800e150:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e152:	7bbb      	ldrb	r3, [r7, #14]
}
 800e154:	4618      	mov	r0, r3
 800e156:	3710      	adds	r7, #16
 800e158:	46bd      	mov	sp, r7
 800e15a:	bd80      	pop	{r7, pc}

0800e15c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e15c:	b580      	push	{r7, lr}
 800e15e:	b084      	sub	sp, #16
 800e160:	af00      	add	r7, sp, #0
 800e162:	6078      	str	r0, [r7, #4]
 800e164:	460b      	mov	r3, r1
 800e166:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e168:	2300      	movs	r3, #0
 800e16a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e16c:	2300      	movs	r3, #0
 800e16e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e176:	78fa      	ldrb	r2, [r7, #3]
 800e178:	4611      	mov	r1, r2
 800e17a:	4618      	mov	r0, r3
 800e17c:	f7f7 ffa4 	bl	80060c8 <HAL_PCD_EP_SetStall>
 800e180:	4603      	mov	r3, r0
 800e182:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e184:	7bfb      	ldrb	r3, [r7, #15]
 800e186:	4618      	mov	r0, r3
 800e188:	f000 f8ca 	bl	800e320 <USBD_Get_USB_Status>
 800e18c:	4603      	mov	r3, r0
 800e18e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e190:	7bbb      	ldrb	r3, [r7, #14]
}
 800e192:	4618      	mov	r0, r3
 800e194:	3710      	adds	r7, #16
 800e196:	46bd      	mov	sp, r7
 800e198:	bd80      	pop	{r7, pc}

0800e19a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e19a:	b580      	push	{r7, lr}
 800e19c:	b084      	sub	sp, #16
 800e19e:	af00      	add	r7, sp, #0
 800e1a0:	6078      	str	r0, [r7, #4]
 800e1a2:	460b      	mov	r3, r1
 800e1a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1a6:	2300      	movs	r3, #0
 800e1a8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1aa:	2300      	movs	r3, #0
 800e1ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e1b4:	78fa      	ldrb	r2, [r7, #3]
 800e1b6:	4611      	mov	r1, r2
 800e1b8:	4618      	mov	r0, r3
 800e1ba:	f7f7 ffe9 	bl	8006190 <HAL_PCD_EP_ClrStall>
 800e1be:	4603      	mov	r3, r0
 800e1c0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e1c2:	7bfb      	ldrb	r3, [r7, #15]
 800e1c4:	4618      	mov	r0, r3
 800e1c6:	f000 f8ab 	bl	800e320 <USBD_Get_USB_Status>
 800e1ca:	4603      	mov	r3, r0
 800e1cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e1ce:	7bbb      	ldrb	r3, [r7, #14]
}
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	3710      	adds	r7, #16
 800e1d4:	46bd      	mov	sp, r7
 800e1d6:	bd80      	pop	{r7, pc}

0800e1d8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e1d8:	b480      	push	{r7}
 800e1da:	b085      	sub	sp, #20
 800e1dc:	af00      	add	r7, sp, #0
 800e1de:	6078      	str	r0, [r7, #4]
 800e1e0:	460b      	mov	r3, r1
 800e1e2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e1ea:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e1ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	da0b      	bge.n	800e20c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e1f4:	78fb      	ldrb	r3, [r7, #3]
 800e1f6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e1fa:	68f9      	ldr	r1, [r7, #12]
 800e1fc:	4613      	mov	r3, r2
 800e1fe:	00db      	lsls	r3, r3, #3
 800e200:	1a9b      	subs	r3, r3, r2
 800e202:	009b      	lsls	r3, r3, #2
 800e204:	440b      	add	r3, r1
 800e206:	333e      	adds	r3, #62	; 0x3e
 800e208:	781b      	ldrb	r3, [r3, #0]
 800e20a:	e00b      	b.n	800e224 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e20c:	78fb      	ldrb	r3, [r7, #3]
 800e20e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e212:	68f9      	ldr	r1, [r7, #12]
 800e214:	4613      	mov	r3, r2
 800e216:	00db      	lsls	r3, r3, #3
 800e218:	1a9b      	subs	r3, r3, r2
 800e21a:	009b      	lsls	r3, r3, #2
 800e21c:	440b      	add	r3, r1
 800e21e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e222:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e224:	4618      	mov	r0, r3
 800e226:	3714      	adds	r7, #20
 800e228:	46bd      	mov	sp, r7
 800e22a:	bc80      	pop	{r7}
 800e22c:	4770      	bx	lr

0800e22e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e22e:	b580      	push	{r7, lr}
 800e230:	b084      	sub	sp, #16
 800e232:	af00      	add	r7, sp, #0
 800e234:	6078      	str	r0, [r7, #4]
 800e236:	460b      	mov	r3, r1
 800e238:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e23a:	2300      	movs	r3, #0
 800e23c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e23e:	2300      	movs	r3, #0
 800e240:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e248:	78fa      	ldrb	r2, [r7, #3]
 800e24a:	4611      	mov	r1, r2
 800e24c:	4618      	mov	r0, r3
 800e24e:	f7f7 fdb8 	bl	8005dc2 <HAL_PCD_SetAddress>
 800e252:	4603      	mov	r3, r0
 800e254:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e256:	7bfb      	ldrb	r3, [r7, #15]
 800e258:	4618      	mov	r0, r3
 800e25a:	f000 f861 	bl	800e320 <USBD_Get_USB_Status>
 800e25e:	4603      	mov	r3, r0
 800e260:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e262:	7bbb      	ldrb	r3, [r7, #14]
}
 800e264:	4618      	mov	r0, r3
 800e266:	3710      	adds	r7, #16
 800e268:	46bd      	mov	sp, r7
 800e26a:	bd80      	pop	{r7, pc}

0800e26c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800e26c:	b580      	push	{r7, lr}
 800e26e:	b086      	sub	sp, #24
 800e270:	af00      	add	r7, sp, #0
 800e272:	60f8      	str	r0, [r7, #12]
 800e274:	607a      	str	r2, [r7, #4]
 800e276:	461a      	mov	r2, r3
 800e278:	460b      	mov	r3, r1
 800e27a:	72fb      	strb	r3, [r7, #11]
 800e27c:	4613      	mov	r3, r2
 800e27e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e280:	2300      	movs	r3, #0
 800e282:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e284:	2300      	movs	r3, #0
 800e286:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e28e:	893b      	ldrh	r3, [r7, #8]
 800e290:	7af9      	ldrb	r1, [r7, #11]
 800e292:	687a      	ldr	r2, [r7, #4]
 800e294:	f7f7 fece 	bl	8006034 <HAL_PCD_EP_Transmit>
 800e298:	4603      	mov	r3, r0
 800e29a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e29c:	7dfb      	ldrb	r3, [r7, #23]
 800e29e:	4618      	mov	r0, r3
 800e2a0:	f000 f83e 	bl	800e320 <USBD_Get_USB_Status>
 800e2a4:	4603      	mov	r3, r0
 800e2a6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e2a8:	7dbb      	ldrb	r3, [r7, #22]
}
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	3718      	adds	r7, #24
 800e2ae:	46bd      	mov	sp, r7
 800e2b0:	bd80      	pop	{r7, pc}

0800e2b2 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800e2b2:	b580      	push	{r7, lr}
 800e2b4:	b086      	sub	sp, #24
 800e2b6:	af00      	add	r7, sp, #0
 800e2b8:	60f8      	str	r0, [r7, #12]
 800e2ba:	607a      	str	r2, [r7, #4]
 800e2bc:	461a      	mov	r2, r3
 800e2be:	460b      	mov	r3, r1
 800e2c0:	72fb      	strb	r3, [r7, #11]
 800e2c2:	4613      	mov	r3, r2
 800e2c4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2ca:	2300      	movs	r3, #0
 800e2cc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e2d4:	893b      	ldrh	r3, [r7, #8]
 800e2d6:	7af9      	ldrb	r1, [r7, #11]
 800e2d8:	687a      	ldr	r2, [r7, #4]
 800e2da:	f7f7 fe49 	bl	8005f70 <HAL_PCD_EP_Receive>
 800e2de:	4603      	mov	r3, r0
 800e2e0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e2e2:	7dfb      	ldrb	r3, [r7, #23]
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	f000 f81b 	bl	800e320 <USBD_Get_USB_Status>
 800e2ea:	4603      	mov	r3, r0
 800e2ec:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e2ee:	7dbb      	ldrb	r3, [r7, #22]
}
 800e2f0:	4618      	mov	r0, r3
 800e2f2:	3718      	adds	r7, #24
 800e2f4:	46bd      	mov	sp, r7
 800e2f6:	bd80      	pop	{r7, pc}

0800e2f8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e2f8:	b580      	push	{r7, lr}
 800e2fa:	b082      	sub	sp, #8
 800e2fc:	af00      	add	r7, sp, #0
 800e2fe:	6078      	str	r0, [r7, #4]
 800e300:	460b      	mov	r3, r1
 800e302:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e30a:	78fa      	ldrb	r2, [r7, #3]
 800e30c:	4611      	mov	r1, r2
 800e30e:	4618      	mov	r0, r3
 800e310:	f7f7 fe79 	bl	8006006 <HAL_PCD_EP_GetRxCount>
 800e314:	4603      	mov	r3, r0
}
 800e316:	4618      	mov	r0, r3
 800e318:	3708      	adds	r7, #8
 800e31a:	46bd      	mov	sp, r7
 800e31c:	bd80      	pop	{r7, pc}
	...

0800e320 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e320:	b480      	push	{r7}
 800e322:	b085      	sub	sp, #20
 800e324:	af00      	add	r7, sp, #0
 800e326:	4603      	mov	r3, r0
 800e328:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e32a:	2300      	movs	r3, #0
 800e32c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e32e:	79fb      	ldrb	r3, [r7, #7]
 800e330:	2b03      	cmp	r3, #3
 800e332:	d817      	bhi.n	800e364 <USBD_Get_USB_Status+0x44>
 800e334:	a201      	add	r2, pc, #4	; (adr r2, 800e33c <USBD_Get_USB_Status+0x1c>)
 800e336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e33a:	bf00      	nop
 800e33c:	0800e34d 	.word	0x0800e34d
 800e340:	0800e353 	.word	0x0800e353
 800e344:	0800e359 	.word	0x0800e359
 800e348:	0800e35f 	.word	0x0800e35f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e34c:	2300      	movs	r3, #0
 800e34e:	73fb      	strb	r3, [r7, #15]
    break;
 800e350:	e00b      	b.n	800e36a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e352:	2302      	movs	r3, #2
 800e354:	73fb      	strb	r3, [r7, #15]
    break;
 800e356:	e008      	b.n	800e36a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e358:	2301      	movs	r3, #1
 800e35a:	73fb      	strb	r3, [r7, #15]
    break;
 800e35c:	e005      	b.n	800e36a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e35e:	2302      	movs	r3, #2
 800e360:	73fb      	strb	r3, [r7, #15]
    break;
 800e362:	e002      	b.n	800e36a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e364:	2302      	movs	r3, #2
 800e366:	73fb      	strb	r3, [r7, #15]
    break;
 800e368:	bf00      	nop
  }
  return usb_status;
 800e36a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e36c:	4618      	mov	r0, r3
 800e36e:	3714      	adds	r7, #20
 800e370:	46bd      	mov	sp, r7
 800e372:	bc80      	pop	{r7}
 800e374:	4770      	bx	lr
 800e376:	bf00      	nop

0800e378 <atoi>:
 800e378:	220a      	movs	r2, #10
 800e37a:	2100      	movs	r1, #0
 800e37c:	f000 bde4 	b.w	800ef48 <strtol>

0800e380 <__errno>:
 800e380:	4b01      	ldr	r3, [pc, #4]	; (800e388 <__errno+0x8>)
 800e382:	6818      	ldr	r0, [r3, #0]
 800e384:	4770      	bx	lr
 800e386:	bf00      	nop
 800e388:	2000026c 	.word	0x2000026c

0800e38c <__libc_init_array>:
 800e38c:	b570      	push	{r4, r5, r6, lr}
 800e38e:	2500      	movs	r5, #0
 800e390:	4e0c      	ldr	r6, [pc, #48]	; (800e3c4 <__libc_init_array+0x38>)
 800e392:	4c0d      	ldr	r4, [pc, #52]	; (800e3c8 <__libc_init_array+0x3c>)
 800e394:	1ba4      	subs	r4, r4, r6
 800e396:	10a4      	asrs	r4, r4, #2
 800e398:	42a5      	cmp	r5, r4
 800e39a:	d109      	bne.n	800e3b0 <__libc_init_array+0x24>
 800e39c:	f002 f8fc 	bl	8010598 <_init>
 800e3a0:	2500      	movs	r5, #0
 800e3a2:	4e0a      	ldr	r6, [pc, #40]	; (800e3cc <__libc_init_array+0x40>)
 800e3a4:	4c0a      	ldr	r4, [pc, #40]	; (800e3d0 <__libc_init_array+0x44>)
 800e3a6:	1ba4      	subs	r4, r4, r6
 800e3a8:	10a4      	asrs	r4, r4, #2
 800e3aa:	42a5      	cmp	r5, r4
 800e3ac:	d105      	bne.n	800e3ba <__libc_init_array+0x2e>
 800e3ae:	bd70      	pop	{r4, r5, r6, pc}
 800e3b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e3b4:	4798      	blx	r3
 800e3b6:	3501      	adds	r5, #1
 800e3b8:	e7ee      	b.n	800e398 <__libc_init_array+0xc>
 800e3ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e3be:	4798      	blx	r3
 800e3c0:	3501      	adds	r5, #1
 800e3c2:	e7f2      	b.n	800e3aa <__libc_init_array+0x1e>
 800e3c4:	080109f8 	.word	0x080109f8
 800e3c8:	080109f8 	.word	0x080109f8
 800e3cc:	080109f8 	.word	0x080109f8
 800e3d0:	080109fc 	.word	0x080109fc

0800e3d4 <malloc>:
 800e3d4:	4b02      	ldr	r3, [pc, #8]	; (800e3e0 <malloc+0xc>)
 800e3d6:	4601      	mov	r1, r0
 800e3d8:	6818      	ldr	r0, [r3, #0]
 800e3da:	f000 b85f 	b.w	800e49c <_malloc_r>
 800e3de:	bf00      	nop
 800e3e0:	2000026c 	.word	0x2000026c

0800e3e4 <free>:
 800e3e4:	4b02      	ldr	r3, [pc, #8]	; (800e3f0 <free+0xc>)
 800e3e6:	4601      	mov	r1, r0
 800e3e8:	6818      	ldr	r0, [r3, #0]
 800e3ea:	f000 b80b 	b.w	800e404 <_free_r>
 800e3ee:	bf00      	nop
 800e3f0:	2000026c 	.word	0x2000026c

0800e3f4 <memset>:
 800e3f4:	4603      	mov	r3, r0
 800e3f6:	4402      	add	r2, r0
 800e3f8:	4293      	cmp	r3, r2
 800e3fa:	d100      	bne.n	800e3fe <memset+0xa>
 800e3fc:	4770      	bx	lr
 800e3fe:	f803 1b01 	strb.w	r1, [r3], #1
 800e402:	e7f9      	b.n	800e3f8 <memset+0x4>

0800e404 <_free_r>:
 800e404:	b538      	push	{r3, r4, r5, lr}
 800e406:	4605      	mov	r5, r0
 800e408:	2900      	cmp	r1, #0
 800e40a:	d043      	beq.n	800e494 <_free_r+0x90>
 800e40c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e410:	1f0c      	subs	r4, r1, #4
 800e412:	2b00      	cmp	r3, #0
 800e414:	bfb8      	it	lt
 800e416:	18e4      	addlt	r4, r4, r3
 800e418:	f001 fc2b 	bl	800fc72 <__malloc_lock>
 800e41c:	4a1e      	ldr	r2, [pc, #120]	; (800e498 <_free_r+0x94>)
 800e41e:	6813      	ldr	r3, [r2, #0]
 800e420:	4610      	mov	r0, r2
 800e422:	b933      	cbnz	r3, 800e432 <_free_r+0x2e>
 800e424:	6063      	str	r3, [r4, #4]
 800e426:	6014      	str	r4, [r2, #0]
 800e428:	4628      	mov	r0, r5
 800e42a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e42e:	f001 bc21 	b.w	800fc74 <__malloc_unlock>
 800e432:	42a3      	cmp	r3, r4
 800e434:	d90b      	bls.n	800e44e <_free_r+0x4a>
 800e436:	6821      	ldr	r1, [r4, #0]
 800e438:	1862      	adds	r2, r4, r1
 800e43a:	4293      	cmp	r3, r2
 800e43c:	bf01      	itttt	eq
 800e43e:	681a      	ldreq	r2, [r3, #0]
 800e440:	685b      	ldreq	r3, [r3, #4]
 800e442:	1852      	addeq	r2, r2, r1
 800e444:	6022      	streq	r2, [r4, #0]
 800e446:	6063      	str	r3, [r4, #4]
 800e448:	6004      	str	r4, [r0, #0]
 800e44a:	e7ed      	b.n	800e428 <_free_r+0x24>
 800e44c:	4613      	mov	r3, r2
 800e44e:	685a      	ldr	r2, [r3, #4]
 800e450:	b10a      	cbz	r2, 800e456 <_free_r+0x52>
 800e452:	42a2      	cmp	r2, r4
 800e454:	d9fa      	bls.n	800e44c <_free_r+0x48>
 800e456:	6819      	ldr	r1, [r3, #0]
 800e458:	1858      	adds	r0, r3, r1
 800e45a:	42a0      	cmp	r0, r4
 800e45c:	d10b      	bne.n	800e476 <_free_r+0x72>
 800e45e:	6820      	ldr	r0, [r4, #0]
 800e460:	4401      	add	r1, r0
 800e462:	1858      	adds	r0, r3, r1
 800e464:	4282      	cmp	r2, r0
 800e466:	6019      	str	r1, [r3, #0]
 800e468:	d1de      	bne.n	800e428 <_free_r+0x24>
 800e46a:	6810      	ldr	r0, [r2, #0]
 800e46c:	6852      	ldr	r2, [r2, #4]
 800e46e:	4401      	add	r1, r0
 800e470:	6019      	str	r1, [r3, #0]
 800e472:	605a      	str	r2, [r3, #4]
 800e474:	e7d8      	b.n	800e428 <_free_r+0x24>
 800e476:	d902      	bls.n	800e47e <_free_r+0x7a>
 800e478:	230c      	movs	r3, #12
 800e47a:	602b      	str	r3, [r5, #0]
 800e47c:	e7d4      	b.n	800e428 <_free_r+0x24>
 800e47e:	6820      	ldr	r0, [r4, #0]
 800e480:	1821      	adds	r1, r4, r0
 800e482:	428a      	cmp	r2, r1
 800e484:	bf01      	itttt	eq
 800e486:	6811      	ldreq	r1, [r2, #0]
 800e488:	6852      	ldreq	r2, [r2, #4]
 800e48a:	1809      	addeq	r1, r1, r0
 800e48c:	6021      	streq	r1, [r4, #0]
 800e48e:	6062      	str	r2, [r4, #4]
 800e490:	605c      	str	r4, [r3, #4]
 800e492:	e7c9      	b.n	800e428 <_free_r+0x24>
 800e494:	bd38      	pop	{r3, r4, r5, pc}
 800e496:	bf00      	nop
 800e498:	2000047c 	.word	0x2000047c

0800e49c <_malloc_r>:
 800e49c:	b570      	push	{r4, r5, r6, lr}
 800e49e:	1ccd      	adds	r5, r1, #3
 800e4a0:	f025 0503 	bic.w	r5, r5, #3
 800e4a4:	3508      	adds	r5, #8
 800e4a6:	2d0c      	cmp	r5, #12
 800e4a8:	bf38      	it	cc
 800e4aa:	250c      	movcc	r5, #12
 800e4ac:	2d00      	cmp	r5, #0
 800e4ae:	4606      	mov	r6, r0
 800e4b0:	db01      	blt.n	800e4b6 <_malloc_r+0x1a>
 800e4b2:	42a9      	cmp	r1, r5
 800e4b4:	d903      	bls.n	800e4be <_malloc_r+0x22>
 800e4b6:	230c      	movs	r3, #12
 800e4b8:	6033      	str	r3, [r6, #0]
 800e4ba:	2000      	movs	r0, #0
 800e4bc:	bd70      	pop	{r4, r5, r6, pc}
 800e4be:	f001 fbd8 	bl	800fc72 <__malloc_lock>
 800e4c2:	4a21      	ldr	r2, [pc, #132]	; (800e548 <_malloc_r+0xac>)
 800e4c4:	6814      	ldr	r4, [r2, #0]
 800e4c6:	4621      	mov	r1, r4
 800e4c8:	b991      	cbnz	r1, 800e4f0 <_malloc_r+0x54>
 800e4ca:	4c20      	ldr	r4, [pc, #128]	; (800e54c <_malloc_r+0xb0>)
 800e4cc:	6823      	ldr	r3, [r4, #0]
 800e4ce:	b91b      	cbnz	r3, 800e4d8 <_malloc_r+0x3c>
 800e4d0:	4630      	mov	r0, r6
 800e4d2:	f000 fc8d 	bl	800edf0 <_sbrk_r>
 800e4d6:	6020      	str	r0, [r4, #0]
 800e4d8:	4629      	mov	r1, r5
 800e4da:	4630      	mov	r0, r6
 800e4dc:	f000 fc88 	bl	800edf0 <_sbrk_r>
 800e4e0:	1c43      	adds	r3, r0, #1
 800e4e2:	d124      	bne.n	800e52e <_malloc_r+0x92>
 800e4e4:	230c      	movs	r3, #12
 800e4e6:	4630      	mov	r0, r6
 800e4e8:	6033      	str	r3, [r6, #0]
 800e4ea:	f001 fbc3 	bl	800fc74 <__malloc_unlock>
 800e4ee:	e7e4      	b.n	800e4ba <_malloc_r+0x1e>
 800e4f0:	680b      	ldr	r3, [r1, #0]
 800e4f2:	1b5b      	subs	r3, r3, r5
 800e4f4:	d418      	bmi.n	800e528 <_malloc_r+0x8c>
 800e4f6:	2b0b      	cmp	r3, #11
 800e4f8:	d90f      	bls.n	800e51a <_malloc_r+0x7e>
 800e4fa:	600b      	str	r3, [r1, #0]
 800e4fc:	18cc      	adds	r4, r1, r3
 800e4fe:	50cd      	str	r5, [r1, r3]
 800e500:	4630      	mov	r0, r6
 800e502:	f001 fbb7 	bl	800fc74 <__malloc_unlock>
 800e506:	f104 000b 	add.w	r0, r4, #11
 800e50a:	1d23      	adds	r3, r4, #4
 800e50c:	f020 0007 	bic.w	r0, r0, #7
 800e510:	1ac3      	subs	r3, r0, r3
 800e512:	d0d3      	beq.n	800e4bc <_malloc_r+0x20>
 800e514:	425a      	negs	r2, r3
 800e516:	50e2      	str	r2, [r4, r3]
 800e518:	e7d0      	b.n	800e4bc <_malloc_r+0x20>
 800e51a:	684b      	ldr	r3, [r1, #4]
 800e51c:	428c      	cmp	r4, r1
 800e51e:	bf16      	itet	ne
 800e520:	6063      	strne	r3, [r4, #4]
 800e522:	6013      	streq	r3, [r2, #0]
 800e524:	460c      	movne	r4, r1
 800e526:	e7eb      	b.n	800e500 <_malloc_r+0x64>
 800e528:	460c      	mov	r4, r1
 800e52a:	6849      	ldr	r1, [r1, #4]
 800e52c:	e7cc      	b.n	800e4c8 <_malloc_r+0x2c>
 800e52e:	1cc4      	adds	r4, r0, #3
 800e530:	f024 0403 	bic.w	r4, r4, #3
 800e534:	42a0      	cmp	r0, r4
 800e536:	d005      	beq.n	800e544 <_malloc_r+0xa8>
 800e538:	1a21      	subs	r1, r4, r0
 800e53a:	4630      	mov	r0, r6
 800e53c:	f000 fc58 	bl	800edf0 <_sbrk_r>
 800e540:	3001      	adds	r0, #1
 800e542:	d0cf      	beq.n	800e4e4 <_malloc_r+0x48>
 800e544:	6025      	str	r5, [r4, #0]
 800e546:	e7db      	b.n	800e500 <_malloc_r+0x64>
 800e548:	2000047c 	.word	0x2000047c
 800e54c:	20000480 	.word	0x20000480

0800e550 <__cvt>:
 800e550:	2b00      	cmp	r3, #0
 800e552:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e556:	461e      	mov	r6, r3
 800e558:	bfbb      	ittet	lt
 800e55a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800e55e:	461e      	movlt	r6, r3
 800e560:	2300      	movge	r3, #0
 800e562:	232d      	movlt	r3, #45	; 0x2d
 800e564:	b088      	sub	sp, #32
 800e566:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800e568:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800e56c:	f027 0720 	bic.w	r7, r7, #32
 800e570:	2f46      	cmp	r7, #70	; 0x46
 800e572:	4614      	mov	r4, r2
 800e574:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800e576:	700b      	strb	r3, [r1, #0]
 800e578:	d004      	beq.n	800e584 <__cvt+0x34>
 800e57a:	2f45      	cmp	r7, #69	; 0x45
 800e57c:	d100      	bne.n	800e580 <__cvt+0x30>
 800e57e:	3501      	adds	r5, #1
 800e580:	2302      	movs	r3, #2
 800e582:	e000      	b.n	800e586 <__cvt+0x36>
 800e584:	2303      	movs	r3, #3
 800e586:	aa07      	add	r2, sp, #28
 800e588:	9204      	str	r2, [sp, #16]
 800e58a:	aa06      	add	r2, sp, #24
 800e58c:	e9cd a202 	strd	sl, r2, [sp, #8]
 800e590:	e9cd 3500 	strd	r3, r5, [sp]
 800e594:	4622      	mov	r2, r4
 800e596:	4633      	mov	r3, r6
 800e598:	f000 fd7a 	bl	800f090 <_dtoa_r>
 800e59c:	2f47      	cmp	r7, #71	; 0x47
 800e59e:	4680      	mov	r8, r0
 800e5a0:	d102      	bne.n	800e5a8 <__cvt+0x58>
 800e5a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e5a4:	07db      	lsls	r3, r3, #31
 800e5a6:	d526      	bpl.n	800e5f6 <__cvt+0xa6>
 800e5a8:	2f46      	cmp	r7, #70	; 0x46
 800e5aa:	eb08 0905 	add.w	r9, r8, r5
 800e5ae:	d111      	bne.n	800e5d4 <__cvt+0x84>
 800e5b0:	f898 3000 	ldrb.w	r3, [r8]
 800e5b4:	2b30      	cmp	r3, #48	; 0x30
 800e5b6:	d10a      	bne.n	800e5ce <__cvt+0x7e>
 800e5b8:	2200      	movs	r2, #0
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	4620      	mov	r0, r4
 800e5be:	4631      	mov	r1, r6
 800e5c0:	f7f2 fa2e 	bl	8000a20 <__aeabi_dcmpeq>
 800e5c4:	b918      	cbnz	r0, 800e5ce <__cvt+0x7e>
 800e5c6:	f1c5 0501 	rsb	r5, r5, #1
 800e5ca:	f8ca 5000 	str.w	r5, [sl]
 800e5ce:	f8da 3000 	ldr.w	r3, [sl]
 800e5d2:	4499      	add	r9, r3
 800e5d4:	2200      	movs	r2, #0
 800e5d6:	2300      	movs	r3, #0
 800e5d8:	4620      	mov	r0, r4
 800e5da:	4631      	mov	r1, r6
 800e5dc:	f7f2 fa20 	bl	8000a20 <__aeabi_dcmpeq>
 800e5e0:	b938      	cbnz	r0, 800e5f2 <__cvt+0xa2>
 800e5e2:	2230      	movs	r2, #48	; 0x30
 800e5e4:	9b07      	ldr	r3, [sp, #28]
 800e5e6:	454b      	cmp	r3, r9
 800e5e8:	d205      	bcs.n	800e5f6 <__cvt+0xa6>
 800e5ea:	1c59      	adds	r1, r3, #1
 800e5ec:	9107      	str	r1, [sp, #28]
 800e5ee:	701a      	strb	r2, [r3, #0]
 800e5f0:	e7f8      	b.n	800e5e4 <__cvt+0x94>
 800e5f2:	f8cd 901c 	str.w	r9, [sp, #28]
 800e5f6:	4640      	mov	r0, r8
 800e5f8:	9b07      	ldr	r3, [sp, #28]
 800e5fa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e5fc:	eba3 0308 	sub.w	r3, r3, r8
 800e600:	6013      	str	r3, [r2, #0]
 800e602:	b008      	add	sp, #32
 800e604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800e608 <__exponent>:
 800e608:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e60a:	2900      	cmp	r1, #0
 800e60c:	bfb4      	ite	lt
 800e60e:	232d      	movlt	r3, #45	; 0x2d
 800e610:	232b      	movge	r3, #43	; 0x2b
 800e612:	4604      	mov	r4, r0
 800e614:	bfb8      	it	lt
 800e616:	4249      	neglt	r1, r1
 800e618:	2909      	cmp	r1, #9
 800e61a:	f804 2b02 	strb.w	r2, [r4], #2
 800e61e:	7043      	strb	r3, [r0, #1]
 800e620:	dd21      	ble.n	800e666 <__exponent+0x5e>
 800e622:	f10d 0307 	add.w	r3, sp, #7
 800e626:	461f      	mov	r7, r3
 800e628:	260a      	movs	r6, #10
 800e62a:	fb91 f5f6 	sdiv	r5, r1, r6
 800e62e:	fb06 1115 	mls	r1, r6, r5, r1
 800e632:	2d09      	cmp	r5, #9
 800e634:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800e638:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e63c:	f103 32ff 	add.w	r2, r3, #4294967295
 800e640:	4629      	mov	r1, r5
 800e642:	dc09      	bgt.n	800e658 <__exponent+0x50>
 800e644:	3130      	adds	r1, #48	; 0x30
 800e646:	3b02      	subs	r3, #2
 800e648:	f802 1c01 	strb.w	r1, [r2, #-1]
 800e64c:	42bb      	cmp	r3, r7
 800e64e:	4622      	mov	r2, r4
 800e650:	d304      	bcc.n	800e65c <__exponent+0x54>
 800e652:	1a10      	subs	r0, r2, r0
 800e654:	b003      	add	sp, #12
 800e656:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e658:	4613      	mov	r3, r2
 800e65a:	e7e6      	b.n	800e62a <__exponent+0x22>
 800e65c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e660:	f804 2b01 	strb.w	r2, [r4], #1
 800e664:	e7f2      	b.n	800e64c <__exponent+0x44>
 800e666:	2330      	movs	r3, #48	; 0x30
 800e668:	4419      	add	r1, r3
 800e66a:	7083      	strb	r3, [r0, #2]
 800e66c:	1d02      	adds	r2, r0, #4
 800e66e:	70c1      	strb	r1, [r0, #3]
 800e670:	e7ef      	b.n	800e652 <__exponent+0x4a>
	...

0800e674 <_printf_float>:
 800e674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e678:	b091      	sub	sp, #68	; 0x44
 800e67a:	460c      	mov	r4, r1
 800e67c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800e67e:	4693      	mov	fp, r2
 800e680:	461e      	mov	r6, r3
 800e682:	4605      	mov	r5, r0
 800e684:	f001 fabc 	bl	800fc00 <_localeconv_r>
 800e688:	6803      	ldr	r3, [r0, #0]
 800e68a:	4618      	mov	r0, r3
 800e68c:	9309      	str	r3, [sp, #36]	; 0x24
 800e68e:	f7f1 fd9b 	bl	80001c8 <strlen>
 800e692:	2300      	movs	r3, #0
 800e694:	930e      	str	r3, [sp, #56]	; 0x38
 800e696:	683b      	ldr	r3, [r7, #0]
 800e698:	900a      	str	r0, [sp, #40]	; 0x28
 800e69a:	3307      	adds	r3, #7
 800e69c:	f023 0307 	bic.w	r3, r3, #7
 800e6a0:	f103 0208 	add.w	r2, r3, #8
 800e6a4:	f894 8018 	ldrb.w	r8, [r4, #24]
 800e6a8:	f8d4 a000 	ldr.w	sl, [r4]
 800e6ac:	603a      	str	r2, [r7, #0]
 800e6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6b2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e6b6:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800e6ba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e6be:	930b      	str	r3, [sp, #44]	; 0x2c
 800e6c0:	f04f 32ff 	mov.w	r2, #4294967295
 800e6c4:	4ba6      	ldr	r3, [pc, #664]	; (800e960 <_printf_float+0x2ec>)
 800e6c6:	4638      	mov	r0, r7
 800e6c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e6ca:	f7f2 f9db 	bl	8000a84 <__aeabi_dcmpun>
 800e6ce:	bb68      	cbnz	r0, 800e72c <_printf_float+0xb8>
 800e6d0:	f04f 32ff 	mov.w	r2, #4294967295
 800e6d4:	4ba2      	ldr	r3, [pc, #648]	; (800e960 <_printf_float+0x2ec>)
 800e6d6:	4638      	mov	r0, r7
 800e6d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e6da:	f7f2 f9b5 	bl	8000a48 <__aeabi_dcmple>
 800e6de:	bb28      	cbnz	r0, 800e72c <_printf_float+0xb8>
 800e6e0:	2200      	movs	r2, #0
 800e6e2:	2300      	movs	r3, #0
 800e6e4:	4638      	mov	r0, r7
 800e6e6:	4649      	mov	r1, r9
 800e6e8:	f7f2 f9a4 	bl	8000a34 <__aeabi_dcmplt>
 800e6ec:	b110      	cbz	r0, 800e6f4 <_printf_float+0x80>
 800e6ee:	232d      	movs	r3, #45	; 0x2d
 800e6f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e6f4:	4f9b      	ldr	r7, [pc, #620]	; (800e964 <_printf_float+0x2f0>)
 800e6f6:	4b9c      	ldr	r3, [pc, #624]	; (800e968 <_printf_float+0x2f4>)
 800e6f8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e6fc:	bf98      	it	ls
 800e6fe:	461f      	movls	r7, r3
 800e700:	2303      	movs	r3, #3
 800e702:	f04f 0900 	mov.w	r9, #0
 800e706:	6123      	str	r3, [r4, #16]
 800e708:	f02a 0304 	bic.w	r3, sl, #4
 800e70c:	6023      	str	r3, [r4, #0]
 800e70e:	9600      	str	r6, [sp, #0]
 800e710:	465b      	mov	r3, fp
 800e712:	aa0f      	add	r2, sp, #60	; 0x3c
 800e714:	4621      	mov	r1, r4
 800e716:	4628      	mov	r0, r5
 800e718:	f000 f9e2 	bl	800eae0 <_printf_common>
 800e71c:	3001      	adds	r0, #1
 800e71e:	f040 8090 	bne.w	800e842 <_printf_float+0x1ce>
 800e722:	f04f 30ff 	mov.w	r0, #4294967295
 800e726:	b011      	add	sp, #68	; 0x44
 800e728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e72c:	463a      	mov	r2, r7
 800e72e:	464b      	mov	r3, r9
 800e730:	4638      	mov	r0, r7
 800e732:	4649      	mov	r1, r9
 800e734:	f7f2 f9a6 	bl	8000a84 <__aeabi_dcmpun>
 800e738:	b110      	cbz	r0, 800e740 <_printf_float+0xcc>
 800e73a:	4f8c      	ldr	r7, [pc, #560]	; (800e96c <_printf_float+0x2f8>)
 800e73c:	4b8c      	ldr	r3, [pc, #560]	; (800e970 <_printf_float+0x2fc>)
 800e73e:	e7db      	b.n	800e6f8 <_printf_float+0x84>
 800e740:	6863      	ldr	r3, [r4, #4]
 800e742:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 800e746:	1c59      	adds	r1, r3, #1
 800e748:	a80d      	add	r0, sp, #52	; 0x34
 800e74a:	a90e      	add	r1, sp, #56	; 0x38
 800e74c:	d140      	bne.n	800e7d0 <_printf_float+0x15c>
 800e74e:	2306      	movs	r3, #6
 800e750:	6063      	str	r3, [r4, #4]
 800e752:	f04f 0c00 	mov.w	ip, #0
 800e756:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800e75a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800e75e:	6863      	ldr	r3, [r4, #4]
 800e760:	6022      	str	r2, [r4, #0]
 800e762:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800e766:	9300      	str	r3, [sp, #0]
 800e768:	463a      	mov	r2, r7
 800e76a:	464b      	mov	r3, r9
 800e76c:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800e770:	4628      	mov	r0, r5
 800e772:	f7ff feed 	bl	800e550 <__cvt>
 800e776:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800e77a:	2b47      	cmp	r3, #71	; 0x47
 800e77c:	4607      	mov	r7, r0
 800e77e:	d109      	bne.n	800e794 <_printf_float+0x120>
 800e780:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e782:	1cd8      	adds	r0, r3, #3
 800e784:	db02      	blt.n	800e78c <_printf_float+0x118>
 800e786:	6862      	ldr	r2, [r4, #4]
 800e788:	4293      	cmp	r3, r2
 800e78a:	dd47      	ble.n	800e81c <_printf_float+0x1a8>
 800e78c:	f1a8 0802 	sub.w	r8, r8, #2
 800e790:	fa5f f888 	uxtb.w	r8, r8
 800e794:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800e798:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e79a:	d824      	bhi.n	800e7e6 <_printf_float+0x172>
 800e79c:	3901      	subs	r1, #1
 800e79e:	4642      	mov	r2, r8
 800e7a0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e7a4:	910d      	str	r1, [sp, #52]	; 0x34
 800e7a6:	f7ff ff2f 	bl	800e608 <__exponent>
 800e7aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e7ac:	4681      	mov	r9, r0
 800e7ae:	1813      	adds	r3, r2, r0
 800e7b0:	2a01      	cmp	r2, #1
 800e7b2:	6123      	str	r3, [r4, #16]
 800e7b4:	dc02      	bgt.n	800e7bc <_printf_float+0x148>
 800e7b6:	6822      	ldr	r2, [r4, #0]
 800e7b8:	07d1      	lsls	r1, r2, #31
 800e7ba:	d501      	bpl.n	800e7c0 <_printf_float+0x14c>
 800e7bc:	3301      	adds	r3, #1
 800e7be:	6123      	str	r3, [r4, #16]
 800e7c0:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d0a2      	beq.n	800e70e <_printf_float+0x9a>
 800e7c8:	232d      	movs	r3, #45	; 0x2d
 800e7ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e7ce:	e79e      	b.n	800e70e <_printf_float+0x9a>
 800e7d0:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800e7d4:	f000 816e 	beq.w	800eab4 <_printf_float+0x440>
 800e7d8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e7dc:	d1b9      	bne.n	800e752 <_printf_float+0xde>
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d1b7      	bne.n	800e752 <_printf_float+0xde>
 800e7e2:	2301      	movs	r3, #1
 800e7e4:	e7b4      	b.n	800e750 <_printf_float+0xdc>
 800e7e6:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800e7ea:	d119      	bne.n	800e820 <_printf_float+0x1ac>
 800e7ec:	2900      	cmp	r1, #0
 800e7ee:	6863      	ldr	r3, [r4, #4]
 800e7f0:	dd0c      	ble.n	800e80c <_printf_float+0x198>
 800e7f2:	6121      	str	r1, [r4, #16]
 800e7f4:	b913      	cbnz	r3, 800e7fc <_printf_float+0x188>
 800e7f6:	6822      	ldr	r2, [r4, #0]
 800e7f8:	07d2      	lsls	r2, r2, #31
 800e7fa:	d502      	bpl.n	800e802 <_printf_float+0x18e>
 800e7fc:	3301      	adds	r3, #1
 800e7fe:	440b      	add	r3, r1
 800e800:	6123      	str	r3, [r4, #16]
 800e802:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e804:	f04f 0900 	mov.w	r9, #0
 800e808:	65a3      	str	r3, [r4, #88]	; 0x58
 800e80a:	e7d9      	b.n	800e7c0 <_printf_float+0x14c>
 800e80c:	b913      	cbnz	r3, 800e814 <_printf_float+0x1a0>
 800e80e:	6822      	ldr	r2, [r4, #0]
 800e810:	07d0      	lsls	r0, r2, #31
 800e812:	d501      	bpl.n	800e818 <_printf_float+0x1a4>
 800e814:	3302      	adds	r3, #2
 800e816:	e7f3      	b.n	800e800 <_printf_float+0x18c>
 800e818:	2301      	movs	r3, #1
 800e81a:	e7f1      	b.n	800e800 <_printf_float+0x18c>
 800e81c:	f04f 0867 	mov.w	r8, #103	; 0x67
 800e820:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800e824:	4293      	cmp	r3, r2
 800e826:	db05      	blt.n	800e834 <_printf_float+0x1c0>
 800e828:	6822      	ldr	r2, [r4, #0]
 800e82a:	6123      	str	r3, [r4, #16]
 800e82c:	07d1      	lsls	r1, r2, #31
 800e82e:	d5e8      	bpl.n	800e802 <_printf_float+0x18e>
 800e830:	3301      	adds	r3, #1
 800e832:	e7e5      	b.n	800e800 <_printf_float+0x18c>
 800e834:	2b00      	cmp	r3, #0
 800e836:	bfcc      	ite	gt
 800e838:	2301      	movgt	r3, #1
 800e83a:	f1c3 0302 	rsble	r3, r3, #2
 800e83e:	4413      	add	r3, r2
 800e840:	e7de      	b.n	800e800 <_printf_float+0x18c>
 800e842:	6823      	ldr	r3, [r4, #0]
 800e844:	055a      	lsls	r2, r3, #21
 800e846:	d407      	bmi.n	800e858 <_printf_float+0x1e4>
 800e848:	6923      	ldr	r3, [r4, #16]
 800e84a:	463a      	mov	r2, r7
 800e84c:	4659      	mov	r1, fp
 800e84e:	4628      	mov	r0, r5
 800e850:	47b0      	blx	r6
 800e852:	3001      	adds	r0, #1
 800e854:	d129      	bne.n	800e8aa <_printf_float+0x236>
 800e856:	e764      	b.n	800e722 <_printf_float+0xae>
 800e858:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800e85c:	f240 80d7 	bls.w	800ea0e <_printf_float+0x39a>
 800e860:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e864:	2200      	movs	r2, #0
 800e866:	2300      	movs	r3, #0
 800e868:	f7f2 f8da 	bl	8000a20 <__aeabi_dcmpeq>
 800e86c:	b388      	cbz	r0, 800e8d2 <_printf_float+0x25e>
 800e86e:	2301      	movs	r3, #1
 800e870:	4a40      	ldr	r2, [pc, #256]	; (800e974 <_printf_float+0x300>)
 800e872:	4659      	mov	r1, fp
 800e874:	4628      	mov	r0, r5
 800e876:	47b0      	blx	r6
 800e878:	3001      	adds	r0, #1
 800e87a:	f43f af52 	beq.w	800e722 <_printf_float+0xae>
 800e87e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e882:	429a      	cmp	r2, r3
 800e884:	db02      	blt.n	800e88c <_printf_float+0x218>
 800e886:	6823      	ldr	r3, [r4, #0]
 800e888:	07d8      	lsls	r0, r3, #31
 800e88a:	d50e      	bpl.n	800e8aa <_printf_float+0x236>
 800e88c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e890:	4659      	mov	r1, fp
 800e892:	4628      	mov	r0, r5
 800e894:	47b0      	blx	r6
 800e896:	3001      	adds	r0, #1
 800e898:	f43f af43 	beq.w	800e722 <_printf_float+0xae>
 800e89c:	2700      	movs	r7, #0
 800e89e:	f104 081a 	add.w	r8, r4, #26
 800e8a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e8a4:	3b01      	subs	r3, #1
 800e8a6:	42bb      	cmp	r3, r7
 800e8a8:	dc09      	bgt.n	800e8be <_printf_float+0x24a>
 800e8aa:	6823      	ldr	r3, [r4, #0]
 800e8ac:	079f      	lsls	r7, r3, #30
 800e8ae:	f100 80fd 	bmi.w	800eaac <_printf_float+0x438>
 800e8b2:	68e0      	ldr	r0, [r4, #12]
 800e8b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e8b6:	4298      	cmp	r0, r3
 800e8b8:	bfb8      	it	lt
 800e8ba:	4618      	movlt	r0, r3
 800e8bc:	e733      	b.n	800e726 <_printf_float+0xb2>
 800e8be:	2301      	movs	r3, #1
 800e8c0:	4642      	mov	r2, r8
 800e8c2:	4659      	mov	r1, fp
 800e8c4:	4628      	mov	r0, r5
 800e8c6:	47b0      	blx	r6
 800e8c8:	3001      	adds	r0, #1
 800e8ca:	f43f af2a 	beq.w	800e722 <_printf_float+0xae>
 800e8ce:	3701      	adds	r7, #1
 800e8d0:	e7e7      	b.n	800e8a2 <_printf_float+0x22e>
 800e8d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	dc2b      	bgt.n	800e930 <_printf_float+0x2bc>
 800e8d8:	2301      	movs	r3, #1
 800e8da:	4a26      	ldr	r2, [pc, #152]	; (800e974 <_printf_float+0x300>)
 800e8dc:	4659      	mov	r1, fp
 800e8de:	4628      	mov	r0, r5
 800e8e0:	47b0      	blx	r6
 800e8e2:	3001      	adds	r0, #1
 800e8e4:	f43f af1d 	beq.w	800e722 <_printf_float+0xae>
 800e8e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e8ea:	b923      	cbnz	r3, 800e8f6 <_printf_float+0x282>
 800e8ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e8ee:	b913      	cbnz	r3, 800e8f6 <_printf_float+0x282>
 800e8f0:	6823      	ldr	r3, [r4, #0]
 800e8f2:	07d9      	lsls	r1, r3, #31
 800e8f4:	d5d9      	bpl.n	800e8aa <_printf_float+0x236>
 800e8f6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e8fa:	4659      	mov	r1, fp
 800e8fc:	4628      	mov	r0, r5
 800e8fe:	47b0      	blx	r6
 800e900:	3001      	adds	r0, #1
 800e902:	f43f af0e 	beq.w	800e722 <_printf_float+0xae>
 800e906:	f04f 0800 	mov.w	r8, #0
 800e90a:	f104 091a 	add.w	r9, r4, #26
 800e90e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e910:	425b      	negs	r3, r3
 800e912:	4543      	cmp	r3, r8
 800e914:	dc01      	bgt.n	800e91a <_printf_float+0x2a6>
 800e916:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e918:	e797      	b.n	800e84a <_printf_float+0x1d6>
 800e91a:	2301      	movs	r3, #1
 800e91c:	464a      	mov	r2, r9
 800e91e:	4659      	mov	r1, fp
 800e920:	4628      	mov	r0, r5
 800e922:	47b0      	blx	r6
 800e924:	3001      	adds	r0, #1
 800e926:	f43f aefc 	beq.w	800e722 <_printf_float+0xae>
 800e92a:	f108 0801 	add.w	r8, r8, #1
 800e92e:	e7ee      	b.n	800e90e <_printf_float+0x29a>
 800e930:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e932:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e934:	429a      	cmp	r2, r3
 800e936:	bfa8      	it	ge
 800e938:	461a      	movge	r2, r3
 800e93a:	2a00      	cmp	r2, #0
 800e93c:	4690      	mov	r8, r2
 800e93e:	dd07      	ble.n	800e950 <_printf_float+0x2dc>
 800e940:	4613      	mov	r3, r2
 800e942:	4659      	mov	r1, fp
 800e944:	463a      	mov	r2, r7
 800e946:	4628      	mov	r0, r5
 800e948:	47b0      	blx	r6
 800e94a:	3001      	adds	r0, #1
 800e94c:	f43f aee9 	beq.w	800e722 <_printf_float+0xae>
 800e950:	f104 031a 	add.w	r3, r4, #26
 800e954:	f04f 0a00 	mov.w	sl, #0
 800e958:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800e95c:	930b      	str	r3, [sp, #44]	; 0x2c
 800e95e:	e015      	b.n	800e98c <_printf_float+0x318>
 800e960:	7fefffff 	.word	0x7fefffff
 800e964:	08010794 	.word	0x08010794
 800e968:	08010790 	.word	0x08010790
 800e96c:	0801079c 	.word	0x0801079c
 800e970:	08010798 	.word	0x08010798
 800e974:	080107a0 	.word	0x080107a0
 800e978:	2301      	movs	r3, #1
 800e97a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e97c:	4659      	mov	r1, fp
 800e97e:	4628      	mov	r0, r5
 800e980:	47b0      	blx	r6
 800e982:	3001      	adds	r0, #1
 800e984:	f43f aecd 	beq.w	800e722 <_printf_float+0xae>
 800e988:	f10a 0a01 	add.w	sl, sl, #1
 800e98c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 800e990:	eba9 0308 	sub.w	r3, r9, r8
 800e994:	4553      	cmp	r3, sl
 800e996:	dcef      	bgt.n	800e978 <_printf_float+0x304>
 800e998:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e99c:	429a      	cmp	r2, r3
 800e99e:	444f      	add	r7, r9
 800e9a0:	db14      	blt.n	800e9cc <_printf_float+0x358>
 800e9a2:	6823      	ldr	r3, [r4, #0]
 800e9a4:	07da      	lsls	r2, r3, #31
 800e9a6:	d411      	bmi.n	800e9cc <_printf_float+0x358>
 800e9a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e9aa:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e9ac:	eba3 0209 	sub.w	r2, r3, r9
 800e9b0:	eba3 0901 	sub.w	r9, r3, r1
 800e9b4:	4591      	cmp	r9, r2
 800e9b6:	bfa8      	it	ge
 800e9b8:	4691      	movge	r9, r2
 800e9ba:	f1b9 0f00 	cmp.w	r9, #0
 800e9be:	dc0d      	bgt.n	800e9dc <_printf_float+0x368>
 800e9c0:	2700      	movs	r7, #0
 800e9c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e9c6:	f104 081a 	add.w	r8, r4, #26
 800e9ca:	e018      	b.n	800e9fe <_printf_float+0x38a>
 800e9cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e9d0:	4659      	mov	r1, fp
 800e9d2:	4628      	mov	r0, r5
 800e9d4:	47b0      	blx	r6
 800e9d6:	3001      	adds	r0, #1
 800e9d8:	d1e6      	bne.n	800e9a8 <_printf_float+0x334>
 800e9da:	e6a2      	b.n	800e722 <_printf_float+0xae>
 800e9dc:	464b      	mov	r3, r9
 800e9de:	463a      	mov	r2, r7
 800e9e0:	4659      	mov	r1, fp
 800e9e2:	4628      	mov	r0, r5
 800e9e4:	47b0      	blx	r6
 800e9e6:	3001      	adds	r0, #1
 800e9e8:	d1ea      	bne.n	800e9c0 <_printf_float+0x34c>
 800e9ea:	e69a      	b.n	800e722 <_printf_float+0xae>
 800e9ec:	2301      	movs	r3, #1
 800e9ee:	4642      	mov	r2, r8
 800e9f0:	4659      	mov	r1, fp
 800e9f2:	4628      	mov	r0, r5
 800e9f4:	47b0      	blx	r6
 800e9f6:	3001      	adds	r0, #1
 800e9f8:	f43f ae93 	beq.w	800e722 <_printf_float+0xae>
 800e9fc:	3701      	adds	r7, #1
 800e9fe:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ea02:	1a9b      	subs	r3, r3, r2
 800ea04:	eba3 0309 	sub.w	r3, r3, r9
 800ea08:	42bb      	cmp	r3, r7
 800ea0a:	dcef      	bgt.n	800e9ec <_printf_float+0x378>
 800ea0c:	e74d      	b.n	800e8aa <_printf_float+0x236>
 800ea0e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ea10:	2a01      	cmp	r2, #1
 800ea12:	dc01      	bgt.n	800ea18 <_printf_float+0x3a4>
 800ea14:	07db      	lsls	r3, r3, #31
 800ea16:	d538      	bpl.n	800ea8a <_printf_float+0x416>
 800ea18:	2301      	movs	r3, #1
 800ea1a:	463a      	mov	r2, r7
 800ea1c:	4659      	mov	r1, fp
 800ea1e:	4628      	mov	r0, r5
 800ea20:	47b0      	blx	r6
 800ea22:	3001      	adds	r0, #1
 800ea24:	f43f ae7d 	beq.w	800e722 <_printf_float+0xae>
 800ea28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ea2c:	4659      	mov	r1, fp
 800ea2e:	4628      	mov	r0, r5
 800ea30:	47b0      	blx	r6
 800ea32:	3001      	adds	r0, #1
 800ea34:	f107 0701 	add.w	r7, r7, #1
 800ea38:	f43f ae73 	beq.w	800e722 <_printf_float+0xae>
 800ea3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ea40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ea42:	2200      	movs	r2, #0
 800ea44:	f103 38ff 	add.w	r8, r3, #4294967295
 800ea48:	2300      	movs	r3, #0
 800ea4a:	f7f1 ffe9 	bl	8000a20 <__aeabi_dcmpeq>
 800ea4e:	b9c0      	cbnz	r0, 800ea82 <_printf_float+0x40e>
 800ea50:	4643      	mov	r3, r8
 800ea52:	463a      	mov	r2, r7
 800ea54:	4659      	mov	r1, fp
 800ea56:	4628      	mov	r0, r5
 800ea58:	47b0      	blx	r6
 800ea5a:	3001      	adds	r0, #1
 800ea5c:	d10d      	bne.n	800ea7a <_printf_float+0x406>
 800ea5e:	e660      	b.n	800e722 <_printf_float+0xae>
 800ea60:	2301      	movs	r3, #1
 800ea62:	4642      	mov	r2, r8
 800ea64:	4659      	mov	r1, fp
 800ea66:	4628      	mov	r0, r5
 800ea68:	47b0      	blx	r6
 800ea6a:	3001      	adds	r0, #1
 800ea6c:	f43f ae59 	beq.w	800e722 <_printf_float+0xae>
 800ea70:	3701      	adds	r7, #1
 800ea72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ea74:	3b01      	subs	r3, #1
 800ea76:	42bb      	cmp	r3, r7
 800ea78:	dcf2      	bgt.n	800ea60 <_printf_float+0x3ec>
 800ea7a:	464b      	mov	r3, r9
 800ea7c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ea80:	e6e4      	b.n	800e84c <_printf_float+0x1d8>
 800ea82:	2700      	movs	r7, #0
 800ea84:	f104 081a 	add.w	r8, r4, #26
 800ea88:	e7f3      	b.n	800ea72 <_printf_float+0x3fe>
 800ea8a:	2301      	movs	r3, #1
 800ea8c:	e7e1      	b.n	800ea52 <_printf_float+0x3de>
 800ea8e:	2301      	movs	r3, #1
 800ea90:	4642      	mov	r2, r8
 800ea92:	4659      	mov	r1, fp
 800ea94:	4628      	mov	r0, r5
 800ea96:	47b0      	blx	r6
 800ea98:	3001      	adds	r0, #1
 800ea9a:	f43f ae42 	beq.w	800e722 <_printf_float+0xae>
 800ea9e:	3701      	adds	r7, #1
 800eaa0:	68e3      	ldr	r3, [r4, #12]
 800eaa2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800eaa4:	1a9b      	subs	r3, r3, r2
 800eaa6:	42bb      	cmp	r3, r7
 800eaa8:	dcf1      	bgt.n	800ea8e <_printf_float+0x41a>
 800eaaa:	e702      	b.n	800e8b2 <_printf_float+0x23e>
 800eaac:	2700      	movs	r7, #0
 800eaae:	f104 0819 	add.w	r8, r4, #25
 800eab2:	e7f5      	b.n	800eaa0 <_printf_float+0x42c>
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	f43f ae94 	beq.w	800e7e2 <_printf_float+0x16e>
 800eaba:	f04f 0c00 	mov.w	ip, #0
 800eabe:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800eac2:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800eac6:	6022      	str	r2, [r4, #0]
 800eac8:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800eacc:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800ead0:	9300      	str	r3, [sp, #0]
 800ead2:	463a      	mov	r2, r7
 800ead4:	464b      	mov	r3, r9
 800ead6:	4628      	mov	r0, r5
 800ead8:	f7ff fd3a 	bl	800e550 <__cvt>
 800eadc:	4607      	mov	r7, r0
 800eade:	e64f      	b.n	800e780 <_printf_float+0x10c>

0800eae0 <_printf_common>:
 800eae0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eae4:	4691      	mov	r9, r2
 800eae6:	461f      	mov	r7, r3
 800eae8:	688a      	ldr	r2, [r1, #8]
 800eaea:	690b      	ldr	r3, [r1, #16]
 800eaec:	4606      	mov	r6, r0
 800eaee:	4293      	cmp	r3, r2
 800eaf0:	bfb8      	it	lt
 800eaf2:	4613      	movlt	r3, r2
 800eaf4:	f8c9 3000 	str.w	r3, [r9]
 800eaf8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800eafc:	460c      	mov	r4, r1
 800eafe:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800eb02:	b112      	cbz	r2, 800eb0a <_printf_common+0x2a>
 800eb04:	3301      	adds	r3, #1
 800eb06:	f8c9 3000 	str.w	r3, [r9]
 800eb0a:	6823      	ldr	r3, [r4, #0]
 800eb0c:	0699      	lsls	r1, r3, #26
 800eb0e:	bf42      	ittt	mi
 800eb10:	f8d9 3000 	ldrmi.w	r3, [r9]
 800eb14:	3302      	addmi	r3, #2
 800eb16:	f8c9 3000 	strmi.w	r3, [r9]
 800eb1a:	6825      	ldr	r5, [r4, #0]
 800eb1c:	f015 0506 	ands.w	r5, r5, #6
 800eb20:	d107      	bne.n	800eb32 <_printf_common+0x52>
 800eb22:	f104 0a19 	add.w	sl, r4, #25
 800eb26:	68e3      	ldr	r3, [r4, #12]
 800eb28:	f8d9 2000 	ldr.w	r2, [r9]
 800eb2c:	1a9b      	subs	r3, r3, r2
 800eb2e:	42ab      	cmp	r3, r5
 800eb30:	dc29      	bgt.n	800eb86 <_printf_common+0xa6>
 800eb32:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800eb36:	6822      	ldr	r2, [r4, #0]
 800eb38:	3300      	adds	r3, #0
 800eb3a:	bf18      	it	ne
 800eb3c:	2301      	movne	r3, #1
 800eb3e:	0692      	lsls	r2, r2, #26
 800eb40:	d42e      	bmi.n	800eba0 <_printf_common+0xc0>
 800eb42:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800eb46:	4639      	mov	r1, r7
 800eb48:	4630      	mov	r0, r6
 800eb4a:	47c0      	blx	r8
 800eb4c:	3001      	adds	r0, #1
 800eb4e:	d021      	beq.n	800eb94 <_printf_common+0xb4>
 800eb50:	6823      	ldr	r3, [r4, #0]
 800eb52:	68e5      	ldr	r5, [r4, #12]
 800eb54:	f003 0306 	and.w	r3, r3, #6
 800eb58:	2b04      	cmp	r3, #4
 800eb5a:	bf18      	it	ne
 800eb5c:	2500      	movne	r5, #0
 800eb5e:	f8d9 2000 	ldr.w	r2, [r9]
 800eb62:	f04f 0900 	mov.w	r9, #0
 800eb66:	bf08      	it	eq
 800eb68:	1aad      	subeq	r5, r5, r2
 800eb6a:	68a3      	ldr	r3, [r4, #8]
 800eb6c:	6922      	ldr	r2, [r4, #16]
 800eb6e:	bf08      	it	eq
 800eb70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800eb74:	4293      	cmp	r3, r2
 800eb76:	bfc4      	itt	gt
 800eb78:	1a9b      	subgt	r3, r3, r2
 800eb7a:	18ed      	addgt	r5, r5, r3
 800eb7c:	341a      	adds	r4, #26
 800eb7e:	454d      	cmp	r5, r9
 800eb80:	d11a      	bne.n	800ebb8 <_printf_common+0xd8>
 800eb82:	2000      	movs	r0, #0
 800eb84:	e008      	b.n	800eb98 <_printf_common+0xb8>
 800eb86:	2301      	movs	r3, #1
 800eb88:	4652      	mov	r2, sl
 800eb8a:	4639      	mov	r1, r7
 800eb8c:	4630      	mov	r0, r6
 800eb8e:	47c0      	blx	r8
 800eb90:	3001      	adds	r0, #1
 800eb92:	d103      	bne.n	800eb9c <_printf_common+0xbc>
 800eb94:	f04f 30ff 	mov.w	r0, #4294967295
 800eb98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb9c:	3501      	adds	r5, #1
 800eb9e:	e7c2      	b.n	800eb26 <_printf_common+0x46>
 800eba0:	2030      	movs	r0, #48	; 0x30
 800eba2:	18e1      	adds	r1, r4, r3
 800eba4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800eba8:	1c5a      	adds	r2, r3, #1
 800ebaa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ebae:	4422      	add	r2, r4
 800ebb0:	3302      	adds	r3, #2
 800ebb2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ebb6:	e7c4      	b.n	800eb42 <_printf_common+0x62>
 800ebb8:	2301      	movs	r3, #1
 800ebba:	4622      	mov	r2, r4
 800ebbc:	4639      	mov	r1, r7
 800ebbe:	4630      	mov	r0, r6
 800ebc0:	47c0      	blx	r8
 800ebc2:	3001      	adds	r0, #1
 800ebc4:	d0e6      	beq.n	800eb94 <_printf_common+0xb4>
 800ebc6:	f109 0901 	add.w	r9, r9, #1
 800ebca:	e7d8      	b.n	800eb7e <_printf_common+0x9e>

0800ebcc <_printf_i>:
 800ebcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ebd0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800ebd4:	460c      	mov	r4, r1
 800ebd6:	7e09      	ldrb	r1, [r1, #24]
 800ebd8:	b085      	sub	sp, #20
 800ebda:	296e      	cmp	r1, #110	; 0x6e
 800ebdc:	4617      	mov	r7, r2
 800ebde:	4606      	mov	r6, r0
 800ebe0:	4698      	mov	r8, r3
 800ebe2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ebe4:	f000 80b3 	beq.w	800ed4e <_printf_i+0x182>
 800ebe8:	d822      	bhi.n	800ec30 <_printf_i+0x64>
 800ebea:	2963      	cmp	r1, #99	; 0x63
 800ebec:	d036      	beq.n	800ec5c <_printf_i+0x90>
 800ebee:	d80a      	bhi.n	800ec06 <_printf_i+0x3a>
 800ebf0:	2900      	cmp	r1, #0
 800ebf2:	f000 80b9 	beq.w	800ed68 <_printf_i+0x19c>
 800ebf6:	2958      	cmp	r1, #88	; 0x58
 800ebf8:	f000 8083 	beq.w	800ed02 <_printf_i+0x136>
 800ebfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ec00:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800ec04:	e032      	b.n	800ec6c <_printf_i+0xa0>
 800ec06:	2964      	cmp	r1, #100	; 0x64
 800ec08:	d001      	beq.n	800ec0e <_printf_i+0x42>
 800ec0a:	2969      	cmp	r1, #105	; 0x69
 800ec0c:	d1f6      	bne.n	800ebfc <_printf_i+0x30>
 800ec0e:	6820      	ldr	r0, [r4, #0]
 800ec10:	6813      	ldr	r3, [r2, #0]
 800ec12:	0605      	lsls	r5, r0, #24
 800ec14:	f103 0104 	add.w	r1, r3, #4
 800ec18:	d52a      	bpl.n	800ec70 <_printf_i+0xa4>
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	6011      	str	r1, [r2, #0]
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	da03      	bge.n	800ec2a <_printf_i+0x5e>
 800ec22:	222d      	movs	r2, #45	; 0x2d
 800ec24:	425b      	negs	r3, r3
 800ec26:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800ec2a:	486f      	ldr	r0, [pc, #444]	; (800ede8 <_printf_i+0x21c>)
 800ec2c:	220a      	movs	r2, #10
 800ec2e:	e039      	b.n	800eca4 <_printf_i+0xd8>
 800ec30:	2973      	cmp	r1, #115	; 0x73
 800ec32:	f000 809d 	beq.w	800ed70 <_printf_i+0x1a4>
 800ec36:	d808      	bhi.n	800ec4a <_printf_i+0x7e>
 800ec38:	296f      	cmp	r1, #111	; 0x6f
 800ec3a:	d020      	beq.n	800ec7e <_printf_i+0xb2>
 800ec3c:	2970      	cmp	r1, #112	; 0x70
 800ec3e:	d1dd      	bne.n	800ebfc <_printf_i+0x30>
 800ec40:	6823      	ldr	r3, [r4, #0]
 800ec42:	f043 0320 	orr.w	r3, r3, #32
 800ec46:	6023      	str	r3, [r4, #0]
 800ec48:	e003      	b.n	800ec52 <_printf_i+0x86>
 800ec4a:	2975      	cmp	r1, #117	; 0x75
 800ec4c:	d017      	beq.n	800ec7e <_printf_i+0xb2>
 800ec4e:	2978      	cmp	r1, #120	; 0x78
 800ec50:	d1d4      	bne.n	800ebfc <_printf_i+0x30>
 800ec52:	2378      	movs	r3, #120	; 0x78
 800ec54:	4865      	ldr	r0, [pc, #404]	; (800edec <_printf_i+0x220>)
 800ec56:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ec5a:	e055      	b.n	800ed08 <_printf_i+0x13c>
 800ec5c:	6813      	ldr	r3, [r2, #0]
 800ec5e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ec62:	1d19      	adds	r1, r3, #4
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	6011      	str	r1, [r2, #0]
 800ec68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ec6c:	2301      	movs	r3, #1
 800ec6e:	e08c      	b.n	800ed8a <_printf_i+0x1be>
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ec76:	6011      	str	r1, [r2, #0]
 800ec78:	bf18      	it	ne
 800ec7a:	b21b      	sxthne	r3, r3
 800ec7c:	e7cf      	b.n	800ec1e <_printf_i+0x52>
 800ec7e:	6813      	ldr	r3, [r2, #0]
 800ec80:	6825      	ldr	r5, [r4, #0]
 800ec82:	1d18      	adds	r0, r3, #4
 800ec84:	6010      	str	r0, [r2, #0]
 800ec86:	0628      	lsls	r0, r5, #24
 800ec88:	d501      	bpl.n	800ec8e <_printf_i+0xc2>
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	e002      	b.n	800ec94 <_printf_i+0xc8>
 800ec8e:	0668      	lsls	r0, r5, #25
 800ec90:	d5fb      	bpl.n	800ec8a <_printf_i+0xbe>
 800ec92:	881b      	ldrh	r3, [r3, #0]
 800ec94:	296f      	cmp	r1, #111	; 0x6f
 800ec96:	bf14      	ite	ne
 800ec98:	220a      	movne	r2, #10
 800ec9a:	2208      	moveq	r2, #8
 800ec9c:	4852      	ldr	r0, [pc, #328]	; (800ede8 <_printf_i+0x21c>)
 800ec9e:	2100      	movs	r1, #0
 800eca0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800eca4:	6865      	ldr	r5, [r4, #4]
 800eca6:	2d00      	cmp	r5, #0
 800eca8:	60a5      	str	r5, [r4, #8]
 800ecaa:	f2c0 8095 	blt.w	800edd8 <_printf_i+0x20c>
 800ecae:	6821      	ldr	r1, [r4, #0]
 800ecb0:	f021 0104 	bic.w	r1, r1, #4
 800ecb4:	6021      	str	r1, [r4, #0]
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d13d      	bne.n	800ed36 <_printf_i+0x16a>
 800ecba:	2d00      	cmp	r5, #0
 800ecbc:	f040 808e 	bne.w	800eddc <_printf_i+0x210>
 800ecc0:	4665      	mov	r5, ip
 800ecc2:	2a08      	cmp	r2, #8
 800ecc4:	d10b      	bne.n	800ecde <_printf_i+0x112>
 800ecc6:	6823      	ldr	r3, [r4, #0]
 800ecc8:	07db      	lsls	r3, r3, #31
 800ecca:	d508      	bpl.n	800ecde <_printf_i+0x112>
 800eccc:	6923      	ldr	r3, [r4, #16]
 800ecce:	6862      	ldr	r2, [r4, #4]
 800ecd0:	429a      	cmp	r2, r3
 800ecd2:	bfde      	ittt	le
 800ecd4:	2330      	movle	r3, #48	; 0x30
 800ecd6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ecda:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ecde:	ebac 0305 	sub.w	r3, ip, r5
 800ece2:	6123      	str	r3, [r4, #16]
 800ece4:	f8cd 8000 	str.w	r8, [sp]
 800ece8:	463b      	mov	r3, r7
 800ecea:	aa03      	add	r2, sp, #12
 800ecec:	4621      	mov	r1, r4
 800ecee:	4630      	mov	r0, r6
 800ecf0:	f7ff fef6 	bl	800eae0 <_printf_common>
 800ecf4:	3001      	adds	r0, #1
 800ecf6:	d14d      	bne.n	800ed94 <_printf_i+0x1c8>
 800ecf8:	f04f 30ff 	mov.w	r0, #4294967295
 800ecfc:	b005      	add	sp, #20
 800ecfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ed02:	4839      	ldr	r0, [pc, #228]	; (800ede8 <_printf_i+0x21c>)
 800ed04:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800ed08:	6813      	ldr	r3, [r2, #0]
 800ed0a:	6821      	ldr	r1, [r4, #0]
 800ed0c:	1d1d      	adds	r5, r3, #4
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	6015      	str	r5, [r2, #0]
 800ed12:	060a      	lsls	r2, r1, #24
 800ed14:	d50b      	bpl.n	800ed2e <_printf_i+0x162>
 800ed16:	07ca      	lsls	r2, r1, #31
 800ed18:	bf44      	itt	mi
 800ed1a:	f041 0120 	orrmi.w	r1, r1, #32
 800ed1e:	6021      	strmi	r1, [r4, #0]
 800ed20:	b91b      	cbnz	r3, 800ed2a <_printf_i+0x15e>
 800ed22:	6822      	ldr	r2, [r4, #0]
 800ed24:	f022 0220 	bic.w	r2, r2, #32
 800ed28:	6022      	str	r2, [r4, #0]
 800ed2a:	2210      	movs	r2, #16
 800ed2c:	e7b7      	b.n	800ec9e <_printf_i+0xd2>
 800ed2e:	064d      	lsls	r5, r1, #25
 800ed30:	bf48      	it	mi
 800ed32:	b29b      	uxthmi	r3, r3
 800ed34:	e7ef      	b.n	800ed16 <_printf_i+0x14a>
 800ed36:	4665      	mov	r5, ip
 800ed38:	fbb3 f1f2 	udiv	r1, r3, r2
 800ed3c:	fb02 3311 	mls	r3, r2, r1, r3
 800ed40:	5cc3      	ldrb	r3, [r0, r3]
 800ed42:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ed46:	460b      	mov	r3, r1
 800ed48:	2900      	cmp	r1, #0
 800ed4a:	d1f5      	bne.n	800ed38 <_printf_i+0x16c>
 800ed4c:	e7b9      	b.n	800ecc2 <_printf_i+0xf6>
 800ed4e:	6813      	ldr	r3, [r2, #0]
 800ed50:	6825      	ldr	r5, [r4, #0]
 800ed52:	1d18      	adds	r0, r3, #4
 800ed54:	6961      	ldr	r1, [r4, #20]
 800ed56:	6010      	str	r0, [r2, #0]
 800ed58:	0628      	lsls	r0, r5, #24
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	d501      	bpl.n	800ed62 <_printf_i+0x196>
 800ed5e:	6019      	str	r1, [r3, #0]
 800ed60:	e002      	b.n	800ed68 <_printf_i+0x19c>
 800ed62:	066a      	lsls	r2, r5, #25
 800ed64:	d5fb      	bpl.n	800ed5e <_printf_i+0x192>
 800ed66:	8019      	strh	r1, [r3, #0]
 800ed68:	2300      	movs	r3, #0
 800ed6a:	4665      	mov	r5, ip
 800ed6c:	6123      	str	r3, [r4, #16]
 800ed6e:	e7b9      	b.n	800ece4 <_printf_i+0x118>
 800ed70:	6813      	ldr	r3, [r2, #0]
 800ed72:	1d19      	adds	r1, r3, #4
 800ed74:	6011      	str	r1, [r2, #0]
 800ed76:	681d      	ldr	r5, [r3, #0]
 800ed78:	6862      	ldr	r2, [r4, #4]
 800ed7a:	2100      	movs	r1, #0
 800ed7c:	4628      	mov	r0, r5
 800ed7e:	f000 ff5f 	bl	800fc40 <memchr>
 800ed82:	b108      	cbz	r0, 800ed88 <_printf_i+0x1bc>
 800ed84:	1b40      	subs	r0, r0, r5
 800ed86:	6060      	str	r0, [r4, #4]
 800ed88:	6863      	ldr	r3, [r4, #4]
 800ed8a:	6123      	str	r3, [r4, #16]
 800ed8c:	2300      	movs	r3, #0
 800ed8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ed92:	e7a7      	b.n	800ece4 <_printf_i+0x118>
 800ed94:	6923      	ldr	r3, [r4, #16]
 800ed96:	462a      	mov	r2, r5
 800ed98:	4639      	mov	r1, r7
 800ed9a:	4630      	mov	r0, r6
 800ed9c:	47c0      	blx	r8
 800ed9e:	3001      	adds	r0, #1
 800eda0:	d0aa      	beq.n	800ecf8 <_printf_i+0x12c>
 800eda2:	6823      	ldr	r3, [r4, #0]
 800eda4:	079b      	lsls	r3, r3, #30
 800eda6:	d413      	bmi.n	800edd0 <_printf_i+0x204>
 800eda8:	68e0      	ldr	r0, [r4, #12]
 800edaa:	9b03      	ldr	r3, [sp, #12]
 800edac:	4298      	cmp	r0, r3
 800edae:	bfb8      	it	lt
 800edb0:	4618      	movlt	r0, r3
 800edb2:	e7a3      	b.n	800ecfc <_printf_i+0x130>
 800edb4:	2301      	movs	r3, #1
 800edb6:	464a      	mov	r2, r9
 800edb8:	4639      	mov	r1, r7
 800edba:	4630      	mov	r0, r6
 800edbc:	47c0      	blx	r8
 800edbe:	3001      	adds	r0, #1
 800edc0:	d09a      	beq.n	800ecf8 <_printf_i+0x12c>
 800edc2:	3501      	adds	r5, #1
 800edc4:	68e3      	ldr	r3, [r4, #12]
 800edc6:	9a03      	ldr	r2, [sp, #12]
 800edc8:	1a9b      	subs	r3, r3, r2
 800edca:	42ab      	cmp	r3, r5
 800edcc:	dcf2      	bgt.n	800edb4 <_printf_i+0x1e8>
 800edce:	e7eb      	b.n	800eda8 <_printf_i+0x1dc>
 800edd0:	2500      	movs	r5, #0
 800edd2:	f104 0919 	add.w	r9, r4, #25
 800edd6:	e7f5      	b.n	800edc4 <_printf_i+0x1f8>
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d1ac      	bne.n	800ed36 <_printf_i+0x16a>
 800eddc:	7803      	ldrb	r3, [r0, #0]
 800edde:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ede2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ede6:	e76c      	b.n	800ecc2 <_printf_i+0xf6>
 800ede8:	080107a2 	.word	0x080107a2
 800edec:	080107b3 	.word	0x080107b3

0800edf0 <_sbrk_r>:
 800edf0:	b538      	push	{r3, r4, r5, lr}
 800edf2:	2300      	movs	r3, #0
 800edf4:	4c05      	ldr	r4, [pc, #20]	; (800ee0c <_sbrk_r+0x1c>)
 800edf6:	4605      	mov	r5, r0
 800edf8:	4608      	mov	r0, r1
 800edfa:	6023      	str	r3, [r4, #0]
 800edfc:	f7f3 fc14 	bl	8002628 <_sbrk>
 800ee00:	1c43      	adds	r3, r0, #1
 800ee02:	d102      	bne.n	800ee0a <_sbrk_r+0x1a>
 800ee04:	6823      	ldr	r3, [r4, #0]
 800ee06:	b103      	cbz	r3, 800ee0a <_sbrk_r+0x1a>
 800ee08:	602b      	str	r3, [r5, #0]
 800ee0a:	bd38      	pop	{r3, r4, r5, pc}
 800ee0c:	20002050 	.word	0x20002050

0800ee10 <siprintf>:
 800ee10:	b40e      	push	{r1, r2, r3}
 800ee12:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ee16:	b500      	push	{lr}
 800ee18:	b09c      	sub	sp, #112	; 0x70
 800ee1a:	ab1d      	add	r3, sp, #116	; 0x74
 800ee1c:	9002      	str	r0, [sp, #8]
 800ee1e:	9006      	str	r0, [sp, #24]
 800ee20:	9107      	str	r1, [sp, #28]
 800ee22:	9104      	str	r1, [sp, #16]
 800ee24:	4808      	ldr	r0, [pc, #32]	; (800ee48 <siprintf+0x38>)
 800ee26:	4909      	ldr	r1, [pc, #36]	; (800ee4c <siprintf+0x3c>)
 800ee28:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee2c:	9105      	str	r1, [sp, #20]
 800ee2e:	6800      	ldr	r0, [r0, #0]
 800ee30:	a902      	add	r1, sp, #8
 800ee32:	9301      	str	r3, [sp, #4]
 800ee34:	f001 fa64 	bl	8010300 <_svfiprintf_r>
 800ee38:	2200      	movs	r2, #0
 800ee3a:	9b02      	ldr	r3, [sp, #8]
 800ee3c:	701a      	strb	r2, [r3, #0]
 800ee3e:	b01c      	add	sp, #112	; 0x70
 800ee40:	f85d eb04 	ldr.w	lr, [sp], #4
 800ee44:	b003      	add	sp, #12
 800ee46:	4770      	bx	lr
 800ee48:	2000026c 	.word	0x2000026c
 800ee4c:	ffff0208 	.word	0xffff0208

0800ee50 <_strtol_l.isra.0>:
 800ee50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee54:	4680      	mov	r8, r0
 800ee56:	4689      	mov	r9, r1
 800ee58:	4692      	mov	sl, r2
 800ee5a:	461e      	mov	r6, r3
 800ee5c:	460f      	mov	r7, r1
 800ee5e:	463d      	mov	r5, r7
 800ee60:	9808      	ldr	r0, [sp, #32]
 800ee62:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ee66:	f000 fec7 	bl	800fbf8 <__locale_ctype_ptr_l>
 800ee6a:	4420      	add	r0, r4
 800ee6c:	7843      	ldrb	r3, [r0, #1]
 800ee6e:	f013 0308 	ands.w	r3, r3, #8
 800ee72:	d132      	bne.n	800eeda <_strtol_l.isra.0+0x8a>
 800ee74:	2c2d      	cmp	r4, #45	; 0x2d
 800ee76:	d132      	bne.n	800eede <_strtol_l.isra.0+0x8e>
 800ee78:	2201      	movs	r2, #1
 800ee7a:	787c      	ldrb	r4, [r7, #1]
 800ee7c:	1cbd      	adds	r5, r7, #2
 800ee7e:	2e00      	cmp	r6, #0
 800ee80:	d05d      	beq.n	800ef3e <_strtol_l.isra.0+0xee>
 800ee82:	2e10      	cmp	r6, #16
 800ee84:	d109      	bne.n	800ee9a <_strtol_l.isra.0+0x4a>
 800ee86:	2c30      	cmp	r4, #48	; 0x30
 800ee88:	d107      	bne.n	800ee9a <_strtol_l.isra.0+0x4a>
 800ee8a:	782b      	ldrb	r3, [r5, #0]
 800ee8c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ee90:	2b58      	cmp	r3, #88	; 0x58
 800ee92:	d14f      	bne.n	800ef34 <_strtol_l.isra.0+0xe4>
 800ee94:	2610      	movs	r6, #16
 800ee96:	786c      	ldrb	r4, [r5, #1]
 800ee98:	3502      	adds	r5, #2
 800ee9a:	2a00      	cmp	r2, #0
 800ee9c:	bf14      	ite	ne
 800ee9e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800eea2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800eea6:	2700      	movs	r7, #0
 800eea8:	fbb1 fcf6 	udiv	ip, r1, r6
 800eeac:	4638      	mov	r0, r7
 800eeae:	fb06 1e1c 	mls	lr, r6, ip, r1
 800eeb2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800eeb6:	2b09      	cmp	r3, #9
 800eeb8:	d817      	bhi.n	800eeea <_strtol_l.isra.0+0x9a>
 800eeba:	461c      	mov	r4, r3
 800eebc:	42a6      	cmp	r6, r4
 800eebe:	dd23      	ble.n	800ef08 <_strtol_l.isra.0+0xb8>
 800eec0:	1c7b      	adds	r3, r7, #1
 800eec2:	d007      	beq.n	800eed4 <_strtol_l.isra.0+0x84>
 800eec4:	4584      	cmp	ip, r0
 800eec6:	d31c      	bcc.n	800ef02 <_strtol_l.isra.0+0xb2>
 800eec8:	d101      	bne.n	800eece <_strtol_l.isra.0+0x7e>
 800eeca:	45a6      	cmp	lr, r4
 800eecc:	db19      	blt.n	800ef02 <_strtol_l.isra.0+0xb2>
 800eece:	2701      	movs	r7, #1
 800eed0:	fb00 4006 	mla	r0, r0, r6, r4
 800eed4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eed8:	e7eb      	b.n	800eeb2 <_strtol_l.isra.0+0x62>
 800eeda:	462f      	mov	r7, r5
 800eedc:	e7bf      	b.n	800ee5e <_strtol_l.isra.0+0xe>
 800eede:	2c2b      	cmp	r4, #43	; 0x2b
 800eee0:	bf04      	itt	eq
 800eee2:	1cbd      	addeq	r5, r7, #2
 800eee4:	787c      	ldrbeq	r4, [r7, #1]
 800eee6:	461a      	mov	r2, r3
 800eee8:	e7c9      	b.n	800ee7e <_strtol_l.isra.0+0x2e>
 800eeea:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800eeee:	2b19      	cmp	r3, #25
 800eef0:	d801      	bhi.n	800eef6 <_strtol_l.isra.0+0xa6>
 800eef2:	3c37      	subs	r4, #55	; 0x37
 800eef4:	e7e2      	b.n	800eebc <_strtol_l.isra.0+0x6c>
 800eef6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800eefa:	2b19      	cmp	r3, #25
 800eefc:	d804      	bhi.n	800ef08 <_strtol_l.isra.0+0xb8>
 800eefe:	3c57      	subs	r4, #87	; 0x57
 800ef00:	e7dc      	b.n	800eebc <_strtol_l.isra.0+0x6c>
 800ef02:	f04f 37ff 	mov.w	r7, #4294967295
 800ef06:	e7e5      	b.n	800eed4 <_strtol_l.isra.0+0x84>
 800ef08:	1c7b      	adds	r3, r7, #1
 800ef0a:	d108      	bne.n	800ef1e <_strtol_l.isra.0+0xce>
 800ef0c:	2322      	movs	r3, #34	; 0x22
 800ef0e:	4608      	mov	r0, r1
 800ef10:	f8c8 3000 	str.w	r3, [r8]
 800ef14:	f1ba 0f00 	cmp.w	sl, #0
 800ef18:	d107      	bne.n	800ef2a <_strtol_l.isra.0+0xda>
 800ef1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef1e:	b102      	cbz	r2, 800ef22 <_strtol_l.isra.0+0xd2>
 800ef20:	4240      	negs	r0, r0
 800ef22:	f1ba 0f00 	cmp.w	sl, #0
 800ef26:	d0f8      	beq.n	800ef1a <_strtol_l.isra.0+0xca>
 800ef28:	b10f      	cbz	r7, 800ef2e <_strtol_l.isra.0+0xde>
 800ef2a:	f105 39ff 	add.w	r9, r5, #4294967295
 800ef2e:	f8ca 9000 	str.w	r9, [sl]
 800ef32:	e7f2      	b.n	800ef1a <_strtol_l.isra.0+0xca>
 800ef34:	2430      	movs	r4, #48	; 0x30
 800ef36:	2e00      	cmp	r6, #0
 800ef38:	d1af      	bne.n	800ee9a <_strtol_l.isra.0+0x4a>
 800ef3a:	2608      	movs	r6, #8
 800ef3c:	e7ad      	b.n	800ee9a <_strtol_l.isra.0+0x4a>
 800ef3e:	2c30      	cmp	r4, #48	; 0x30
 800ef40:	d0a3      	beq.n	800ee8a <_strtol_l.isra.0+0x3a>
 800ef42:	260a      	movs	r6, #10
 800ef44:	e7a9      	b.n	800ee9a <_strtol_l.isra.0+0x4a>
	...

0800ef48 <strtol>:
 800ef48:	4b08      	ldr	r3, [pc, #32]	; (800ef6c <strtol+0x24>)
 800ef4a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ef4c:	681c      	ldr	r4, [r3, #0]
 800ef4e:	4d08      	ldr	r5, [pc, #32]	; (800ef70 <strtol+0x28>)
 800ef50:	6a23      	ldr	r3, [r4, #32]
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	bf08      	it	eq
 800ef56:	462b      	moveq	r3, r5
 800ef58:	9300      	str	r3, [sp, #0]
 800ef5a:	4613      	mov	r3, r2
 800ef5c:	460a      	mov	r2, r1
 800ef5e:	4601      	mov	r1, r0
 800ef60:	4620      	mov	r0, r4
 800ef62:	f7ff ff75 	bl	800ee50 <_strtol_l.isra.0>
 800ef66:	b003      	add	sp, #12
 800ef68:	bd30      	pop	{r4, r5, pc}
 800ef6a:	bf00      	nop
 800ef6c:	2000026c 	.word	0x2000026c
 800ef70:	200002d0 	.word	0x200002d0

0800ef74 <quorem>:
 800ef74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef78:	6903      	ldr	r3, [r0, #16]
 800ef7a:	690c      	ldr	r4, [r1, #16]
 800ef7c:	4680      	mov	r8, r0
 800ef7e:	42a3      	cmp	r3, r4
 800ef80:	f2c0 8084 	blt.w	800f08c <quorem+0x118>
 800ef84:	3c01      	subs	r4, #1
 800ef86:	f101 0714 	add.w	r7, r1, #20
 800ef8a:	f100 0614 	add.w	r6, r0, #20
 800ef8e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ef92:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800ef96:	3501      	adds	r5, #1
 800ef98:	fbb0 f5f5 	udiv	r5, r0, r5
 800ef9c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800efa0:	eb06 030c 	add.w	r3, r6, ip
 800efa4:	eb07 090c 	add.w	r9, r7, ip
 800efa8:	9301      	str	r3, [sp, #4]
 800efaa:	b39d      	cbz	r5, 800f014 <quorem+0xa0>
 800efac:	f04f 0a00 	mov.w	sl, #0
 800efb0:	4638      	mov	r0, r7
 800efb2:	46b6      	mov	lr, r6
 800efb4:	46d3      	mov	fp, sl
 800efb6:	f850 2b04 	ldr.w	r2, [r0], #4
 800efba:	b293      	uxth	r3, r2
 800efbc:	fb05 a303 	mla	r3, r5, r3, sl
 800efc0:	0c12      	lsrs	r2, r2, #16
 800efc2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800efc6:	fb05 a202 	mla	r2, r5, r2, sl
 800efca:	b29b      	uxth	r3, r3
 800efcc:	ebab 0303 	sub.w	r3, fp, r3
 800efd0:	f8de b000 	ldr.w	fp, [lr]
 800efd4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800efd8:	fa1f fb8b 	uxth.w	fp, fp
 800efdc:	445b      	add	r3, fp
 800efde:	fa1f fb82 	uxth.w	fp, r2
 800efe2:	f8de 2000 	ldr.w	r2, [lr]
 800efe6:	4581      	cmp	r9, r0
 800efe8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800efec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800eff0:	b29b      	uxth	r3, r3
 800eff2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eff6:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800effa:	f84e 3b04 	str.w	r3, [lr], #4
 800effe:	d2da      	bcs.n	800efb6 <quorem+0x42>
 800f000:	f856 300c 	ldr.w	r3, [r6, ip]
 800f004:	b933      	cbnz	r3, 800f014 <quorem+0xa0>
 800f006:	9b01      	ldr	r3, [sp, #4]
 800f008:	3b04      	subs	r3, #4
 800f00a:	429e      	cmp	r6, r3
 800f00c:	461a      	mov	r2, r3
 800f00e:	d331      	bcc.n	800f074 <quorem+0x100>
 800f010:	f8c8 4010 	str.w	r4, [r8, #16]
 800f014:	4640      	mov	r0, r8
 800f016:	f001 f843 	bl	80100a0 <__mcmp>
 800f01a:	2800      	cmp	r0, #0
 800f01c:	db26      	blt.n	800f06c <quorem+0xf8>
 800f01e:	4630      	mov	r0, r6
 800f020:	f04f 0c00 	mov.w	ip, #0
 800f024:	3501      	adds	r5, #1
 800f026:	f857 1b04 	ldr.w	r1, [r7], #4
 800f02a:	f8d0 e000 	ldr.w	lr, [r0]
 800f02e:	b28b      	uxth	r3, r1
 800f030:	ebac 0303 	sub.w	r3, ip, r3
 800f034:	fa1f f28e 	uxth.w	r2, lr
 800f038:	4413      	add	r3, r2
 800f03a:	0c0a      	lsrs	r2, r1, #16
 800f03c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f040:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f044:	b29b      	uxth	r3, r3
 800f046:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f04a:	45b9      	cmp	r9, r7
 800f04c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f050:	f840 3b04 	str.w	r3, [r0], #4
 800f054:	d2e7      	bcs.n	800f026 <quorem+0xb2>
 800f056:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800f05a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800f05e:	b92a      	cbnz	r2, 800f06c <quorem+0xf8>
 800f060:	3b04      	subs	r3, #4
 800f062:	429e      	cmp	r6, r3
 800f064:	461a      	mov	r2, r3
 800f066:	d30b      	bcc.n	800f080 <quorem+0x10c>
 800f068:	f8c8 4010 	str.w	r4, [r8, #16]
 800f06c:	4628      	mov	r0, r5
 800f06e:	b003      	add	sp, #12
 800f070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f074:	6812      	ldr	r2, [r2, #0]
 800f076:	3b04      	subs	r3, #4
 800f078:	2a00      	cmp	r2, #0
 800f07a:	d1c9      	bne.n	800f010 <quorem+0x9c>
 800f07c:	3c01      	subs	r4, #1
 800f07e:	e7c4      	b.n	800f00a <quorem+0x96>
 800f080:	6812      	ldr	r2, [r2, #0]
 800f082:	3b04      	subs	r3, #4
 800f084:	2a00      	cmp	r2, #0
 800f086:	d1ef      	bne.n	800f068 <quorem+0xf4>
 800f088:	3c01      	subs	r4, #1
 800f08a:	e7ea      	b.n	800f062 <quorem+0xee>
 800f08c:	2000      	movs	r0, #0
 800f08e:	e7ee      	b.n	800f06e <quorem+0xfa>

0800f090 <_dtoa_r>:
 800f090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f094:	4616      	mov	r6, r2
 800f096:	461f      	mov	r7, r3
 800f098:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f09a:	b095      	sub	sp, #84	; 0x54
 800f09c:	4604      	mov	r4, r0
 800f09e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800f0a2:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800f0a6:	b93d      	cbnz	r5, 800f0b8 <_dtoa_r+0x28>
 800f0a8:	2010      	movs	r0, #16
 800f0aa:	f7ff f993 	bl	800e3d4 <malloc>
 800f0ae:	6260      	str	r0, [r4, #36]	; 0x24
 800f0b0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f0b4:	6005      	str	r5, [r0, #0]
 800f0b6:	60c5      	str	r5, [r0, #12]
 800f0b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f0ba:	6819      	ldr	r1, [r3, #0]
 800f0bc:	b151      	cbz	r1, 800f0d4 <_dtoa_r+0x44>
 800f0be:	685a      	ldr	r2, [r3, #4]
 800f0c0:	2301      	movs	r3, #1
 800f0c2:	4093      	lsls	r3, r2
 800f0c4:	604a      	str	r2, [r1, #4]
 800f0c6:	608b      	str	r3, [r1, #8]
 800f0c8:	4620      	mov	r0, r4
 800f0ca:	f000 fe08 	bl	800fcde <_Bfree>
 800f0ce:	2200      	movs	r2, #0
 800f0d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f0d2:	601a      	str	r2, [r3, #0]
 800f0d4:	1e3b      	subs	r3, r7, #0
 800f0d6:	bfaf      	iteee	ge
 800f0d8:	2300      	movge	r3, #0
 800f0da:	2201      	movlt	r2, #1
 800f0dc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f0e0:	9303      	strlt	r3, [sp, #12]
 800f0e2:	bfac      	ite	ge
 800f0e4:	f8c8 3000 	strge.w	r3, [r8]
 800f0e8:	f8c8 2000 	strlt.w	r2, [r8]
 800f0ec:	4bae      	ldr	r3, [pc, #696]	; (800f3a8 <_dtoa_r+0x318>)
 800f0ee:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800f0f2:	ea33 0308 	bics.w	r3, r3, r8
 800f0f6:	d11b      	bne.n	800f130 <_dtoa_r+0xa0>
 800f0f8:	f242 730f 	movw	r3, #9999	; 0x270f
 800f0fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f0fe:	6013      	str	r3, [r2, #0]
 800f100:	9b02      	ldr	r3, [sp, #8]
 800f102:	b923      	cbnz	r3, 800f10e <_dtoa_r+0x7e>
 800f104:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800f108:	2800      	cmp	r0, #0
 800f10a:	f000 8545 	beq.w	800fb98 <_dtoa_r+0xb08>
 800f10e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f110:	b953      	cbnz	r3, 800f128 <_dtoa_r+0x98>
 800f112:	4ba6      	ldr	r3, [pc, #664]	; (800f3ac <_dtoa_r+0x31c>)
 800f114:	e021      	b.n	800f15a <_dtoa_r+0xca>
 800f116:	4ba6      	ldr	r3, [pc, #664]	; (800f3b0 <_dtoa_r+0x320>)
 800f118:	9306      	str	r3, [sp, #24]
 800f11a:	3308      	adds	r3, #8
 800f11c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800f11e:	6013      	str	r3, [r2, #0]
 800f120:	9806      	ldr	r0, [sp, #24]
 800f122:	b015      	add	sp, #84	; 0x54
 800f124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f128:	4ba0      	ldr	r3, [pc, #640]	; (800f3ac <_dtoa_r+0x31c>)
 800f12a:	9306      	str	r3, [sp, #24]
 800f12c:	3303      	adds	r3, #3
 800f12e:	e7f5      	b.n	800f11c <_dtoa_r+0x8c>
 800f130:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f134:	2200      	movs	r2, #0
 800f136:	2300      	movs	r3, #0
 800f138:	4630      	mov	r0, r6
 800f13a:	4639      	mov	r1, r7
 800f13c:	f7f1 fc70 	bl	8000a20 <__aeabi_dcmpeq>
 800f140:	4682      	mov	sl, r0
 800f142:	b160      	cbz	r0, 800f15e <_dtoa_r+0xce>
 800f144:	2301      	movs	r3, #1
 800f146:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f148:	6013      	str	r3, [r2, #0]
 800f14a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	f000 8520 	beq.w	800fb92 <_dtoa_r+0xb02>
 800f152:	4b98      	ldr	r3, [pc, #608]	; (800f3b4 <_dtoa_r+0x324>)
 800f154:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800f156:	6013      	str	r3, [r2, #0]
 800f158:	3b01      	subs	r3, #1
 800f15a:	9306      	str	r3, [sp, #24]
 800f15c:	e7e0      	b.n	800f120 <_dtoa_r+0x90>
 800f15e:	ab12      	add	r3, sp, #72	; 0x48
 800f160:	9301      	str	r3, [sp, #4]
 800f162:	ab13      	add	r3, sp, #76	; 0x4c
 800f164:	9300      	str	r3, [sp, #0]
 800f166:	4632      	mov	r2, r6
 800f168:	463b      	mov	r3, r7
 800f16a:	4620      	mov	r0, r4
 800f16c:	f001 f810 	bl	8010190 <__d2b>
 800f170:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800f174:	4683      	mov	fp, r0
 800f176:	2d00      	cmp	r5, #0
 800f178:	d07d      	beq.n	800f276 <_dtoa_r+0x1e6>
 800f17a:	46b0      	mov	r8, r6
 800f17c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f180:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800f184:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 800f188:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f18c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 800f190:	2200      	movs	r2, #0
 800f192:	4b89      	ldr	r3, [pc, #548]	; (800f3b8 <_dtoa_r+0x328>)
 800f194:	4640      	mov	r0, r8
 800f196:	4649      	mov	r1, r9
 800f198:	f7f1 f822 	bl	80001e0 <__aeabi_dsub>
 800f19c:	a37c      	add	r3, pc, #496	; (adr r3, 800f390 <_dtoa_r+0x300>)
 800f19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1a2:	f7f1 f9d5 	bl	8000550 <__aeabi_dmul>
 800f1a6:	a37c      	add	r3, pc, #496	; (adr r3, 800f398 <_dtoa_r+0x308>)
 800f1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1ac:	f7f1 f81a 	bl	80001e4 <__adddf3>
 800f1b0:	4606      	mov	r6, r0
 800f1b2:	4628      	mov	r0, r5
 800f1b4:	460f      	mov	r7, r1
 800f1b6:	f7f1 f961 	bl	800047c <__aeabi_i2d>
 800f1ba:	a379      	add	r3, pc, #484	; (adr r3, 800f3a0 <_dtoa_r+0x310>)
 800f1bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1c0:	f7f1 f9c6 	bl	8000550 <__aeabi_dmul>
 800f1c4:	4602      	mov	r2, r0
 800f1c6:	460b      	mov	r3, r1
 800f1c8:	4630      	mov	r0, r6
 800f1ca:	4639      	mov	r1, r7
 800f1cc:	f7f1 f80a 	bl	80001e4 <__adddf3>
 800f1d0:	4606      	mov	r6, r0
 800f1d2:	460f      	mov	r7, r1
 800f1d4:	f7f1 fc6c 	bl	8000ab0 <__aeabi_d2iz>
 800f1d8:	2200      	movs	r2, #0
 800f1da:	4682      	mov	sl, r0
 800f1dc:	2300      	movs	r3, #0
 800f1de:	4630      	mov	r0, r6
 800f1e0:	4639      	mov	r1, r7
 800f1e2:	f7f1 fc27 	bl	8000a34 <__aeabi_dcmplt>
 800f1e6:	b148      	cbz	r0, 800f1fc <_dtoa_r+0x16c>
 800f1e8:	4650      	mov	r0, sl
 800f1ea:	f7f1 f947 	bl	800047c <__aeabi_i2d>
 800f1ee:	4632      	mov	r2, r6
 800f1f0:	463b      	mov	r3, r7
 800f1f2:	f7f1 fc15 	bl	8000a20 <__aeabi_dcmpeq>
 800f1f6:	b908      	cbnz	r0, 800f1fc <_dtoa_r+0x16c>
 800f1f8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f1fc:	f1ba 0f16 	cmp.w	sl, #22
 800f200:	d85a      	bhi.n	800f2b8 <_dtoa_r+0x228>
 800f202:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f206:	496d      	ldr	r1, [pc, #436]	; (800f3bc <_dtoa_r+0x32c>)
 800f208:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800f20c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f210:	f7f1 fc2e 	bl	8000a70 <__aeabi_dcmpgt>
 800f214:	2800      	cmp	r0, #0
 800f216:	d051      	beq.n	800f2bc <_dtoa_r+0x22c>
 800f218:	2300      	movs	r3, #0
 800f21a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f21e:	930d      	str	r3, [sp, #52]	; 0x34
 800f220:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f222:	1b5d      	subs	r5, r3, r5
 800f224:	1e6b      	subs	r3, r5, #1
 800f226:	9307      	str	r3, [sp, #28]
 800f228:	bf43      	ittte	mi
 800f22a:	2300      	movmi	r3, #0
 800f22c:	f1c5 0901 	rsbmi	r9, r5, #1
 800f230:	9307      	strmi	r3, [sp, #28]
 800f232:	f04f 0900 	movpl.w	r9, #0
 800f236:	f1ba 0f00 	cmp.w	sl, #0
 800f23a:	db41      	blt.n	800f2c0 <_dtoa_r+0x230>
 800f23c:	9b07      	ldr	r3, [sp, #28]
 800f23e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800f242:	4453      	add	r3, sl
 800f244:	9307      	str	r3, [sp, #28]
 800f246:	2300      	movs	r3, #0
 800f248:	9308      	str	r3, [sp, #32]
 800f24a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f24c:	2b09      	cmp	r3, #9
 800f24e:	f200 808f 	bhi.w	800f370 <_dtoa_r+0x2e0>
 800f252:	2b05      	cmp	r3, #5
 800f254:	bfc4      	itt	gt
 800f256:	3b04      	subgt	r3, #4
 800f258:	931e      	strgt	r3, [sp, #120]	; 0x78
 800f25a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f25c:	bfc8      	it	gt
 800f25e:	2500      	movgt	r5, #0
 800f260:	f1a3 0302 	sub.w	r3, r3, #2
 800f264:	bfd8      	it	le
 800f266:	2501      	movle	r5, #1
 800f268:	2b03      	cmp	r3, #3
 800f26a:	f200 808d 	bhi.w	800f388 <_dtoa_r+0x2f8>
 800f26e:	e8df f003 	tbb	[pc, r3]
 800f272:	7d7b      	.short	0x7d7b
 800f274:	6f2f      	.short	0x6f2f
 800f276:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800f27a:	441d      	add	r5, r3
 800f27c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800f280:	2820      	cmp	r0, #32
 800f282:	dd13      	ble.n	800f2ac <_dtoa_r+0x21c>
 800f284:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800f288:	9b02      	ldr	r3, [sp, #8]
 800f28a:	fa08 f800 	lsl.w	r8, r8, r0
 800f28e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800f292:	fa23 f000 	lsr.w	r0, r3, r0
 800f296:	ea48 0000 	orr.w	r0, r8, r0
 800f29a:	f7f1 f8df 	bl	800045c <__aeabi_ui2d>
 800f29e:	2301      	movs	r3, #1
 800f2a0:	4680      	mov	r8, r0
 800f2a2:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800f2a6:	3d01      	subs	r5, #1
 800f2a8:	9310      	str	r3, [sp, #64]	; 0x40
 800f2aa:	e771      	b.n	800f190 <_dtoa_r+0x100>
 800f2ac:	9b02      	ldr	r3, [sp, #8]
 800f2ae:	f1c0 0020 	rsb	r0, r0, #32
 800f2b2:	fa03 f000 	lsl.w	r0, r3, r0
 800f2b6:	e7f0      	b.n	800f29a <_dtoa_r+0x20a>
 800f2b8:	2301      	movs	r3, #1
 800f2ba:	e7b0      	b.n	800f21e <_dtoa_r+0x18e>
 800f2bc:	900d      	str	r0, [sp, #52]	; 0x34
 800f2be:	e7af      	b.n	800f220 <_dtoa_r+0x190>
 800f2c0:	f1ca 0300 	rsb	r3, sl, #0
 800f2c4:	9308      	str	r3, [sp, #32]
 800f2c6:	2300      	movs	r3, #0
 800f2c8:	eba9 090a 	sub.w	r9, r9, sl
 800f2cc:	930c      	str	r3, [sp, #48]	; 0x30
 800f2ce:	e7bc      	b.n	800f24a <_dtoa_r+0x1ba>
 800f2d0:	2301      	movs	r3, #1
 800f2d2:	9309      	str	r3, [sp, #36]	; 0x24
 800f2d4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	dd74      	ble.n	800f3c4 <_dtoa_r+0x334>
 800f2da:	4698      	mov	r8, r3
 800f2dc:	9304      	str	r3, [sp, #16]
 800f2de:	2200      	movs	r2, #0
 800f2e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f2e2:	6072      	str	r2, [r6, #4]
 800f2e4:	2204      	movs	r2, #4
 800f2e6:	f102 0014 	add.w	r0, r2, #20
 800f2ea:	4298      	cmp	r0, r3
 800f2ec:	6871      	ldr	r1, [r6, #4]
 800f2ee:	d96e      	bls.n	800f3ce <_dtoa_r+0x33e>
 800f2f0:	4620      	mov	r0, r4
 800f2f2:	f000 fcc0 	bl	800fc76 <_Balloc>
 800f2f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f2f8:	6030      	str	r0, [r6, #0]
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	f1b8 0f0e 	cmp.w	r8, #14
 800f300:	9306      	str	r3, [sp, #24]
 800f302:	f200 80ed 	bhi.w	800f4e0 <_dtoa_r+0x450>
 800f306:	2d00      	cmp	r5, #0
 800f308:	f000 80ea 	beq.w	800f4e0 <_dtoa_r+0x450>
 800f30c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f310:	f1ba 0f00 	cmp.w	sl, #0
 800f314:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800f318:	dd77      	ble.n	800f40a <_dtoa_r+0x37a>
 800f31a:	4a28      	ldr	r2, [pc, #160]	; (800f3bc <_dtoa_r+0x32c>)
 800f31c:	f00a 030f 	and.w	r3, sl, #15
 800f320:	ea4f 162a 	mov.w	r6, sl, asr #4
 800f324:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f328:	06f0      	lsls	r0, r6, #27
 800f32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f32e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f332:	d568      	bpl.n	800f406 <_dtoa_r+0x376>
 800f334:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f338:	4b21      	ldr	r3, [pc, #132]	; (800f3c0 <_dtoa_r+0x330>)
 800f33a:	2503      	movs	r5, #3
 800f33c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f340:	f7f1 fa30 	bl	80007a4 <__aeabi_ddiv>
 800f344:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f348:	f006 060f 	and.w	r6, r6, #15
 800f34c:	4f1c      	ldr	r7, [pc, #112]	; (800f3c0 <_dtoa_r+0x330>)
 800f34e:	e04f      	b.n	800f3f0 <_dtoa_r+0x360>
 800f350:	2301      	movs	r3, #1
 800f352:	9309      	str	r3, [sp, #36]	; 0x24
 800f354:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f356:	4453      	add	r3, sl
 800f358:	f103 0801 	add.w	r8, r3, #1
 800f35c:	9304      	str	r3, [sp, #16]
 800f35e:	4643      	mov	r3, r8
 800f360:	2b01      	cmp	r3, #1
 800f362:	bfb8      	it	lt
 800f364:	2301      	movlt	r3, #1
 800f366:	e7ba      	b.n	800f2de <_dtoa_r+0x24e>
 800f368:	2300      	movs	r3, #0
 800f36a:	e7b2      	b.n	800f2d2 <_dtoa_r+0x242>
 800f36c:	2300      	movs	r3, #0
 800f36e:	e7f0      	b.n	800f352 <_dtoa_r+0x2c2>
 800f370:	2501      	movs	r5, #1
 800f372:	2300      	movs	r3, #0
 800f374:	9509      	str	r5, [sp, #36]	; 0x24
 800f376:	931e      	str	r3, [sp, #120]	; 0x78
 800f378:	f04f 33ff 	mov.w	r3, #4294967295
 800f37c:	2200      	movs	r2, #0
 800f37e:	9304      	str	r3, [sp, #16]
 800f380:	4698      	mov	r8, r3
 800f382:	2312      	movs	r3, #18
 800f384:	921f      	str	r2, [sp, #124]	; 0x7c
 800f386:	e7aa      	b.n	800f2de <_dtoa_r+0x24e>
 800f388:	2301      	movs	r3, #1
 800f38a:	9309      	str	r3, [sp, #36]	; 0x24
 800f38c:	e7f4      	b.n	800f378 <_dtoa_r+0x2e8>
 800f38e:	bf00      	nop
 800f390:	636f4361 	.word	0x636f4361
 800f394:	3fd287a7 	.word	0x3fd287a7
 800f398:	8b60c8b3 	.word	0x8b60c8b3
 800f39c:	3fc68a28 	.word	0x3fc68a28
 800f3a0:	509f79fb 	.word	0x509f79fb
 800f3a4:	3fd34413 	.word	0x3fd34413
 800f3a8:	7ff00000 	.word	0x7ff00000
 800f3ac:	080107cd 	.word	0x080107cd
 800f3b0:	080107c4 	.word	0x080107c4
 800f3b4:	080107a1 	.word	0x080107a1
 800f3b8:	3ff80000 	.word	0x3ff80000
 800f3bc:	08010808 	.word	0x08010808
 800f3c0:	080107e0 	.word	0x080107e0
 800f3c4:	2301      	movs	r3, #1
 800f3c6:	9304      	str	r3, [sp, #16]
 800f3c8:	4698      	mov	r8, r3
 800f3ca:	461a      	mov	r2, r3
 800f3cc:	e7da      	b.n	800f384 <_dtoa_r+0x2f4>
 800f3ce:	3101      	adds	r1, #1
 800f3d0:	6071      	str	r1, [r6, #4]
 800f3d2:	0052      	lsls	r2, r2, #1
 800f3d4:	e787      	b.n	800f2e6 <_dtoa_r+0x256>
 800f3d6:	07f1      	lsls	r1, r6, #31
 800f3d8:	d508      	bpl.n	800f3ec <_dtoa_r+0x35c>
 800f3da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f3de:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f3e2:	f7f1 f8b5 	bl	8000550 <__aeabi_dmul>
 800f3e6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f3ea:	3501      	adds	r5, #1
 800f3ec:	1076      	asrs	r6, r6, #1
 800f3ee:	3708      	adds	r7, #8
 800f3f0:	2e00      	cmp	r6, #0
 800f3f2:	d1f0      	bne.n	800f3d6 <_dtoa_r+0x346>
 800f3f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f3f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f3fc:	f7f1 f9d2 	bl	80007a4 <__aeabi_ddiv>
 800f400:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f404:	e01b      	b.n	800f43e <_dtoa_r+0x3ae>
 800f406:	2502      	movs	r5, #2
 800f408:	e7a0      	b.n	800f34c <_dtoa_r+0x2bc>
 800f40a:	f000 80a4 	beq.w	800f556 <_dtoa_r+0x4c6>
 800f40e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f412:	f1ca 0600 	rsb	r6, sl, #0
 800f416:	4ba0      	ldr	r3, [pc, #640]	; (800f698 <_dtoa_r+0x608>)
 800f418:	f006 020f 	and.w	r2, r6, #15
 800f41c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f420:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f424:	f7f1 f894 	bl	8000550 <__aeabi_dmul>
 800f428:	2502      	movs	r5, #2
 800f42a:	2300      	movs	r3, #0
 800f42c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f430:	4f9a      	ldr	r7, [pc, #616]	; (800f69c <_dtoa_r+0x60c>)
 800f432:	1136      	asrs	r6, r6, #4
 800f434:	2e00      	cmp	r6, #0
 800f436:	f040 8083 	bne.w	800f540 <_dtoa_r+0x4b0>
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d1e0      	bne.n	800f400 <_dtoa_r+0x370>
 800f43e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f440:	2b00      	cmp	r3, #0
 800f442:	f000 808a 	beq.w	800f55a <_dtoa_r+0x4ca>
 800f446:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f44a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f44e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f452:	2200      	movs	r2, #0
 800f454:	4b92      	ldr	r3, [pc, #584]	; (800f6a0 <_dtoa_r+0x610>)
 800f456:	f7f1 faed 	bl	8000a34 <__aeabi_dcmplt>
 800f45a:	2800      	cmp	r0, #0
 800f45c:	d07d      	beq.n	800f55a <_dtoa_r+0x4ca>
 800f45e:	f1b8 0f00 	cmp.w	r8, #0
 800f462:	d07a      	beq.n	800f55a <_dtoa_r+0x4ca>
 800f464:	9b04      	ldr	r3, [sp, #16]
 800f466:	2b00      	cmp	r3, #0
 800f468:	dd36      	ble.n	800f4d8 <_dtoa_r+0x448>
 800f46a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f46e:	2200      	movs	r2, #0
 800f470:	4b8c      	ldr	r3, [pc, #560]	; (800f6a4 <_dtoa_r+0x614>)
 800f472:	f7f1 f86d 	bl	8000550 <__aeabi_dmul>
 800f476:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f47a:	9e04      	ldr	r6, [sp, #16]
 800f47c:	f10a 37ff 	add.w	r7, sl, #4294967295
 800f480:	3501      	adds	r5, #1
 800f482:	4628      	mov	r0, r5
 800f484:	f7f0 fffa 	bl	800047c <__aeabi_i2d>
 800f488:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f48c:	f7f1 f860 	bl	8000550 <__aeabi_dmul>
 800f490:	2200      	movs	r2, #0
 800f492:	4b85      	ldr	r3, [pc, #532]	; (800f6a8 <_dtoa_r+0x618>)
 800f494:	f7f0 fea6 	bl	80001e4 <__adddf3>
 800f498:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800f49c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f4a0:	950b      	str	r5, [sp, #44]	; 0x2c
 800f4a2:	2e00      	cmp	r6, #0
 800f4a4:	d15c      	bne.n	800f560 <_dtoa_r+0x4d0>
 800f4a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f4aa:	2200      	movs	r2, #0
 800f4ac:	4b7f      	ldr	r3, [pc, #508]	; (800f6ac <_dtoa_r+0x61c>)
 800f4ae:	f7f0 fe97 	bl	80001e0 <__aeabi_dsub>
 800f4b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f4b4:	462b      	mov	r3, r5
 800f4b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f4ba:	f7f1 fad9 	bl	8000a70 <__aeabi_dcmpgt>
 800f4be:	2800      	cmp	r0, #0
 800f4c0:	f040 8281 	bne.w	800f9c6 <_dtoa_r+0x936>
 800f4c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f4c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f4ca:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800f4ce:	f7f1 fab1 	bl	8000a34 <__aeabi_dcmplt>
 800f4d2:	2800      	cmp	r0, #0
 800f4d4:	f040 8275 	bne.w	800f9c2 <_dtoa_r+0x932>
 800f4d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800f4dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f4e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	f2c0 814b 	blt.w	800f77e <_dtoa_r+0x6ee>
 800f4e8:	f1ba 0f0e 	cmp.w	sl, #14
 800f4ec:	f300 8147 	bgt.w	800f77e <_dtoa_r+0x6ee>
 800f4f0:	4b69      	ldr	r3, [pc, #420]	; (800f698 <_dtoa_r+0x608>)
 800f4f2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f4f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f4fe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f500:	2b00      	cmp	r3, #0
 800f502:	f280 80d7 	bge.w	800f6b4 <_dtoa_r+0x624>
 800f506:	f1b8 0f00 	cmp.w	r8, #0
 800f50a:	f300 80d3 	bgt.w	800f6b4 <_dtoa_r+0x624>
 800f50e:	f040 8257 	bne.w	800f9c0 <_dtoa_r+0x930>
 800f512:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f516:	2200      	movs	r2, #0
 800f518:	4b64      	ldr	r3, [pc, #400]	; (800f6ac <_dtoa_r+0x61c>)
 800f51a:	f7f1 f819 	bl	8000550 <__aeabi_dmul>
 800f51e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f522:	f7f1 fa9b 	bl	8000a5c <__aeabi_dcmpge>
 800f526:	4646      	mov	r6, r8
 800f528:	4647      	mov	r7, r8
 800f52a:	2800      	cmp	r0, #0
 800f52c:	f040 822d 	bne.w	800f98a <_dtoa_r+0x8fa>
 800f530:	9b06      	ldr	r3, [sp, #24]
 800f532:	9a06      	ldr	r2, [sp, #24]
 800f534:	1c5d      	adds	r5, r3, #1
 800f536:	2331      	movs	r3, #49	; 0x31
 800f538:	f10a 0a01 	add.w	sl, sl, #1
 800f53c:	7013      	strb	r3, [r2, #0]
 800f53e:	e228      	b.n	800f992 <_dtoa_r+0x902>
 800f540:	07f2      	lsls	r2, r6, #31
 800f542:	d505      	bpl.n	800f550 <_dtoa_r+0x4c0>
 800f544:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f548:	f7f1 f802 	bl	8000550 <__aeabi_dmul>
 800f54c:	2301      	movs	r3, #1
 800f54e:	3501      	adds	r5, #1
 800f550:	1076      	asrs	r6, r6, #1
 800f552:	3708      	adds	r7, #8
 800f554:	e76e      	b.n	800f434 <_dtoa_r+0x3a4>
 800f556:	2502      	movs	r5, #2
 800f558:	e771      	b.n	800f43e <_dtoa_r+0x3ae>
 800f55a:	4657      	mov	r7, sl
 800f55c:	4646      	mov	r6, r8
 800f55e:	e790      	b.n	800f482 <_dtoa_r+0x3f2>
 800f560:	4b4d      	ldr	r3, [pc, #308]	; (800f698 <_dtoa_r+0x608>)
 800f562:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f566:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800f56a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d048      	beq.n	800f602 <_dtoa_r+0x572>
 800f570:	4602      	mov	r2, r0
 800f572:	460b      	mov	r3, r1
 800f574:	2000      	movs	r0, #0
 800f576:	494e      	ldr	r1, [pc, #312]	; (800f6b0 <_dtoa_r+0x620>)
 800f578:	f7f1 f914 	bl	80007a4 <__aeabi_ddiv>
 800f57c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f580:	f7f0 fe2e 	bl	80001e0 <__aeabi_dsub>
 800f584:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f588:	9d06      	ldr	r5, [sp, #24]
 800f58a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f58e:	f7f1 fa8f 	bl	8000ab0 <__aeabi_d2iz>
 800f592:	9011      	str	r0, [sp, #68]	; 0x44
 800f594:	f7f0 ff72 	bl	800047c <__aeabi_i2d>
 800f598:	4602      	mov	r2, r0
 800f59a:	460b      	mov	r3, r1
 800f59c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f5a0:	f7f0 fe1e 	bl	80001e0 <__aeabi_dsub>
 800f5a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f5a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f5aa:	3330      	adds	r3, #48	; 0x30
 800f5ac:	f805 3b01 	strb.w	r3, [r5], #1
 800f5b0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f5b4:	f7f1 fa3e 	bl	8000a34 <__aeabi_dcmplt>
 800f5b8:	2800      	cmp	r0, #0
 800f5ba:	d163      	bne.n	800f684 <_dtoa_r+0x5f4>
 800f5bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f5c0:	2000      	movs	r0, #0
 800f5c2:	4937      	ldr	r1, [pc, #220]	; (800f6a0 <_dtoa_r+0x610>)
 800f5c4:	f7f0 fe0c 	bl	80001e0 <__aeabi_dsub>
 800f5c8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f5cc:	f7f1 fa32 	bl	8000a34 <__aeabi_dcmplt>
 800f5d0:	2800      	cmp	r0, #0
 800f5d2:	f040 80b5 	bne.w	800f740 <_dtoa_r+0x6b0>
 800f5d6:	9b06      	ldr	r3, [sp, #24]
 800f5d8:	1aeb      	subs	r3, r5, r3
 800f5da:	429e      	cmp	r6, r3
 800f5dc:	f77f af7c 	ble.w	800f4d8 <_dtoa_r+0x448>
 800f5e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f5e4:	2200      	movs	r2, #0
 800f5e6:	4b2f      	ldr	r3, [pc, #188]	; (800f6a4 <_dtoa_r+0x614>)
 800f5e8:	f7f0 ffb2 	bl	8000550 <__aeabi_dmul>
 800f5ec:	2200      	movs	r2, #0
 800f5ee:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f5f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f5f6:	4b2b      	ldr	r3, [pc, #172]	; (800f6a4 <_dtoa_r+0x614>)
 800f5f8:	f7f0 ffaa 	bl	8000550 <__aeabi_dmul>
 800f5fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f600:	e7c3      	b.n	800f58a <_dtoa_r+0x4fa>
 800f602:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f606:	f7f0 ffa3 	bl	8000550 <__aeabi_dmul>
 800f60a:	9b06      	ldr	r3, [sp, #24]
 800f60c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f610:	199d      	adds	r5, r3, r6
 800f612:	461e      	mov	r6, r3
 800f614:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f618:	f7f1 fa4a 	bl	8000ab0 <__aeabi_d2iz>
 800f61c:	9011      	str	r0, [sp, #68]	; 0x44
 800f61e:	f7f0 ff2d 	bl	800047c <__aeabi_i2d>
 800f622:	4602      	mov	r2, r0
 800f624:	460b      	mov	r3, r1
 800f626:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f62a:	f7f0 fdd9 	bl	80001e0 <__aeabi_dsub>
 800f62e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f630:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f634:	3330      	adds	r3, #48	; 0x30
 800f636:	f806 3b01 	strb.w	r3, [r6], #1
 800f63a:	42ae      	cmp	r6, r5
 800f63c:	f04f 0200 	mov.w	r2, #0
 800f640:	d124      	bne.n	800f68c <_dtoa_r+0x5fc>
 800f642:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f646:	4b1a      	ldr	r3, [pc, #104]	; (800f6b0 <_dtoa_r+0x620>)
 800f648:	f7f0 fdcc 	bl	80001e4 <__adddf3>
 800f64c:	4602      	mov	r2, r0
 800f64e:	460b      	mov	r3, r1
 800f650:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f654:	f7f1 fa0c 	bl	8000a70 <__aeabi_dcmpgt>
 800f658:	2800      	cmp	r0, #0
 800f65a:	d171      	bne.n	800f740 <_dtoa_r+0x6b0>
 800f65c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f660:	2000      	movs	r0, #0
 800f662:	4913      	ldr	r1, [pc, #76]	; (800f6b0 <_dtoa_r+0x620>)
 800f664:	f7f0 fdbc 	bl	80001e0 <__aeabi_dsub>
 800f668:	4602      	mov	r2, r0
 800f66a:	460b      	mov	r3, r1
 800f66c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f670:	f7f1 f9e0 	bl	8000a34 <__aeabi_dcmplt>
 800f674:	2800      	cmp	r0, #0
 800f676:	f43f af2f 	beq.w	800f4d8 <_dtoa_r+0x448>
 800f67a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f67e:	1e6a      	subs	r2, r5, #1
 800f680:	2b30      	cmp	r3, #48	; 0x30
 800f682:	d001      	beq.n	800f688 <_dtoa_r+0x5f8>
 800f684:	46ba      	mov	sl, r7
 800f686:	e04a      	b.n	800f71e <_dtoa_r+0x68e>
 800f688:	4615      	mov	r5, r2
 800f68a:	e7f6      	b.n	800f67a <_dtoa_r+0x5ea>
 800f68c:	4b05      	ldr	r3, [pc, #20]	; (800f6a4 <_dtoa_r+0x614>)
 800f68e:	f7f0 ff5f 	bl	8000550 <__aeabi_dmul>
 800f692:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f696:	e7bd      	b.n	800f614 <_dtoa_r+0x584>
 800f698:	08010808 	.word	0x08010808
 800f69c:	080107e0 	.word	0x080107e0
 800f6a0:	3ff00000 	.word	0x3ff00000
 800f6a4:	40240000 	.word	0x40240000
 800f6a8:	401c0000 	.word	0x401c0000
 800f6ac:	40140000 	.word	0x40140000
 800f6b0:	3fe00000 	.word	0x3fe00000
 800f6b4:	9d06      	ldr	r5, [sp, #24]
 800f6b6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f6ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f6be:	4630      	mov	r0, r6
 800f6c0:	4639      	mov	r1, r7
 800f6c2:	f7f1 f86f 	bl	80007a4 <__aeabi_ddiv>
 800f6c6:	f7f1 f9f3 	bl	8000ab0 <__aeabi_d2iz>
 800f6ca:	4681      	mov	r9, r0
 800f6cc:	f7f0 fed6 	bl	800047c <__aeabi_i2d>
 800f6d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f6d4:	f7f0 ff3c 	bl	8000550 <__aeabi_dmul>
 800f6d8:	4602      	mov	r2, r0
 800f6da:	460b      	mov	r3, r1
 800f6dc:	4630      	mov	r0, r6
 800f6de:	4639      	mov	r1, r7
 800f6e0:	f7f0 fd7e 	bl	80001e0 <__aeabi_dsub>
 800f6e4:	f109 0630 	add.w	r6, r9, #48	; 0x30
 800f6e8:	f805 6b01 	strb.w	r6, [r5], #1
 800f6ec:	9e06      	ldr	r6, [sp, #24]
 800f6ee:	4602      	mov	r2, r0
 800f6f0:	1bae      	subs	r6, r5, r6
 800f6f2:	45b0      	cmp	r8, r6
 800f6f4:	460b      	mov	r3, r1
 800f6f6:	d135      	bne.n	800f764 <_dtoa_r+0x6d4>
 800f6f8:	f7f0 fd74 	bl	80001e4 <__adddf3>
 800f6fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f700:	4606      	mov	r6, r0
 800f702:	460f      	mov	r7, r1
 800f704:	f7f1 f9b4 	bl	8000a70 <__aeabi_dcmpgt>
 800f708:	b9c8      	cbnz	r0, 800f73e <_dtoa_r+0x6ae>
 800f70a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f70e:	4630      	mov	r0, r6
 800f710:	4639      	mov	r1, r7
 800f712:	f7f1 f985 	bl	8000a20 <__aeabi_dcmpeq>
 800f716:	b110      	cbz	r0, 800f71e <_dtoa_r+0x68e>
 800f718:	f019 0f01 	tst.w	r9, #1
 800f71c:	d10f      	bne.n	800f73e <_dtoa_r+0x6ae>
 800f71e:	4659      	mov	r1, fp
 800f720:	4620      	mov	r0, r4
 800f722:	f000 fadc 	bl	800fcde <_Bfree>
 800f726:	2300      	movs	r3, #0
 800f728:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f72a:	702b      	strb	r3, [r5, #0]
 800f72c:	f10a 0301 	add.w	r3, sl, #1
 800f730:	6013      	str	r3, [r2, #0]
 800f732:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f734:	2b00      	cmp	r3, #0
 800f736:	f43f acf3 	beq.w	800f120 <_dtoa_r+0x90>
 800f73a:	601d      	str	r5, [r3, #0]
 800f73c:	e4f0      	b.n	800f120 <_dtoa_r+0x90>
 800f73e:	4657      	mov	r7, sl
 800f740:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f744:	1e6b      	subs	r3, r5, #1
 800f746:	2a39      	cmp	r2, #57	; 0x39
 800f748:	d106      	bne.n	800f758 <_dtoa_r+0x6c8>
 800f74a:	9a06      	ldr	r2, [sp, #24]
 800f74c:	429a      	cmp	r2, r3
 800f74e:	d107      	bne.n	800f760 <_dtoa_r+0x6d0>
 800f750:	2330      	movs	r3, #48	; 0x30
 800f752:	7013      	strb	r3, [r2, #0]
 800f754:	4613      	mov	r3, r2
 800f756:	3701      	adds	r7, #1
 800f758:	781a      	ldrb	r2, [r3, #0]
 800f75a:	3201      	adds	r2, #1
 800f75c:	701a      	strb	r2, [r3, #0]
 800f75e:	e791      	b.n	800f684 <_dtoa_r+0x5f4>
 800f760:	461d      	mov	r5, r3
 800f762:	e7ed      	b.n	800f740 <_dtoa_r+0x6b0>
 800f764:	2200      	movs	r2, #0
 800f766:	4b99      	ldr	r3, [pc, #612]	; (800f9cc <_dtoa_r+0x93c>)
 800f768:	f7f0 fef2 	bl	8000550 <__aeabi_dmul>
 800f76c:	2200      	movs	r2, #0
 800f76e:	2300      	movs	r3, #0
 800f770:	4606      	mov	r6, r0
 800f772:	460f      	mov	r7, r1
 800f774:	f7f1 f954 	bl	8000a20 <__aeabi_dcmpeq>
 800f778:	2800      	cmp	r0, #0
 800f77a:	d09e      	beq.n	800f6ba <_dtoa_r+0x62a>
 800f77c:	e7cf      	b.n	800f71e <_dtoa_r+0x68e>
 800f77e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f780:	2a00      	cmp	r2, #0
 800f782:	f000 8088 	beq.w	800f896 <_dtoa_r+0x806>
 800f786:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f788:	2a01      	cmp	r2, #1
 800f78a:	dc6d      	bgt.n	800f868 <_dtoa_r+0x7d8>
 800f78c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f78e:	2a00      	cmp	r2, #0
 800f790:	d066      	beq.n	800f860 <_dtoa_r+0x7d0>
 800f792:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f796:	464d      	mov	r5, r9
 800f798:	9e08      	ldr	r6, [sp, #32]
 800f79a:	9a07      	ldr	r2, [sp, #28]
 800f79c:	2101      	movs	r1, #1
 800f79e:	441a      	add	r2, r3
 800f7a0:	4620      	mov	r0, r4
 800f7a2:	4499      	add	r9, r3
 800f7a4:	9207      	str	r2, [sp, #28]
 800f7a6:	f000 fb3a 	bl	800fe1e <__i2b>
 800f7aa:	4607      	mov	r7, r0
 800f7ac:	2d00      	cmp	r5, #0
 800f7ae:	dd0b      	ble.n	800f7c8 <_dtoa_r+0x738>
 800f7b0:	9b07      	ldr	r3, [sp, #28]
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	dd08      	ble.n	800f7c8 <_dtoa_r+0x738>
 800f7b6:	42ab      	cmp	r3, r5
 800f7b8:	bfa8      	it	ge
 800f7ba:	462b      	movge	r3, r5
 800f7bc:	9a07      	ldr	r2, [sp, #28]
 800f7be:	eba9 0903 	sub.w	r9, r9, r3
 800f7c2:	1aed      	subs	r5, r5, r3
 800f7c4:	1ad3      	subs	r3, r2, r3
 800f7c6:	9307      	str	r3, [sp, #28]
 800f7c8:	9b08      	ldr	r3, [sp, #32]
 800f7ca:	b1eb      	cbz	r3, 800f808 <_dtoa_r+0x778>
 800f7cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d065      	beq.n	800f89e <_dtoa_r+0x80e>
 800f7d2:	b18e      	cbz	r6, 800f7f8 <_dtoa_r+0x768>
 800f7d4:	4639      	mov	r1, r7
 800f7d6:	4632      	mov	r2, r6
 800f7d8:	4620      	mov	r0, r4
 800f7da:	f000 fbbf 	bl	800ff5c <__pow5mult>
 800f7de:	465a      	mov	r2, fp
 800f7e0:	4601      	mov	r1, r0
 800f7e2:	4607      	mov	r7, r0
 800f7e4:	4620      	mov	r0, r4
 800f7e6:	f000 fb23 	bl	800fe30 <__multiply>
 800f7ea:	4659      	mov	r1, fp
 800f7ec:	900a      	str	r0, [sp, #40]	; 0x28
 800f7ee:	4620      	mov	r0, r4
 800f7f0:	f000 fa75 	bl	800fcde <_Bfree>
 800f7f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f7f6:	469b      	mov	fp, r3
 800f7f8:	9b08      	ldr	r3, [sp, #32]
 800f7fa:	1b9a      	subs	r2, r3, r6
 800f7fc:	d004      	beq.n	800f808 <_dtoa_r+0x778>
 800f7fe:	4659      	mov	r1, fp
 800f800:	4620      	mov	r0, r4
 800f802:	f000 fbab 	bl	800ff5c <__pow5mult>
 800f806:	4683      	mov	fp, r0
 800f808:	2101      	movs	r1, #1
 800f80a:	4620      	mov	r0, r4
 800f80c:	f000 fb07 	bl	800fe1e <__i2b>
 800f810:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f812:	4606      	mov	r6, r0
 800f814:	2b00      	cmp	r3, #0
 800f816:	f000 81c6 	beq.w	800fba6 <_dtoa_r+0xb16>
 800f81a:	461a      	mov	r2, r3
 800f81c:	4601      	mov	r1, r0
 800f81e:	4620      	mov	r0, r4
 800f820:	f000 fb9c 	bl	800ff5c <__pow5mult>
 800f824:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f826:	4606      	mov	r6, r0
 800f828:	2b01      	cmp	r3, #1
 800f82a:	dc3e      	bgt.n	800f8aa <_dtoa_r+0x81a>
 800f82c:	9b02      	ldr	r3, [sp, #8]
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d137      	bne.n	800f8a2 <_dtoa_r+0x812>
 800f832:	9b03      	ldr	r3, [sp, #12]
 800f834:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d134      	bne.n	800f8a6 <_dtoa_r+0x816>
 800f83c:	9b03      	ldr	r3, [sp, #12]
 800f83e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f842:	0d1b      	lsrs	r3, r3, #20
 800f844:	051b      	lsls	r3, r3, #20
 800f846:	b12b      	cbz	r3, 800f854 <_dtoa_r+0x7c4>
 800f848:	9b07      	ldr	r3, [sp, #28]
 800f84a:	f109 0901 	add.w	r9, r9, #1
 800f84e:	3301      	adds	r3, #1
 800f850:	9307      	str	r3, [sp, #28]
 800f852:	2301      	movs	r3, #1
 800f854:	9308      	str	r3, [sp, #32]
 800f856:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d128      	bne.n	800f8ae <_dtoa_r+0x81e>
 800f85c:	2001      	movs	r0, #1
 800f85e:	e02e      	b.n	800f8be <_dtoa_r+0x82e>
 800f860:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f862:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f866:	e796      	b.n	800f796 <_dtoa_r+0x706>
 800f868:	9b08      	ldr	r3, [sp, #32]
 800f86a:	f108 36ff 	add.w	r6, r8, #4294967295
 800f86e:	42b3      	cmp	r3, r6
 800f870:	bfb7      	itett	lt
 800f872:	9b08      	ldrlt	r3, [sp, #32]
 800f874:	1b9e      	subge	r6, r3, r6
 800f876:	1af2      	sublt	r2, r6, r3
 800f878:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800f87a:	bfbf      	itttt	lt
 800f87c:	9608      	strlt	r6, [sp, #32]
 800f87e:	189b      	addlt	r3, r3, r2
 800f880:	930c      	strlt	r3, [sp, #48]	; 0x30
 800f882:	2600      	movlt	r6, #0
 800f884:	f1b8 0f00 	cmp.w	r8, #0
 800f888:	bfb9      	ittee	lt
 800f88a:	eba9 0508 	sublt.w	r5, r9, r8
 800f88e:	2300      	movlt	r3, #0
 800f890:	464d      	movge	r5, r9
 800f892:	4643      	movge	r3, r8
 800f894:	e781      	b.n	800f79a <_dtoa_r+0x70a>
 800f896:	9e08      	ldr	r6, [sp, #32]
 800f898:	464d      	mov	r5, r9
 800f89a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800f89c:	e786      	b.n	800f7ac <_dtoa_r+0x71c>
 800f89e:	9a08      	ldr	r2, [sp, #32]
 800f8a0:	e7ad      	b.n	800f7fe <_dtoa_r+0x76e>
 800f8a2:	2300      	movs	r3, #0
 800f8a4:	e7d6      	b.n	800f854 <_dtoa_r+0x7c4>
 800f8a6:	9b02      	ldr	r3, [sp, #8]
 800f8a8:	e7d4      	b.n	800f854 <_dtoa_r+0x7c4>
 800f8aa:	2300      	movs	r3, #0
 800f8ac:	9308      	str	r3, [sp, #32]
 800f8ae:	6933      	ldr	r3, [r6, #16]
 800f8b0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f8b4:	6918      	ldr	r0, [r3, #16]
 800f8b6:	f000 fa64 	bl	800fd82 <__hi0bits>
 800f8ba:	f1c0 0020 	rsb	r0, r0, #32
 800f8be:	9b07      	ldr	r3, [sp, #28]
 800f8c0:	4418      	add	r0, r3
 800f8c2:	f010 001f 	ands.w	r0, r0, #31
 800f8c6:	d047      	beq.n	800f958 <_dtoa_r+0x8c8>
 800f8c8:	f1c0 0320 	rsb	r3, r0, #32
 800f8cc:	2b04      	cmp	r3, #4
 800f8ce:	dd3b      	ble.n	800f948 <_dtoa_r+0x8b8>
 800f8d0:	9b07      	ldr	r3, [sp, #28]
 800f8d2:	f1c0 001c 	rsb	r0, r0, #28
 800f8d6:	4481      	add	r9, r0
 800f8d8:	4405      	add	r5, r0
 800f8da:	4403      	add	r3, r0
 800f8dc:	9307      	str	r3, [sp, #28]
 800f8de:	f1b9 0f00 	cmp.w	r9, #0
 800f8e2:	dd05      	ble.n	800f8f0 <_dtoa_r+0x860>
 800f8e4:	4659      	mov	r1, fp
 800f8e6:	464a      	mov	r2, r9
 800f8e8:	4620      	mov	r0, r4
 800f8ea:	f000 fb85 	bl	800fff8 <__lshift>
 800f8ee:	4683      	mov	fp, r0
 800f8f0:	9b07      	ldr	r3, [sp, #28]
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	dd05      	ble.n	800f902 <_dtoa_r+0x872>
 800f8f6:	4631      	mov	r1, r6
 800f8f8:	461a      	mov	r2, r3
 800f8fa:	4620      	mov	r0, r4
 800f8fc:	f000 fb7c 	bl	800fff8 <__lshift>
 800f900:	4606      	mov	r6, r0
 800f902:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f904:	b353      	cbz	r3, 800f95c <_dtoa_r+0x8cc>
 800f906:	4631      	mov	r1, r6
 800f908:	4658      	mov	r0, fp
 800f90a:	f000 fbc9 	bl	80100a0 <__mcmp>
 800f90e:	2800      	cmp	r0, #0
 800f910:	da24      	bge.n	800f95c <_dtoa_r+0x8cc>
 800f912:	2300      	movs	r3, #0
 800f914:	4659      	mov	r1, fp
 800f916:	220a      	movs	r2, #10
 800f918:	4620      	mov	r0, r4
 800f91a:	f000 f9f7 	bl	800fd0c <__multadd>
 800f91e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f920:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f924:	4683      	mov	fp, r0
 800f926:	2b00      	cmp	r3, #0
 800f928:	f000 8144 	beq.w	800fbb4 <_dtoa_r+0xb24>
 800f92c:	2300      	movs	r3, #0
 800f92e:	4639      	mov	r1, r7
 800f930:	220a      	movs	r2, #10
 800f932:	4620      	mov	r0, r4
 800f934:	f000 f9ea 	bl	800fd0c <__multadd>
 800f938:	9b04      	ldr	r3, [sp, #16]
 800f93a:	4607      	mov	r7, r0
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	dc4d      	bgt.n	800f9dc <_dtoa_r+0x94c>
 800f940:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f942:	2b02      	cmp	r3, #2
 800f944:	dd4a      	ble.n	800f9dc <_dtoa_r+0x94c>
 800f946:	e011      	b.n	800f96c <_dtoa_r+0x8dc>
 800f948:	d0c9      	beq.n	800f8de <_dtoa_r+0x84e>
 800f94a:	9a07      	ldr	r2, [sp, #28]
 800f94c:	331c      	adds	r3, #28
 800f94e:	441a      	add	r2, r3
 800f950:	4499      	add	r9, r3
 800f952:	441d      	add	r5, r3
 800f954:	4613      	mov	r3, r2
 800f956:	e7c1      	b.n	800f8dc <_dtoa_r+0x84c>
 800f958:	4603      	mov	r3, r0
 800f95a:	e7f6      	b.n	800f94a <_dtoa_r+0x8ba>
 800f95c:	f1b8 0f00 	cmp.w	r8, #0
 800f960:	dc36      	bgt.n	800f9d0 <_dtoa_r+0x940>
 800f962:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f964:	2b02      	cmp	r3, #2
 800f966:	dd33      	ble.n	800f9d0 <_dtoa_r+0x940>
 800f968:	f8cd 8010 	str.w	r8, [sp, #16]
 800f96c:	9b04      	ldr	r3, [sp, #16]
 800f96e:	b963      	cbnz	r3, 800f98a <_dtoa_r+0x8fa>
 800f970:	4631      	mov	r1, r6
 800f972:	2205      	movs	r2, #5
 800f974:	4620      	mov	r0, r4
 800f976:	f000 f9c9 	bl	800fd0c <__multadd>
 800f97a:	4601      	mov	r1, r0
 800f97c:	4606      	mov	r6, r0
 800f97e:	4658      	mov	r0, fp
 800f980:	f000 fb8e 	bl	80100a0 <__mcmp>
 800f984:	2800      	cmp	r0, #0
 800f986:	f73f add3 	bgt.w	800f530 <_dtoa_r+0x4a0>
 800f98a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f98c:	9d06      	ldr	r5, [sp, #24]
 800f98e:	ea6f 0a03 	mvn.w	sl, r3
 800f992:	f04f 0900 	mov.w	r9, #0
 800f996:	4631      	mov	r1, r6
 800f998:	4620      	mov	r0, r4
 800f99a:	f000 f9a0 	bl	800fcde <_Bfree>
 800f99e:	2f00      	cmp	r7, #0
 800f9a0:	f43f aebd 	beq.w	800f71e <_dtoa_r+0x68e>
 800f9a4:	f1b9 0f00 	cmp.w	r9, #0
 800f9a8:	d005      	beq.n	800f9b6 <_dtoa_r+0x926>
 800f9aa:	45b9      	cmp	r9, r7
 800f9ac:	d003      	beq.n	800f9b6 <_dtoa_r+0x926>
 800f9ae:	4649      	mov	r1, r9
 800f9b0:	4620      	mov	r0, r4
 800f9b2:	f000 f994 	bl	800fcde <_Bfree>
 800f9b6:	4639      	mov	r1, r7
 800f9b8:	4620      	mov	r0, r4
 800f9ba:	f000 f990 	bl	800fcde <_Bfree>
 800f9be:	e6ae      	b.n	800f71e <_dtoa_r+0x68e>
 800f9c0:	2600      	movs	r6, #0
 800f9c2:	4637      	mov	r7, r6
 800f9c4:	e7e1      	b.n	800f98a <_dtoa_r+0x8fa>
 800f9c6:	46ba      	mov	sl, r7
 800f9c8:	4637      	mov	r7, r6
 800f9ca:	e5b1      	b.n	800f530 <_dtoa_r+0x4a0>
 800f9cc:	40240000 	.word	0x40240000
 800f9d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f9d2:	f8cd 8010 	str.w	r8, [sp, #16]
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	f000 80f3 	beq.w	800fbc2 <_dtoa_r+0xb32>
 800f9dc:	2d00      	cmp	r5, #0
 800f9de:	dd05      	ble.n	800f9ec <_dtoa_r+0x95c>
 800f9e0:	4639      	mov	r1, r7
 800f9e2:	462a      	mov	r2, r5
 800f9e4:	4620      	mov	r0, r4
 800f9e6:	f000 fb07 	bl	800fff8 <__lshift>
 800f9ea:	4607      	mov	r7, r0
 800f9ec:	9b08      	ldr	r3, [sp, #32]
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	d04c      	beq.n	800fa8c <_dtoa_r+0x9fc>
 800f9f2:	6879      	ldr	r1, [r7, #4]
 800f9f4:	4620      	mov	r0, r4
 800f9f6:	f000 f93e 	bl	800fc76 <_Balloc>
 800f9fa:	4605      	mov	r5, r0
 800f9fc:	693a      	ldr	r2, [r7, #16]
 800f9fe:	f107 010c 	add.w	r1, r7, #12
 800fa02:	3202      	adds	r2, #2
 800fa04:	0092      	lsls	r2, r2, #2
 800fa06:	300c      	adds	r0, #12
 800fa08:	f000 f928 	bl	800fc5c <memcpy>
 800fa0c:	2201      	movs	r2, #1
 800fa0e:	4629      	mov	r1, r5
 800fa10:	4620      	mov	r0, r4
 800fa12:	f000 faf1 	bl	800fff8 <__lshift>
 800fa16:	46b9      	mov	r9, r7
 800fa18:	4607      	mov	r7, r0
 800fa1a:	9b06      	ldr	r3, [sp, #24]
 800fa1c:	9307      	str	r3, [sp, #28]
 800fa1e:	9b02      	ldr	r3, [sp, #8]
 800fa20:	f003 0301 	and.w	r3, r3, #1
 800fa24:	9308      	str	r3, [sp, #32]
 800fa26:	4631      	mov	r1, r6
 800fa28:	4658      	mov	r0, fp
 800fa2a:	f7ff faa3 	bl	800ef74 <quorem>
 800fa2e:	4649      	mov	r1, r9
 800fa30:	4605      	mov	r5, r0
 800fa32:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800fa36:	4658      	mov	r0, fp
 800fa38:	f000 fb32 	bl	80100a0 <__mcmp>
 800fa3c:	463a      	mov	r2, r7
 800fa3e:	9002      	str	r0, [sp, #8]
 800fa40:	4631      	mov	r1, r6
 800fa42:	4620      	mov	r0, r4
 800fa44:	f000 fb46 	bl	80100d4 <__mdiff>
 800fa48:	68c3      	ldr	r3, [r0, #12]
 800fa4a:	4602      	mov	r2, r0
 800fa4c:	bb03      	cbnz	r3, 800fa90 <_dtoa_r+0xa00>
 800fa4e:	4601      	mov	r1, r0
 800fa50:	9009      	str	r0, [sp, #36]	; 0x24
 800fa52:	4658      	mov	r0, fp
 800fa54:	f000 fb24 	bl	80100a0 <__mcmp>
 800fa58:	4603      	mov	r3, r0
 800fa5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fa5c:	4611      	mov	r1, r2
 800fa5e:	4620      	mov	r0, r4
 800fa60:	9309      	str	r3, [sp, #36]	; 0x24
 800fa62:	f000 f93c 	bl	800fcde <_Bfree>
 800fa66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa68:	b9a3      	cbnz	r3, 800fa94 <_dtoa_r+0xa04>
 800fa6a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800fa6c:	b992      	cbnz	r2, 800fa94 <_dtoa_r+0xa04>
 800fa6e:	9a08      	ldr	r2, [sp, #32]
 800fa70:	b982      	cbnz	r2, 800fa94 <_dtoa_r+0xa04>
 800fa72:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800fa76:	d029      	beq.n	800facc <_dtoa_r+0xa3c>
 800fa78:	9b02      	ldr	r3, [sp, #8]
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	dd01      	ble.n	800fa82 <_dtoa_r+0x9f2>
 800fa7e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800fa82:	9b07      	ldr	r3, [sp, #28]
 800fa84:	1c5d      	adds	r5, r3, #1
 800fa86:	f883 8000 	strb.w	r8, [r3]
 800fa8a:	e784      	b.n	800f996 <_dtoa_r+0x906>
 800fa8c:	4638      	mov	r0, r7
 800fa8e:	e7c2      	b.n	800fa16 <_dtoa_r+0x986>
 800fa90:	2301      	movs	r3, #1
 800fa92:	e7e3      	b.n	800fa5c <_dtoa_r+0x9cc>
 800fa94:	9a02      	ldr	r2, [sp, #8]
 800fa96:	2a00      	cmp	r2, #0
 800fa98:	db04      	blt.n	800faa4 <_dtoa_r+0xa14>
 800fa9a:	d123      	bne.n	800fae4 <_dtoa_r+0xa54>
 800fa9c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800fa9e:	bb0a      	cbnz	r2, 800fae4 <_dtoa_r+0xa54>
 800faa0:	9a08      	ldr	r2, [sp, #32]
 800faa2:	b9fa      	cbnz	r2, 800fae4 <_dtoa_r+0xa54>
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	ddec      	ble.n	800fa82 <_dtoa_r+0x9f2>
 800faa8:	4659      	mov	r1, fp
 800faaa:	2201      	movs	r2, #1
 800faac:	4620      	mov	r0, r4
 800faae:	f000 faa3 	bl	800fff8 <__lshift>
 800fab2:	4631      	mov	r1, r6
 800fab4:	4683      	mov	fp, r0
 800fab6:	f000 faf3 	bl	80100a0 <__mcmp>
 800faba:	2800      	cmp	r0, #0
 800fabc:	dc03      	bgt.n	800fac6 <_dtoa_r+0xa36>
 800fabe:	d1e0      	bne.n	800fa82 <_dtoa_r+0x9f2>
 800fac0:	f018 0f01 	tst.w	r8, #1
 800fac4:	d0dd      	beq.n	800fa82 <_dtoa_r+0x9f2>
 800fac6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800faca:	d1d8      	bne.n	800fa7e <_dtoa_r+0x9ee>
 800facc:	9b07      	ldr	r3, [sp, #28]
 800face:	9a07      	ldr	r2, [sp, #28]
 800fad0:	1c5d      	adds	r5, r3, #1
 800fad2:	2339      	movs	r3, #57	; 0x39
 800fad4:	7013      	strb	r3, [r2, #0]
 800fad6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fada:	1e6a      	subs	r2, r5, #1
 800fadc:	2b39      	cmp	r3, #57	; 0x39
 800fade:	d04d      	beq.n	800fb7c <_dtoa_r+0xaec>
 800fae0:	3301      	adds	r3, #1
 800fae2:	e052      	b.n	800fb8a <_dtoa_r+0xafa>
 800fae4:	9a07      	ldr	r2, [sp, #28]
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	f102 0501 	add.w	r5, r2, #1
 800faec:	dd06      	ble.n	800fafc <_dtoa_r+0xa6c>
 800faee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800faf2:	d0eb      	beq.n	800facc <_dtoa_r+0xa3c>
 800faf4:	f108 0801 	add.w	r8, r8, #1
 800faf8:	9b07      	ldr	r3, [sp, #28]
 800fafa:	e7c4      	b.n	800fa86 <_dtoa_r+0x9f6>
 800fafc:	9b06      	ldr	r3, [sp, #24]
 800fafe:	9a04      	ldr	r2, [sp, #16]
 800fb00:	1aeb      	subs	r3, r5, r3
 800fb02:	4293      	cmp	r3, r2
 800fb04:	f805 8c01 	strb.w	r8, [r5, #-1]
 800fb08:	d021      	beq.n	800fb4e <_dtoa_r+0xabe>
 800fb0a:	4659      	mov	r1, fp
 800fb0c:	2300      	movs	r3, #0
 800fb0e:	220a      	movs	r2, #10
 800fb10:	4620      	mov	r0, r4
 800fb12:	f000 f8fb 	bl	800fd0c <__multadd>
 800fb16:	45b9      	cmp	r9, r7
 800fb18:	4683      	mov	fp, r0
 800fb1a:	f04f 0300 	mov.w	r3, #0
 800fb1e:	f04f 020a 	mov.w	r2, #10
 800fb22:	4649      	mov	r1, r9
 800fb24:	4620      	mov	r0, r4
 800fb26:	d105      	bne.n	800fb34 <_dtoa_r+0xaa4>
 800fb28:	f000 f8f0 	bl	800fd0c <__multadd>
 800fb2c:	4681      	mov	r9, r0
 800fb2e:	4607      	mov	r7, r0
 800fb30:	9507      	str	r5, [sp, #28]
 800fb32:	e778      	b.n	800fa26 <_dtoa_r+0x996>
 800fb34:	f000 f8ea 	bl	800fd0c <__multadd>
 800fb38:	4639      	mov	r1, r7
 800fb3a:	4681      	mov	r9, r0
 800fb3c:	2300      	movs	r3, #0
 800fb3e:	220a      	movs	r2, #10
 800fb40:	4620      	mov	r0, r4
 800fb42:	f000 f8e3 	bl	800fd0c <__multadd>
 800fb46:	4607      	mov	r7, r0
 800fb48:	e7f2      	b.n	800fb30 <_dtoa_r+0xaa0>
 800fb4a:	f04f 0900 	mov.w	r9, #0
 800fb4e:	4659      	mov	r1, fp
 800fb50:	2201      	movs	r2, #1
 800fb52:	4620      	mov	r0, r4
 800fb54:	f000 fa50 	bl	800fff8 <__lshift>
 800fb58:	4631      	mov	r1, r6
 800fb5a:	4683      	mov	fp, r0
 800fb5c:	f000 faa0 	bl	80100a0 <__mcmp>
 800fb60:	2800      	cmp	r0, #0
 800fb62:	dcb8      	bgt.n	800fad6 <_dtoa_r+0xa46>
 800fb64:	d102      	bne.n	800fb6c <_dtoa_r+0xadc>
 800fb66:	f018 0f01 	tst.w	r8, #1
 800fb6a:	d1b4      	bne.n	800fad6 <_dtoa_r+0xa46>
 800fb6c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fb70:	1e6a      	subs	r2, r5, #1
 800fb72:	2b30      	cmp	r3, #48	; 0x30
 800fb74:	f47f af0f 	bne.w	800f996 <_dtoa_r+0x906>
 800fb78:	4615      	mov	r5, r2
 800fb7a:	e7f7      	b.n	800fb6c <_dtoa_r+0xadc>
 800fb7c:	9b06      	ldr	r3, [sp, #24]
 800fb7e:	4293      	cmp	r3, r2
 800fb80:	d105      	bne.n	800fb8e <_dtoa_r+0xafe>
 800fb82:	2331      	movs	r3, #49	; 0x31
 800fb84:	9a06      	ldr	r2, [sp, #24]
 800fb86:	f10a 0a01 	add.w	sl, sl, #1
 800fb8a:	7013      	strb	r3, [r2, #0]
 800fb8c:	e703      	b.n	800f996 <_dtoa_r+0x906>
 800fb8e:	4615      	mov	r5, r2
 800fb90:	e7a1      	b.n	800fad6 <_dtoa_r+0xa46>
 800fb92:	4b17      	ldr	r3, [pc, #92]	; (800fbf0 <_dtoa_r+0xb60>)
 800fb94:	f7ff bae1 	b.w	800f15a <_dtoa_r+0xca>
 800fb98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	f47f aabb 	bne.w	800f116 <_dtoa_r+0x86>
 800fba0:	4b14      	ldr	r3, [pc, #80]	; (800fbf4 <_dtoa_r+0xb64>)
 800fba2:	f7ff bada 	b.w	800f15a <_dtoa_r+0xca>
 800fba6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800fba8:	2b01      	cmp	r3, #1
 800fbaa:	f77f ae3f 	ble.w	800f82c <_dtoa_r+0x79c>
 800fbae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fbb0:	9308      	str	r3, [sp, #32]
 800fbb2:	e653      	b.n	800f85c <_dtoa_r+0x7cc>
 800fbb4:	9b04      	ldr	r3, [sp, #16]
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	dc03      	bgt.n	800fbc2 <_dtoa_r+0xb32>
 800fbba:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800fbbc:	2b02      	cmp	r3, #2
 800fbbe:	f73f aed5 	bgt.w	800f96c <_dtoa_r+0x8dc>
 800fbc2:	9d06      	ldr	r5, [sp, #24]
 800fbc4:	4631      	mov	r1, r6
 800fbc6:	4658      	mov	r0, fp
 800fbc8:	f7ff f9d4 	bl	800ef74 <quorem>
 800fbcc:	9b06      	ldr	r3, [sp, #24]
 800fbce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800fbd2:	f805 8b01 	strb.w	r8, [r5], #1
 800fbd6:	9a04      	ldr	r2, [sp, #16]
 800fbd8:	1aeb      	subs	r3, r5, r3
 800fbda:	429a      	cmp	r2, r3
 800fbdc:	ddb5      	ble.n	800fb4a <_dtoa_r+0xaba>
 800fbde:	4659      	mov	r1, fp
 800fbe0:	2300      	movs	r3, #0
 800fbe2:	220a      	movs	r2, #10
 800fbe4:	4620      	mov	r0, r4
 800fbe6:	f000 f891 	bl	800fd0c <__multadd>
 800fbea:	4683      	mov	fp, r0
 800fbec:	e7ea      	b.n	800fbc4 <_dtoa_r+0xb34>
 800fbee:	bf00      	nop
 800fbf0:	080107a0 	.word	0x080107a0
 800fbf4:	080107c4 	.word	0x080107c4

0800fbf8 <__locale_ctype_ptr_l>:
 800fbf8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800fbfc:	4770      	bx	lr
	...

0800fc00 <_localeconv_r>:
 800fc00:	4b04      	ldr	r3, [pc, #16]	; (800fc14 <_localeconv_r+0x14>)
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	6a18      	ldr	r0, [r3, #32]
 800fc06:	4b04      	ldr	r3, [pc, #16]	; (800fc18 <_localeconv_r+0x18>)
 800fc08:	2800      	cmp	r0, #0
 800fc0a:	bf08      	it	eq
 800fc0c:	4618      	moveq	r0, r3
 800fc0e:	30f0      	adds	r0, #240	; 0xf0
 800fc10:	4770      	bx	lr
 800fc12:	bf00      	nop
 800fc14:	2000026c 	.word	0x2000026c
 800fc18:	200002d0 	.word	0x200002d0

0800fc1c <__ascii_mbtowc>:
 800fc1c:	b082      	sub	sp, #8
 800fc1e:	b901      	cbnz	r1, 800fc22 <__ascii_mbtowc+0x6>
 800fc20:	a901      	add	r1, sp, #4
 800fc22:	b142      	cbz	r2, 800fc36 <__ascii_mbtowc+0x1a>
 800fc24:	b14b      	cbz	r3, 800fc3a <__ascii_mbtowc+0x1e>
 800fc26:	7813      	ldrb	r3, [r2, #0]
 800fc28:	600b      	str	r3, [r1, #0]
 800fc2a:	7812      	ldrb	r2, [r2, #0]
 800fc2c:	1c10      	adds	r0, r2, #0
 800fc2e:	bf18      	it	ne
 800fc30:	2001      	movne	r0, #1
 800fc32:	b002      	add	sp, #8
 800fc34:	4770      	bx	lr
 800fc36:	4610      	mov	r0, r2
 800fc38:	e7fb      	b.n	800fc32 <__ascii_mbtowc+0x16>
 800fc3a:	f06f 0001 	mvn.w	r0, #1
 800fc3e:	e7f8      	b.n	800fc32 <__ascii_mbtowc+0x16>

0800fc40 <memchr>:
 800fc40:	b510      	push	{r4, lr}
 800fc42:	b2c9      	uxtb	r1, r1
 800fc44:	4402      	add	r2, r0
 800fc46:	4290      	cmp	r0, r2
 800fc48:	4603      	mov	r3, r0
 800fc4a:	d101      	bne.n	800fc50 <memchr+0x10>
 800fc4c:	2300      	movs	r3, #0
 800fc4e:	e003      	b.n	800fc58 <memchr+0x18>
 800fc50:	781c      	ldrb	r4, [r3, #0]
 800fc52:	3001      	adds	r0, #1
 800fc54:	428c      	cmp	r4, r1
 800fc56:	d1f6      	bne.n	800fc46 <memchr+0x6>
 800fc58:	4618      	mov	r0, r3
 800fc5a:	bd10      	pop	{r4, pc}

0800fc5c <memcpy>:
 800fc5c:	b510      	push	{r4, lr}
 800fc5e:	1e43      	subs	r3, r0, #1
 800fc60:	440a      	add	r2, r1
 800fc62:	4291      	cmp	r1, r2
 800fc64:	d100      	bne.n	800fc68 <memcpy+0xc>
 800fc66:	bd10      	pop	{r4, pc}
 800fc68:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fc6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fc70:	e7f7      	b.n	800fc62 <memcpy+0x6>

0800fc72 <__malloc_lock>:
 800fc72:	4770      	bx	lr

0800fc74 <__malloc_unlock>:
 800fc74:	4770      	bx	lr

0800fc76 <_Balloc>:
 800fc76:	b570      	push	{r4, r5, r6, lr}
 800fc78:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fc7a:	4604      	mov	r4, r0
 800fc7c:	460e      	mov	r6, r1
 800fc7e:	b93d      	cbnz	r5, 800fc90 <_Balloc+0x1a>
 800fc80:	2010      	movs	r0, #16
 800fc82:	f7fe fba7 	bl	800e3d4 <malloc>
 800fc86:	6260      	str	r0, [r4, #36]	; 0x24
 800fc88:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fc8c:	6005      	str	r5, [r0, #0]
 800fc8e:	60c5      	str	r5, [r0, #12]
 800fc90:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800fc92:	68eb      	ldr	r3, [r5, #12]
 800fc94:	b183      	cbz	r3, 800fcb8 <_Balloc+0x42>
 800fc96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fc98:	68db      	ldr	r3, [r3, #12]
 800fc9a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800fc9e:	b9b8      	cbnz	r0, 800fcd0 <_Balloc+0x5a>
 800fca0:	2101      	movs	r1, #1
 800fca2:	fa01 f506 	lsl.w	r5, r1, r6
 800fca6:	1d6a      	adds	r2, r5, #5
 800fca8:	0092      	lsls	r2, r2, #2
 800fcaa:	4620      	mov	r0, r4
 800fcac:	f000 fabf 	bl	801022e <_calloc_r>
 800fcb0:	b160      	cbz	r0, 800fccc <_Balloc+0x56>
 800fcb2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800fcb6:	e00e      	b.n	800fcd6 <_Balloc+0x60>
 800fcb8:	2221      	movs	r2, #33	; 0x21
 800fcba:	2104      	movs	r1, #4
 800fcbc:	4620      	mov	r0, r4
 800fcbe:	f000 fab6 	bl	801022e <_calloc_r>
 800fcc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fcc4:	60e8      	str	r0, [r5, #12]
 800fcc6:	68db      	ldr	r3, [r3, #12]
 800fcc8:	2b00      	cmp	r3, #0
 800fcca:	d1e4      	bne.n	800fc96 <_Balloc+0x20>
 800fccc:	2000      	movs	r0, #0
 800fcce:	bd70      	pop	{r4, r5, r6, pc}
 800fcd0:	6802      	ldr	r2, [r0, #0]
 800fcd2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800fcd6:	2300      	movs	r3, #0
 800fcd8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fcdc:	e7f7      	b.n	800fcce <_Balloc+0x58>

0800fcde <_Bfree>:
 800fcde:	b570      	push	{r4, r5, r6, lr}
 800fce0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800fce2:	4606      	mov	r6, r0
 800fce4:	460d      	mov	r5, r1
 800fce6:	b93c      	cbnz	r4, 800fcf8 <_Bfree+0x1a>
 800fce8:	2010      	movs	r0, #16
 800fcea:	f7fe fb73 	bl	800e3d4 <malloc>
 800fcee:	6270      	str	r0, [r6, #36]	; 0x24
 800fcf0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fcf4:	6004      	str	r4, [r0, #0]
 800fcf6:	60c4      	str	r4, [r0, #12]
 800fcf8:	b13d      	cbz	r5, 800fd0a <_Bfree+0x2c>
 800fcfa:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800fcfc:	686a      	ldr	r2, [r5, #4]
 800fcfe:	68db      	ldr	r3, [r3, #12]
 800fd00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fd04:	6029      	str	r1, [r5, #0]
 800fd06:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800fd0a:	bd70      	pop	{r4, r5, r6, pc}

0800fd0c <__multadd>:
 800fd0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd10:	461f      	mov	r7, r3
 800fd12:	4606      	mov	r6, r0
 800fd14:	460c      	mov	r4, r1
 800fd16:	2300      	movs	r3, #0
 800fd18:	690d      	ldr	r5, [r1, #16]
 800fd1a:	f101 0c14 	add.w	ip, r1, #20
 800fd1e:	f8dc 0000 	ldr.w	r0, [ip]
 800fd22:	3301      	adds	r3, #1
 800fd24:	b281      	uxth	r1, r0
 800fd26:	fb02 7101 	mla	r1, r2, r1, r7
 800fd2a:	0c00      	lsrs	r0, r0, #16
 800fd2c:	0c0f      	lsrs	r7, r1, #16
 800fd2e:	fb02 7000 	mla	r0, r2, r0, r7
 800fd32:	b289      	uxth	r1, r1
 800fd34:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800fd38:	429d      	cmp	r5, r3
 800fd3a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800fd3e:	f84c 1b04 	str.w	r1, [ip], #4
 800fd42:	dcec      	bgt.n	800fd1e <__multadd+0x12>
 800fd44:	b1d7      	cbz	r7, 800fd7c <__multadd+0x70>
 800fd46:	68a3      	ldr	r3, [r4, #8]
 800fd48:	42ab      	cmp	r3, r5
 800fd4a:	dc12      	bgt.n	800fd72 <__multadd+0x66>
 800fd4c:	6861      	ldr	r1, [r4, #4]
 800fd4e:	4630      	mov	r0, r6
 800fd50:	3101      	adds	r1, #1
 800fd52:	f7ff ff90 	bl	800fc76 <_Balloc>
 800fd56:	4680      	mov	r8, r0
 800fd58:	6922      	ldr	r2, [r4, #16]
 800fd5a:	f104 010c 	add.w	r1, r4, #12
 800fd5e:	3202      	adds	r2, #2
 800fd60:	0092      	lsls	r2, r2, #2
 800fd62:	300c      	adds	r0, #12
 800fd64:	f7ff ff7a 	bl	800fc5c <memcpy>
 800fd68:	4621      	mov	r1, r4
 800fd6a:	4630      	mov	r0, r6
 800fd6c:	f7ff ffb7 	bl	800fcde <_Bfree>
 800fd70:	4644      	mov	r4, r8
 800fd72:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fd76:	3501      	adds	r5, #1
 800fd78:	615f      	str	r7, [r3, #20]
 800fd7a:	6125      	str	r5, [r4, #16]
 800fd7c:	4620      	mov	r0, r4
 800fd7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800fd82 <__hi0bits>:
 800fd82:	0c02      	lsrs	r2, r0, #16
 800fd84:	0412      	lsls	r2, r2, #16
 800fd86:	4603      	mov	r3, r0
 800fd88:	b9b2      	cbnz	r2, 800fdb8 <__hi0bits+0x36>
 800fd8a:	0403      	lsls	r3, r0, #16
 800fd8c:	2010      	movs	r0, #16
 800fd8e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800fd92:	bf04      	itt	eq
 800fd94:	021b      	lsleq	r3, r3, #8
 800fd96:	3008      	addeq	r0, #8
 800fd98:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800fd9c:	bf04      	itt	eq
 800fd9e:	011b      	lsleq	r3, r3, #4
 800fda0:	3004      	addeq	r0, #4
 800fda2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800fda6:	bf04      	itt	eq
 800fda8:	009b      	lsleq	r3, r3, #2
 800fdaa:	3002      	addeq	r0, #2
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	db06      	blt.n	800fdbe <__hi0bits+0x3c>
 800fdb0:	005b      	lsls	r3, r3, #1
 800fdb2:	d503      	bpl.n	800fdbc <__hi0bits+0x3a>
 800fdb4:	3001      	adds	r0, #1
 800fdb6:	4770      	bx	lr
 800fdb8:	2000      	movs	r0, #0
 800fdba:	e7e8      	b.n	800fd8e <__hi0bits+0xc>
 800fdbc:	2020      	movs	r0, #32
 800fdbe:	4770      	bx	lr

0800fdc0 <__lo0bits>:
 800fdc0:	6803      	ldr	r3, [r0, #0]
 800fdc2:	4601      	mov	r1, r0
 800fdc4:	f013 0207 	ands.w	r2, r3, #7
 800fdc8:	d00b      	beq.n	800fde2 <__lo0bits+0x22>
 800fdca:	07da      	lsls	r2, r3, #31
 800fdcc:	d423      	bmi.n	800fe16 <__lo0bits+0x56>
 800fdce:	0798      	lsls	r0, r3, #30
 800fdd0:	bf49      	itett	mi
 800fdd2:	085b      	lsrmi	r3, r3, #1
 800fdd4:	089b      	lsrpl	r3, r3, #2
 800fdd6:	2001      	movmi	r0, #1
 800fdd8:	600b      	strmi	r3, [r1, #0]
 800fdda:	bf5c      	itt	pl
 800fddc:	600b      	strpl	r3, [r1, #0]
 800fdde:	2002      	movpl	r0, #2
 800fde0:	4770      	bx	lr
 800fde2:	b298      	uxth	r0, r3
 800fde4:	b9a8      	cbnz	r0, 800fe12 <__lo0bits+0x52>
 800fde6:	2010      	movs	r0, #16
 800fde8:	0c1b      	lsrs	r3, r3, #16
 800fdea:	f013 0fff 	tst.w	r3, #255	; 0xff
 800fdee:	bf04      	itt	eq
 800fdf0:	0a1b      	lsreq	r3, r3, #8
 800fdf2:	3008      	addeq	r0, #8
 800fdf4:	071a      	lsls	r2, r3, #28
 800fdf6:	bf04      	itt	eq
 800fdf8:	091b      	lsreq	r3, r3, #4
 800fdfa:	3004      	addeq	r0, #4
 800fdfc:	079a      	lsls	r2, r3, #30
 800fdfe:	bf04      	itt	eq
 800fe00:	089b      	lsreq	r3, r3, #2
 800fe02:	3002      	addeq	r0, #2
 800fe04:	07da      	lsls	r2, r3, #31
 800fe06:	d402      	bmi.n	800fe0e <__lo0bits+0x4e>
 800fe08:	085b      	lsrs	r3, r3, #1
 800fe0a:	d006      	beq.n	800fe1a <__lo0bits+0x5a>
 800fe0c:	3001      	adds	r0, #1
 800fe0e:	600b      	str	r3, [r1, #0]
 800fe10:	4770      	bx	lr
 800fe12:	4610      	mov	r0, r2
 800fe14:	e7e9      	b.n	800fdea <__lo0bits+0x2a>
 800fe16:	2000      	movs	r0, #0
 800fe18:	4770      	bx	lr
 800fe1a:	2020      	movs	r0, #32
 800fe1c:	4770      	bx	lr

0800fe1e <__i2b>:
 800fe1e:	b510      	push	{r4, lr}
 800fe20:	460c      	mov	r4, r1
 800fe22:	2101      	movs	r1, #1
 800fe24:	f7ff ff27 	bl	800fc76 <_Balloc>
 800fe28:	2201      	movs	r2, #1
 800fe2a:	6144      	str	r4, [r0, #20]
 800fe2c:	6102      	str	r2, [r0, #16]
 800fe2e:	bd10      	pop	{r4, pc}

0800fe30 <__multiply>:
 800fe30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe34:	4614      	mov	r4, r2
 800fe36:	690a      	ldr	r2, [r1, #16]
 800fe38:	6923      	ldr	r3, [r4, #16]
 800fe3a:	4688      	mov	r8, r1
 800fe3c:	429a      	cmp	r2, r3
 800fe3e:	bfbe      	ittt	lt
 800fe40:	460b      	movlt	r3, r1
 800fe42:	46a0      	movlt	r8, r4
 800fe44:	461c      	movlt	r4, r3
 800fe46:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800fe4a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800fe4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fe52:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800fe56:	eb07 0609 	add.w	r6, r7, r9
 800fe5a:	42b3      	cmp	r3, r6
 800fe5c:	bfb8      	it	lt
 800fe5e:	3101      	addlt	r1, #1
 800fe60:	f7ff ff09 	bl	800fc76 <_Balloc>
 800fe64:	f100 0514 	add.w	r5, r0, #20
 800fe68:	462b      	mov	r3, r5
 800fe6a:	2200      	movs	r2, #0
 800fe6c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800fe70:	4573      	cmp	r3, lr
 800fe72:	d316      	bcc.n	800fea2 <__multiply+0x72>
 800fe74:	f104 0214 	add.w	r2, r4, #20
 800fe78:	f108 0114 	add.w	r1, r8, #20
 800fe7c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800fe80:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800fe84:	9300      	str	r3, [sp, #0]
 800fe86:	9b00      	ldr	r3, [sp, #0]
 800fe88:	9201      	str	r2, [sp, #4]
 800fe8a:	4293      	cmp	r3, r2
 800fe8c:	d80c      	bhi.n	800fea8 <__multiply+0x78>
 800fe8e:	2e00      	cmp	r6, #0
 800fe90:	dd03      	ble.n	800fe9a <__multiply+0x6a>
 800fe92:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d05d      	beq.n	800ff56 <__multiply+0x126>
 800fe9a:	6106      	str	r6, [r0, #16]
 800fe9c:	b003      	add	sp, #12
 800fe9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fea2:	f843 2b04 	str.w	r2, [r3], #4
 800fea6:	e7e3      	b.n	800fe70 <__multiply+0x40>
 800fea8:	f8b2 b000 	ldrh.w	fp, [r2]
 800feac:	f1bb 0f00 	cmp.w	fp, #0
 800feb0:	d023      	beq.n	800fefa <__multiply+0xca>
 800feb2:	4689      	mov	r9, r1
 800feb4:	46ac      	mov	ip, r5
 800feb6:	f04f 0800 	mov.w	r8, #0
 800feba:	f859 4b04 	ldr.w	r4, [r9], #4
 800febe:	f8dc a000 	ldr.w	sl, [ip]
 800fec2:	b2a3      	uxth	r3, r4
 800fec4:	fa1f fa8a 	uxth.w	sl, sl
 800fec8:	fb0b a303 	mla	r3, fp, r3, sl
 800fecc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800fed0:	f8dc 4000 	ldr.w	r4, [ip]
 800fed4:	4443      	add	r3, r8
 800fed6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800feda:	fb0b 840a 	mla	r4, fp, sl, r8
 800fede:	46e2      	mov	sl, ip
 800fee0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800fee4:	b29b      	uxth	r3, r3
 800fee6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800feea:	454f      	cmp	r7, r9
 800feec:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800fef0:	f84a 3b04 	str.w	r3, [sl], #4
 800fef4:	d82b      	bhi.n	800ff4e <__multiply+0x11e>
 800fef6:	f8cc 8004 	str.w	r8, [ip, #4]
 800fefa:	9b01      	ldr	r3, [sp, #4]
 800fefc:	3204      	adds	r2, #4
 800fefe:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800ff02:	f1ba 0f00 	cmp.w	sl, #0
 800ff06:	d020      	beq.n	800ff4a <__multiply+0x11a>
 800ff08:	4689      	mov	r9, r1
 800ff0a:	46a8      	mov	r8, r5
 800ff0c:	f04f 0b00 	mov.w	fp, #0
 800ff10:	682b      	ldr	r3, [r5, #0]
 800ff12:	f8b9 c000 	ldrh.w	ip, [r9]
 800ff16:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800ff1a:	b29b      	uxth	r3, r3
 800ff1c:	fb0a 440c 	mla	r4, sl, ip, r4
 800ff20:	46c4      	mov	ip, r8
 800ff22:	445c      	add	r4, fp
 800ff24:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ff28:	f84c 3b04 	str.w	r3, [ip], #4
 800ff2c:	f859 3b04 	ldr.w	r3, [r9], #4
 800ff30:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800ff34:	0c1b      	lsrs	r3, r3, #16
 800ff36:	fb0a b303 	mla	r3, sl, r3, fp
 800ff3a:	454f      	cmp	r7, r9
 800ff3c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ff40:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800ff44:	d805      	bhi.n	800ff52 <__multiply+0x122>
 800ff46:	f8c8 3004 	str.w	r3, [r8, #4]
 800ff4a:	3504      	adds	r5, #4
 800ff4c:	e79b      	b.n	800fe86 <__multiply+0x56>
 800ff4e:	46d4      	mov	ip, sl
 800ff50:	e7b3      	b.n	800feba <__multiply+0x8a>
 800ff52:	46e0      	mov	r8, ip
 800ff54:	e7dd      	b.n	800ff12 <__multiply+0xe2>
 800ff56:	3e01      	subs	r6, #1
 800ff58:	e799      	b.n	800fe8e <__multiply+0x5e>
	...

0800ff5c <__pow5mult>:
 800ff5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ff60:	4615      	mov	r5, r2
 800ff62:	f012 0203 	ands.w	r2, r2, #3
 800ff66:	4606      	mov	r6, r0
 800ff68:	460f      	mov	r7, r1
 800ff6a:	d007      	beq.n	800ff7c <__pow5mult+0x20>
 800ff6c:	4c21      	ldr	r4, [pc, #132]	; (800fff4 <__pow5mult+0x98>)
 800ff6e:	3a01      	subs	r2, #1
 800ff70:	2300      	movs	r3, #0
 800ff72:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ff76:	f7ff fec9 	bl	800fd0c <__multadd>
 800ff7a:	4607      	mov	r7, r0
 800ff7c:	10ad      	asrs	r5, r5, #2
 800ff7e:	d035      	beq.n	800ffec <__pow5mult+0x90>
 800ff80:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ff82:	b93c      	cbnz	r4, 800ff94 <__pow5mult+0x38>
 800ff84:	2010      	movs	r0, #16
 800ff86:	f7fe fa25 	bl	800e3d4 <malloc>
 800ff8a:	6270      	str	r0, [r6, #36]	; 0x24
 800ff8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ff90:	6004      	str	r4, [r0, #0]
 800ff92:	60c4      	str	r4, [r0, #12]
 800ff94:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ff98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ff9c:	b94c      	cbnz	r4, 800ffb2 <__pow5mult+0x56>
 800ff9e:	f240 2171 	movw	r1, #625	; 0x271
 800ffa2:	4630      	mov	r0, r6
 800ffa4:	f7ff ff3b 	bl	800fe1e <__i2b>
 800ffa8:	2300      	movs	r3, #0
 800ffaa:	4604      	mov	r4, r0
 800ffac:	f8c8 0008 	str.w	r0, [r8, #8]
 800ffb0:	6003      	str	r3, [r0, #0]
 800ffb2:	f04f 0800 	mov.w	r8, #0
 800ffb6:	07eb      	lsls	r3, r5, #31
 800ffb8:	d50a      	bpl.n	800ffd0 <__pow5mult+0x74>
 800ffba:	4639      	mov	r1, r7
 800ffbc:	4622      	mov	r2, r4
 800ffbe:	4630      	mov	r0, r6
 800ffc0:	f7ff ff36 	bl	800fe30 <__multiply>
 800ffc4:	4681      	mov	r9, r0
 800ffc6:	4639      	mov	r1, r7
 800ffc8:	4630      	mov	r0, r6
 800ffca:	f7ff fe88 	bl	800fcde <_Bfree>
 800ffce:	464f      	mov	r7, r9
 800ffd0:	106d      	asrs	r5, r5, #1
 800ffd2:	d00b      	beq.n	800ffec <__pow5mult+0x90>
 800ffd4:	6820      	ldr	r0, [r4, #0]
 800ffd6:	b938      	cbnz	r0, 800ffe8 <__pow5mult+0x8c>
 800ffd8:	4622      	mov	r2, r4
 800ffda:	4621      	mov	r1, r4
 800ffdc:	4630      	mov	r0, r6
 800ffde:	f7ff ff27 	bl	800fe30 <__multiply>
 800ffe2:	6020      	str	r0, [r4, #0]
 800ffe4:	f8c0 8000 	str.w	r8, [r0]
 800ffe8:	4604      	mov	r4, r0
 800ffea:	e7e4      	b.n	800ffb6 <__pow5mult+0x5a>
 800ffec:	4638      	mov	r0, r7
 800ffee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fff2:	bf00      	nop
 800fff4:	080108d0 	.word	0x080108d0

0800fff8 <__lshift>:
 800fff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fffc:	460c      	mov	r4, r1
 800fffe:	4607      	mov	r7, r0
 8010000:	4616      	mov	r6, r2
 8010002:	6923      	ldr	r3, [r4, #16]
 8010004:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010008:	eb0a 0903 	add.w	r9, sl, r3
 801000c:	6849      	ldr	r1, [r1, #4]
 801000e:	68a3      	ldr	r3, [r4, #8]
 8010010:	f109 0501 	add.w	r5, r9, #1
 8010014:	42ab      	cmp	r3, r5
 8010016:	db32      	blt.n	801007e <__lshift+0x86>
 8010018:	4638      	mov	r0, r7
 801001a:	f7ff fe2c 	bl	800fc76 <_Balloc>
 801001e:	2300      	movs	r3, #0
 8010020:	4680      	mov	r8, r0
 8010022:	461a      	mov	r2, r3
 8010024:	f100 0114 	add.w	r1, r0, #20
 8010028:	4553      	cmp	r3, sl
 801002a:	db2b      	blt.n	8010084 <__lshift+0x8c>
 801002c:	6920      	ldr	r0, [r4, #16]
 801002e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010032:	f104 0314 	add.w	r3, r4, #20
 8010036:	f016 021f 	ands.w	r2, r6, #31
 801003a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801003e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010042:	d025      	beq.n	8010090 <__lshift+0x98>
 8010044:	2000      	movs	r0, #0
 8010046:	f1c2 0e20 	rsb	lr, r2, #32
 801004a:	468a      	mov	sl, r1
 801004c:	681e      	ldr	r6, [r3, #0]
 801004e:	4096      	lsls	r6, r2
 8010050:	4330      	orrs	r0, r6
 8010052:	f84a 0b04 	str.w	r0, [sl], #4
 8010056:	f853 0b04 	ldr.w	r0, [r3], #4
 801005a:	459c      	cmp	ip, r3
 801005c:	fa20 f00e 	lsr.w	r0, r0, lr
 8010060:	d814      	bhi.n	801008c <__lshift+0x94>
 8010062:	6048      	str	r0, [r1, #4]
 8010064:	b108      	cbz	r0, 801006a <__lshift+0x72>
 8010066:	f109 0502 	add.w	r5, r9, #2
 801006a:	3d01      	subs	r5, #1
 801006c:	4638      	mov	r0, r7
 801006e:	f8c8 5010 	str.w	r5, [r8, #16]
 8010072:	4621      	mov	r1, r4
 8010074:	f7ff fe33 	bl	800fcde <_Bfree>
 8010078:	4640      	mov	r0, r8
 801007a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801007e:	3101      	adds	r1, #1
 8010080:	005b      	lsls	r3, r3, #1
 8010082:	e7c7      	b.n	8010014 <__lshift+0x1c>
 8010084:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8010088:	3301      	adds	r3, #1
 801008a:	e7cd      	b.n	8010028 <__lshift+0x30>
 801008c:	4651      	mov	r1, sl
 801008e:	e7dc      	b.n	801004a <__lshift+0x52>
 8010090:	3904      	subs	r1, #4
 8010092:	f853 2b04 	ldr.w	r2, [r3], #4
 8010096:	459c      	cmp	ip, r3
 8010098:	f841 2f04 	str.w	r2, [r1, #4]!
 801009c:	d8f9      	bhi.n	8010092 <__lshift+0x9a>
 801009e:	e7e4      	b.n	801006a <__lshift+0x72>

080100a0 <__mcmp>:
 80100a0:	6903      	ldr	r3, [r0, #16]
 80100a2:	690a      	ldr	r2, [r1, #16]
 80100a4:	b530      	push	{r4, r5, lr}
 80100a6:	1a9b      	subs	r3, r3, r2
 80100a8:	d10c      	bne.n	80100c4 <__mcmp+0x24>
 80100aa:	0092      	lsls	r2, r2, #2
 80100ac:	3014      	adds	r0, #20
 80100ae:	3114      	adds	r1, #20
 80100b0:	1884      	adds	r4, r0, r2
 80100b2:	4411      	add	r1, r2
 80100b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80100b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80100bc:	4295      	cmp	r5, r2
 80100be:	d003      	beq.n	80100c8 <__mcmp+0x28>
 80100c0:	d305      	bcc.n	80100ce <__mcmp+0x2e>
 80100c2:	2301      	movs	r3, #1
 80100c4:	4618      	mov	r0, r3
 80100c6:	bd30      	pop	{r4, r5, pc}
 80100c8:	42a0      	cmp	r0, r4
 80100ca:	d3f3      	bcc.n	80100b4 <__mcmp+0x14>
 80100cc:	e7fa      	b.n	80100c4 <__mcmp+0x24>
 80100ce:	f04f 33ff 	mov.w	r3, #4294967295
 80100d2:	e7f7      	b.n	80100c4 <__mcmp+0x24>

080100d4 <__mdiff>:
 80100d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100d8:	460d      	mov	r5, r1
 80100da:	4607      	mov	r7, r0
 80100dc:	4611      	mov	r1, r2
 80100de:	4628      	mov	r0, r5
 80100e0:	4614      	mov	r4, r2
 80100e2:	f7ff ffdd 	bl	80100a0 <__mcmp>
 80100e6:	1e06      	subs	r6, r0, #0
 80100e8:	d108      	bne.n	80100fc <__mdiff+0x28>
 80100ea:	4631      	mov	r1, r6
 80100ec:	4638      	mov	r0, r7
 80100ee:	f7ff fdc2 	bl	800fc76 <_Balloc>
 80100f2:	2301      	movs	r3, #1
 80100f4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80100f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80100fc:	bfa4      	itt	ge
 80100fe:	4623      	movge	r3, r4
 8010100:	462c      	movge	r4, r5
 8010102:	4638      	mov	r0, r7
 8010104:	6861      	ldr	r1, [r4, #4]
 8010106:	bfa6      	itte	ge
 8010108:	461d      	movge	r5, r3
 801010a:	2600      	movge	r6, #0
 801010c:	2601      	movlt	r6, #1
 801010e:	f7ff fdb2 	bl	800fc76 <_Balloc>
 8010112:	f04f 0e00 	mov.w	lr, #0
 8010116:	60c6      	str	r6, [r0, #12]
 8010118:	692b      	ldr	r3, [r5, #16]
 801011a:	6926      	ldr	r6, [r4, #16]
 801011c:	f104 0214 	add.w	r2, r4, #20
 8010120:	f105 0914 	add.w	r9, r5, #20
 8010124:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8010128:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801012c:	f100 0114 	add.w	r1, r0, #20
 8010130:	f852 ab04 	ldr.w	sl, [r2], #4
 8010134:	f859 5b04 	ldr.w	r5, [r9], #4
 8010138:	fa1f f38a 	uxth.w	r3, sl
 801013c:	4473      	add	r3, lr
 801013e:	b2ac      	uxth	r4, r5
 8010140:	1b1b      	subs	r3, r3, r4
 8010142:	0c2c      	lsrs	r4, r5, #16
 8010144:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8010148:	eb04 4423 	add.w	r4, r4, r3, asr #16
 801014c:	b29b      	uxth	r3, r3
 801014e:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8010152:	45c8      	cmp	r8, r9
 8010154:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8010158:	4694      	mov	ip, r2
 801015a:	f841 4b04 	str.w	r4, [r1], #4
 801015e:	d8e7      	bhi.n	8010130 <__mdiff+0x5c>
 8010160:	45bc      	cmp	ip, r7
 8010162:	d304      	bcc.n	801016e <__mdiff+0x9a>
 8010164:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8010168:	b183      	cbz	r3, 801018c <__mdiff+0xb8>
 801016a:	6106      	str	r6, [r0, #16]
 801016c:	e7c4      	b.n	80100f8 <__mdiff+0x24>
 801016e:	f85c 4b04 	ldr.w	r4, [ip], #4
 8010172:	b2a2      	uxth	r2, r4
 8010174:	4472      	add	r2, lr
 8010176:	1413      	asrs	r3, r2, #16
 8010178:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801017c:	b292      	uxth	r2, r2
 801017e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010182:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8010186:	f841 2b04 	str.w	r2, [r1], #4
 801018a:	e7e9      	b.n	8010160 <__mdiff+0x8c>
 801018c:	3e01      	subs	r6, #1
 801018e:	e7e9      	b.n	8010164 <__mdiff+0x90>

08010190 <__d2b>:
 8010190:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8010194:	461c      	mov	r4, r3
 8010196:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 801019a:	2101      	movs	r1, #1
 801019c:	4690      	mov	r8, r2
 801019e:	f7ff fd6a 	bl	800fc76 <_Balloc>
 80101a2:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80101a6:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80101aa:	4607      	mov	r7, r0
 80101ac:	bb34      	cbnz	r4, 80101fc <__d2b+0x6c>
 80101ae:	9201      	str	r2, [sp, #4]
 80101b0:	f1b8 0200 	subs.w	r2, r8, #0
 80101b4:	d027      	beq.n	8010206 <__d2b+0x76>
 80101b6:	a802      	add	r0, sp, #8
 80101b8:	f840 2d08 	str.w	r2, [r0, #-8]!
 80101bc:	f7ff fe00 	bl	800fdc0 <__lo0bits>
 80101c0:	9900      	ldr	r1, [sp, #0]
 80101c2:	b1f0      	cbz	r0, 8010202 <__d2b+0x72>
 80101c4:	9a01      	ldr	r2, [sp, #4]
 80101c6:	f1c0 0320 	rsb	r3, r0, #32
 80101ca:	fa02 f303 	lsl.w	r3, r2, r3
 80101ce:	430b      	orrs	r3, r1
 80101d0:	40c2      	lsrs	r2, r0
 80101d2:	617b      	str	r3, [r7, #20]
 80101d4:	9201      	str	r2, [sp, #4]
 80101d6:	9b01      	ldr	r3, [sp, #4]
 80101d8:	2b00      	cmp	r3, #0
 80101da:	bf14      	ite	ne
 80101dc:	2102      	movne	r1, #2
 80101de:	2101      	moveq	r1, #1
 80101e0:	61bb      	str	r3, [r7, #24]
 80101e2:	6139      	str	r1, [r7, #16]
 80101e4:	b1c4      	cbz	r4, 8010218 <__d2b+0x88>
 80101e6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80101ea:	4404      	add	r4, r0
 80101ec:	6034      	str	r4, [r6, #0]
 80101ee:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80101f2:	6028      	str	r0, [r5, #0]
 80101f4:	4638      	mov	r0, r7
 80101f6:	b002      	add	sp, #8
 80101f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80101fc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8010200:	e7d5      	b.n	80101ae <__d2b+0x1e>
 8010202:	6179      	str	r1, [r7, #20]
 8010204:	e7e7      	b.n	80101d6 <__d2b+0x46>
 8010206:	a801      	add	r0, sp, #4
 8010208:	f7ff fdda 	bl	800fdc0 <__lo0bits>
 801020c:	2101      	movs	r1, #1
 801020e:	9b01      	ldr	r3, [sp, #4]
 8010210:	6139      	str	r1, [r7, #16]
 8010212:	617b      	str	r3, [r7, #20]
 8010214:	3020      	adds	r0, #32
 8010216:	e7e5      	b.n	80101e4 <__d2b+0x54>
 8010218:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801021c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8010220:	6030      	str	r0, [r6, #0]
 8010222:	6918      	ldr	r0, [r3, #16]
 8010224:	f7ff fdad 	bl	800fd82 <__hi0bits>
 8010228:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801022c:	e7e1      	b.n	80101f2 <__d2b+0x62>

0801022e <_calloc_r>:
 801022e:	b538      	push	{r3, r4, r5, lr}
 8010230:	fb02 f401 	mul.w	r4, r2, r1
 8010234:	4621      	mov	r1, r4
 8010236:	f7fe f931 	bl	800e49c <_malloc_r>
 801023a:	4605      	mov	r5, r0
 801023c:	b118      	cbz	r0, 8010246 <_calloc_r+0x18>
 801023e:	4622      	mov	r2, r4
 8010240:	2100      	movs	r1, #0
 8010242:	f7fe f8d7 	bl	800e3f4 <memset>
 8010246:	4628      	mov	r0, r5
 8010248:	bd38      	pop	{r3, r4, r5, pc}

0801024a <__ssputs_r>:
 801024a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801024e:	688e      	ldr	r6, [r1, #8]
 8010250:	4682      	mov	sl, r0
 8010252:	429e      	cmp	r6, r3
 8010254:	460c      	mov	r4, r1
 8010256:	4690      	mov	r8, r2
 8010258:	4699      	mov	r9, r3
 801025a:	d837      	bhi.n	80102cc <__ssputs_r+0x82>
 801025c:	898a      	ldrh	r2, [r1, #12]
 801025e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010262:	d031      	beq.n	80102c8 <__ssputs_r+0x7e>
 8010264:	2302      	movs	r3, #2
 8010266:	6825      	ldr	r5, [r4, #0]
 8010268:	6909      	ldr	r1, [r1, #16]
 801026a:	1a6f      	subs	r7, r5, r1
 801026c:	6965      	ldr	r5, [r4, #20]
 801026e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010272:	fb95 f5f3 	sdiv	r5, r5, r3
 8010276:	f109 0301 	add.w	r3, r9, #1
 801027a:	443b      	add	r3, r7
 801027c:	429d      	cmp	r5, r3
 801027e:	bf38      	it	cc
 8010280:	461d      	movcc	r5, r3
 8010282:	0553      	lsls	r3, r2, #21
 8010284:	d530      	bpl.n	80102e8 <__ssputs_r+0x9e>
 8010286:	4629      	mov	r1, r5
 8010288:	f7fe f908 	bl	800e49c <_malloc_r>
 801028c:	4606      	mov	r6, r0
 801028e:	b950      	cbnz	r0, 80102a6 <__ssputs_r+0x5c>
 8010290:	230c      	movs	r3, #12
 8010292:	f04f 30ff 	mov.w	r0, #4294967295
 8010296:	f8ca 3000 	str.w	r3, [sl]
 801029a:	89a3      	ldrh	r3, [r4, #12]
 801029c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80102a0:	81a3      	strh	r3, [r4, #12]
 80102a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102a6:	463a      	mov	r2, r7
 80102a8:	6921      	ldr	r1, [r4, #16]
 80102aa:	f7ff fcd7 	bl	800fc5c <memcpy>
 80102ae:	89a3      	ldrh	r3, [r4, #12]
 80102b0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80102b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80102b8:	81a3      	strh	r3, [r4, #12]
 80102ba:	6126      	str	r6, [r4, #16]
 80102bc:	443e      	add	r6, r7
 80102be:	6026      	str	r6, [r4, #0]
 80102c0:	464e      	mov	r6, r9
 80102c2:	6165      	str	r5, [r4, #20]
 80102c4:	1bed      	subs	r5, r5, r7
 80102c6:	60a5      	str	r5, [r4, #8]
 80102c8:	454e      	cmp	r6, r9
 80102ca:	d900      	bls.n	80102ce <__ssputs_r+0x84>
 80102cc:	464e      	mov	r6, r9
 80102ce:	4632      	mov	r2, r6
 80102d0:	4641      	mov	r1, r8
 80102d2:	6820      	ldr	r0, [r4, #0]
 80102d4:	f000 f919 	bl	801050a <memmove>
 80102d8:	68a3      	ldr	r3, [r4, #8]
 80102da:	2000      	movs	r0, #0
 80102dc:	1b9b      	subs	r3, r3, r6
 80102de:	60a3      	str	r3, [r4, #8]
 80102e0:	6823      	ldr	r3, [r4, #0]
 80102e2:	441e      	add	r6, r3
 80102e4:	6026      	str	r6, [r4, #0]
 80102e6:	e7dc      	b.n	80102a2 <__ssputs_r+0x58>
 80102e8:	462a      	mov	r2, r5
 80102ea:	f000 f927 	bl	801053c <_realloc_r>
 80102ee:	4606      	mov	r6, r0
 80102f0:	2800      	cmp	r0, #0
 80102f2:	d1e2      	bne.n	80102ba <__ssputs_r+0x70>
 80102f4:	6921      	ldr	r1, [r4, #16]
 80102f6:	4650      	mov	r0, sl
 80102f8:	f7fe f884 	bl	800e404 <_free_r>
 80102fc:	e7c8      	b.n	8010290 <__ssputs_r+0x46>
	...

08010300 <_svfiprintf_r>:
 8010300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010304:	461d      	mov	r5, r3
 8010306:	898b      	ldrh	r3, [r1, #12]
 8010308:	b09d      	sub	sp, #116	; 0x74
 801030a:	061f      	lsls	r7, r3, #24
 801030c:	4680      	mov	r8, r0
 801030e:	460c      	mov	r4, r1
 8010310:	4616      	mov	r6, r2
 8010312:	d50f      	bpl.n	8010334 <_svfiprintf_r+0x34>
 8010314:	690b      	ldr	r3, [r1, #16]
 8010316:	b96b      	cbnz	r3, 8010334 <_svfiprintf_r+0x34>
 8010318:	2140      	movs	r1, #64	; 0x40
 801031a:	f7fe f8bf 	bl	800e49c <_malloc_r>
 801031e:	6020      	str	r0, [r4, #0]
 8010320:	6120      	str	r0, [r4, #16]
 8010322:	b928      	cbnz	r0, 8010330 <_svfiprintf_r+0x30>
 8010324:	230c      	movs	r3, #12
 8010326:	f8c8 3000 	str.w	r3, [r8]
 801032a:	f04f 30ff 	mov.w	r0, #4294967295
 801032e:	e0c8      	b.n	80104c2 <_svfiprintf_r+0x1c2>
 8010330:	2340      	movs	r3, #64	; 0x40
 8010332:	6163      	str	r3, [r4, #20]
 8010334:	2300      	movs	r3, #0
 8010336:	9309      	str	r3, [sp, #36]	; 0x24
 8010338:	2320      	movs	r3, #32
 801033a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801033e:	2330      	movs	r3, #48	; 0x30
 8010340:	f04f 0b01 	mov.w	fp, #1
 8010344:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010348:	9503      	str	r5, [sp, #12]
 801034a:	4637      	mov	r7, r6
 801034c:	463d      	mov	r5, r7
 801034e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010352:	b10b      	cbz	r3, 8010358 <_svfiprintf_r+0x58>
 8010354:	2b25      	cmp	r3, #37	; 0x25
 8010356:	d13e      	bne.n	80103d6 <_svfiprintf_r+0xd6>
 8010358:	ebb7 0a06 	subs.w	sl, r7, r6
 801035c:	d00b      	beq.n	8010376 <_svfiprintf_r+0x76>
 801035e:	4653      	mov	r3, sl
 8010360:	4632      	mov	r2, r6
 8010362:	4621      	mov	r1, r4
 8010364:	4640      	mov	r0, r8
 8010366:	f7ff ff70 	bl	801024a <__ssputs_r>
 801036a:	3001      	adds	r0, #1
 801036c:	f000 80a4 	beq.w	80104b8 <_svfiprintf_r+0x1b8>
 8010370:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010372:	4453      	add	r3, sl
 8010374:	9309      	str	r3, [sp, #36]	; 0x24
 8010376:	783b      	ldrb	r3, [r7, #0]
 8010378:	2b00      	cmp	r3, #0
 801037a:	f000 809d 	beq.w	80104b8 <_svfiprintf_r+0x1b8>
 801037e:	2300      	movs	r3, #0
 8010380:	f04f 32ff 	mov.w	r2, #4294967295
 8010384:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010388:	9304      	str	r3, [sp, #16]
 801038a:	9307      	str	r3, [sp, #28]
 801038c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010390:	931a      	str	r3, [sp, #104]	; 0x68
 8010392:	462f      	mov	r7, r5
 8010394:	2205      	movs	r2, #5
 8010396:	f817 1b01 	ldrb.w	r1, [r7], #1
 801039a:	4850      	ldr	r0, [pc, #320]	; (80104dc <_svfiprintf_r+0x1dc>)
 801039c:	f7ff fc50 	bl	800fc40 <memchr>
 80103a0:	9b04      	ldr	r3, [sp, #16]
 80103a2:	b9d0      	cbnz	r0, 80103da <_svfiprintf_r+0xda>
 80103a4:	06d9      	lsls	r1, r3, #27
 80103a6:	bf44      	itt	mi
 80103a8:	2220      	movmi	r2, #32
 80103aa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80103ae:	071a      	lsls	r2, r3, #28
 80103b0:	bf44      	itt	mi
 80103b2:	222b      	movmi	r2, #43	; 0x2b
 80103b4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80103b8:	782a      	ldrb	r2, [r5, #0]
 80103ba:	2a2a      	cmp	r2, #42	; 0x2a
 80103bc:	d015      	beq.n	80103ea <_svfiprintf_r+0xea>
 80103be:	462f      	mov	r7, r5
 80103c0:	2000      	movs	r0, #0
 80103c2:	250a      	movs	r5, #10
 80103c4:	9a07      	ldr	r2, [sp, #28]
 80103c6:	4639      	mov	r1, r7
 80103c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80103cc:	3b30      	subs	r3, #48	; 0x30
 80103ce:	2b09      	cmp	r3, #9
 80103d0:	d94d      	bls.n	801046e <_svfiprintf_r+0x16e>
 80103d2:	b1b8      	cbz	r0, 8010404 <_svfiprintf_r+0x104>
 80103d4:	e00f      	b.n	80103f6 <_svfiprintf_r+0xf6>
 80103d6:	462f      	mov	r7, r5
 80103d8:	e7b8      	b.n	801034c <_svfiprintf_r+0x4c>
 80103da:	4a40      	ldr	r2, [pc, #256]	; (80104dc <_svfiprintf_r+0x1dc>)
 80103dc:	463d      	mov	r5, r7
 80103de:	1a80      	subs	r0, r0, r2
 80103e0:	fa0b f000 	lsl.w	r0, fp, r0
 80103e4:	4318      	orrs	r0, r3
 80103e6:	9004      	str	r0, [sp, #16]
 80103e8:	e7d3      	b.n	8010392 <_svfiprintf_r+0x92>
 80103ea:	9a03      	ldr	r2, [sp, #12]
 80103ec:	1d11      	adds	r1, r2, #4
 80103ee:	6812      	ldr	r2, [r2, #0]
 80103f0:	9103      	str	r1, [sp, #12]
 80103f2:	2a00      	cmp	r2, #0
 80103f4:	db01      	blt.n	80103fa <_svfiprintf_r+0xfa>
 80103f6:	9207      	str	r2, [sp, #28]
 80103f8:	e004      	b.n	8010404 <_svfiprintf_r+0x104>
 80103fa:	4252      	negs	r2, r2
 80103fc:	f043 0302 	orr.w	r3, r3, #2
 8010400:	9207      	str	r2, [sp, #28]
 8010402:	9304      	str	r3, [sp, #16]
 8010404:	783b      	ldrb	r3, [r7, #0]
 8010406:	2b2e      	cmp	r3, #46	; 0x2e
 8010408:	d10c      	bne.n	8010424 <_svfiprintf_r+0x124>
 801040a:	787b      	ldrb	r3, [r7, #1]
 801040c:	2b2a      	cmp	r3, #42	; 0x2a
 801040e:	d133      	bne.n	8010478 <_svfiprintf_r+0x178>
 8010410:	9b03      	ldr	r3, [sp, #12]
 8010412:	3702      	adds	r7, #2
 8010414:	1d1a      	adds	r2, r3, #4
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	9203      	str	r2, [sp, #12]
 801041a:	2b00      	cmp	r3, #0
 801041c:	bfb8      	it	lt
 801041e:	f04f 33ff 	movlt.w	r3, #4294967295
 8010422:	9305      	str	r3, [sp, #20]
 8010424:	4d2e      	ldr	r5, [pc, #184]	; (80104e0 <_svfiprintf_r+0x1e0>)
 8010426:	2203      	movs	r2, #3
 8010428:	7839      	ldrb	r1, [r7, #0]
 801042a:	4628      	mov	r0, r5
 801042c:	f7ff fc08 	bl	800fc40 <memchr>
 8010430:	b138      	cbz	r0, 8010442 <_svfiprintf_r+0x142>
 8010432:	2340      	movs	r3, #64	; 0x40
 8010434:	1b40      	subs	r0, r0, r5
 8010436:	fa03 f000 	lsl.w	r0, r3, r0
 801043a:	9b04      	ldr	r3, [sp, #16]
 801043c:	3701      	adds	r7, #1
 801043e:	4303      	orrs	r3, r0
 8010440:	9304      	str	r3, [sp, #16]
 8010442:	7839      	ldrb	r1, [r7, #0]
 8010444:	2206      	movs	r2, #6
 8010446:	4827      	ldr	r0, [pc, #156]	; (80104e4 <_svfiprintf_r+0x1e4>)
 8010448:	1c7e      	adds	r6, r7, #1
 801044a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801044e:	f7ff fbf7 	bl	800fc40 <memchr>
 8010452:	2800      	cmp	r0, #0
 8010454:	d038      	beq.n	80104c8 <_svfiprintf_r+0x1c8>
 8010456:	4b24      	ldr	r3, [pc, #144]	; (80104e8 <_svfiprintf_r+0x1e8>)
 8010458:	bb13      	cbnz	r3, 80104a0 <_svfiprintf_r+0x1a0>
 801045a:	9b03      	ldr	r3, [sp, #12]
 801045c:	3307      	adds	r3, #7
 801045e:	f023 0307 	bic.w	r3, r3, #7
 8010462:	3308      	adds	r3, #8
 8010464:	9303      	str	r3, [sp, #12]
 8010466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010468:	444b      	add	r3, r9
 801046a:	9309      	str	r3, [sp, #36]	; 0x24
 801046c:	e76d      	b.n	801034a <_svfiprintf_r+0x4a>
 801046e:	fb05 3202 	mla	r2, r5, r2, r3
 8010472:	2001      	movs	r0, #1
 8010474:	460f      	mov	r7, r1
 8010476:	e7a6      	b.n	80103c6 <_svfiprintf_r+0xc6>
 8010478:	2300      	movs	r3, #0
 801047a:	250a      	movs	r5, #10
 801047c:	4619      	mov	r1, r3
 801047e:	3701      	adds	r7, #1
 8010480:	9305      	str	r3, [sp, #20]
 8010482:	4638      	mov	r0, r7
 8010484:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010488:	3a30      	subs	r2, #48	; 0x30
 801048a:	2a09      	cmp	r2, #9
 801048c:	d903      	bls.n	8010496 <_svfiprintf_r+0x196>
 801048e:	2b00      	cmp	r3, #0
 8010490:	d0c8      	beq.n	8010424 <_svfiprintf_r+0x124>
 8010492:	9105      	str	r1, [sp, #20]
 8010494:	e7c6      	b.n	8010424 <_svfiprintf_r+0x124>
 8010496:	fb05 2101 	mla	r1, r5, r1, r2
 801049a:	2301      	movs	r3, #1
 801049c:	4607      	mov	r7, r0
 801049e:	e7f0      	b.n	8010482 <_svfiprintf_r+0x182>
 80104a0:	ab03      	add	r3, sp, #12
 80104a2:	9300      	str	r3, [sp, #0]
 80104a4:	4622      	mov	r2, r4
 80104a6:	4b11      	ldr	r3, [pc, #68]	; (80104ec <_svfiprintf_r+0x1ec>)
 80104a8:	a904      	add	r1, sp, #16
 80104aa:	4640      	mov	r0, r8
 80104ac:	f7fe f8e2 	bl	800e674 <_printf_float>
 80104b0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80104b4:	4681      	mov	r9, r0
 80104b6:	d1d6      	bne.n	8010466 <_svfiprintf_r+0x166>
 80104b8:	89a3      	ldrh	r3, [r4, #12]
 80104ba:	065b      	lsls	r3, r3, #25
 80104bc:	f53f af35 	bmi.w	801032a <_svfiprintf_r+0x2a>
 80104c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80104c2:	b01d      	add	sp, #116	; 0x74
 80104c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104c8:	ab03      	add	r3, sp, #12
 80104ca:	9300      	str	r3, [sp, #0]
 80104cc:	4622      	mov	r2, r4
 80104ce:	4b07      	ldr	r3, [pc, #28]	; (80104ec <_svfiprintf_r+0x1ec>)
 80104d0:	a904      	add	r1, sp, #16
 80104d2:	4640      	mov	r0, r8
 80104d4:	f7fe fb7a 	bl	800ebcc <_printf_i>
 80104d8:	e7ea      	b.n	80104b0 <_svfiprintf_r+0x1b0>
 80104da:	bf00      	nop
 80104dc:	080108dc 	.word	0x080108dc
 80104e0:	080108e2 	.word	0x080108e2
 80104e4:	080108e6 	.word	0x080108e6
 80104e8:	0800e675 	.word	0x0800e675
 80104ec:	0801024b 	.word	0x0801024b

080104f0 <__ascii_wctomb>:
 80104f0:	b149      	cbz	r1, 8010506 <__ascii_wctomb+0x16>
 80104f2:	2aff      	cmp	r2, #255	; 0xff
 80104f4:	bf8b      	itete	hi
 80104f6:	238a      	movhi	r3, #138	; 0x8a
 80104f8:	700a      	strbls	r2, [r1, #0]
 80104fa:	6003      	strhi	r3, [r0, #0]
 80104fc:	2001      	movls	r0, #1
 80104fe:	bf88      	it	hi
 8010500:	f04f 30ff 	movhi.w	r0, #4294967295
 8010504:	4770      	bx	lr
 8010506:	4608      	mov	r0, r1
 8010508:	4770      	bx	lr

0801050a <memmove>:
 801050a:	4288      	cmp	r0, r1
 801050c:	b510      	push	{r4, lr}
 801050e:	eb01 0302 	add.w	r3, r1, r2
 8010512:	d807      	bhi.n	8010524 <memmove+0x1a>
 8010514:	1e42      	subs	r2, r0, #1
 8010516:	4299      	cmp	r1, r3
 8010518:	d00a      	beq.n	8010530 <memmove+0x26>
 801051a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801051e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8010522:	e7f8      	b.n	8010516 <memmove+0xc>
 8010524:	4283      	cmp	r3, r0
 8010526:	d9f5      	bls.n	8010514 <memmove+0xa>
 8010528:	1881      	adds	r1, r0, r2
 801052a:	1ad2      	subs	r2, r2, r3
 801052c:	42d3      	cmn	r3, r2
 801052e:	d100      	bne.n	8010532 <memmove+0x28>
 8010530:	bd10      	pop	{r4, pc}
 8010532:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010536:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801053a:	e7f7      	b.n	801052c <memmove+0x22>

0801053c <_realloc_r>:
 801053c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801053e:	4607      	mov	r7, r0
 8010540:	4614      	mov	r4, r2
 8010542:	460e      	mov	r6, r1
 8010544:	b921      	cbnz	r1, 8010550 <_realloc_r+0x14>
 8010546:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801054a:	4611      	mov	r1, r2
 801054c:	f7fd bfa6 	b.w	800e49c <_malloc_r>
 8010550:	b922      	cbnz	r2, 801055c <_realloc_r+0x20>
 8010552:	f7fd ff57 	bl	800e404 <_free_r>
 8010556:	4625      	mov	r5, r4
 8010558:	4628      	mov	r0, r5
 801055a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801055c:	f000 f814 	bl	8010588 <_malloc_usable_size_r>
 8010560:	42a0      	cmp	r0, r4
 8010562:	d20f      	bcs.n	8010584 <_realloc_r+0x48>
 8010564:	4621      	mov	r1, r4
 8010566:	4638      	mov	r0, r7
 8010568:	f7fd ff98 	bl	800e49c <_malloc_r>
 801056c:	4605      	mov	r5, r0
 801056e:	2800      	cmp	r0, #0
 8010570:	d0f2      	beq.n	8010558 <_realloc_r+0x1c>
 8010572:	4631      	mov	r1, r6
 8010574:	4622      	mov	r2, r4
 8010576:	f7ff fb71 	bl	800fc5c <memcpy>
 801057a:	4631      	mov	r1, r6
 801057c:	4638      	mov	r0, r7
 801057e:	f7fd ff41 	bl	800e404 <_free_r>
 8010582:	e7e9      	b.n	8010558 <_realloc_r+0x1c>
 8010584:	4635      	mov	r5, r6
 8010586:	e7e7      	b.n	8010558 <_realloc_r+0x1c>

08010588 <_malloc_usable_size_r>:
 8010588:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801058c:	1f18      	subs	r0, r3, #4
 801058e:	2b00      	cmp	r3, #0
 8010590:	bfbc      	itt	lt
 8010592:	580b      	ldrlt	r3, [r1, r0]
 8010594:	18c0      	addlt	r0, r0, r3
 8010596:	4770      	bx	lr

08010598 <_init>:
 8010598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801059a:	bf00      	nop
 801059c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801059e:	bc08      	pop	{r3}
 80105a0:	469e      	mov	lr, r3
 80105a2:	4770      	bx	lr

080105a4 <_fini>:
 80105a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105a6:	bf00      	nop
 80105a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80105aa:	bc08      	pop	{r3}
 80105ac:	469e      	mov	lr, r3
 80105ae:	4770      	bx	lr
