/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [13:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  reg [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [25:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [14:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [8:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_4z[7] ? celloutsig_1_3z : celloutsig_1_1z;
  assign celloutsig_1_15z = in_data[178] ? celloutsig_1_0z[0] : celloutsig_1_4z[6];
  assign celloutsig_0_5z = celloutsig_0_2z[7] ? celloutsig_0_1z : celloutsig_0_2z[10];
  assign celloutsig_0_9z = in_data[70] ? celloutsig_0_1z : celloutsig_0_8z[4];
  assign celloutsig_0_27z = celloutsig_0_9z ? celloutsig_0_5z : celloutsig_0_3z[0];
  assign celloutsig_0_28z = celloutsig_0_2z[13:11] / { 1'h1, celloutsig_0_10z[1:0] };
  assign celloutsig_1_18z = { celloutsig_1_0z[2:1], celloutsig_1_3z, celloutsig_1_7z } > celloutsig_1_16z[7:4];
  assign celloutsig_1_3z = { in_data[123:121], celloutsig_1_0z } > celloutsig_1_2z[9:1];
  assign celloutsig_1_7z = { celloutsig_1_2z[6:2], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z } && { in_data[118:116], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_10z[5:2], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z } && { celloutsig_1_4z[6:0], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_18z };
  assign celloutsig_1_11z = ! celloutsig_1_9z[7:0];
  assign celloutsig_0_4z = ! { celloutsig_0_2z[1:0], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_6z = ! in_data[26:21];
  assign celloutsig_1_1z = ! celloutsig_1_0z[2:0];
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z } * { in_data[187], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_0_7z = { in_data[18:10], celloutsig_0_6z } * { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_10z = - { celloutsig_1_2z[11:1], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_16z = - { celloutsig_1_12z[16:15], celloutsig_1_15z, celloutsig_1_2z };
  assign celloutsig_0_2z = - { celloutsig_0_0z[3:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_2z[6:1], celloutsig_1_6z } !== in_data[120:114];
  assign celloutsig_0_1z = in_data[52] & in_data[85];
  assign celloutsig_1_5z = celloutsig_1_2z[5] & in_data[182];
  assign celloutsig_0_3z = in_data[3:0] <<< celloutsig_0_2z[4:1];
  assign celloutsig_0_10z = { celloutsig_0_7z[5:1], celloutsig_0_1z, celloutsig_0_4z } <<< { celloutsig_0_2z[0], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[147:142] <<< in_data[162:157];
  assign celloutsig_1_4z = { celloutsig_1_2z[1], celloutsig_1_3z, celloutsig_1_0z } <<< celloutsig_1_2z[11:4];
  always_latch
    if (!clkin_data[96]) celloutsig_0_0z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[5:2];
  always_latch
    if (clkin_data[128]) celloutsig_1_9z = 9'h000;
    else if (clkin_data[32]) celloutsig_1_9z = celloutsig_1_2z[9:1];
  always_latch
    if (!clkin_data[96]) celloutsig_0_8z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_8z = { in_data[6:1], celloutsig_0_5z };
  always_latch
    if (clkin_data[128]) celloutsig_1_2z = 12'h000;
    else if (!clkin_data[64]) celloutsig_1_2z = { in_data[176:169], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
