Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\alarm\qsys\hardware\Alarm.qsys --block-symbol-file --output-directory=D:\alarm\qsys\hardware\Alarm --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading hardware/Alarm.qsys
Progress: Reading input file
Progress: Adding button1 [altera_avalon_pio 18.1]
Progress: Parameterizing module button1
Progress: Adding button2 [altera_avalon_pio 18.1]
Progress: Parameterizing module button2
Progress: Adding button3 [altera_avalon_pio 18.1]
Progress: Parameterizing module button3
Progress: Adding clk_1 [clock_source 18.1]
Progress: Parameterizing module clk_1
Progress: Adding cpu1 [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu1
Progress: Adding display [altera_avalon_pio 18.1]
Progress: Parameterizing module display
Progress: Adding display_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module display_2
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lcd_16207_0 [altera_avalon_lcd_16207 18.1]
Progress: Parameterizing module lcd_16207_0
Progress: Adding ledg [altera_avalon_pio 18.1]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 18.1]
Progress: Parameterizing module ledr
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding rom [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module rom
Progress: Adding sliders [altera_avalon_pio 18.1]
Progress: Parameterizing module sliders
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Alarm.button1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Alarm.button2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Alarm.button3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Alarm.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Alarm.lcd_16207_0: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release.
Info: Alarm.sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Alarm.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Alarm.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\alarm\qsys\hardware\Alarm.qsys --synthesis=VERILOG --output-directory=D:\alarm\qsys\hardware\Alarm\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading hardware/Alarm.qsys
Progress: Reading input file
Progress: Adding button1 [altera_avalon_pio 18.1]
Progress: Parameterizing module button1
Progress: Adding button2 [altera_avalon_pio 18.1]
Progress: Parameterizing module button2
Progress: Adding button3 [altera_avalon_pio 18.1]
Progress: Parameterizing module button3
Progress: Adding clk_1 [clock_source 18.1]
Progress: Parameterizing module clk_1
Progress: Adding cpu1 [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu1
Progress: Adding display [altera_avalon_pio 18.1]
Progress: Parameterizing module display
Progress: Adding display_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module display_2
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lcd_16207_0 [altera_avalon_lcd_16207 18.1]
Progress: Parameterizing module lcd_16207_0
Progress: Adding ledg [altera_avalon_pio 18.1]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 18.1]
Progress: Parameterizing module ledr
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding rom [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module rom
Progress: Adding sliders [altera_avalon_pio 18.1]
Progress: Parameterizing module sliders
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Alarm.button1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Alarm.button2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Alarm.button3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Alarm.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Alarm.lcd_16207_0: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release.
Info: Alarm.sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Alarm.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Alarm.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: Alarm: Generating Alarm "Alarm" for QUARTUS_SYNTH
Info: button1: Starting RTL generation for module 'Alarm_button1'
Info: button1:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Alarm_button1 --dir=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0035_button1_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0035_button1_gen//Alarm_button1_component_configuration.pl  --do_build_sim=0  ]
Info: button1: Done RTL generation for module 'Alarm_button1'
Info: button1: "Alarm" instantiated altera_avalon_pio "button1"
Info: cpu1: "Alarm" instantiated altera_nios2_gen2 "cpu1"
Info: display: Starting RTL generation for module 'Alarm_display'
Info: display:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Alarm_display --dir=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0036_display_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0036_display_gen//Alarm_display_component_configuration.pl  --do_build_sim=0  ]
Info: display: Done RTL generation for module 'Alarm_display'
Info: display: "Alarm" instantiated altera_avalon_pio "display"
Info: display_2: Starting RTL generation for module 'Alarm_display_2'
Info: display_2:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Alarm_display_2 --dir=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0037_display_2_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0037_display_2_gen//Alarm_display_2_component_configuration.pl  --do_build_sim=0  ]
Info: display_2: Done RTL generation for module 'Alarm_display_2'
Info: display_2: "Alarm" instantiated altera_avalon_pio "display_2"
Info: jtag_uart_0: Starting RTL generation for module 'Alarm_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Alarm_jtag_uart_0 --dir=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0038_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0038_jtag_uart_0_gen//Alarm_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Alarm_jtag_uart_0'
Info: jtag_uart_0: "Alarm" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: lcd_16207_0: Starting RTL generation for module 'Alarm_lcd_16207_0'
Info: lcd_16207_0:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=Alarm_lcd_16207_0 --dir=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0039_lcd_16207_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0039_lcd_16207_0_gen//Alarm_lcd_16207_0_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_16207_0: Done RTL generation for module 'Alarm_lcd_16207_0'
Info: lcd_16207_0: "Alarm" instantiated altera_avalon_lcd_16207 "lcd_16207_0"
Info: ledg: Starting RTL generation for module 'Alarm_ledg'
Info: ledg:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Alarm_ledg --dir=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0040_ledg_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0040_ledg_gen//Alarm_ledg_component_configuration.pl  --do_build_sim=0  ]
Info: ledg: Done RTL generation for module 'Alarm_ledg'
Info: ledg: "Alarm" instantiated altera_avalon_pio "ledg"
Info: ledr: Starting RTL generation for module 'Alarm_ledr'
Info: ledr:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Alarm_ledr --dir=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0041_ledr_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0041_ledr_gen//Alarm_ledr_component_configuration.pl  --do_build_sim=0  ]
Info: ledr: Done RTL generation for module 'Alarm_ledr'
Info: ledr: "Alarm" instantiated altera_avalon_pio "ledr"
Info: ram: Starting RTL generation for module 'Alarm_ram'
Info: ram:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Alarm_ram --dir=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0042_ram_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0042_ram_gen//Alarm_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'Alarm_ram'
Info: ram: "Alarm" instantiated altera_avalon_onchip_memory2 "ram"
Info: rom: Starting RTL generation for module 'Alarm_rom'
Info: rom:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Alarm_rom --dir=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0043_rom_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0043_rom_gen//Alarm_rom_component_configuration.pl  --do_build_sim=0  ]
Info: rom: Done RTL generation for module 'Alarm_rom'
Info: rom: "Alarm" instantiated altera_avalon_onchip_memory2 "rom"
Info: sliders: Starting RTL generation for module 'Alarm_sliders'
Info: sliders:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Alarm_sliders --dir=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0044_sliders_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0044_sliders_gen//Alarm_sliders_component_configuration.pl  --do_build_sim=0  ]
Info: sliders: Done RTL generation for module 'Alarm_sliders'
Info: sliders: "Alarm" instantiated altera_avalon_pio "sliders"
Info: sysid_qsys_0: "Alarm" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'Alarm_timer_0'
Info: timer_0:   Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Alarm_timer_0 --dir=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0046_timer_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0046_timer_0_gen//Alarm_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'Alarm_timer_0'
Info: timer_0: "Alarm" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Alarm" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Alarm" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Alarm" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Alarm_cpu1_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Alarm_cpu1_cpu --dir=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0049_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Administrator/AppData/Local/Temp/alt0202_680068466260936965.dir/0049_cpu_gen//Alarm_cpu1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.04.24 19:45:33 (*) Starting Nios II generation
Info: cpu: # 2025.04.24 19:45:33 (*)   Checking for plaintext license.
Info: cpu: # 2025.04.24 19:45:34 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2025.04.24 19:45:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.04.24 19:45:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.04.24 19:45:34 (*)   Plaintext license not found.
Info: cpu: # 2025.04.24 19:45:34 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.04.24 19:45:34 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.04.24 19:45:34 (*)   Creating all objects for CPU
Info: cpu: # 2025.04.24 19:45:34 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.04.24 19:45:34 (*)   Creating plain-text RTL
Info: cpu: # 2025.04.24 19:45:35 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Alarm_cpu1_cpu'
Info: cpu: "cpu1" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu1_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu1_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu1_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu1_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file D:/alarm/qsys/hardware/Alarm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/alarm/qsys/hardware/Alarm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/alarm/qsys/hardware/Alarm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Alarm: Done "Alarm" with 37 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
