DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_tb"
duLibraryName "AD_DA_test"
duName "adc5368_controller_tester"
elements [
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
]
mwi 0
uid 199,0
)
(Instance
name "I_adc"
duLibraryName "AD_DA_test"
duName "adc5368"
elements [
(GiElement
name "externalClock"
type "boolean"
value "true"
)
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
]
mwi 0
uid 3001,0
)
(Instance
name "I_ctrl"
duLibraryName "AD_DA"
duName "adc5368_controller"
elements [
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
(GiElement
name "ddsBitNb"
type "positive"
value "ddsBitNb"
)
(GiElement
name "inputOffset"
type "integer"
value "0"
)
(GiElement
name "inputShiftBitNb"
type "integer"
value "0"
)
(GiElement
name "clockFrequency"
type "real"
value "66.0E6"
)
(GiElement
name "samplingFrequency"
type "real"
value "48.0E3"
)
]
mwi 0
uid 3946,0
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2018.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc5368_controller_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc5368_controller_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc5368_controller_tb"
)
(vvPair
variable "d_logical"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc5368_controller_tb"
)
(vvPair
variable "date"
value "08/28/19"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "adc5368_controller_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "08/28/19"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Aphelia"
)
(vvPair
variable "graphical_source_time"
value "13:43:22"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Aphelia"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "AD_DA_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../ADC_CS5368_test/concat"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../ADC_CS5368_test/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libs/AD_DA_test/work"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "adc5368_controller_tb"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc5368_controller_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc5368_controller_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "task_perl"
value "c:\\eda\\hds2007.1a\\resources\\perl\\bin\\perl.exe"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:43:22"
)
(vvPair
variable "unit"
value "adc5368_controller_tb"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 20,0
optionalChildren [
*1 (Grouping
uid 77,0
optionalChildren [
*2 (CommentText
uid 79,0
shape (Rectangle
uid 80,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "110000,98000,127000,99000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 81,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "110200,98000,126400,99000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 82,0
shape (Rectangle
uid 83,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "127000,94000,131000,95000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 84,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "127200,94000,130800,95000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 85,0
shape (Rectangle
uid 86,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "110000,96000,127000,97000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 87,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "110200,96000,126400,97000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 88,0
shape (Rectangle
uid 89,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "106000,96000,110000,97000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 90,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "106200,96000,109800,97000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 91,0
shape (Rectangle
uid 92,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "127000,95000,147000,99000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 93,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "127200,95200,140400,96200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 94,0
shape (Rectangle
uid 95,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "131000,94000,147000,95000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 96,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "131200,94000,133000,95000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 97,0
shape (Rectangle
uid 98,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "106000,94000,127000,96000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 99,0
va (VaSet
fg "32768,0,0"
)
xt "112000,94500,121000,95500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 100,0
shape (Rectangle
uid 101,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "106000,97000,110000,98000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 102,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "106200,97000,109200,98000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 103,0
shape (Rectangle
uid 104,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "106000,98000,110000,99000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 105,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "106200,98000,109800,99000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 106,0
shape (Rectangle
uid 107,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "110000,97000,127000,98000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 108,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "110200,97000,120400,98000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 78,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "106000,94000,147000,99000"
)
oxt "14000,66000,55000,71000"
)
*12 (Blk
uid 199,0
shape (Rectangle
uid 200,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "31000,72000,134000,80000"
)
oxt "7000,63000,62000,71000"
ttg (MlTextGroup
uid 201,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 202,0
va (VaSet
font "courier,8,1"
)
xt "31300,80500,36500,81500"
st "AD_DA_test"
blo "31300,81300"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 203,0
va (VaSet
font "courier,8,1"
)
xt "31300,81500,41900,82500"
st "adc5368_controller_tester"
blo "31300,82300"
tm "BlkNameMgr"
)
*15 (Text
uid 204,0
va (VaSet
font "courier,8,1"
)
xt "31300,82500,33100,83500"
st "I_tb"
blo "31300,83300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 205,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 206,0
text (MLText
uid 207,0
va (VaSet
font "courier,8,0"
)
xt "31000,84200,53000,85100"
st "signalBitNb = signalBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
]
)
viewicon (ZoomableIcon
uid 208,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "31250,78250,32750,79750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*16 (Net
uid 209,0
decl (Decl
n "reset"
t "std_ulogic"
o 20
suid 1,0
)
declText (MLText
uid 210,0
va (VaSet
font "courier,8,0"
)
xt "2000,29900,16500,30800"
st "SIGNAL reset    : std_ulogic"
)
)
*17 (Net
uid 217,0
decl (Decl
n "clock"
t "std_ulogic"
o 10
suid 2,0
)
declText (MLText
uid 218,0
va (VaSet
font "courier,8,0"
)
xt "2000,20900,16500,21800"
st "SIGNAL clock    : std_ulogic"
)
)
*18 (Net
uid 412,0
decl (Decl
n "sampleEn"
t "std_ulogic"
o 30
suid 20,0
)
declText (MLText
uid 413,0
va (VaSet
font "courier,8,0"
)
xt "2000,38900,16500,39800"
st "SIGNAL sampleEn : std_ulogic"
)
)
*19 (Net
uid 823,0
decl (Decl
n "init"
t "std_ulogic"
o 13
suid 21,0
)
declText (MLText
uid 824,0
va (VaSet
font "courier,8,0"
)
xt "2000,23600,16500,24500"
st "SIGNAL init     : std_ulogic"
)
)
*20 (Net
uid 1181,0
decl (Decl
n "aIn8"
t "integer"
o 8
suid 23,0
)
declText (MLText
uid 1182,0
va (VaSet
font "courier,8,0"
)
xt "2000,19100,15000,20000"
st "SIGNAL aIn8     : integer"
)
)
*21 (Net
uid 1189,0
decl (Decl
n "aIn7"
t "integer"
o 7
suid 24,0
)
declText (MLText
uid 1190,0
va (VaSet
font "courier,8,0"
)
xt "2000,18200,15000,19100"
st "SIGNAL aIn7     : integer"
)
)
*22 (Net
uid 1197,0
decl (Decl
n "aIn6"
t "integer"
o 6
suid 25,0
)
declText (MLText
uid 1198,0
va (VaSet
font "courier,8,0"
)
xt "2000,17300,15000,18200"
st "SIGNAL aIn6     : integer"
)
)
*23 (Net
uid 1205,0
decl (Decl
n "aIn5"
t "integer"
o 5
suid 26,0
)
declText (MLText
uid 1206,0
va (VaSet
font "courier,8,0"
)
xt "2000,16400,15000,17300"
st "SIGNAL aIn5     : integer"
)
)
*24 (Net
uid 1213,0
decl (Decl
n "aIn4"
t "integer"
o 4
suid 27,0
)
declText (MLText
uid 1214,0
va (VaSet
font "courier,8,0"
)
xt "2000,15500,15000,16400"
st "SIGNAL aIn4     : integer"
)
)
*25 (Net
uid 1221,0
decl (Decl
n "aIn3"
t "integer"
o 3
suid 28,0
)
declText (MLText
uid 1222,0
va (VaSet
font "courier,8,0"
)
xt "2000,14600,15000,15500"
st "SIGNAL aIn3     : integer"
)
)
*26 (Net
uid 1229,0
decl (Decl
n "aIn2"
t "integer"
o 2
suid 29,0
)
declText (MLText
uid 1230,0
va (VaSet
font "courier,8,0"
)
xt "2000,13700,15000,14600"
st "SIGNAL aIn2     : integer"
)
)
*27 (Net
uid 1237,0
decl (Decl
n "aIn1"
t "integer"
o 1
suid 30,0
)
declText (MLText
uid 1238,0
va (VaSet
font "courier,8,0"
)
xt "2000,12800,15000,13700"
st "SIGNAL aIn1     : integer"
)
)
*28 (Net
uid 1788,0
decl (Decl
n "mclk"
t "std_logic"
o 17
suid 31,0
)
declText (MLText
uid 1789,0
va (VaSet
font "courier,8,0"
)
xt "2000,27200,16000,28100"
st "SIGNAL mclk     : std_logic"
)
)
*29 (Net
uid 1794,0
decl (Decl
n "sclk"
t "std_ulogic"
o 31
suid 32,0
)
declText (MLText
uid 1795,0
va (VaSet
font "courier,8,0"
)
xt "2000,39800,16500,40700"
st "SIGNAL sclk     : std_ulogic"
)
)
*30 (Net
uid 1800,0
decl (Decl
n "lrck_fs"
t "std_logic"
o 14
suid 33,0
)
declText (MLText
uid 1801,0
va (VaSet
font "courier,8,0"
)
xt "2000,24500,16000,25400"
st "SIGNAL lrck_fs  : std_logic"
)
)
*31 (Net
uid 1806,0
decl (Decl
n "sdout1"
t "std_ulogic"
o 32
suid 34,0
)
declText (MLText
uid 1807,0
va (VaSet
font "courier,8,0"
)
xt "2000,40700,16500,41600"
st "SIGNAL sdout1   : std_ulogic"
)
)
*32 (Net
uid 1812,0
decl (Decl
n "sdout2"
t "std_ulogic"
o 33
suid 35,0
)
declText (MLText
uid 1813,0
va (VaSet
font "courier,8,0"
)
xt "2000,41600,16500,42500"
st "SIGNAL sdout2   : std_ulogic"
)
)
*33 (Net
uid 1818,0
decl (Decl
n "sdout3"
t "std_ulogic"
o 34
suid 36,0
)
declText (MLText
uid 1819,0
va (VaSet
font "courier,8,0"
)
xt "2000,42500,16500,43400"
st "SIGNAL sdout3   : std_ulogic"
)
)
*34 (Net
uid 1824,0
decl (Decl
n "sdout4"
t "std_ulogic"
o 35
suid 37,0
)
declText (MLText
uid 1825,0
va (VaSet
font "courier,8,0"
)
xt "2000,43400,16500,44300"
st "SIGNAL sdout4   : std_ulogic"
)
)
*35 (Net
uid 1830,0
decl (Decl
n "ovfl_n"
t "std_logic"
o 19
suid 38,0
)
declText (MLText
uid 1831,0
va (VaSet
font "courier,8,0"
)
xt "2000,29000,16000,29900"
st "SIGNAL ovfl_n   : std_logic"
)
)
*36 (Net
uid 1836,0
decl (Decl
n "rst_n"
t "std_ulogic"
o 21
suid 39,0
)
declText (MLText
uid 1837,0
va (VaSet
font "courier,8,0"
)
xt "2000,30800,16500,31700"
st "SIGNAL rst_n    : std_ulogic"
)
)
*37 (Net
uid 1848,0
decl (Decl
n "m0"
t "std_logic"
o 15
suid 41,0
)
declText (MLText
uid 1849,0
va (VaSet
font "courier,8,0"
)
xt "2000,25400,16000,26300"
st "SIGNAL m0       : std_logic"
)
)
*38 (Net
uid 1860,0
decl (Decl
n "dif0"
t "std_ulogic"
o 11
suid 43,0
)
declText (MLText
uid 1861,0
va (VaSet
font "courier,8,0"
)
xt "2000,21800,16500,22700"
st "SIGNAL dif0     : std_ulogic"
)
)
*39 (Net
uid 1866,0
decl (Decl
n "clkmode"
t "std_ulogic"
o 9
suid 44,0
)
declText (MLText
uid 1867,0
va (VaSet
font "courier,8,0"
)
xt "2000,20000,16500,20900"
st "SIGNAL clkmode  : std_ulogic"
)
)
*40 (Net
uid 1872,0
decl (Decl
n "mdiv"
t "std_ulogic"
o 18
suid 45,0
)
declText (MLText
uid 1873,0
va (VaSet
font "courier,8,0"
)
xt "2000,28100,16500,29000"
st "SIGNAL mdiv     : std_ulogic"
)
)
*41 (Net
uid 1878,0
decl (Decl
n "m1"
t "std_ulogic"
o 16
suid 46,0
)
declText (MLText
uid 1879,0
va (VaSet
font "courier,8,0"
)
xt "2000,26300,16500,27200"
st "SIGNAL m1       : std_ulogic"
)
)
*42 (Net
uid 1880,0
decl (Decl
n "dif1"
t "std_ulogic"
o 12
suid 47,0
)
declText (MLText
uid 1881,0
va (VaSet
font "courier,8,0"
)
xt "2000,22700,16500,23600"
st "SIGNAL dif1     : std_ulogic"
)
)
*43 (Net
uid 2216,0
decl (Decl
n "sample8"
t "signed"
b "(signalBitNb-1 downto 0)"
o 29
suid 49,0
)
declText (MLText
uid 2217,0
va (VaSet
font "courier,8,0"
)
xt "2000,38000,26500,38900"
st "SIGNAL sample8  : signed(signalBitNb-1 downto 0)"
)
)
*44 (Net
uid 2224,0
decl (Decl
n "sample7"
t "signed"
b "(signalBitNb-1 downto 0)"
o 28
suid 50,0
)
declText (MLText
uid 2225,0
va (VaSet
font "courier,8,0"
)
xt "2000,37100,26500,38000"
st "SIGNAL sample7  : signed(signalBitNb-1 downto 0)"
)
)
*45 (Net
uid 2232,0
decl (Decl
n "sample6"
t "signed"
b "(signalBitNb-1 downto 0)"
o 27
suid 51,0
)
declText (MLText
uid 2233,0
va (VaSet
font "courier,8,0"
)
xt "2000,36200,26500,37100"
st "SIGNAL sample6  : signed(signalBitNb-1 downto 0)"
)
)
*46 (Net
uid 2240,0
decl (Decl
n "sample5"
t "signed"
b "(signalBitNb-1 downto 0)"
o 26
suid 52,0
)
declText (MLText
uid 2241,0
va (VaSet
font "courier,8,0"
)
xt "2000,35300,26500,36200"
st "SIGNAL sample5  : signed(signalBitNb-1 downto 0)"
)
)
*47 (Net
uid 2248,0
decl (Decl
n "sample4"
t "signed"
b "(signalBitNb-1 downto 0)"
o 25
suid 53,0
)
declText (MLText
uid 2249,0
va (VaSet
font "courier,8,0"
)
xt "2000,34400,26500,35300"
st "SIGNAL sample4  : signed(signalBitNb-1 downto 0)"
)
)
*48 (Net
uid 2256,0
decl (Decl
n "sample3"
t "signed"
b "(signalBitNb-1 downto 0)"
o 24
suid 54,0
)
declText (MLText
uid 2257,0
va (VaSet
font "courier,8,0"
)
xt "2000,33500,26500,34400"
st "SIGNAL sample3  : signed(signalBitNb-1 downto 0)"
)
)
*49 (Net
uid 2264,0
decl (Decl
n "sample2"
t "signed"
b "(signalBitNb-1 downto 0)"
o 23
suid 55,0
)
declText (MLText
uid 2265,0
va (VaSet
font "courier,8,0"
)
xt "2000,32600,26500,33500"
st "SIGNAL sample2  : signed(signalBitNb-1 downto 0)"
)
)
*50 (Net
uid 2272,0
decl (Decl
n "sample1"
t "signed"
b "(signalBitNb-1 downto 0)"
o 22
suid 56,0
)
declText (MLText
uid 2273,0
va (VaSet
font "courier,8,0"
)
xt "2000,31700,26500,32600"
st "SIGNAL sample1  : signed(signalBitNb-1 downto 0)"
)
)
*51 (SaComponent
uid 3001,0
optionalChildren [
*52 (CptPort
uid 2909,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2910,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,51625,73750,52375"
)
tg (CPTG
uid 2911,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2912,0
va (VaSet
)
xt "66600,51500,72000,52500"
st "dif1_ad1_cdin"
ju 2
blo "72000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "dif1_ad1_cdin"
t "std_ulogic"
o 7
suid 1,0
)
)
)
*53 (CptPort
uid 2913,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2914,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,25625,73750,26375"
)
tg (CPTG
uid 2915,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2916,0
va (VaSet
)
xt "70300,25500,72000,26500"
st "sclk"
ju 2
blo "72000,26300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sclk"
t "std_logic"
o 17
suid 2,0
)
)
)
*54 (CptPort
uid 2917,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2918,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,57625,73750,58375"
)
tg (CPTG
uid 2919,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2920,0
va (VaSet
)
xt "70100,57500,72000,58500"
st "mdiv"
ju 2
blo "72000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "mdiv"
t "std_ulogic"
o 5
suid 3,0
)
)
)
*55 (CptPort
uid 2921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2922,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,33625,73750,34375"
)
tg (CPTG
uid 2923,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2924,0
va (VaSet
)
xt "69400,33500,72000,34500"
st "sdout2"
ju 2
blo "72000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sdout2"
t "std_ulogic"
o 10
suid 4,0
)
)
)
*56 (CptPort
uid 2925,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2926,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,41625,73750,42375"
)
tg (CPTG
uid 2927,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2928,0
va (VaSet
)
xt "69700,41500,72000,42500"
st "ovfl_n"
ju 2
blo "72000,42300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "ovfl_n"
t "std_logic"
o 16
suid 5,0
)
)
)
*57 (CptPort
uid 2929,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2930,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,27625,73750,28375"
)
tg (CPTG
uid 2931,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2932,0
va (VaSet
)
xt "69400,27500,72000,28500"
st "lrck_fs"
ju 2
blo "72000,28300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "lrck_fs"
t "std_logic"
o 14
suid 6,0
)
)
)
*58 (CptPort
uid 2933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2934,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,35625,73750,36375"
)
tg (CPTG
uid 2935,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2936,0
va (VaSet
)
xt "66600,35500,72000,36500"
st "sdout3_tdm_n"
ju 2
blo "72000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sdout3_tdm_n"
t "std_ulogic"
o 11
suid 7,0
)
)
)
*59 (CptPort
uid 2937,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2938,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,49625,73750,50375"
)
tg (CPTG
uid 2939,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2940,0
va (VaSet
)
xt "66400,49500,72000,50500"
st "m0_sda_cdout"
ju 2
blo "72000,50300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "m0_sda_cdout"
t "std_logic"
o 13
suid 8,0
)
)
)
*60 (CptPort
uid 2941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2942,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,47625,73750,48375"
)
tg (CPTG
uid 2943,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2944,0
va (VaSet
)
xt "67100,47500,72000,48500"
st "m1_scl_cclk"
ju 2
blo "72000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "m1_scl_cclk"
t "std_ulogic"
o 4
suid 9,0
)
)
)
*61 (CptPort
uid 2945,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2946,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,53625,73750,54375"
)
tg (CPTG
uid 2947,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2948,0
va (VaSet
)
xt "66400,53500,72000,54500"
st "dif0_ad0_cs_n"
ju 2
blo "72000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "dif0_ad0_cs_n"
t "std_ulogic"
o 6
suid 10,0
)
)
)
*62 (CptPort
uid 2949,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2950,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,31625,73750,32375"
)
tg (CPTG
uid 2951,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2952,0
va (VaSet
)
xt "67400,31500,72000,32500"
st "sdout1_tdm"
ju 2
blo "72000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sdout1_tdm"
t "std_ulogic"
o 9
suid 11,0
)
)
)
*63 (CptPort
uid 2953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2954,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,37625,73750,38375"
)
tg (CPTG
uid 2955,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2956,0
va (VaSet
)
xt "69400,37500,72000,38500"
st "sdout4"
ju 2
blo "72000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sdout4"
t "std_ulogic"
o 12
suid 12,0
)
)
)
*64 (CptPort
uid 2957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2958,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,55625,73750,56375"
)
tg (CPTG
uid 2959,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2960,0
va (VaSet
)
xt "68900,55500,72000,56500"
st "clkmode"
ju 2
blo "72000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "clkmode"
t "std_ulogic"
o 3
suid 13,0
)
)
)
*65 (CptPort
uid 2961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2962,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,45625,73750,46375"
)
tg (CPTG
uid 2963,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2964,0
va (VaSet
)
xt "69900,45500,72000,46500"
st "rst_n"
ju 2
blo "72000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_n"
t "std_ulogic"
o 8
suid 16,0
)
)
)
*66 (CptPort
uid 2965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2966,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,23625,57000,24375"
)
tg (CPTG
uid 2967,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2968,0
va (VaSet
)
xt "58000,23500,59800,24500"
st "aIn1"
blo "58000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "aIn1"
t "integer"
o 1
suid 35,0
)
)
)
*67 (CptPort
uid 2969,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2970,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,23625,73750,24375"
)
tg (CPTG
uid 2971,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2972,0
va (VaSet
)
xt "70100,23500,72000,24500"
st "mclk"
ju 2
blo "72000,24300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "mclk"
t "std_logic"
o 15
suid 37,0
)
)
)
*68 (CptPort
uid 2973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,25625,57000,26375"
)
tg (CPTG
uid 2975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2976,0
va (VaSet
)
xt "58000,25500,59800,26500"
st "aIn2"
blo "58000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "aIn2"
t "integer"
o 2
suid 39,0
)
)
)
*69 (CptPort
uid 2977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,27625,57000,28375"
)
tg (CPTG
uid 2979,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2980,0
va (VaSet
)
xt "58000,27500,59800,28500"
st "aIn3"
blo "58000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "aIn3"
t "integer"
o 18
suid 40,0
)
)
)
*70 (CptPort
uid 2981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,29625,57000,30375"
)
tg (CPTG
uid 2983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2984,0
va (VaSet
)
xt "58000,29500,59800,30500"
st "aIn4"
blo "58000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "aIn4"
t "integer"
o 19
suid 41,0
)
)
)
*71 (CptPort
uid 2985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2986,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,31625,57000,32375"
)
tg (CPTG
uid 2987,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2988,0
va (VaSet
)
xt "58000,31500,59800,32500"
st "aIn5"
blo "58000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "aIn5"
t "integer"
o 20
suid 42,0
)
)
)
*72 (CptPort
uid 2989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2990,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,33625,57000,34375"
)
tg (CPTG
uid 2991,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2992,0
va (VaSet
)
xt "58000,33500,59800,34500"
st "aIn6"
blo "58000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "aIn6"
t "integer"
o 21
suid 43,0
)
)
)
*73 (CptPort
uid 2993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2994,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,35625,57000,36375"
)
tg (CPTG
uid 2995,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2996,0
va (VaSet
)
xt "58000,35500,59800,36500"
st "aIn7"
blo "58000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "aIn7"
t "integer"
o 22
suid 44,0
)
)
)
*74 (CptPort
uid 2997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2998,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,37625,57000,38375"
)
tg (CPTG
uid 2999,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3000,0
va (VaSet
)
xt "58000,37500,59800,38500"
st "aIn8"
blo "58000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "aIn8"
t "integer"
o 23
suid 45,0
)
)
)
]
shape (Rectangle
uid 3002,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "57000,20000,73000,62000"
)
oxt "44000,9000,60000,51000"
ttg (MlTextGroup
uid 3003,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 3004,0
va (VaSet
font "courier,8,1"
)
xt "57200,62000,62400,63000"
st "AD_DA_test"
blo "57200,62800"
tm "BdLibraryNameMgr"
)
*76 (Text
uid 3005,0
va (VaSet
font "courier,8,1"
)
xt "57200,63000,60500,64000"
st "adc5368"
blo "57200,63800"
tm "CptNameMgr"
)
*77 (Text
uid 3006,0
va (VaSet
font "courier,8,1"
)
xt "57200,64000,59500,65000"
st "I_adc"
blo "57200,64800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3007,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3008,0
text (MLText
uid 3009,0
va (VaSet
font "courier,8,0"
)
xt "57000,65200,80000,67000"
st "externalClock = true           ( boolean  )  
signalBitNb   = signalBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "externalClock"
type "boolean"
value "true"
)
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
]
)
viewicon (ZoomableIcon
uid 3010,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "57250,60250,58750,61750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*78 (Net
uid 3271,0
decl (Decl
n "testMode"
t "std_ulogic"
o 36
suid 58,0
)
declText (MLText
uid 3272,0
va (VaSet
font "courier,8,0"
)
xt "2000,44300,16500,45200"
st "SIGNAL testMode : std_ulogic"
)
)
*79 (SaComponent
uid 3946,0
optionalChildren [
*80 (CptPort
uid 3834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3835,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,51625,81000,52375"
)
tg (CPTG
uid 3836,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3837,0
va (VaSet
)
xt "82000,51500,83600,52500"
st "dif1"
blo "82000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dif1"
t "std_ulogic"
o 14
suid 1,0
)
)
)
*81 (CptPort
uid 3838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,25625,81000,26375"
)
tg (CPTG
uid 3840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3841,0
va (VaSet
)
xt "82000,25500,83700,26500"
st "sclk"
blo "82000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "sclk"
t "std_ulogic"
o 6
suid 2,0
)
)
)
*82 (CptPort
uid 3842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3843,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,57625,81000,58375"
)
tg (CPTG
uid 3844,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3845,0
va (VaSet
)
xt "82000,57500,83900,58500"
st "mdiv"
blo "82000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mdiv"
t "std_ulogic"
o 18
suid 3,0
)
)
)
*83 (CptPort
uid 3846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3847,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,33625,81000,34375"
)
tg (CPTG
uid 3848,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3849,0
va (VaSet
)
xt "82000,33500,84600,34500"
st "sdout2"
blo "82000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "sdout2"
t "std_ulogic"
o 8
suid 4,0
)
)
)
*84 (CptPort
uid 3850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,41625,81000,42375"
)
tg (CPTG
uid 3852,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3853,0
va (VaSet
)
xt "82000,41500,86300,42500"
st "adc_ovfl_n"
blo "82000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "adc_ovfl_n"
t "std_ulogic"
o 1
suid 5,0
)
)
)
*85 (CptPort
uid 3854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,27625,81000,28375"
)
tg (CPTG
uid 3856,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3857,0
va (VaSet
)
xt "82000,27500,83600,28500"
st "lrck"
blo "82000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "lrck"
t "std_ulogic"
o 4
suid 6,0
)
)
)
*86 (CptPort
uid 3858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,35625,81000,36375"
)
tg (CPTG
uid 3860,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3861,0
va (VaSet
)
xt "82000,35500,84600,36500"
st "sdout3"
blo "82000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "sdout3"
t "std_ulogic"
o 9
suid 7,0
)
)
)
*87 (CptPort
uid 3862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3863,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,49625,81000,50375"
)
tg (CPTG
uid 3864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3865,0
va (VaSet
)
xt "82000,49500,83400,50500"
st "m0"
blo "82000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "m0"
t "std_ulogic"
o 15
suid 8,0
)
)
)
*88 (CptPort
uid 3866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3867,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,47625,81000,48375"
)
tg (CPTG
uid 3868,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3869,0
va (VaSet
)
xt "82000,47500,83400,48500"
st "m1"
blo "82000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "m1"
t "std_ulogic"
o 16
suid 9,0
)
)
)
*89 (CptPort
uid 3870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3871,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,53625,81000,54375"
)
tg (CPTG
uid 3872,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3873,0
va (VaSet
)
xt "82000,53500,83600,54500"
st "dif0"
blo "82000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dif0"
t "std_ulogic"
o 13
suid 10,0
)
)
)
*90 (CptPort
uid 3874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,31625,81000,32375"
)
tg (CPTG
uid 3876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3877,0
va (VaSet
)
xt "82000,31500,84600,32500"
st "sdout1"
blo "82000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "sdout1"
t "std_ulogic"
o 7
suid 11,0
)
)
)
*91 (CptPort
uid 3878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,37625,81000,38375"
)
tg (CPTG
uid 3880,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3881,0
va (VaSet
)
xt "82000,37500,84600,38500"
st "sdout4"
blo "82000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "sdout4"
t "std_ulogic"
o 10
suid 12,0
)
)
)
*92 (CptPort
uid 3882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3883,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,55625,81000,56375"
)
tg (CPTG
uid 3884,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3885,0
va (VaSet
)
xt "82000,55500,85100,56500"
st "clkmode"
blo "82000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clkmode"
t "std_ulogic"
o 12
suid 13,0
)
)
)
*93 (CptPort
uid 3886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3887,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,45625,81000,46375"
)
tg (CPTG
uid 3888,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3889,0
va (VaSet
)
xt "82000,45500,84100,46500"
st "rst_n"
blo "82000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_n"
t "std_ulogic"
o 19
suid 14,0
)
)
)
*94 (CptPort
uid 3890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3891,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,59625,98750,60375"
)
tg (CPTG
uid 3892,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3893,0
va (VaSet
)
xt "94900,59500,97000,60500"
st "clock"
ju 2
blo "97000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 15,0
)
)
)
*95 (CptPort
uid 3894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3895,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,61625,98750,62375"
)
tg (CPTG
uid 3896,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3897,0
va (VaSet
)
xt "94900,61500,97000,62500"
st "reset"
ju 2
blo "97000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 16,0
)
)
)
*96 (CptPort
uid 3898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3899,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,41625,98750,42375"
)
tg (CPTG
uid 3900,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3901,0
va (VaSet
)
xt "93300,41500,97000,42500"
st "sampleEn"
ju 2
blo "97000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sampleEn"
t "std_ulogic"
o 28
suid 18,0
)
)
)
*97 (CptPort
uid 3902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3903,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,23625,81000,24375"
)
tg (CPTG
uid 3904,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3905,0
va (VaSet
)
xt "82000,23500,83900,24500"
st "mclk"
blo "82000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mclk"
t "std_ulogic"
o 17
suid 19,0
)
)
)
*98 (CptPort
uid 3906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3907,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,55625,98750,56375"
)
tg (CPTG
uid 3908,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3909,0
va (VaSet
)
xt "95600,55500,97000,56500"
st "init"
ju 2
blo "97000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "init"
t "std_ulogic"
o 3
suid 38,0
)
)
)
*99 (CptPort
uid 3910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,37625,98750,38375"
)
tg (CPTG
uid 3912,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3913,0
va (VaSet
)
xt "93800,37500,97000,38500"
st "sample8"
ju 2
blo "97000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sample8"
t "signed"
b "(signalBitNb-1 downto 0)"
o 27
suid 39,0
)
)
)
*100 (CptPort
uid 3914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3915,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,35625,98750,36375"
)
tg (CPTG
uid 3916,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3917,0
va (VaSet
)
xt "93800,35500,97000,36500"
st "sample7"
ju 2
blo "97000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sample7"
t "signed"
b "(signalBitNb-1 downto 0)"
o 26
suid 40,0
)
)
)
*101 (CptPort
uid 3918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3919,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,33625,98750,34375"
)
tg (CPTG
uid 3920,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3921,0
va (VaSet
)
xt "93800,33500,97000,34500"
st "sample6"
ju 2
blo "97000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sample6"
t "signed"
b "(signalBitNb-1 downto 0)"
o 25
suid 41,0
)
)
)
*102 (CptPort
uid 3922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3923,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,31625,98750,32375"
)
tg (CPTG
uid 3924,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3925,0
va (VaSet
)
xt "93800,31500,97000,32500"
st "sample5"
ju 2
blo "97000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sample5"
t "signed"
b "(signalBitNb-1 downto 0)"
o 24
suid 42,0
)
)
)
*103 (CptPort
uid 3926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3927,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,29625,98750,30375"
)
tg (CPTG
uid 3928,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3929,0
va (VaSet
)
xt "93800,29500,97000,30500"
st "sample4"
ju 2
blo "97000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sample4"
t "signed"
b "(signalBitNb-1 downto 0)"
o 23
suid 43,0
)
)
)
*104 (CptPort
uid 3930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,27625,98750,28375"
)
tg (CPTG
uid 3932,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3933,0
va (VaSet
)
xt "93800,27500,97000,28500"
st "sample3"
ju 2
blo "97000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sample3"
t "signed"
b "(signalBitNb-1 downto 0)"
o 22
suid 44,0
)
)
)
*105 (CptPort
uid 3934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3935,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,25625,98750,26375"
)
tg (CPTG
uid 3936,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3937,0
va (VaSet
)
xt "93800,25500,97000,26500"
st "sample2"
ju 2
blo "97000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sample2"
t "signed"
b "(signalBitNb-1 downto 0)"
o 21
suid 45,0
)
)
)
*106 (CptPort
uid 3938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3939,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,23625,98750,24375"
)
tg (CPTG
uid 3940,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3941,0
va (VaSet
)
xt "93800,23500,97000,24500"
st "sample1"
ju 2
blo "97000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sample1"
t "signed"
b "(signalBitNb-1 downto 0)"
o 20
suid 46,0
)
)
)
*107 (CptPort
uid 3942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3943,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,61625,81000,62375"
)
tg (CPTG
uid 3944,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3945,0
va (VaSet
)
xt "82000,61500,85500,62500"
st "testMode"
blo "82000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "testMode"
t "std_ulogic"
o 11
suid 47,0
)
)
)
]
shape (Rectangle
uid 3947,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "81000,20000,98000,64000"
)
oxt "44000,9000,61000,53000"
ttg (MlTextGroup
uid 3948,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
uid 3949,0
va (VaSet
font "courier,8,1"
)
xt "81200,64000,84200,65000"
st "AD_DA"
blo "81200,64800"
tm "BdLibraryNameMgr"
)
*109 (Text
uid 3950,0
va (VaSet
font "courier,8,1"
)
xt "81200,65000,88900,66000"
st "adc5368_controller"
blo "81200,65800"
tm "CptNameMgr"
)
*110 (Text
uid 3951,0
va (VaSet
font "courier,8,1"
)
xt "81200,66000,83400,67000"
st "I_ctrl"
blo "81200,66800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3952,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3953,0
text (MLText
uid 3954,0
va (VaSet
font "courier,8,0"
)
xt "81000,67800,106000,73200"
st "signalBitNb       = signalBitNb    ( positive )  
ddsBitNb          = ddsBitNb       ( positive )  
inputOffset       = 0              ( integer  )  
inputShiftBitNb   = 0              ( integer  )  
clockFrequency    = 66.0E6         ( real     )  
samplingFrequency = 48.0E3         ( real     )  "
)
header ""
)
elements [
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
(GiElement
name "ddsBitNb"
type "positive"
value "ddsBitNb"
)
(GiElement
name "inputOffset"
type "integer"
value "0"
)
(GiElement
name "inputShiftBitNb"
type "integer"
value "0"
)
(GiElement
name "clockFrequency"
type "real"
value "66.0E6"
)
(GiElement
name "samplingFrequency"
type "real"
value "48.0E3"
)
]
)
viewicon (ZoomableIcon
uid 3955,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "81250,62250,82750,63750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*111 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "98750,62000,100000,72000"
pts [
"98750,62000"
"100000,62000"
"100000,72000"
]
)
start &95
end &12
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
)
xt "101000,61000,104000,62000"
st "reset"
blo "101000,61800"
tm "WireNameMgr"
)
)
on &16
)
*112 (Wire
uid 219,0
shape (OrthoPolyLine
uid 220,0
va (VaSet
vasetType 3
)
xt "98750,60000,102000,72000"
pts [
"98750,60000"
"102000,60000"
"102000,72000"
]
)
start &94
end &12
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
)
xt "101000,59000,104000,60000"
st "clock"
blo "101000,59800"
tm "WireNameMgr"
)
)
on &17
)
*113 (Wire
uid 414,0
shape (OrthoPolyLine
uid 415,0
va (VaSet
vasetType 3
)
xt "98750,42000,110000,72000"
pts [
"98750,42000"
"110000,42000"
"110000,72000"
]
)
start &96
end &12
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 419,0
va (VaSet
)
xt "100750,41000,105550,42000"
st "sampleEn"
blo "100750,41800"
tm "WireNameMgr"
)
)
on &18
)
*114 (Wire
uid 825,0
shape (OrthoPolyLine
uid 826,0
va (VaSet
vasetType 3
)
xt "98750,56000,106000,72000"
pts [
"98750,56000"
"106000,56000"
"106000,72000"
]
)
start &98
end &12
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 830,0
va (VaSet
)
xt "100750,55000,103150,56000"
st "init"
blo "100750,55800"
tm "WireNameMgr"
)
)
on &19
)
*115 (Wire
uid 1183,0
shape (OrthoPolyLine
uid 1184,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,38000,56250,72000"
pts [
"56250,38000"
"53000,38000"
"53000,72000"
]
)
start &74
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 1187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1188,0
va (VaSet
)
xt "53250,37000,55650,38000"
st "aIn8"
blo "53250,37800"
tm "WireNameMgr"
)
)
on &20
)
*116 (Wire
uid 1191,0
shape (OrthoPolyLine
uid 1192,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "51000,36000,56250,72000"
pts [
"56250,36000"
"51000,36000"
"51000,72000"
]
)
start &73
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 1195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1196,0
va (VaSet
)
xt "53250,35000,55650,36000"
st "aIn7"
blo "53250,35800"
tm "WireNameMgr"
)
)
on &21
)
*117 (Wire
uid 1199,0
shape (OrthoPolyLine
uid 1200,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49000,34000,56250,72000"
pts [
"56250,34000"
"49000,34000"
"49000,72000"
]
)
start &72
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 1203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1204,0
va (VaSet
)
xt "53250,33000,55650,34000"
st "aIn6"
blo "53250,33800"
tm "WireNameMgr"
)
)
on &22
)
*118 (Wire
uid 1207,0
shape (OrthoPolyLine
uid 1208,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,32000,56250,72000"
pts [
"56250,32000"
"47000,32000"
"47000,72000"
]
)
start &71
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 1211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1212,0
va (VaSet
)
xt "53250,31000,55650,32000"
st "aIn5"
blo "53250,31800"
tm "WireNameMgr"
)
)
on &23
)
*119 (Wire
uid 1215,0
shape (OrthoPolyLine
uid 1216,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,30000,56250,72000"
pts [
"56250,30000"
"45000,30000"
"45000,72000"
]
)
start &70
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 1219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1220,0
va (VaSet
)
xt "53250,29000,55650,30000"
st "aIn4"
blo "53250,29800"
tm "WireNameMgr"
)
)
on &24
)
*120 (Wire
uid 1223,0
shape (OrthoPolyLine
uid 1224,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,28000,56250,72000"
pts [
"56250,28000"
"43000,28000"
"43000,72000"
]
)
start &69
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 1227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1228,0
va (VaSet
)
xt "53250,27000,55650,28000"
st "aIn3"
blo "53250,27800"
tm "WireNameMgr"
)
)
on &25
)
*121 (Wire
uid 1231,0
shape (OrthoPolyLine
uid 1232,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,26000,56250,72000"
pts [
"56250,26000"
"41000,26000"
"41000,72000"
]
)
start &68
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 1235,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1236,0
va (VaSet
)
xt "53250,25000,55650,26000"
st "aIn2"
blo "53250,25800"
tm "WireNameMgr"
)
)
on &26
)
*122 (Wire
uid 1239,0
shape (OrthoPolyLine
uid 1240,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "39000,24000,56250,72000"
pts [
"56250,24000"
"39000,24000"
"39000,72000"
]
)
start &66
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 1243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1244,0
va (VaSet
)
xt "53250,23000,55650,24000"
st "aIn1"
blo "53250,23800"
tm "WireNameMgr"
)
)
on &27
)
*123 (Wire
uid 1790,0
shape (OrthoPolyLine
uid 1791,0
va (VaSet
vasetType 3
)
xt "73750,24000,80250,24000"
pts [
"73750,24000"
"80250,24000"
]
)
start &67
end &97
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 1792,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1793,0
va (VaSet
)
xt "75000,23000,77400,24000"
st "mclk"
blo "75000,23800"
tm "WireNameMgr"
)
)
on &28
)
*124 (Wire
uid 1796,0
shape (OrthoPolyLine
uid 1797,0
va (VaSet
vasetType 3
)
xt "73750,26000,80250,26000"
pts [
"80250,26000"
"73750,26000"
]
)
start &81
end &53
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 1798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1799,0
va (VaSet
)
xt "75000,25000,77400,26000"
st "sclk"
blo "75000,25800"
tm "WireNameMgr"
)
)
on &29
)
*125 (Wire
uid 1802,0
shape (OrthoPolyLine
uid 1803,0
va (VaSet
vasetType 3
)
xt "73750,28000,80250,28000"
pts [
"73750,28000"
"80250,28000"
]
)
start &57
end &85
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 1804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1805,0
va (VaSet
)
xt "75000,27000,79200,28000"
st "lrck_fs"
blo "75000,27800"
tm "WireNameMgr"
)
)
on &30
)
*126 (Wire
uid 1808,0
shape (OrthoPolyLine
uid 1809,0
va (VaSet
vasetType 3
)
xt "73750,32000,80250,32000"
pts [
"80250,32000"
"73750,32000"
]
)
start &90
end &62
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 1810,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1811,0
va (VaSet
)
xt "75000,31000,78600,32000"
st "sdout1"
blo "75000,31800"
tm "WireNameMgr"
)
)
on &31
)
*127 (Wire
uid 1814,0
shape (OrthoPolyLine
uid 1815,0
va (VaSet
vasetType 3
)
xt "73750,34000,80250,34000"
pts [
"73750,34000"
"80250,34000"
]
)
start &55
end &83
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 1816,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1817,0
va (VaSet
)
xt "75000,33000,78600,34000"
st "sdout2"
blo "75000,33800"
tm "WireNameMgr"
)
)
on &32
)
*128 (Wire
uid 1820,0
shape (OrthoPolyLine
uid 1821,0
va (VaSet
vasetType 3
)
xt "73750,36000,80250,36000"
pts [
"80250,36000"
"73750,36000"
]
)
start &86
end &58
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 1822,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1823,0
va (VaSet
)
xt "75000,35000,78600,36000"
st "sdout3"
blo "75000,35800"
tm "WireNameMgr"
)
)
on &33
)
*129 (Wire
uid 1826,0
shape (OrthoPolyLine
uid 1827,0
va (VaSet
vasetType 3
)
xt "73750,38000,80250,38000"
pts [
"73750,38000"
"80250,38000"
]
)
start &63
end &91
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 1828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1829,0
va (VaSet
)
xt "75000,37000,78600,38000"
st "sdout4"
blo "75000,37800"
tm "WireNameMgr"
)
)
on &34
)
*130 (Wire
uid 1832,0
shape (OrthoPolyLine
uid 1833,0
va (VaSet
vasetType 3
)
xt "73750,42000,80250,42000"
pts [
"73750,42000"
"80250,42000"
]
)
start &56
end &84
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 1834,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1835,0
va (VaSet
)
xt "75000,41000,78600,42000"
st "ovfl_n"
blo "75000,41800"
tm "WireNameMgr"
)
)
on &35
)
*131 (Wire
uid 1838,0
shape (OrthoPolyLine
uid 1839,0
va (VaSet
vasetType 3
)
xt "73750,46000,80250,46000"
pts [
"73750,46000"
"80250,46000"
]
)
start &65
end &93
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 1840,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1841,0
va (VaSet
)
xt "75000,45000,78000,46000"
st "rst_n"
blo "75000,45800"
tm "WireNameMgr"
)
)
on &36
)
*132 (Wire
uid 1844,0
shape (OrthoPolyLine
uid 1845,0
va (VaSet
vasetType 3
)
xt "73750,48000,80250,48000"
pts [
"73750,48000"
"80250,48000"
]
)
start &60
end &88
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 1846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1847,0
va (VaSet
)
xt "75000,47000,76200,48000"
st "m1"
blo "75000,47800"
tm "WireNameMgr"
)
)
on &41
)
*133 (Wire
uid 1850,0
shape (OrthoPolyLine
uid 1851,0
va (VaSet
vasetType 3
)
xt "73750,50000,80250,50000"
pts [
"80250,50000"
"73750,50000"
]
)
start &87
end &59
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 1852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1853,0
va (VaSet
)
xt "75000,49000,76200,50000"
st "m0"
blo "75000,49800"
tm "WireNameMgr"
)
)
on &37
)
*134 (Wire
uid 1856,0
shape (OrthoPolyLine
uid 1857,0
va (VaSet
vasetType 3
)
xt "73750,52000,80250,52000"
pts [
"73750,52000"
"80250,52000"
]
)
start &52
end &80
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 1858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1859,0
va (VaSet
)
xt "75000,51000,77400,52000"
st "dif1"
blo "75000,51800"
tm "WireNameMgr"
)
)
on &42
)
*135 (Wire
uid 1862,0
shape (OrthoPolyLine
uid 1863,0
va (VaSet
vasetType 3
)
xt "73750,54000,80250,54000"
pts [
"80250,54000"
"73750,54000"
]
)
start &89
end &61
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 1864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1865,0
va (VaSet
)
xt "75000,53000,77400,54000"
st "dif0"
blo "75000,53800"
tm "WireNameMgr"
)
)
on &38
)
*136 (Wire
uid 1868,0
shape (OrthoPolyLine
uid 1869,0
va (VaSet
vasetType 3
)
xt "73750,56000,80250,56000"
pts [
"73750,56000"
"80250,56000"
]
)
start &64
end &92
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 1870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1871,0
va (VaSet
)
xt "75000,55000,79200,56000"
st "clkmode"
blo "75000,55800"
tm "WireNameMgr"
)
)
on &39
)
*137 (Wire
uid 1874,0
shape (OrthoPolyLine
uid 1875,0
va (VaSet
vasetType 3
)
xt "73750,58000,80250,58000"
pts [
"80250,58000"
"73750,58000"
]
)
start &82
end &54
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 1876,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1877,0
va (VaSet
)
xt "75000,57000,77400,58000"
st "mdiv"
blo "75000,57800"
tm "WireNameMgr"
)
)
on &40
)
*138 (Wire
uid 2218,0
shape (OrthoPolyLine
uid 2219,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98750,38000,112000,72000"
pts [
"98750,38000"
"112000,38000"
"112000,72000"
]
)
start &99
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 2222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2223,0
va (VaSet
)
xt "100750,37000,104950,38000"
st "sample8"
blo "100750,37800"
tm "WireNameMgr"
)
)
on &43
)
*139 (Wire
uid 2226,0
shape (OrthoPolyLine
uid 2227,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98750,36000,114000,72000"
pts [
"98750,36000"
"114000,36000"
"114000,72000"
]
)
start &100
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 2230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2231,0
va (VaSet
)
xt "100750,35000,104950,36000"
st "sample7"
blo "100750,35800"
tm "WireNameMgr"
)
)
on &44
)
*140 (Wire
uid 2234,0
shape (OrthoPolyLine
uid 2235,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98750,34000,116000,72000"
pts [
"98750,34000"
"116000,34000"
"116000,72000"
]
)
start &101
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 2238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2239,0
va (VaSet
)
xt "100750,33000,104950,34000"
st "sample6"
blo "100750,33800"
tm "WireNameMgr"
)
)
on &45
)
*141 (Wire
uid 2242,0
shape (OrthoPolyLine
uid 2243,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98750,32000,118000,72000"
pts [
"98750,32000"
"118000,32000"
"118000,72000"
]
)
start &102
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 2246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2247,0
va (VaSet
)
xt "100750,31000,104950,32000"
st "sample5"
blo "100750,31800"
tm "WireNameMgr"
)
)
on &46
)
*142 (Wire
uid 2250,0
shape (OrthoPolyLine
uid 2251,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98750,30000,120000,72000"
pts [
"98750,30000"
"120000,30000"
"120000,72000"
]
)
start &103
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 2254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2255,0
va (VaSet
)
xt "100750,29000,104950,30000"
st "sample4"
blo "100750,29800"
tm "WireNameMgr"
)
)
on &47
)
*143 (Wire
uid 2258,0
shape (OrthoPolyLine
uid 2259,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98750,28000,122000,72000"
pts [
"98750,28000"
"122000,28000"
"122000,72000"
]
)
start &104
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 2262,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2263,0
va (VaSet
)
xt "100750,27000,104950,28000"
st "sample3"
blo "100750,27800"
tm "WireNameMgr"
)
)
on &48
)
*144 (Wire
uid 2266,0
shape (OrthoPolyLine
uid 2267,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98750,26000,124000,72000"
pts [
"98750,26000"
"124000,26000"
"124000,72000"
]
)
start &105
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 2270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2271,0
va (VaSet
)
xt "100750,25000,104950,26000"
st "sample2"
blo "100750,25800"
tm "WireNameMgr"
)
)
on &49
)
*145 (Wire
uid 2274,0
shape (OrthoPolyLine
uid 2275,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98750,24000,126000,72000"
pts [
"98750,24000"
"126000,24000"
"126000,72000"
]
)
start &106
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 2278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2279,0
va (VaSet
)
xt "100750,23000,104950,24000"
st "sample1"
blo "100750,23800"
tm "WireNameMgr"
)
)
on &50
)
*146 (Wire
uid 3273,0
shape (OrthoPolyLine
uid 3274,0
va (VaSet
vasetType 3
)
xt "79000,62000,80250,72000"
pts [
"80250,62000"
"79000,62000"
"79000,72000"
]
)
start &107
end &12
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 3277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3278,0
va (VaSet
)
xt "75250,61000,78750,62000"
st "testMode"
blo "75250,61800"
tm "WireNameMgr"
)
)
on &78
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *147 (PackageList
uid 9,0
stg "VerticalLayoutStrategy"
textVec [
*148 (Text
uid 10,0
va (VaSet
font "courier,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*149 (MLText
uid 11,0
va (VaSet
)
xt "0,1000,18600,4000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 12,0
stg "VerticalLayoutStrategy"
textVec [
*150 (Text
uid 13,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*151 (Text
uid 14,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*152 (MLText
uid 15,0
va (VaSet
isHidden 1
)
xt "20000,2000,32000,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*153 (Text
uid 16,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*154 (MLText
uid 17,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*155 (Text
uid 18,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*156 (MLText
uid 19,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "119,37,1357,899"
viewArea "-2171,-2171,149858,101370"
cachedDiagramExtent "0,0,147000,99000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "Letter (8.5\" x 11\")"
windowsPaperName "A4"
windowsPaperType 9
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 4085,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*157 (Text
va (VaSet
font "courier,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*158 (Text
va (VaSet
font "courier,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*159 (Text
va (VaSet
font "courier,8,1"
)
xt "2200,5500,3200,6500"
st "I0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*160 (Text
va (VaSet
font "courier,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*161 (Text
va (VaSet
font "courier,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*162 (Text
va (VaSet
font "courier,8,1"
)
xt "550,5500,1550,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
va (VaSet
font "courier,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*164 (Text
va (VaSet
font "courier,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*165 (Text
va (VaSet
font "courier,8,1"
)
xt "900,5500,1900,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*167 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*168 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5500,1500,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
va (VaSet
font "courier,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*170 (Text
va (VaSet
font "courier,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*171 (Text
va (VaSet
font "courier,8,1"
)
xt "50,5500,1050,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
va (VaSet
font "courier,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*173 (Text
va (VaSet
font "courier,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2600,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1200,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,17400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*174 (Text
va (VaSet
font "courier,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*175 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,10800,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*176 (Text
va (VaSet
font "courier,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*177 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "0,7000,5400,8000"
st "Declarations"
blo "0,7800"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "0,8000,2700,9000"
st "Ports:"
blo "0,8800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "courier,8,1"
)
xt "0,9000,3800,10000"
st "Pre User:"
blo "0,9800"
)
preUserText (MLText
uid 5,0
va (VaSet
font "courier,8,0"
)
xt "2000,10000,21000,11800"
st "constant signalBitNb: positive := 24;
constant ddsBitNb: positive := 16;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "0,11800,7100,12800"
st "Diagram Signals:"
blo "0,12600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,7000,4700,8000"
st "Post User:"
blo "0,7800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,7000,0,7000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 58,0
usingSuid 1
emptyRow *178 (LEmptyRow
)
uid 22,0
optionalChildren [
*179 (RefLabelRowHdr
)
*180 (TitleRowHdr
)
*181 (FilterRowHdr
)
*182 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*183 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*184 (GroupColHdr
tm "GroupColHdrMgr"
)
*185 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*186 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*187 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*188 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*189 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*190 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*191 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 20
suid 1,0
)
)
uid 265,0
)
*192 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 10
suid 2,0
)
)
uid 267,0
)
*193 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sampleEn"
t "std_ulogic"
o 30
suid 20,0
)
)
uid 444,0
)
*194 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "init"
t "std_ulogic"
o 13
suid 21,0
)
)
uid 831,0
)
*195 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aIn8"
t "integer"
o 8
suid 23,0
)
)
uid 1245,0
)
*196 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aIn7"
t "integer"
o 7
suid 24,0
)
)
uid 1247,0
)
*197 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aIn6"
t "integer"
o 6
suid 25,0
)
)
uid 1249,0
)
*198 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aIn5"
t "integer"
o 5
suid 26,0
)
)
uid 1251,0
)
*199 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aIn4"
t "integer"
o 4
suid 27,0
)
)
uid 1253,0
)
*200 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aIn3"
t "integer"
o 3
suid 28,0
)
)
uid 1255,0
)
*201 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aIn2"
t "integer"
o 2
suid 29,0
)
)
uid 1257,0
)
*202 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aIn1"
t "integer"
o 1
suid 30,0
)
)
uid 1259,0
)
*203 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mclk"
t "std_logic"
o 17
suid 31,0
)
)
uid 1890,0
)
*204 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sclk"
t "std_ulogic"
o 31
suid 32,0
)
)
uid 1892,0
)
*205 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lrck_fs"
t "std_logic"
o 14
suid 33,0
)
)
uid 1894,0
)
*206 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sdout1"
t "std_ulogic"
o 32
suid 34,0
)
)
uid 1896,0
)
*207 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sdout2"
t "std_ulogic"
o 33
suid 35,0
)
)
uid 1898,0
)
*208 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sdout3"
t "std_ulogic"
o 34
suid 36,0
)
)
uid 1900,0
)
*209 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sdout4"
t "std_ulogic"
o 35
suid 37,0
)
)
uid 1902,0
)
*210 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ovfl_n"
t "std_logic"
o 19
suid 38,0
)
)
uid 1904,0
)
*211 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_n"
t "std_ulogic"
o 21
suid 39,0
)
)
uid 1906,0
)
*212 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "m0"
t "std_logic"
o 15
suid 41,0
)
)
uid 1908,0
)
*213 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dif0"
t "std_ulogic"
o 11
suid 43,0
)
)
uid 1910,0
)
*214 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clkmode"
t "std_ulogic"
o 9
suid 44,0
)
)
uid 1912,0
)
*215 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mdiv"
t "std_ulogic"
o 18
suid 45,0
)
)
uid 1914,0
)
*216 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "m1"
t "std_ulogic"
o 16
suid 46,0
)
)
uid 1916,0
)
*217 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dif1"
t "std_ulogic"
o 12
suid 47,0
)
)
uid 1918,0
)
*218 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sample8"
t "signed"
b "(signalBitNb-1 downto 0)"
o 29
suid 49,0
)
)
uid 2280,0
)
*219 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sample7"
t "signed"
b "(signalBitNb-1 downto 0)"
o 28
suid 50,0
)
)
uid 2282,0
)
*220 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sample6"
t "signed"
b "(signalBitNb-1 downto 0)"
o 27
suid 51,0
)
)
uid 2284,0
)
*221 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sample5"
t "signed"
b "(signalBitNb-1 downto 0)"
o 26
suid 52,0
)
)
uid 2286,0
)
*222 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sample4"
t "signed"
b "(signalBitNb-1 downto 0)"
o 25
suid 53,0
)
)
uid 2288,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sample3"
t "signed"
b "(signalBitNb-1 downto 0)"
o 24
suid 54,0
)
)
uid 2290,0
)
*224 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sample2"
t "signed"
b "(signalBitNb-1 downto 0)"
o 23
suid 55,0
)
)
uid 2292,0
)
*225 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sample1"
t "signed"
b "(signalBitNb-1 downto 0)"
o 22
suid 56,0
)
)
uid 2294,0
)
*226 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "testMode"
t "std_ulogic"
o 36
suid 58,0
)
)
uid 3279,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 35,0
optionalChildren [
*227 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *228 (MRCItem
litem &178
pos 36
dimension 20
)
uid 37,0
optionalChildren [
*229 (MRCItem
litem &179
pos 0
dimension 20
uid 38,0
)
*230 (MRCItem
litem &180
pos 1
dimension 23
uid 39,0
)
*231 (MRCItem
litem &181
pos 2
hidden 1
dimension 20
uid 40,0
)
*232 (MRCItem
litem &191
pos 0
dimension 20
uid 266,0
)
*233 (MRCItem
litem &192
pos 1
dimension 20
uid 268,0
)
*234 (MRCItem
litem &193
pos 2
dimension 20
uid 445,0
)
*235 (MRCItem
litem &194
pos 3
dimension 20
uid 832,0
)
*236 (MRCItem
litem &195
pos 4
dimension 20
uid 1246,0
)
*237 (MRCItem
litem &196
pos 5
dimension 20
uid 1248,0
)
*238 (MRCItem
litem &197
pos 6
dimension 20
uid 1250,0
)
*239 (MRCItem
litem &198
pos 7
dimension 20
uid 1252,0
)
*240 (MRCItem
litem &199
pos 8
dimension 20
uid 1254,0
)
*241 (MRCItem
litem &200
pos 9
dimension 20
uid 1256,0
)
*242 (MRCItem
litem &201
pos 10
dimension 20
uid 1258,0
)
*243 (MRCItem
litem &202
pos 11
dimension 20
uid 1260,0
)
*244 (MRCItem
litem &203
pos 12
dimension 20
uid 1891,0
)
*245 (MRCItem
litem &204
pos 13
dimension 20
uid 1893,0
)
*246 (MRCItem
litem &205
pos 14
dimension 20
uid 1895,0
)
*247 (MRCItem
litem &206
pos 15
dimension 20
uid 1897,0
)
*248 (MRCItem
litem &207
pos 16
dimension 20
uid 1899,0
)
*249 (MRCItem
litem &208
pos 17
dimension 20
uid 1901,0
)
*250 (MRCItem
litem &209
pos 18
dimension 20
uid 1903,0
)
*251 (MRCItem
litem &210
pos 19
dimension 20
uid 1905,0
)
*252 (MRCItem
litem &211
pos 20
dimension 20
uid 1907,0
)
*253 (MRCItem
litem &212
pos 21
dimension 20
uid 1909,0
)
*254 (MRCItem
litem &213
pos 22
dimension 20
uid 1911,0
)
*255 (MRCItem
litem &214
pos 23
dimension 20
uid 1913,0
)
*256 (MRCItem
litem &215
pos 24
dimension 20
uid 1915,0
)
*257 (MRCItem
litem &216
pos 25
dimension 20
uid 1917,0
)
*258 (MRCItem
litem &217
pos 26
dimension 20
uid 1919,0
)
*259 (MRCItem
litem &218
pos 27
dimension 20
uid 2281,0
)
*260 (MRCItem
litem &219
pos 28
dimension 20
uid 2283,0
)
*261 (MRCItem
litem &220
pos 29
dimension 20
uid 2285,0
)
*262 (MRCItem
litem &221
pos 30
dimension 20
uid 2287,0
)
*263 (MRCItem
litem &222
pos 31
dimension 20
uid 2289,0
)
*264 (MRCItem
litem &223
pos 32
dimension 20
uid 2291,0
)
*265 (MRCItem
litem &224
pos 33
dimension 20
uid 2293,0
)
*266 (MRCItem
litem &225
pos 34
dimension 20
uid 2295,0
)
*267 (MRCItem
litem &226
pos 35
dimension 20
uid 3280,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 41,0
optionalChildren [
*268 (MRCItem
litem &182
pos 0
dimension 20
uid 42,0
)
*269 (MRCItem
litem &184
pos 1
dimension 50
uid 43,0
)
*270 (MRCItem
litem &185
pos 2
dimension 100
uid 44,0
)
*271 (MRCItem
litem &186
pos 3
dimension 50
uid 45,0
)
*272 (MRCItem
litem &187
pos 4
dimension 100
uid 46,0
)
*273 (MRCItem
litem &188
pos 5
dimension 100
uid 47,0
)
*274 (MRCItem
litem &189
pos 6
dimension 50
uid 48,0
)
*275 (MRCItem
litem &190
pos 7
dimension 80
uid 49,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 36,0
vaOverrides [
]
)
]
)
uid 21,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *276 (LEmptyRow
)
uid 51,0
optionalChildren [
*277 (RefLabelRowHdr
)
*278 (TitleRowHdr
)
*279 (FilterRowHdr
)
*280 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*281 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*282 (GroupColHdr
tm "GroupColHdrMgr"
)
*283 (NameColHdr
tm "GenericNameColHdrMgr"
)
*284 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*285 (InitColHdr
tm "GenericValueColHdrMgr"
)
*286 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*287 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 63,0
optionalChildren [
*288 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *289 (MRCItem
litem &276
pos 0
dimension 20
)
uid 65,0
optionalChildren [
*290 (MRCItem
litem &277
pos 0
dimension 20
uid 66,0
)
*291 (MRCItem
litem &278
pos 1
dimension 23
uid 67,0
)
*292 (MRCItem
litem &279
pos 2
hidden 1
dimension 20
uid 68,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 69,0
optionalChildren [
*293 (MRCItem
litem &280
pos 0
dimension 20
uid 70,0
)
*294 (MRCItem
litem &282
pos 1
dimension 50
uid 71,0
)
*295 (MRCItem
litem &283
pos 2
dimension 100
uid 72,0
)
*296 (MRCItem
litem &284
pos 3
dimension 100
uid 73,0
)
*297 (MRCItem
litem &285
pos 4
dimension 50
uid 74,0
)
*298 (MRCItem
litem &286
pos 5
dimension 50
uid 75,0
)
*299 (MRCItem
litem &287
pos 6
dimension 80
uid 76,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 64,0
vaOverrides [
]
)
]
)
uid 50,0
type 1
)
activeModelName "BlockDiag"
)
