

================================================================
== Synthesis Summary Report of 'path_thr_axis'
================================================================
+ General Information: 
    * Date:           Wed Aug 30 10:22:11 2023
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        hls_path_Thr
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                  Modules                  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |           |     |
    |                  & Loops                  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ path_thr_axis                            |     -|  2.46|      106|  1.060e+03|         -|      107|     -|        no|     -|   -|  212 (~0%)|  330 (~0%)|    -|
    | + path_thr_axis_Pipeline_VITIS_LOOP_31_1  |     -|  2.46|      103|  1.030e+03|         -|      103|     -|        no|     -|   -|   74 (~0%)|  190 (~0%)|    -|
    |  o VITIS_LOOP_31_1                        |     -|  7.30|      100|  1.000e+03|         2|        1|   100|       yes|     -|   -|          -|          -|    -|
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+----------------+------------+---------------+--------+----------+
| Interface      | Data Width | Address Width | Offset | Register |
+----------------+------------+---------------+--------+----------+
| s_axi_Axi_lite | 32         | 5             | 16     | 0        |
+----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+----------------+-----------------+--------+-------+--------+------------------------------+---------------------+
| Interface      | Register        | Offset | Width | Access | Description                  | Bit Fields          |
+----------------+-----------------+--------+-------+--------+------------------------------+---------------------+
| s_axi_Axi_lite | statistics      | 0x10   | 32    | R      | Data signal of statistics    |                     |
| s_axi_Axi_lite | statistics_ctrl | 0x14   | 32    | R      | Control signal of statistics | 0=statistics_ap_vld |
+----------------+-----------------+--------+-------+--------+------------------------------+---------------------+

* AXIS
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| strm_in   | in        | both          | 64    | 1     | 1   | 8     | 1     | 1      | 8     | 1     | 1      |
| strm_out  | out       | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+---------------------------------------------+
| Argument   | Direction | Datatype                                    |
+------------+-----------+---------------------------------------------+
| strm_in    | in        | stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>& |
| strm_out   | out       | stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>& |
| statistics | out       | unsigned int&                               |
+------------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+------------+----------------+-----------+-------------------------------------------+
| Argument   | HW Interface   | HW Type   | HW Info                                   |
+------------+----------------+-----------+-------------------------------------------+
| strm_in    | strm_in        | interface |                                           |
| strm_out   | strm_out       | interface |                                           |
| statistics | s_axi_Axi_lite | register  | name=statistics offset=0x10 range=32      |
| statistics | s_axi_Axi_lite | register  | name=statistics_ctrl offset=0x14 range=32 |
+------------+----------------+-----------+-------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+-------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                      | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------------------------+-----+--------+----------+-----+--------+---------+
| + path_thr_axis                           | 0   |        |          |     |        |         |
|  + path_thr_axis_Pipeline_VITIS_LOOP_31_1 | 0   |        |          |     |        |         |
|    data_wr_fu_242_p2                      | -   |        | data_wr  | add | fabric | 0       |
|    add_ln51_fu_248_p2                     | -   |        | add_ln51 | add | fabric | 0       |
+-------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+-------------------------------------------+--------------------------------------------------------------+
| Type           | Options                                   | Location                                                     |
+----------------+-------------------------------------------+--------------------------------------------------------------+
| interface      | axis register both port=strm_in           | ../hls_src/path_thr_axis.cpp:21 in path_thr_axis, strm_in    |
| interface      | axis register both port=strm_out          | ../hls_src/path_thr_axis.cpp:22 in path_thr_axis, strm_out   |
| interface      | s_axilite port=statistics bundle=Axi_lite | ../hls_src/path_thr_axis.cpp:23 in path_thr_axis, statistics |
| interface      | ap_ctrl_none port=return                  | ../hls_src/path_thr_axis.cpp:25 in path_thr_axis, return     |
| loop_tripcount | min=100 max=100                           | ../hls_src/path_thr_axis.cpp:33 in path_thr_axis             |
| pipeline       | II=1                                      | ../hls_src/path_thr_axis.cpp:34 in path_thr_axis             |
+----------------+-------------------------------------------+--------------------------------------------------------------+


