{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v " "Source file: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522977025455 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1522977025455 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v " "Source file: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522977025641 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1522977025641 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v " "Source file: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522977025828 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1522977025828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522977027549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522977027556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 21:10:27 2018 " "Processing started: Thu Apr 05 21:10:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522977027556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977027556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Debug " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977027556 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1522977029176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977045866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977045866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_0002 " "Found entity 1: Pll_0002" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll/Pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977045872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977045872 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Project.v(301) " "Verilog HDL information at Project.v(301): always construct contains both blocking and non-blocking assignments" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 301 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522977045877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 4 4 " "Found 4 design units, including 4 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977045890 ""} { "Info" "ISGN_ENTITY_NAME" "2 SXT " "Found entity 2: SXT" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977045890 ""} { "Info" "ISGN_ENTITY_NAME" "3 Keys " "Found entity 3: Keys" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 537 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977045890 ""} { "Info" "ISGN_ENTITY_NAME" "4 Switches " "Found entity 4: Switches" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 587 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977045890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977045890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977045897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977045897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522977046032 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "imem Project.v(98) " "Verilog HDL warning at Project.v(98): object imem used but never assigned" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 98 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1522977046156 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op1_A Project.v(363) " "Verilog HDL or VHDL warning at Project.v(363): object \"op1_A\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522977046363 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op2_A Project.v(363) " "Verilog HDL or VHDL warning at Project.v(363): object \"op2_A\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522977046363 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs_A Project.v(364) " "Verilog HDL or VHDL warning at Project.v(364): object \"rs_A\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 364 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522977046363 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rt_A Project.v(364) " "Verilog HDL or VHDL warning at Project.v(364): object \"rt_A\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 364 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522977046363 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_A Project.v(364) " "Verilog HDL or VHDL warning at Project.v(364): object \"rd_A\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 364 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522977046363 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluimm_M Project.v(396) " "Verilog HDL or VHDL warning at Project.v(396): object \"aluimm_M\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522977046364 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isbranch_W Project.v(427) " "Verilog HDL or VHDL warning at Project.v(427): object \"isbranch_W\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522977046364 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isjump_W Project.v(427) " "Verilog HDL or VHDL warning at Project.v(427): object \"isjump_W\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522977046364 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isnop_W Project.v(427) " "Verilog HDL or VHDL warning at Project.v(427): object \"isnop_W\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522977046364 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Project.v(279) " "Verilog HDL assignment warning at Project.v(279): truncated value with size 32 to match size of target (6)" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522977046413 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Project.v(299) " "Verilog HDL assignment warning at Project.v(299): truncated value with size 32 to match size of target (6)" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522977046414 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Project.v(368) " "Verilog HDL assignment warning at Project.v(368): truncated value with size 32 to match size of target (6)" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522977046419 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Project.v(398) " "Verilog HDL assignment warning at Project.v(398): truncated value with size 32 to match size of target (6)" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522977046422 "|Project"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "flush_D 0 Project.v(172) " "Net \"flush_D\" at Project.v(172) has no driver or initial value, using a default initial value '0'" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 172 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1522977047014 "|Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll Pll:myPll " "Elaborating entity \"Pll\" for hierarchy \"Pll:myPll\"" {  } { { "Project.v" "myPll" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522977047251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_0002 Pll:myPll\|Pll_0002:pll_inst " "Elaborating entity \"Pll_0002\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\"" {  } { { "Pll.v" "pll_inst" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522977047296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "altera_pll_i" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522977047456 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1522977047475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522977047498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 55.000000 MHz " "Parameter \"output_clock_frequency0\" = \"55.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977047499 ""}  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522977047499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SXT SXT:sxt1 " "Elaborating entity \"SXT\" for hierarchy \"SXT:sxt1\"" {  } { { "Project.v" "sxt1" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522977047510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:ss5 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:ss5\"" {  } { { "Project.v" "ss5" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522977047529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keys Keys:keys " "Elaborating entity \"Keys\" for hierarchy \"Keys:keys\"" {  } { { "Project.v" "keys" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522977047594 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "INTR Project.v(546) " "Output port \"INTR\" at Project.v(546) has no driver" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 546 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522977047597 "|Project|Keys:keys"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Switches Switches:switches " "Elaborating entity \"Switches\" for hierarchy \"Switches:switches\"" {  } { { "Project.v" "switches" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522977047625 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "prevBounce Project.v(601) " "Verilog HDL warning at Project.v(601): object prevBounce used but never assigned" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 601 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1522977047626 "|Project|Switches:switches"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prevBounce 0 Project.v(601) " "Net \"prevBounce\" at Project.v(601) has no driver or initial value, using a default initial value '0'" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 601 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1522977047629 "|Project|Switches:switches"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "INTR Project.v(596) " "Output port \"INTR\" at Project.v(596) has no driver" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 596 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522977047629 "|Project|Switches:switches"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ck84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ck84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ck84 " "Found entity 1: altsyncram_ck84" {  } { { "db/altsyncram_ck84.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/altsyncram_ck84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977054216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977054216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/mux_dlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977054892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977054892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977055144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977055144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3bi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3bi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3bi " "Found entity 1: cntr_3bi" {  } { { "db/cntr_3bi.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cntr_3bi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977055752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977055752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cmpr_g9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977055910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977055910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cntr_22j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977056097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977056097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19i " "Found entity 1: cntr_19i" {  } { { "db/cntr_19i.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cntr_19i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977056361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977056361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977056479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977056479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977056661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977056661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977056759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977056759 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522977057843 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1522977058104 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.04.05.21:11:07 Progress: Loading slda4c167fd/alt_sld_fab_wrapper_hw.tcl " "2018.04.05.21:11:07 Progress: Loading slda4c167fd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977067532 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977071775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977072072 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977074839 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977075037 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977075234 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977075453 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977075512 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977075525 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1522977076284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda4c167fd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda4c167fd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda4c167fd/alt_sld_fab.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977076634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977076634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977076757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977076757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977076767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977076767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977076863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977076863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977076988 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977076988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977076988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977077089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977077089 ""}
{ "Info" "IINFER_RAM_PASS_THROUGH_LOGIC_NOT_CREATED" "regs_rtl_0 " "Pass-through logic not created for RAM node \"regs_rtl_0\"" {  } {  } 0 276024 "Pass-through logic not created for RAM node \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522977079988 ""}
{ "Info" "IINFER_RAM_PASS_THROUGH_LOGIC_NOT_CREATED" "regs_rtl_1 " "Pass-through logic not created for RAM node \"regs_rtl_1\"" {  } {  } 0 276024 "Pass-through logic not created for RAM node \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522977079989 ""}
{ "Info" "IINFER_RAM_PASS_THROUGH_LOGIC_NOT_CREATED" "dmem_rtl_0 " "Pass-through logic not created for RAM node \"dmem_rtl_0\"" {  } {  } 0 276024 "Pass-through logic not created for RAM node \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522977079990 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[31\] " "Converted tri-state buffer \"memout_M\[31\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[30\] " "Converted tri-state buffer \"memout_M\[30\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[29\] " "Converted tri-state buffer \"memout_M\[29\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[28\] " "Converted tri-state buffer \"memout_M\[28\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[27\] " "Converted tri-state buffer \"memout_M\[27\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[26\] " "Converted tri-state buffer \"memout_M\[26\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[25\] " "Converted tri-state buffer \"memout_M\[25\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[24\] " "Converted tri-state buffer \"memout_M\[24\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[23\] " "Converted tri-state buffer \"memout_M\[23\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[22\] " "Converted tri-state buffer \"memout_M\[22\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[21\] " "Converted tri-state buffer \"memout_M\[21\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[20\] " "Converted tri-state buffer \"memout_M\[20\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[19\] " "Converted tri-state buffer \"memout_M\[19\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[18\] " "Converted tri-state buffer \"memout_M\[18\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[17\] " "Converted tri-state buffer \"memout_M\[17\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[16\] " "Converted tri-state buffer \"memout_M\[16\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[15\] " "Converted tri-state buffer \"memout_M\[15\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[14\] " "Converted tri-state buffer \"memout_M\[14\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[13\] " "Converted tri-state buffer \"memout_M\[13\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[12\] " "Converted tri-state buffer \"memout_M\[12\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[11\] " "Converted tri-state buffer \"memout_M\[11\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[10\] " "Converted tri-state buffer \"memout_M\[10\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[9\] " "Converted tri-state buffer \"memout_M\[9\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[8\] " "Converted tri-state buffer \"memout_M\[8\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[7\] " "Converted tri-state buffer \"memout_M\[7\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[6\] " "Converted tri-state buffer \"memout_M\[6\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[5\] " "Converted tri-state buffer \"memout_M\[5\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[4\] " "Converted tri-state buffer \"memout_M\[4\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[3\] " "Converted tri-state buffer \"memout_M\[3\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[2\] " "Converted tri-state buffer \"memout_M\[2\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[1\] " "Converted tri-state buffer \"memout_M\[1\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[0\] " "Converted tri-state buffer \"memout_M\[0\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[31\]\" " "Converted tri-state node \"dbus\[31\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[30\]\" " "Converted tri-state node \"dbus\[30\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[29\]\" " "Converted tri-state node \"dbus\[29\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[28\]\" " "Converted tri-state node \"dbus\[28\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[27\]\" " "Converted tri-state node \"dbus\[27\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[26\]\" " "Converted tri-state node \"dbus\[26\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[25\]\" " "Converted tri-state node \"dbus\[25\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[24\]\" " "Converted tri-state node \"dbus\[24\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[23\]\" " "Converted tri-state node \"dbus\[23\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[22\]\" " "Converted tri-state node \"dbus\[22\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[21\]\" " "Converted tri-state node \"dbus\[21\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[20\]\" " "Converted tri-state node \"dbus\[20\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[19\]\" " "Converted tri-state node \"dbus\[19\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[18\]\" " "Converted tri-state node \"dbus\[18\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[17\]\" " "Converted tri-state node \"dbus\[17\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[16\]\" " "Converted tri-state node \"dbus\[16\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[15\]\" " "Converted tri-state node \"dbus\[15\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[14\]\" " "Converted tri-state node \"dbus\[14\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[13\]\" " "Converted tri-state node \"dbus\[13\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[12\]\" " "Converted tri-state node \"dbus\[12\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[11\]\" " "Converted tri-state node \"dbus\[11\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[10\]\" " "Converted tri-state node \"dbus\[10\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[9\]\" " "Converted tri-state node \"dbus\[9\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[8\]\" " "Converted tri-state node \"dbus\[8\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[7\]\" " "Converted tri-state node \"dbus\[7\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[6\]\" " "Converted tri-state node \"dbus\[6\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[5\]\" " "Converted tri-state node \"dbus\[5\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[4\]\" " "Converted tri-state node \"dbus\[4\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[3\]\" " "Converted tri-state node \"dbus\[3\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 599 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[2\]\" " "Converted tri-state node \"dbus\[2\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[1\]\" " "Converted tri-state node \"dbus\[1\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 599 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[0\]\" " "Converted tri-state node \"dbus\[0\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522977080405 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1522977080405 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "regs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"regs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "regs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"regs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TestNOPS.mif " "Parameter INIT_FILE set to TestNOPS.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522977082891 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1522977082891 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1522977082891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:regs_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:regs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522977083032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:regs_rtl_0 " "Instantiated megafunction \"altsyncram:regs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083032 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522977083032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ji1 " "Found entity 1: altsyncram_9ji1" {  } { { "db/altsyncram_9ji1.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/altsyncram_9ji1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977083213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977083213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:dmem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:dmem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522977083392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:dmem_rtl_0 " "Instantiated megafunction \"altsyncram:dmem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TestNOPS.mif " "Parameter \"INIT_FILE\" = \"TestNOPS.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977083392 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522977083392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t9l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t9l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t9l1 " "Found entity 1: altsyncram_t9l1" {  } { { "db/altsyncram_t9l1.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/altsyncram_t9l1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977083502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977083502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977084152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977084152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522977084338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977084338 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1522977084754 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wregno_A\[3\] High " "Register wregno_A\[3\] will power up to High" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 378 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1522977086981 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wregno_A\[1\] High " "Register wregno_A\[1\] will power up to High" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 378 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1522977086981 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wregno_A\[4\] High " "Register wregno_A\[4\] will power up to High" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 378 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1522977086981 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wregno_A\[5\] High " "Register wregno_A\[5\] will power up to High" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 378 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1522977086981 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wregno_M\[3\] High " "Register wregno_M\[3\] will power up to High" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1522977086981 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wregno_M\[1\] High " "Register wregno_M\[1\] will power up to High" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1522977086981 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wregno_M\[4\] High " "Register wregno_M\[4\] will power up to High" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1522977086981 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wregno_M\[5\] High " "Register wregno_M\[5\] will power up to High" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1522977086981 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wregno_W\[2\] High " "Register wregno_W\[2\] will power up to High" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 284 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1522977086981 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wregno_W\[1\] High " "Register wregno_W\[1\] will power up to High" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 284 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1522977086981 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wregno_W\[4\] High " "Register wregno_W\[4\] will power up to High" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 284 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1522977086981 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wregno_W\[5\] High " "Register wregno_W\[5\] will power up to High" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 284 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1522977086981 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1522977086981 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522977088637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alanh/Documents/Github/Project_2/Project_3/Debug.map.smsg " "Generated suppressed messages file C:/Users/alanh/Documents/Github/Project_2/Project_3/Debug.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977089099 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 367 375 0 0 8 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 367 of its 375 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 8 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1522977093300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522977093466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522977093466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4448 " "Implemented 4448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522977094302 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522977094302 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4075 " "Implemented 4075 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522977094302 ""} { "Info" "ICUT_CUT_TM_RAMS" "299 " "Implemented 299 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1522977094302 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1522977094302 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522977094302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522977094373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 21:11:34 2018 " "Processing ended: Thu Apr 05 21:11:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522977094373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522977094373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522977094373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522977094373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1522977098098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522977098108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 21:11:36 2018 " "Processing started: Thu Apr 05 21:11:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522977098108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522977098108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Debug " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522977098108 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1522977099273 ""}
{ "Info" "0" "" "Project  = Project" {  } {  } 0 0 "Project  = Project" 0 0 "Fitter" 0 0 1522977099274 ""}
{ "Info" "0" "" "Revision = Debug" {  } {  } 0 0 "Revision = Debug" 0 0 "Fitter" 0 0 1522977099274 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1522977099613 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Debug 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Debug\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522977099696 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522977099757 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522977099757 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522977100401 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1522977100450 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1522977101234 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1522977108122 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2503 global CLKCTRL_G3 " "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2503 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1522977108431 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1522977108431 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522977108431 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522977110742 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522977110742 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522977110742 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522977110742 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1522977110742 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522977110774 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 44 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 44 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1522977110815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1522977110815 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1522977110815 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1522977110816 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977110882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977110882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977110882 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1522977110882 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1522977110939 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1522977110941 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522977110942 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522977110942 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522977110942 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522977110942 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.272 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.272 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522977110942 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  18.181 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  18.181 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522977110942 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1522977110942 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522977111150 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522977111161 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522977111192 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522977111215 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522977111215 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522977111226 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522977111942 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 I/O output buffer " "Packed 10 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1522977111956 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "10 " "Created 10 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1522977111956 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522977111956 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522977112329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522977116464 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1522977117882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522977133988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522977147275 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522977149780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522977149780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522977158519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.0% " "1e+03 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1522977170224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1522977179785 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522977179785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522977184291 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 15.08 " "Total time spent on timing analysis during the Fitter is 15.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1522977191860 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522977192033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522977197578 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522977197582 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522977202648 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:29 " "Fitter post-fit operations ending: elapsed time is 00:00:29" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522977220071 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alanh/Documents/Github/Project_2/Project_3/Debug.fit.smsg " "Generated suppressed messages file C:/Users/alanh/Documents/Github/Project_2/Project_3/Debug.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522977221407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2310 " "Peak virtual memory: 2310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522977224800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 21:13:44 2018 " "Processing ended: Thu Apr 05 21:13:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522977224800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:08 " "Elapsed time: 00:02:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522977224800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:01 " "Total CPU time (on all processors): 00:03:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522977224800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522977224800 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1522977228976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522977228983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 21:13:48 2018 " "Processing started: Thu Apr 05 21:13:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522977228983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1522977228983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Debug " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1522977228983 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1522977241732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "788 " "Peak virtual memory: 788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522977242496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 21:14:02 2018 " "Processing ended: Thu Apr 05 21:14:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522977242496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522977242496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522977242496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1522977242496 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1522977243805 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1522977245188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522977245196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 21:14:04 2018 " "Processing started: Thu Apr 05 21:14:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522977245196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977245196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Debug " "Command: quartus_sta Project -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977245196 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1522977246624 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977248639 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977248690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977248690 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522977249744 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522977249744 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522977249744 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522977249744 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977249744 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977249789 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 44 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 44 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1522977249791 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1522977249791 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977249791 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977249792 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977249851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977249851 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977249851 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977249851 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977255667 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1522977255723 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1522977255786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.801 " "Worst-case setup slack is 6.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.801               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.801               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.185               0.000 altera_reserved_tck  " "    8.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977256210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 altera_reserved_tck  " "    0.166               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.345               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977256272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.933 " "Worst-case recovery slack is 28.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.933               0.000 altera_reserved_tck  " "   28.933               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977256290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.887 " "Worst-case removal slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 altera_reserved_tck  " "    0.887               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977256308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.136 " "Worst-case minimum pulse width slack is 1.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.136               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.719               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.719               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 CLOCK_50  " "    9.731               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.824               0.000 altera_reserved_tck  " "   14.824               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977256320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977256320 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1522977256432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977256510 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977267532 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977268061 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977268061 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977268061 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977268061 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977273776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.226 " "Worst-case setup slack is 7.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977273987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977273987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.226               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.226               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977273987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.469               0.000 altera_reserved_tck  " "    8.469               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977273987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977273987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977274052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977274052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 altera_reserved_tck  " "    0.153               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977274052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.323               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977274052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977274052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.084 " "Worst-case recovery slack is 29.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977274067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977274067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.084               0.000 altera_reserved_tck  " "   29.084               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977274067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977274067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.822 " "Worst-case removal slack is 0.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977274083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977274083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.822               0.000 altera_reserved_tck  " "    0.822               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977274083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977274083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.136 " "Worst-case minimum pulse width slack is 1.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977274095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977274095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.136               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977274095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.664               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.664               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977274095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 CLOCK_50  " "    9.741               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977274095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.816               0.000 altera_reserved_tck  " "   14.816               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977274095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977274095 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1522977274167 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977274529 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977282614 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977283059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977283059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977283059 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977283059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977288696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.673 " "Worst-case setup slack is 10.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.673               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.673               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.323               0.000 altera_reserved_tck  " "   12.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977288772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.024 " "Worst-case hold slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 altera_reserved_tck  " "    0.024               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.176               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977288837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.646 " "Worst-case recovery slack is 30.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.646               0.000 altera_reserved_tck  " "   30.646               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977288853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.270 " "Worst-case removal slack is 0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 altera_reserved_tck  " "    0.270               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977288868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.136 " "Worst-case minimum pulse width slack is 1.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.136               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.983               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.983               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.654               0.000 altera_reserved_tck  " "   14.654               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977288882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977288882 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1522977288954 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977289467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977289467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977289467 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977289467 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977294954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.892 " "Worst-case setup slack is 10.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.892               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.892               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.900               0.000 altera_reserved_tck  " "   12.900               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977295044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.014 " "Worst-case hold slack is 0.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 altera_reserved_tck  " "    0.014               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.127               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977295105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.926 " "Worst-case recovery slack is 30.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.926               0.000 altera_reserved_tck  " "   30.926               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977295123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.228 " "Worst-case removal slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 altera_reserved_tck  " "    0.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977295144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.136 " "Worst-case minimum pulse width slack is 1.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.136               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.984               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.984               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.664               0.000 altera_reserved_tck  " "   14.664               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522977295156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977295156 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977297848 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977297849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1224 " "Peak virtual memory: 1224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522977298035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 21:14:58 2018 " "Processing ended: Thu Apr 05 21:14:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522977298035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522977298035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522977298035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977298035 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522977299676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522977299684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 21:14:59 2018 " "Processing started: Thu Apr 05 21:14:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522977299684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1522977299684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Project -c Debug " "Command: quartus_drc Project -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1522977299684 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522977302447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522977302447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522977302447 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522977302447 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1522977302447 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1522977302507 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 44 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 44 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1522977302510 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1522977302510 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1522977302510 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1522977302511 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977302570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977302570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522977302570 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1522977302570 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1522977308658 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "(High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 1 node(s) related to this rule." { { "Info" "IDRC_RULE_TURNED_OFF_CLK_SPINES" "25 " "The following clocks all contain more than 25 fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." {  } {  } 0 308076 "The following clocks all contain more than %1!d! fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." 0 0 "Design Software" 0 -1 1522977312783 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 6630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312783 ""}  } {  } 1 308042 "(High) %1!s!. (Reporting threshold:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1522977312783 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 126 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 126 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 413 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 16748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " isjump_M " "Node  \"isjump_M\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 396 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " imem~1 " "Node  \"imem~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 2062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 3542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " dobranch_M " "Node  \"dobranch_M\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 396 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " aluimm_A " "Node  \"aluimm_A\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 365 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " PC\[7\] " "Node  \"PC\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " stall_F~8 " "Node  \"stall_F~8\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 2340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " regs~131 " "Node  \"regs~131\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 3094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " flush_A " "Node  \"flush_A\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 172 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[14\] " "Node  \"aluout_M\[14\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[11\] " "Node  \"aluout_M\[11\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " selpcplus_W " "Node  \"selpcplus_W\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " selmemout_W " "Node  \"selmemout_W\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " selaluout_W " "Node  \"selaluout_W\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[10\] " "Node  \"aluout_M\[10\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[1\] " "Node  \"alufunc_A\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 378 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " Selector3~1 " "Node  \"Selector3~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 2447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[3\] " "Node  \"alufunc_A\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 378 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " Selector3~0 " "Node  \"Selector3~0\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 2445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[9\] " "Node  \"aluout_M\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[8\] " "Node  \"aluout_M\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[7\] " "Node  \"aluout_M\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[6\] " "Node  \"aluout_M\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " off_A\[13\] " "Node  \"off_A\[13\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 378 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " dmem~35 " "Node  \"dmem~35\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 3265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[3\] " "Node  \"aluout_M\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[2\] " "Node  \"aluout_M\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " wrmem_M " "Node  \"wrmem_M\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 200 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[4\] " "Node  \"aluout_M\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312787 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1522977312787 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1522977312787 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 413 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 16748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 6630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 9237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1001 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 9243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " isjump_M " "Node  \"isjump_M\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 396 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " dobranch_M " "Node  \"dobranch_M\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 396 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 3542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena\"" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 617 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 7389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_3bi:auto_generated\|counter_reg_bit\[0\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_3bi:auto_generated\|counter_reg_bit\[0\]\"" {  } { { "db/cntr_3bi.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cntr_3bi.tdf" 34 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 7352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_3bi:auto_generated\|counter_reg_bit\[1\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_3bi:auto_generated\|counter_reg_bit\[1\]\"" {  } { { "db/cntr_3bi.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cntr_3bi.tdf" 34 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 7351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal0~0 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal0~0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 11813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " stall_F~8 " "Node  \"stall_F~8\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 2340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " aluimm_A " "Node  \"aluimm_A\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 365 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " off_A\[13\] " "Node  \"off_A\[13\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 378 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[5\] " "Node  \"aluout_M\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[4\] " "Node  \"aluout_M\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 6662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[2\] " "Node  \"aluout_M\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 6743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[7\] " "Node  \"aluout_M\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " wrmem_M " "Node  \"wrmem_M\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 200 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[12\] " "Node  \"aluout_M\[12\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[13\] " "Node  \"aluout_M\[13\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[14\] " "Node  \"aluout_M\[14\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[6\] " "Node  \"aluout_M\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[3\] " "Node  \"aluout_M\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[8\] " "Node  \"aluout_M\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[9\] " "Node  \"aluout_M\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[10\] " "Node  \"aluout_M\[10\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[11\] " "Node  \"aluout_M\[11\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1522977312792 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1522977312792 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1522977312792 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "176 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 176 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1522977312799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "747 " "Peak virtual memory: 747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522977312972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 21:15:12 2018 " "Processing ended: Thu Apr 05 21:15:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522977312972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522977312972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522977312972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1522977312972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Assistant" 0 -1 1522977314880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522977314888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 21:15:14 2018 " "Processing started: Thu Apr 05 21:15:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522977314888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1522977314888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project -c Debug " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1522977314888 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1522977317775 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Debug.vo C:/Users/alanh/Documents/Github/Project_2/Project_3/simulation/modelsim/ simulation " "Generated file Debug.vo in folder \"C:/Users/alanh/Documents/Github/Project_2/Project_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1522977319793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522977321337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 21:15:21 2018 " "Processing ended: Thu Apr 05 21:15:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522977321337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522977321337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522977321337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1522977321337 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 103 s " "Quartus Prime Full Compilation was successful. 0 errors, 103 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1522977322120 ""}
