// Seed: 3918950643
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri id_4,
    input wor id_5,
    input tri1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wor id_9,
    input wire id_10,
    input wand id_11,
    output tri id_12,
    input uwire id_13,
    output uwire id_14,
    input wor id_15,
    input wor id_16,
    input tri id_17,
    output wand id_18,
    input supply1 id_19,
    output wand id_20
);
  id_22(
      .id_0(id_0), .id_1(1)
  );
endmodule
module module_1 (
    output uwire id_0,
    output tri1  id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  tri1  id_4,
    output logic id_5,
    output uwire id_6,
    output tri   id_7,
    output tri   id_8,
    input  wor   id_9
);
  if (1'b0) begin
    assign id_0 = (~id_4);
  end
  module_0(
      id_7,
      id_2,
      id_4,
      id_9,
      id_6,
      id_3,
      id_2,
      id_2,
      id_2,
      id_9,
      id_4,
      id_3,
      id_6,
      id_3,
      id_6,
      id_4,
      id_4,
      id_3,
      id_8,
      id_2,
      id_7
  );
  tri0 id_11, id_12, id_13, id_14;
  initial id_5 <= id_14 * id_13;
endmodule
