Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 10 21:26:45 2021
| Host         : 612-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flowing_water_lights_timing_summary_routed.rpt -pb flowing_water_lights_timing_summary_routed.pb -rpx flowing_water_lights_timing_summary_routed.rpx -warn_on_violation
| Design       : flowing_water_lights
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.703        0.000                      0                   96        0.077        0.000                      0                   96        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.703        0.000                      0                   96        0.077        0.000                      0                   96        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 1.694ns (31.969%)  route 3.605ns (68.031%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y154         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 f  cnt_reg[22]/Q
                         net (fo=2, routed)           0.857     6.865    cnt_reg[22]
    SLICE_X0Y154         LUT4 (Prop_lut4_I1_O)        0.124     6.989 r  led[7]_i_8/O
                         net (fo=1, routed)           0.623     7.612    led[7]_i_8_n_0
    SLICE_X0Y149         LUT5 (Prop_lut5_I4_O)        0.124     7.736 f  led[7]_i_4/O
                         net (fo=35, routed)          2.125     9.861    led[7]_i_4_n_0
    SLICE_X1Y155         LUT5 (Prop_lut5_I2_O)        0.124     9.985 r  cnt[24]_i_5/O
                         net (fo=1, routed)           0.000     9.985    cnt[24]_i_5_n_0
    SLICE_X1Y155         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.517 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.517    cnt_reg[24]_i_1_n_0
    SLICE_X1Y156         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.851 r  cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.851    cnt_reg[28]_i_1_n_6
    SLICE_X1Y156         FDCE                                         r  cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y156         FDCE                                         r  cnt_reg[29]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y156         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 1.673ns (31.698%)  route 3.605ns (68.302%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y154         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 f  cnt_reg[22]/Q
                         net (fo=2, routed)           0.857     6.865    cnt_reg[22]
    SLICE_X0Y154         LUT4 (Prop_lut4_I1_O)        0.124     6.989 r  led[7]_i_8/O
                         net (fo=1, routed)           0.623     7.612    led[7]_i_8_n_0
    SLICE_X0Y149         LUT5 (Prop_lut5_I4_O)        0.124     7.736 f  led[7]_i_4/O
                         net (fo=35, routed)          2.125     9.861    led[7]_i_4_n_0
    SLICE_X1Y155         LUT5 (Prop_lut5_I2_O)        0.124     9.985 r  cnt[24]_i_5/O
                         net (fo=1, routed)           0.000     9.985    cnt[24]_i_5_n_0
    SLICE_X1Y155         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.517 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.517    cnt_reg[24]_i_1_n_0
    SLICE_X1Y156         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.830 r  cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.830    cnt_reg[28]_i_1_n_4
    SLICE_X1Y156         FDCE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y156         FDCE                                         r  cnt_reg[31]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y156         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.599ns (30.727%)  route 3.605ns (69.273%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y154         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 f  cnt_reg[22]/Q
                         net (fo=2, routed)           0.857     6.865    cnt_reg[22]
    SLICE_X0Y154         LUT4 (Prop_lut4_I1_O)        0.124     6.989 r  led[7]_i_8/O
                         net (fo=1, routed)           0.623     7.612    led[7]_i_8_n_0
    SLICE_X0Y149         LUT5 (Prop_lut5_I4_O)        0.124     7.736 f  led[7]_i_4/O
                         net (fo=35, routed)          2.125     9.861    led[7]_i_4_n_0
    SLICE_X1Y155         LUT5 (Prop_lut5_I2_O)        0.124     9.985 r  cnt[24]_i_5/O
                         net (fo=1, routed)           0.000     9.985    cnt[24]_i_5_n_0
    SLICE_X1Y155         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.517 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.517    cnt_reg[24]_i_1_n_0
    SLICE_X1Y156         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.756 r  cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.756    cnt_reg[28]_i_1_n_5
    SLICE_X1Y156         FDCE                                         r  cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y156         FDCE                                         r  cnt_reg[30]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y156         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 1.583ns (30.513%)  route 3.605ns (69.487%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y154         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDCE (Prop_fdce_C_Q)         0.456     6.008 f  cnt_reg[22]/Q
                         net (fo=2, routed)           0.857     6.865    cnt_reg[22]
    SLICE_X0Y154         LUT4 (Prop_lut4_I1_O)        0.124     6.989 r  led[7]_i_8/O
                         net (fo=1, routed)           0.623     7.612    led[7]_i_8_n_0
    SLICE_X0Y149         LUT5 (Prop_lut5_I4_O)        0.124     7.736 f  led[7]_i_4/O
                         net (fo=35, routed)          2.125     9.861    led[7]_i_4_n_0
    SLICE_X1Y155         LUT5 (Prop_lut5_I2_O)        0.124     9.985 r  cnt[24]_i_5/O
                         net (fo=1, routed)           0.000     9.985    cnt[24]_i_5_n_0
    SLICE_X1Y155         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.517 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.517    cnt_reg[24]_i_1_n_0
    SLICE_X1Y156         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.740 r  cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.740    cnt_reg[28]_i_1_n_7
    SLICE_X1Y156         FDCE                                         r  cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y156         FDCE                                         r  cnt_reg[28]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y156         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 2.133ns (41.200%)  route 3.044ns (58.800%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y153         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.810     6.817    cnt_reg[17]
    SLICE_X0Y155         LUT4 (Prop_lut4_I1_O)        0.124     6.941 r  led[7]_i_9/O
                         net (fo=1, routed)           0.647     7.589    led[7]_i_9_n_0
    SLICE_X0Y156         LUT5 (Prop_lut5_I4_O)        0.124     7.713 f  led[7]_i_5/O
                         net (fo=35, routed)          1.587     9.299    led[7]_i_5_n_0
    SLICE_X1Y149         LUT5 (Prop_lut5_I3_O)        0.124     9.423 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.423    cnt[0]_i_4_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.824 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.825    cnt_reg[0]_i_2_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    cnt_reg[4]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    cnt_reg[8]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.167    cnt_reg[12]_i_1_n_0
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.281 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    cnt_reg[16]_i_1_n_0
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.395 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.395    cnt_reg[20]_i_1_n_0
    SLICE_X1Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.729 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.729    cnt_reg[24]_i_1_n_6
    SLICE_X1Y155         FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y155         FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y155         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 2.112ns (40.960%)  route 3.044ns (59.040%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y153         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.810     6.817    cnt_reg[17]
    SLICE_X0Y155         LUT4 (Prop_lut4_I1_O)        0.124     6.941 r  led[7]_i_9/O
                         net (fo=1, routed)           0.647     7.589    led[7]_i_9_n_0
    SLICE_X0Y156         LUT5 (Prop_lut5_I4_O)        0.124     7.713 f  led[7]_i_5/O
                         net (fo=35, routed)          1.587     9.299    led[7]_i_5_n_0
    SLICE_X1Y149         LUT5 (Prop_lut5_I3_O)        0.124     9.423 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.423    cnt[0]_i_4_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.824 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.825    cnt_reg[0]_i_2_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    cnt_reg[4]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    cnt_reg[8]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.167    cnt_reg[12]_i_1_n_0
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.281 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    cnt_reg[16]_i_1_n_0
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.395 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.395    cnt_reg[20]_i_1_n_0
    SLICE_X1Y155         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.708 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.708    cnt_reg[24]_i_1_n_4
    SLICE_X1Y155         FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y155         FDCE                                         r  cnt_reg[27]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y155         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 2.038ns (40.101%)  route 3.044ns (59.899%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y153         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.810     6.817    cnt_reg[17]
    SLICE_X0Y155         LUT4 (Prop_lut4_I1_O)        0.124     6.941 r  led[7]_i_9/O
                         net (fo=1, routed)           0.647     7.589    led[7]_i_9_n_0
    SLICE_X0Y156         LUT5 (Prop_lut5_I4_O)        0.124     7.713 f  led[7]_i_5/O
                         net (fo=35, routed)          1.587     9.299    led[7]_i_5_n_0
    SLICE_X1Y149         LUT5 (Prop_lut5_I3_O)        0.124     9.423 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.423    cnt[0]_i_4_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.824 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.825    cnt_reg[0]_i_2_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    cnt_reg[4]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    cnt_reg[8]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.167    cnt_reg[12]_i_1_n_0
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.281 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    cnt_reg[16]_i_1_n_0
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.395 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.395    cnt_reg[20]_i_1_n_0
    SLICE_X1Y155         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.634 r  cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.634    cnt_reg[24]_i_1_n_5
    SLICE_X1Y155         FDCE                                         r  cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y155         FDCE                                         r  cnt_reg[26]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y155         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 2.022ns (39.912%)  route 3.044ns (60.088%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y153         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.810     6.817    cnt_reg[17]
    SLICE_X0Y155         LUT4 (Prop_lut4_I1_O)        0.124     6.941 r  led[7]_i_9/O
                         net (fo=1, routed)           0.647     7.589    led[7]_i_9_n_0
    SLICE_X0Y156         LUT5 (Prop_lut5_I4_O)        0.124     7.713 f  led[7]_i_5/O
                         net (fo=35, routed)          1.587     9.299    led[7]_i_5_n_0
    SLICE_X1Y149         LUT5 (Prop_lut5_I3_O)        0.124     9.423 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.423    cnt[0]_i_4_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.824 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.825    cnt_reg[0]_i_2_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    cnt_reg[4]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    cnt_reg[8]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.167    cnt_reg[12]_i_1_n_0
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.281 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    cnt_reg[16]_i_1_n_0
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.395 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.395    cnt_reg[20]_i_1_n_0
    SLICE_X1Y155         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.618 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.618    cnt_reg[24]_i_1_n_7
    SLICE_X1Y155         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y155         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y155         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 2.019ns (39.876%)  route 3.044ns (60.124%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y153         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.810     6.817    cnt_reg[17]
    SLICE_X0Y155         LUT4 (Prop_lut4_I1_O)        0.124     6.941 r  led[7]_i_9/O
                         net (fo=1, routed)           0.647     7.589    led[7]_i_9_n_0
    SLICE_X0Y156         LUT5 (Prop_lut5_I4_O)        0.124     7.713 f  led[7]_i_5/O
                         net (fo=35, routed)          1.587     9.299    led[7]_i_5_n_0
    SLICE_X1Y149         LUT5 (Prop_lut5_I3_O)        0.124     9.423 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.423    cnt[0]_i_4_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.824 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.825    cnt_reg[0]_i_2_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    cnt_reg[4]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    cnt_reg[8]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.167    cnt_reg[12]_i_1_n_0
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.281 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    cnt_reg[16]_i_1_n_0
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.615 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.615    cnt_reg[20]_i_1_n_6
    SLICE_X1Y154         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y154         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 1.998ns (39.626%)  route 3.044ns (60.374%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.895     5.552    clk_IBUF_BUFG
    SLICE_X1Y153         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDCE (Prop_fdce_C_Q)         0.456     6.008 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.810     6.817    cnt_reg[17]
    SLICE_X0Y155         LUT4 (Prop_lut4_I1_O)        0.124     6.941 r  led[7]_i_9/O
                         net (fo=1, routed)           0.647     7.589    led[7]_i_9_n_0
    SLICE_X0Y156         LUT5 (Prop_lut5_I4_O)        0.124     7.713 f  led[7]_i_5/O
                         net (fo=35, routed)          1.587     9.299    led[7]_i_5_n_0
    SLICE_X1Y149         LUT5 (Prop_lut5_I3_O)        0.124     9.423 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.423    cnt[0]_i_4_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.824 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.825    cnt_reg[0]_i_2_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    cnt_reg[4]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    cnt_reg[8]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.167    cnt_reg[12]_i_1_n_0
    SLICE_X1Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.281 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    cnt_reg[16]_i_1_n_0
    SLICE_X1Y154         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.594 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.594    cnt_reg[20]_i_1_n_4
    SLICE_X1Y154         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y154         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X1Y154         FDCE (Setup_fdce_C_D)        0.062    15.554    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                  4.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.369ns (68.754%)  route 0.168ns (31.246%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y149         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.167     1.887    cnt_reg[0]
    SLICE_X1Y149         LUT5 (Prop_lut5_I0_O)        0.042     1.929 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.929    cnt[0]_i_3_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.061 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.062    cnt_reg[0]_i_2_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.116 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.116    cnt_reg[4]_i_1_n_7
    SLICE_X1Y150         FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y150         FDCE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y150         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.294ns (53.977%)  route 0.251ns (46.023%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y149         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.070     1.790    cnt_reg[2]
    SLICE_X0Y149         LUT5 (Prop_lut5_I2_O)        0.045     1.835 f  led[7]_i_4/O
                         net (fo=35, routed)          0.181     2.016    led[7]_i_4_n_0
    SLICE_X1Y150         LUT5 (Prop_lut5_I2_O)        0.045     2.061 r  cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.061    cnt[4]_i_2_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.124 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.124    cnt_reg[4]_i_1_n_4
    SLICE_X1Y150         FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y150         FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y150         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.380ns (69.382%)  route 0.168ns (30.618%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y149         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.167     1.887    cnt_reg[0]
    SLICE_X1Y149         LUT5 (Prop_lut5_I0_O)        0.042     1.929 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.929    cnt[0]_i_3_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.061 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.062    cnt_reg[0]_i_2_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.127 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.127    cnt_reg[4]_i_1_n_5
    SLICE_X1Y150         FDCE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y150         FDCE                                         r  cnt_reg[6]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y150         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.405ns (70.718%)  route 0.168ns (29.282%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y149         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.167     1.887    cnt_reg[0]
    SLICE_X1Y149         LUT5 (Prop_lut5_I0_O)        0.042     1.929 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.929    cnt[0]_i_3_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.061 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.062    cnt_reg[0]_i_2_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.152 r  cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.152    cnt_reg[4]_i_1_n_6
    SLICE_X1Y150         FDCE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y150         FDCE                                         r  cnt_reg[5]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y150         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.408ns (70.871%)  route 0.168ns (29.129%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y149         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.167     1.887    cnt_reg[0]
    SLICE_X1Y149         LUT5 (Prop_lut5_I0_O)        0.042     1.929 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.929    cnt[0]_i_3_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.061 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.062    cnt_reg[0]_i_2_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.101 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.101    cnt_reg[4]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.155 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.155    cnt_reg[8]_i_1_n_7
    SLICE_X1Y151         FDCE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y151         FDCE                                         r  cnt_reg[8]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y151         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.419ns (71.417%)  route 0.168ns (28.583%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y149         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.167     1.887    cnt_reg[0]
    SLICE_X1Y149         LUT5 (Prop_lut5_I0_O)        0.042     1.929 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.929    cnt[0]_i_3_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.061 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.062    cnt_reg[0]_i_2_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.101 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.101    cnt_reg[4]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.166 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.166    cnt_reg[8]_i_1_n_5
    SLICE_X1Y151         FDCE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y151         FDCE                                         r  cnt_reg[10]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y151         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.683     1.661    clk_IBUF_BUFG
    SLICE_X3Y151         FDCE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDCE (Prop_fdce_C_Q)         0.141     1.802 r  led_reg[4]/Q
                         net (fo=1, routed)           0.087     1.889    led_OBUF[4]
    SLICE_X2Y151         LUT2 (Prop_lut2_I0_O)        0.045     1.934 r  led[5]_i_1/O
                         net (fo=2, routed)           0.000     1.934    p_1_in[5]
    SLICE_X2Y151         FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X2Y151         FDCE                                         r  led_reg[5]/C
                         clock pessimism             -0.510     1.674    
    SLICE_X2Y151         FDCE (Hold_fdce_C_D)         0.120     1.794    led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.444ns (72.585%)  route 0.168ns (27.415%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y149         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.167     1.887    cnt_reg[0]
    SLICE_X1Y149         LUT5 (Prop_lut5_I0_O)        0.042     1.929 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.929    cnt[0]_i_3_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.061 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.062    cnt_reg[0]_i_2_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.101 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.101    cnt_reg[4]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.191 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.191    cnt_reg[8]_i_1_n_4
    SLICE_X1Y151         FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y151         FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y151         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.444ns (72.585%)  route 0.168ns (27.415%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y149         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.167     1.887    cnt_reg[0]
    SLICE_X1Y149         LUT5 (Prop_lut5_I0_O)        0.042     1.929 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.929    cnt[0]_i_3_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.061 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.062    cnt_reg[0]_i_2_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.101 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.101    cnt_reg[4]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.191 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.191    cnt_reg[8]_i_1_n_6
    SLICE_X1Y151         FDCE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y151         FDCE                                         r  cnt_reg[9]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y151         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.447ns (72.719%)  route 0.168ns (27.281%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y149         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.167     1.887    cnt_reg[0]
    SLICE_X1Y149         LUT5 (Prop_lut5_I0_O)        0.042     1.929 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.929    cnt[0]_i_3_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.061 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.062    cnt_reg[0]_i_2_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.101 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.101    cnt_reg[4]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.140 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.140    cnt_reg[8]_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.194 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.194    cnt_reg[12]_i_1_n_7
    SLICE_X1Y152         FDCE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y152         FDCE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.251     1.933    
    SLICE_X1Y152         FDCE (Hold_fdce_C_D)         0.105     2.038    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y152   cnt_inc_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y149   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y151   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y151   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y152   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y152   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y152   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y152   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y153   cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y152   cnt_inc_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y151   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y151   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y152   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y152   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y152   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y152   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y153   cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y153   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y153   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y152   cnt_inc_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y151   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y151   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y152   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y152   cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y152   cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y152   cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y150   cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y150   cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y150   cnt_reg[6]/C



