

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>AxiStreamDma &mdash; Rogue v3.3.1-11-g7ab292f3 documentation</title>
  

  
  
  
  

  
  <script type="text/javascript" src="../../../_static/js/modernizr.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../../" src="../../../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../../../_static/jquery.js"></script>
        <script type="text/javascript" src="../../../_static/underscore.js"></script>
        <script type="text/javascript" src="../../../_static/doctools.js"></script>
        <script type="text/javascript" src="../../../_static/language_data.js"></script>
    
    <script type="text/javascript" src="../../../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="AxiMemMap" href="axiMemMap.html" />
    <link rel="prev" title="AXI Hardware Interface Class Descriptions" href="index.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../../index.html" class="icon icon-home"> Rogue
          

          
          </a>

          
            
            
              <div class="version">
                v3.3.1
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../interfaces/index.html">Interfaces</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../index.html">Hardware</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="../index.html">Generic AXI Hardware Interface</a><ul class="current">
<li class="toctree-l3 current"><a class="reference internal" href="index.html">AXI Hardware Interface Class Descriptions</a><ul class="current">
<li class="toctree-l4 current"><a class="current reference internal" href="#">AxiStreamDma</a></li>
<li class="toctree-l4"><a class="reference internal" href="axiMemMap.html">AxiMemMap</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../pgp/index.html">PGP Card Hardware Interface</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../logging/index.html">Logging In Rogue</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../custom_module/index.html">Creating Custom Modules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../installing/index.html">Installing &amp; Compiling Rogue</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">Rogue</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../../index.html">Docs</a> &raquo;</li>
        
          <li><a href="../../index.html">Hardware</a> &raquo;</li>
        
          <li><a href="../index.html">Generic AXI Hardware Interface</a> &raquo;</li>
        
          <li><a href="index.html">AXI Hardware Interface Class Descriptions</a> &raquo;</li>
        
      <li>AxiStreamDma</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../../_sources/hardware/axi/classes/axiStreamDma.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="axistreamdma">
<span id="hardware-axi-axi-stream-dma"></span><h1>AxiStreamDma<a class="headerlink" href="#axistreamdma" title="Permalink to this headline">¶</a></h1>
<p>The AxiStreamDma class generates log entries with the path: “pyrogue.axi.AxiStreamDma”</p>
<p>AxiStreamDma objects in C++ are referenced by the following shared pointer typedef:</p>
<dl class="type">
<dt id="_CPPv4N5rogue8hardware3axi15AxiStreamDmaPtrE">
<span id="_CPPv3N5rogue8hardware3axi15AxiStreamDmaPtrE"></span><span id="_CPPv2N5rogue8hardware3axi15AxiStreamDmaPtrE"></span><span id="rogue::hardware::axi::AxiStreamDmaPtr"></span><span class="target" id="namespacerogue_1_1hardware_1_1axi_1a35c45f0d0631e795aa58445e7923b135"></span><em class="property">typedef </em>boost::shared_ptr&lt;rogue::hardware::axi::<a class="reference internal" href="#_CPPv4N5rogue8hardware3axi12AxiStreamDmaE" title="rogue::hardware::axi::AxiStreamDma">AxiStreamDma</a>&gt; <code class="descclassname">rogue::hardware::axi<code class="descclassname">::</code></code><code class="descname">AxiStreamDmaPtr</code><a class="headerlink" href="#_CPPv4N5rogue8hardware3axi15AxiStreamDmaPtrE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Alias for using shared pointer as AxiStreamDmaPtr. </p>
</dd></dl>

<p>The class description is shown below:</p>
<dl class="class">
<dt id="_CPPv4N5rogue8hardware3axi12AxiStreamDmaE">
<span id="_CPPv3N5rogue8hardware3axi12AxiStreamDmaE"></span><span id="_CPPv2N5rogue8hardware3axi12AxiStreamDmaE"></span><span id="rogue::hardware::axi::AxiStreamDma"></span><span class="target" id="classrogue_1_1hardware_1_1axi_1_1AxiStreamDma"></span><em class="property">class </em><code class="descname">AxiStreamDma</code> : <em class="property">public</em> rogue::interfaces::stream::<a class="reference internal" href="../../../interfaces/stream/classes/master.html#_CPPv4N5rogue10interfaces6stream6MasterE" title="rogue::interfaces::stream::Master">Master</a>, <em class="property">public</em> rogue::interfaces::stream::<a class="reference internal" href="../../../interfaces/stream/classes/slave.html#_CPPv4N5rogue10interfaces6stream5SlaveE" title="rogue::interfaces::stream::Slave">Slave</a><a class="headerlink" href="#_CPPv4N5rogue8hardware3axi12AxiStreamDmaE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>AXI Stream DMA Class. </p>
<p>This class provides a bridge between the Rogue stream interface and one of the AES Stream Drivers device drivers. This bridge allows Rogue Frames to be sent and received to PCIE Express boards (using the data_dev driver) or Zynq ZXI4 FPGA fabrics (using the rce_stream drvier). This interface will allocate Frame and Buffer objects using memory mapped DMA buffers or from a local memory pool when zero copy mode is disabled or a Frame with is requested with the zero copy flag set to false. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric">Public Functions</p>
<dl class="function">
<dt id="_CPPv4N5rogue8hardware3axi12AxiStreamDma12AxiStreamDmaENSt6stringE8uint32_tb">
<span id="_CPPv3N5rogue8hardware3axi12AxiStreamDma12AxiStreamDmaENSt6stringE8uint32_tb"></span><span id="_CPPv2N5rogue8hardware3axi12AxiStreamDma12AxiStreamDmaENSt6stringE8uint32_tb"></span><span id="rogue::hardware::axi::AxiStreamDma::AxiStreamDma__ss.uint32_t.b"></span><span class="target" id="classrogue_1_1hardware_1_1axi_1_1AxiStreamDma_1a94a1a93fb0f066f030e53c7d02c24259"></span><code class="descname">AxiStreamDma</code><span class="sig-paren">(</span>std::string <em>path</em>, uint32_t <em>dest</em>, bool <em>ssiEnable</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N5rogue8hardware3axi12AxiStreamDma12AxiStreamDmaENSt6stringE8uint32_tb" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Class Creator. </p>
<p>Exposed to Python as <a class="reference internal" href="#classrogue_1_1hardware_1_1axi_1_1AxiStreamDma_1a94a1a93fb0f066f030e53c7d02c24259"><span class="std std-ref">AxiStreamDma()</span></a></p>
<p>The destination field is a sideband signal provided in the AxiStream protocol which allows a single interface to handle multiple frames with different purposes. The use of this field is driver specific, but the lower 8-bits are typically passed in the tDest field of the hardware frame and bits 8 and up are used to index the dma channel in the lower level hardware.</p>
<p>The SSI Enable flag determines if the hardware frame follows the SLAC Streaming itnerface standard. This standard defines a SOF flag in the first user field at bit 1 and and EOFE flag in the last user field bit 0. <dl class="docutils">
<dt><strong>Return</strong></dt>
<dd><a class="reference internal" href="#classrogue_1_1hardware_1_1axi_1_1AxiStreamDma"><span class="std std-ref">AxiStreamDma</span></a> pointer (AxiStreamDmaPtr) </dd>
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">path</span></code>: Path to device. i.e /dev/datadev_0 </li>
<li><code class="docutils literal notranslate"><span class="pre">dest</span></code>: Destination index for dma transactions </li>
<li><code class="docutils literal notranslate"><span class="pre">ssiEnable</span></code>: Enable SSI user fields </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv4N5rogue8hardware3axi12AxiStreamDmaD0Ev">
<span id="_CPPv3N5rogue8hardware3axi12AxiStreamDmaD0Ev"></span><span id="_CPPv2N5rogue8hardware3axi12AxiStreamDmaD0Ev"></span><span id="rogue::hardware::axi::AxiStreamDma::~AxiStreamDma"></span><span class="target" id="classrogue_1_1hardware_1_1axi_1_1AxiStreamDma_1a68aad150acfa77323c751755016935a3"></span><code class="descname">~AxiStreamDma</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N5rogue8hardware3axi12AxiStreamDmaD0Ev" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Destructor. </p>
</dd></dl>

<dl class="function">
<dt id="_CPPv4N5rogue8hardware3axi12AxiStreamDma10setTimeoutE8uint32_t">
<span id="_CPPv3N5rogue8hardware3axi12AxiStreamDma10setTimeoutE8uint32_t"></span><span id="_CPPv2N5rogue8hardware3axi12AxiStreamDma10setTimeoutE8uint32_t"></span><span id="rogue::hardware::axi::AxiStreamDma::setTimeout__uint32_t"></span><span class="target" id="classrogue_1_1hardware_1_1axi_1_1AxiStreamDma_1a93a4844ca269864d2ef7fd618d9f8d7c"></span>void <code class="descname">setTimeout</code><span class="sig-paren">(</span>uint32_t <em>timeout</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N5rogue8hardware3axi12AxiStreamDma10setTimeoutE8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set timeout for frame transmits in microseconds. </p>
<p>This setting defines how long to wait for the lower level driver to be ready to send data.</p>
<p>Exposed to python as SetTimeout() <dl class="docutils">
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">timeout</span></code>: Timeout value in microseconds </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv4N5rogue8hardware3axi12AxiStreamDma14setDriverDebugE8uint32_t">
<span id="_CPPv3N5rogue8hardware3axi12AxiStreamDma14setDriverDebugE8uint32_t"></span><span id="_CPPv2N5rogue8hardware3axi12AxiStreamDma14setDriverDebugE8uint32_t"></span><span id="rogue::hardware::axi::AxiStreamDma::setDriverDebug__uint32_t"></span><span class="target" id="classrogue_1_1hardware_1_1axi_1_1AxiStreamDma_1a305376eb8b149cc2bfc81b44a04a6301"></span>void <code class="descname">setDriverDebug</code><span class="sig-paren">(</span>uint32_t <em>level</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N5rogue8hardware3axi12AxiStreamDma14setDriverDebugE8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set driver debug level. </p>
<p>This function forwards the passed level value as a debug level to the lower level driver. Current drivers have a single level of 1, but any positive value will enable debug. Debug messages can be reviewed using the linux command ‘dmesg’</p>
<p>Exposed to python as <a class="reference internal" href="#classrogue_1_1hardware_1_1axi_1_1AxiStreamDma_1a305376eb8b149cc2bfc81b44a04a6301"><span class="std std-ref">setDriverDebug()</span></a> <dl class="docutils">
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">level</span></code>: Debug level, &gt;= 1 enabled debug </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv4N5rogue8hardware3axi12AxiStreamDma13setZeroCopyEnEb">
<span id="_CPPv3N5rogue8hardware3axi12AxiStreamDma13setZeroCopyEnEb"></span><span id="_CPPv2N5rogue8hardware3axi12AxiStreamDma13setZeroCopyEnEb"></span><span id="rogue::hardware::axi::AxiStreamDma::setZeroCopyEn__b"></span><span class="target" id="classrogue_1_1hardware_1_1axi_1_1AxiStreamDma_1ad750e68de43d9a3ee7b5c21aa1d9fc83"></span>void <code class="descname">setZeroCopyEn</code><span class="sig-paren">(</span>bool <em>state</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N5rogue8hardware3axi12AxiStreamDma13setZeroCopyEnEb" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Enable / disable zero copy. </p>
<p>By default the <a class="reference internal" href="#classrogue_1_1hardware_1_1axi_1_1AxiStreamDma"><span class="std std-ref">AxiStreamDma</span></a> class attempts to take advantage of the zero copy mode of the lower level driver if supported. In zero copy mode the Frame Buffer objects are mapped directly to the DMA buffers allocated by the kernel. This allows for direct user space access to the memory which the lower level DMA engines uses. When zero copy mode is disabled a memory buffer will be allocated using the Pool class and the DMA data will be coped to or from this buffer.</p>
<p>Exposed to python as <a class="reference internal" href="#classrogue_1_1hardware_1_1axi_1_1AxiStreamDma_1ad750e68de43d9a3ee7b5c21aa1d9fc83"><span class="std std-ref">setZeroCopyEn()</span></a> <dl class="docutils">
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">state</span></code>: Boolean indicating zero copy mode </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv4N5rogue8hardware3axi12AxiStreamDma6dmaAckEv">
<span id="_CPPv3N5rogue8hardware3axi12AxiStreamDma6dmaAckEv"></span><span id="_CPPv2N5rogue8hardware3axi12AxiStreamDma6dmaAckEv"></span><span id="rogue::hardware::axi::AxiStreamDma::dmaAck"></span><span class="target" id="classrogue_1_1hardware_1_1axi_1_1AxiStreamDma_1a136a233d1e378f89e585a67fbc033f5c"></span>void <code class="descname">dmaAck</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N5rogue8hardware3axi12AxiStreamDma6dmaAckEv" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Strobe ack line (hardware specific) </p>
<p>This method forwards an ack command to the lower level driver. This is used in some cases to generate a hardware strobe on the dma interface.</p>
<p>Exposed to python as <a class="reference internal" href="#classrogue_1_1hardware_1_1axi_1_1AxiStreamDma_1a136a233d1e378f89e585a67fbc033f5c"><span class="std std-ref">dmaAck()</span></a> </p>
</dd></dl>

<dl class="function">
<dt id="_CPPv4N5rogue8hardware3axi12AxiStreamDma9acceptReqE8uint32_tb">
<span id="_CPPv3N5rogue8hardware3axi12AxiStreamDma9acceptReqE8uint32_tb"></span><span id="_CPPv2N5rogue8hardware3axi12AxiStreamDma9acceptReqE8uint32_tb"></span><span id="rogue::hardware::axi::AxiStreamDma::acceptReq__uint32_t.b"></span><span class="target" id="classrogue_1_1hardware_1_1axi_1_1AxiStreamDma_1a2c1362f21d99f8d41e34816e8adb4e56"></span>boost::shared_ptr&lt;rogue::interfaces::stream::<a class="reference internal" href="../../../interfaces/stream/classes/frame.html#_CPPv4N5rogue10interfaces6stream5FrameE" title="rogue::interfaces::stream::Frame">Frame</a>&gt; <code class="descname">acceptReq</code><span class="sig-paren">(</span>uint32_t <em>size</em>, bool <em>zeroCopyEn</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N5rogue8hardware3axi12AxiStreamDma9acceptReqE8uint32_tb" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Generate a Frame. Called from master. </p>
</dd></dl>

<dl class="function">
<dt id="_CPPv4N5rogue8hardware3axi12AxiStreamDma11acceptFrameEN5boost10shared_ptrIN5rogue10interfaces6stream5FrameEEE">
<span id="_CPPv3N5rogue8hardware3axi12AxiStreamDma11acceptFrameEN5boost10shared_ptrIN5rogue10interfaces6stream5FrameEEE"></span><span id="_CPPv2N5rogue8hardware3axi12AxiStreamDma11acceptFrameEN5boost10shared_ptrIN5rogue10interfaces6stream5FrameEEE"></span><span id="rogue::hardware::axi::AxiStreamDma::acceptFrame__boost::shared_ptr:rogue::interfaces::stream::Frame:"></span><span class="target" id="classrogue_1_1hardware_1_1axi_1_1AxiStreamDma_1a889415f0a50591383ef4d6b6570308b9"></span>void <code class="descname">acceptFrame</code><span class="sig-paren">(</span>boost::shared_ptr&lt;rogue::interfaces::stream::<a class="reference internal" href="../../../interfaces/stream/classes/frame.html#_CPPv4N5rogue10interfaces6stream5FrameE" title="rogue::interfaces::stream::Frame">Frame</a>&gt; <em>frame</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N5rogue8hardware3axi12AxiStreamDma11acceptFrameEN5boost10shared_ptrIN5rogue10interfaces6stream5FrameEEE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Accept a frame from master. </p>
<p>This method is called by the Master object to which this Slave is attached when passing a Frame. <dl class="docutils">
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">frame</span></code>: Frame pointer (FramePtr) </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv4N5rogue8hardware3axi12AxiStreamDma9retBufferEP7uint8_t8uint32_t8uint32_t">
<span id="_CPPv3N5rogue8hardware3axi12AxiStreamDma9retBufferEP7uint8_t8uint32_t8uint32_t"></span><span id="_CPPv2N5rogue8hardware3axi12AxiStreamDma9retBufferEP7uint8_t8uint32_t8uint32_t"></span><span id="rogue::hardware::axi::AxiStreamDma::retBuffer__uint8_tP.uint32_t.uint32_t"></span><span class="target" id="classrogue_1_1hardware_1_1axi_1_1AxiStreamDma_1a21f3cde9f41ada7a96bd524ab3b2fda6"></span>void <code class="descname">retBuffer</code><span class="sig-paren">(</span>uint8_t *<em>data</em>, uint32_t <em>meta</em>, uint32_t <em>rawSize</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N5rogue8hardware3axi12AxiStreamDma9retBufferEP7uint8_t8uint32_t8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Process Buffer Return. </p>
<p>This method is an override of the lower level Pool class <a class="reference internal" href="#classrogue_1_1hardware_1_1axi_1_1AxiStreamDma_1a21f3cde9f41ada7a96bd524ab3b2fda6"><span class="std std-ref">retBuffer()</span></a> method. This is used to return the zero copy buffer to the driver and is called automatically when the Buffer object is deleted. </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric">Public Static Functions</p>
<dl class="function">
<dt id="_CPPv4N5rogue8hardware3axi12AxiStreamDma6createENSt6stringE8uint32_tb">
<span id="_CPPv3N5rogue8hardware3axi12AxiStreamDma6createENSt6stringE8uint32_tb"></span><span id="_CPPv2N5rogue8hardware3axi12AxiStreamDma6createENSt6stringE8uint32_tb"></span><span id="rogue::hardware::axi::AxiStreamDma::create__ss.uint32_t.b"></span><span class="target" id="classrogue_1_1hardware_1_1axi_1_1AxiStreamDma_1af0022415e07ad44f3f8121db3b18d0b0"></span><em class="property">static</em> boost::shared_ptr&lt;rogue::hardware::axi::<a class="reference internal" href="#_CPPv4N5rogue8hardware3axi12AxiStreamDmaE" title="rogue::hardware::axi::AxiStreamDma">AxiStreamDma</a>&gt; <code class="descname">create</code><span class="sig-paren">(</span>std::string <em>path</em>, uint32_t <em>dest</em>, bool <em>ssiEnable</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N5rogue8hardware3axi12AxiStreamDma6createENSt6stringE8uint32_tb" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Class factory which returns a AxiStreamDmaPtr to a newly created <a class="reference internal" href="axiMemMap.html#classrogue_1_1hardware_1_1axi_1_1AxiMemMap"><span class="std std-ref">AxiMemMap</span></a> object. </p>
<p>Not exposed to Python</p>
<p>The destination field is a sideband signal provided in the AxiStream protocol which allows a single interface to handle multiple frames with different purposes. The use of this field is driver specific, but the lower 8-bits are typically passed in the tDest field of the hardware frame and bits 8 and up are used to index the dma channel in the lower level hardware.</p>
<p>The SSI Enable flag determines if the hardware frame follows the SLAC Streaming itnerface standard. This standard defines a SOF flag in the first user field at bit 1 and and EOFE flag in the last user field bit 0. <dl class="docutils">
<dt><strong>Return</strong></dt>
<dd><a class="reference internal" href="#classrogue_1_1hardware_1_1axi_1_1AxiStreamDma"><span class="std std-ref">AxiStreamDma</span></a> pointer (AxiStreamDmaPtr) </dd>
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">path</span></code>: Path to device. i.e /dev/datadev_0 </li>
<li><code class="docutils literal notranslate"><span class="pre">dest</span></code>: Destination index for dma transactions </li>
<li><code class="docutils literal notranslate"><span class="pre">ssiEnable</span></code>: Enable SSI user fields </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv4N5rogue8hardware3axi12AxiStreamDma12setup_pythonEv">
<span id="_CPPv3N5rogue8hardware3axi12AxiStreamDma12setup_pythonEv"></span><span id="_CPPv2N5rogue8hardware3axi12AxiStreamDma12setup_pythonEv"></span><span id="rogue::hardware::axi::AxiStreamDma::setup_python"></span><span class="target" id="classrogue_1_1hardware_1_1axi_1_1AxiStreamDma_1a11fc408624bed1e354a955e19ba7170a"></span><em class="property">static</em> void <code class="descname">setup_python</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv4N5rogue8hardware3axi12AxiStreamDma12setup_pythonEv" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Setup class in python. </p>
</dd></dl>

</div>
</dd></dl>

</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="axiMemMap.html" class="btn btn-neutral float-right" title="AxiMemMap" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="index.html" class="btn btn-neutral float-left" title="AXI Hardware Interface Class Descriptions" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2019, SLAC National Accelerator Laboratory

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>