$date
	Sat Sep 12 15:02:08 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 32 ! sum [31:0] $end
$var wire 1 " ca $end
$var reg 32 # a [31:0] $end
$var reg 32 $ b [31:0] $end
$var reg 1 % cin $end
$scope module FullAdd_0 $end
$var wire 32 & a [31:0] $end
$var wire 32 ' b [31:0] $end
$var wire 1 % cin $end
$var wire 32 ( sum [31:0] $end
$var wire 1 " ca $end
$var wire 1 ) c6 $end
$scope module FA_0 $end
$var wire 16 * a [15:0] $end
$var wire 16 + b [15:0] $end
$var wire 1 % cin $end
$var wire 16 , sum [15:0] $end
$var wire 1 ) ca $end
$var wire 1 - c5 $end
$scope module FA_0 $end
$var wire 8 . a [7:0] $end
$var wire 8 / b [7:0] $end
$var wire 1 % cin $end
$var wire 8 0 sum [7:0] $end
$var wire 1 - ca $end
$var wire 1 1 c4 $end
$scope module FA_0 $end
$var wire 4 2 a [3:0] $end
$var wire 4 3 b [3:0] $end
$var wire 1 % cin $end
$var wire 4 4 sum [3:0] $end
$var wire 1 1 ca $end
$var wire 1 5 c3 $end
$var wire 1 6 c2 $end
$var wire 1 7 c1 $end
$scope module FA_0 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 7 ca $end
$var wire 1 % cin $end
$var wire 1 : sum $end
$var wire 1 ; w1 $end
$var wire 1 < w2 $end
$var wire 1 = w3 $end
$var wire 1 > w4 $end
$var wire 1 ? w5 $end
$upscope $end
$scope module FA_1 $end
$var wire 1 @ a $end
$var wire 1 A b $end
$var wire 1 6 ca $end
$var wire 1 7 cin $end
$var wire 1 B sum $end
$var wire 1 C w1 $end
$var wire 1 D w2 $end
$var wire 1 E w3 $end
$var wire 1 F w4 $end
$var wire 1 G w5 $end
$upscope $end
$scope module FA_2 $end
$var wire 1 H a $end
$var wire 1 I b $end
$var wire 1 5 ca $end
$var wire 1 6 cin $end
$var wire 1 J sum $end
$var wire 1 K w1 $end
$var wire 1 L w2 $end
$var wire 1 M w3 $end
$var wire 1 N w4 $end
$var wire 1 O w5 $end
$upscope $end
$scope module FA_3 $end
$var wire 1 P a $end
$var wire 1 Q b $end
$var wire 1 1 ca $end
$var wire 1 5 cin $end
$var wire 1 R sum $end
$var wire 1 S w1 $end
$var wire 1 T w2 $end
$var wire 1 U w3 $end
$var wire 1 V w4 $end
$var wire 1 W w5 $end
$upscope $end
$upscope $end
$scope module FA_1 $end
$var wire 4 X a [3:0] $end
$var wire 4 Y b [3:0] $end
$var wire 1 1 cin $end
$var wire 4 Z sum [3:0] $end
$var wire 1 - ca $end
$var wire 1 [ c3 $end
$var wire 1 \ c2 $end
$var wire 1 ] c1 $end
$scope module FA_0 $end
$var wire 1 ^ a $end
$var wire 1 _ b $end
$var wire 1 ] ca $end
$var wire 1 1 cin $end
$var wire 1 ` sum $end
$var wire 1 a w1 $end
$var wire 1 b w2 $end
$var wire 1 c w3 $end
$var wire 1 d w4 $end
$var wire 1 e w5 $end
$upscope $end
$scope module FA_1 $end
$var wire 1 f a $end
$var wire 1 g b $end
$var wire 1 \ ca $end
$var wire 1 ] cin $end
$var wire 1 h sum $end
$var wire 1 i w1 $end
$var wire 1 j w2 $end
$var wire 1 k w3 $end
$var wire 1 l w4 $end
$var wire 1 m w5 $end
$upscope $end
$scope module FA_2 $end
$var wire 1 n a $end
$var wire 1 o b $end
$var wire 1 [ ca $end
$var wire 1 \ cin $end
$var wire 1 p sum $end
$var wire 1 q w1 $end
$var wire 1 r w2 $end
$var wire 1 s w3 $end
$var wire 1 t w4 $end
$var wire 1 u w5 $end
$upscope $end
$scope module FA_3 $end
$var wire 1 v a $end
$var wire 1 w b $end
$var wire 1 - ca $end
$var wire 1 [ cin $end
$var wire 1 x sum $end
$var wire 1 y w1 $end
$var wire 1 z w2 $end
$var wire 1 { w3 $end
$var wire 1 | w4 $end
$var wire 1 } w5 $end
$upscope $end
$upscope $end
$upscope $end
$scope module FA_1 $end
$var wire 8 ~ a [7:0] $end
$var wire 8 !" b [7:0] $end
$var wire 1 - cin $end
$var wire 8 "" sum [7:0] $end
$var wire 1 ) ca $end
$var wire 1 #" c4 $end
$scope module FA_0 $end
$var wire 4 $" a [3:0] $end
$var wire 4 %" b [3:0] $end
$var wire 1 - cin $end
$var wire 4 &" sum [3:0] $end
$var wire 1 #" ca $end
$var wire 1 '" c3 $end
$var wire 1 (" c2 $end
$var wire 1 )" c1 $end
$scope module FA_0 $end
$var wire 1 *" a $end
$var wire 1 +" b $end
$var wire 1 )" ca $end
$var wire 1 - cin $end
$var wire 1 ," sum $end
$var wire 1 -" w1 $end
$var wire 1 ." w2 $end
$var wire 1 /" w3 $end
$var wire 1 0" w4 $end
$var wire 1 1" w5 $end
$upscope $end
$scope module FA_1 $end
$var wire 1 2" a $end
$var wire 1 3" b $end
$var wire 1 (" ca $end
$var wire 1 )" cin $end
$var wire 1 4" sum $end
$var wire 1 5" w1 $end
$var wire 1 6" w2 $end
$var wire 1 7" w3 $end
$var wire 1 8" w4 $end
$var wire 1 9" w5 $end
$upscope $end
$scope module FA_2 $end
$var wire 1 :" a $end
$var wire 1 ;" b $end
$var wire 1 '" ca $end
$var wire 1 (" cin $end
$var wire 1 <" sum $end
$var wire 1 =" w1 $end
$var wire 1 >" w2 $end
$var wire 1 ?" w3 $end
$var wire 1 @" w4 $end
$var wire 1 A" w5 $end
$upscope $end
$scope module FA_3 $end
$var wire 1 B" a $end
$var wire 1 C" b $end
$var wire 1 #" ca $end
$var wire 1 '" cin $end
$var wire 1 D" sum $end
$var wire 1 E" w1 $end
$var wire 1 F" w2 $end
$var wire 1 G" w3 $end
$var wire 1 H" w4 $end
$var wire 1 I" w5 $end
$upscope $end
$upscope $end
$scope module FA_1 $end
$var wire 4 J" a [3:0] $end
$var wire 4 K" b [3:0] $end
$var wire 1 #" cin $end
$var wire 4 L" sum [3:0] $end
$var wire 1 ) ca $end
$var wire 1 M" c3 $end
$var wire 1 N" c2 $end
$var wire 1 O" c1 $end
$scope module FA_0 $end
$var wire 1 P" a $end
$var wire 1 Q" b $end
$var wire 1 O" ca $end
$var wire 1 #" cin $end
$var wire 1 R" sum $end
$var wire 1 S" w1 $end
$var wire 1 T" w2 $end
$var wire 1 U" w3 $end
$var wire 1 V" w4 $end
$var wire 1 W" w5 $end
$upscope $end
$scope module FA_1 $end
$var wire 1 X" a $end
$var wire 1 Y" b $end
$var wire 1 N" ca $end
$var wire 1 O" cin $end
$var wire 1 Z" sum $end
$var wire 1 [" w1 $end
$var wire 1 \" w2 $end
$var wire 1 ]" w3 $end
$var wire 1 ^" w4 $end
$var wire 1 _" w5 $end
$upscope $end
$scope module FA_2 $end
$var wire 1 `" a $end
$var wire 1 a" b $end
$var wire 1 M" ca $end
$var wire 1 N" cin $end
$var wire 1 b" sum $end
$var wire 1 c" w1 $end
$var wire 1 d" w2 $end
$var wire 1 e" w3 $end
$var wire 1 f" w4 $end
$var wire 1 g" w5 $end
$upscope $end
$scope module FA_3 $end
$var wire 1 h" a $end
$var wire 1 i" b $end
$var wire 1 ) ca $end
$var wire 1 M" cin $end
$var wire 1 j" sum $end
$var wire 1 k" w1 $end
$var wire 1 l" w2 $end
$var wire 1 m" w3 $end
$var wire 1 n" w4 $end
$var wire 1 o" w5 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module FA_1 $end
$var wire 16 p" a [15:0] $end
$var wire 16 q" b [15:0] $end
$var wire 1 ) cin $end
$var wire 16 r" sum [15:0] $end
$var wire 1 " ca $end
$var wire 1 s" c5 $end
$scope module FA_0 $end
$var wire 8 t" a [7:0] $end
$var wire 8 u" b [7:0] $end
$var wire 1 ) cin $end
$var wire 8 v" sum [7:0] $end
$var wire 1 s" ca $end
$var wire 1 w" c4 $end
$scope module FA_0 $end
$var wire 4 x" a [3:0] $end
$var wire 4 y" b [3:0] $end
$var wire 1 ) cin $end
$var wire 4 z" sum [3:0] $end
$var wire 1 w" ca $end
$var wire 1 {" c3 $end
$var wire 1 |" c2 $end
$var wire 1 }" c1 $end
$scope module FA_0 $end
$var wire 1 ~" a $end
$var wire 1 !# b $end
$var wire 1 }" ca $end
$var wire 1 ) cin $end
$var wire 1 "# sum $end
$var wire 1 ## w1 $end
$var wire 1 $# w2 $end
$var wire 1 %# w3 $end
$var wire 1 &# w4 $end
$var wire 1 '# w5 $end
$upscope $end
$scope module FA_1 $end
$var wire 1 (# a $end
$var wire 1 )# b $end
$var wire 1 |" ca $end
$var wire 1 }" cin $end
$var wire 1 *# sum $end
$var wire 1 +# w1 $end
$var wire 1 ,# w2 $end
$var wire 1 -# w3 $end
$var wire 1 .# w4 $end
$var wire 1 /# w5 $end
$upscope $end
$scope module FA_2 $end
$var wire 1 0# a $end
$var wire 1 1# b $end
$var wire 1 {" ca $end
$var wire 1 |" cin $end
$var wire 1 2# sum $end
$var wire 1 3# w1 $end
$var wire 1 4# w2 $end
$var wire 1 5# w3 $end
$var wire 1 6# w4 $end
$var wire 1 7# w5 $end
$upscope $end
$scope module FA_3 $end
$var wire 1 8# a $end
$var wire 1 9# b $end
$var wire 1 w" ca $end
$var wire 1 {" cin $end
$var wire 1 :# sum $end
$var wire 1 ;# w1 $end
$var wire 1 <# w2 $end
$var wire 1 =# w3 $end
$var wire 1 ># w4 $end
$var wire 1 ?# w5 $end
$upscope $end
$upscope $end
$scope module FA_1 $end
$var wire 4 @# a [3:0] $end
$var wire 4 A# b [3:0] $end
$var wire 1 w" cin $end
$var wire 4 B# sum [3:0] $end
$var wire 1 s" ca $end
$var wire 1 C# c3 $end
$var wire 1 D# c2 $end
$var wire 1 E# c1 $end
$scope module FA_0 $end
$var wire 1 F# a $end
$var wire 1 G# b $end
$var wire 1 E# ca $end
$var wire 1 w" cin $end
$var wire 1 H# sum $end
$var wire 1 I# w1 $end
$var wire 1 J# w2 $end
$var wire 1 K# w3 $end
$var wire 1 L# w4 $end
$var wire 1 M# w5 $end
$upscope $end
$scope module FA_1 $end
$var wire 1 N# a $end
$var wire 1 O# b $end
$var wire 1 D# ca $end
$var wire 1 E# cin $end
$var wire 1 P# sum $end
$var wire 1 Q# w1 $end
$var wire 1 R# w2 $end
$var wire 1 S# w3 $end
$var wire 1 T# w4 $end
$var wire 1 U# w5 $end
$upscope $end
$scope module FA_2 $end
$var wire 1 V# a $end
$var wire 1 W# b $end
$var wire 1 C# ca $end
$var wire 1 D# cin $end
$var wire 1 X# sum $end
$var wire 1 Y# w1 $end
$var wire 1 Z# w2 $end
$var wire 1 [# w3 $end
$var wire 1 \# w4 $end
$var wire 1 ]# w5 $end
$upscope $end
$scope module FA_3 $end
$var wire 1 ^# a $end
$var wire 1 _# b $end
$var wire 1 s" ca $end
$var wire 1 C# cin $end
$var wire 1 `# sum $end
$var wire 1 a# w1 $end
$var wire 1 b# w2 $end
$var wire 1 c# w3 $end
$var wire 1 d# w4 $end
$var wire 1 e# w5 $end
$upscope $end
$upscope $end
$upscope $end
$scope module FA_1 $end
$var wire 8 f# a [7:0] $end
$var wire 8 g# b [7:0] $end
$var wire 1 s" cin $end
$var wire 8 h# sum [7:0] $end
$var wire 1 " ca $end
$var wire 1 i# c4 $end
$scope module FA_0 $end
$var wire 4 j# a [3:0] $end
$var wire 4 k# b [3:0] $end
$var wire 1 s" cin $end
$var wire 4 l# sum [3:0] $end
$var wire 1 i# ca $end
$var wire 1 m# c3 $end
$var wire 1 n# c2 $end
$var wire 1 o# c1 $end
$scope module FA_0 $end
$var wire 1 p# a $end
$var wire 1 q# b $end
$var wire 1 o# ca $end
$var wire 1 s" cin $end
$var wire 1 r# sum $end
$var wire 1 s# w1 $end
$var wire 1 t# w2 $end
$var wire 1 u# w3 $end
$var wire 1 v# w4 $end
$var wire 1 w# w5 $end
$upscope $end
$scope module FA_1 $end
$var wire 1 x# a $end
$var wire 1 y# b $end
$var wire 1 n# ca $end
$var wire 1 o# cin $end
$var wire 1 z# sum $end
$var wire 1 {# w1 $end
$var wire 1 |# w2 $end
$var wire 1 }# w3 $end
$var wire 1 ~# w4 $end
$var wire 1 !$ w5 $end
$upscope $end
$scope module FA_2 $end
$var wire 1 "$ a $end
$var wire 1 #$ b $end
$var wire 1 m# ca $end
$var wire 1 n# cin $end
$var wire 1 $$ sum $end
$var wire 1 %$ w1 $end
$var wire 1 &$ w2 $end
$var wire 1 '$ w3 $end
$var wire 1 ($ w4 $end
$var wire 1 )$ w5 $end
$upscope $end
$scope module FA_3 $end
$var wire 1 *$ a $end
$var wire 1 +$ b $end
$var wire 1 i# ca $end
$var wire 1 m# cin $end
$var wire 1 ,$ sum $end
$var wire 1 -$ w1 $end
$var wire 1 .$ w2 $end
$var wire 1 /$ w3 $end
$var wire 1 0$ w4 $end
$var wire 1 1$ w5 $end
$upscope $end
$upscope $end
$scope module FA_1 $end
$var wire 4 2$ a [3:0] $end
$var wire 4 3$ b [3:0] $end
$var wire 1 i# cin $end
$var wire 4 4$ sum [3:0] $end
$var wire 1 " ca $end
$var wire 1 5$ c3 $end
$var wire 1 6$ c2 $end
$var wire 1 7$ c1 $end
$scope module FA_0 $end
$var wire 1 8$ a $end
$var wire 1 9$ b $end
$var wire 1 7$ ca $end
$var wire 1 i# cin $end
$var wire 1 :$ sum $end
$var wire 1 ;$ w1 $end
$var wire 1 <$ w2 $end
$var wire 1 =$ w3 $end
$var wire 1 >$ w4 $end
$var wire 1 ?$ w5 $end
$upscope $end
$scope module FA_1 $end
$var wire 1 @$ a $end
$var wire 1 A$ b $end
$var wire 1 6$ ca $end
$var wire 1 7$ cin $end
$var wire 1 B$ sum $end
$var wire 1 C$ w1 $end
$var wire 1 D$ w2 $end
$var wire 1 E$ w3 $end
$var wire 1 F$ w4 $end
$var wire 1 G$ w5 $end
$upscope $end
$scope module FA_2 $end
$var wire 1 H$ a $end
$var wire 1 I$ b $end
$var wire 1 5$ ca $end
$var wire 1 6$ cin $end
$var wire 1 J$ sum $end
$var wire 1 K$ w1 $end
$var wire 1 L$ w2 $end
$var wire 1 M$ w3 $end
$var wire 1 N$ w4 $end
$var wire 1 O$ w5 $end
$upscope $end
$scope module FA_3 $end
$var wire 1 P$ a $end
$var wire 1 Q$ b $end
$var wire 1 " ca $end
$var wire 1 5$ cin $end
$var wire 1 R$ sum $end
$var wire 1 S$ w1 $end
$var wire 1 T$ w2 $end
$var wire 1 U$ w3 $end
$var wire 1 V$ w4 $end
$var wire 1 W$ w5 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
b0 4$
b0 3$
b0 2$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
b0 l#
b0 k#
b0 j#
0i#
b0 h#
b0 g#
b0 f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
b0 B#
b0 A#
b0 @#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
b0 z"
b0 y"
b0 x"
0w"
b0 v"
b0 u"
b0 t"
0s"
b0 r"
b0 q"
b0 p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
b0 L"
b0 K"
b0 J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
b0 &"
b0 %"
b0 $"
0#"
b0 ""
b0 !"
b0 ~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
b0 Z
b0 Y
b0 X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
b0 4
b0 3
b0 2
01
b0 0
b0 /
b0 .
0-
b0 ,
b0 +
b0 *
0)
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#5
1R
1:
b1101 !
b1101 (
b1101 ,
b1101 0
b1101 4
1J
1S
1;
1K
1Q
18
1H
b1000 3
b101 2
b1000 /
b101 .
b1000 +
b101 *
b1000 $
b1000 '
b101 #
b101 &
#10
b1 Z
1`
11
1W
0R
1U
15
0J
1O
b10011 !
b10011 (
b10011 ,
b10011 0
b11 4
1B
0K
1L
1C
19
1I
0Q
08
1@
1P
b101 3
b1110 2
b101 /
b1110 .
b101 +
b1110 *
b101 $
b101 '
b1110 #
b1110 &
#15
01
b1011 4
1R
0h
05
0]
0O
0W
b11011 !
b11011 (
b11011 ,
b11011 0
b1 Z
1`
0e
0V
0L
0U
1a
0c
09
1A
0I
1Q
18
0@
0H
0P
1^
b1010 3
b1 2
b1 X
b1010 /
b10001 .
b1010 +
b10001 *
b1010 $
b1010 '
b10001 #
b10001 &
#20
0A
1@
b1000 3
b11 2
b1000 /
b10011 .
b1000 +
b10011 *
b1000 $
b1000 '
b10011 #
b10011 &
#25
1J
b10111 !
b10111 (
b10111 ,
b10111 0
b111 4
0R
1K
0S
19
1I
0Q
1_
08
0^
b101 3
b1 Y
b10 2
b0 X
b10101 /
b10 .
b10101 +
b10 *
b10101 $
b10101 '
b10 #
b10 &
