Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab -debug typical master2_slave3_tb -s master2_slave3_tb_sim 
Multi-threading is on. Using 14 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.master_port_default
Compiling module work.slave_port
Compiling module work.slave_memory_bram(MEM_SIZE=2048)
Compiling module work.slave(MEM_SIZE=2048)
Compiling module work.slave_memory_bram_default
Compiling module work.slave
Compiling module work.slave_port(SPLIT_EN=1)
Compiling module work.slave(SPLIT_EN=1)
Compiling module work.arbiter
Compiling module work.dec3
Compiling module work.addr_decoder
Compiling module work.mux2
Compiling module work.mux2(WIDTH=2)
Compiling module work.mux3
Compiling module work.bus_m2_s3_default
Compiling module work.master2_slave3_tb
Built simulation snapshot master2_slave3_tb_sim
