#include <catch.hpp>
#include "mocks.hpp"
#include "defaults.hpp"
#include "dram_controller.h"    
#include <algorithm>
#include <cfenv>
#include <cmath>

std::vector<uint64_t> dram_test(MEMORY_CONTROLLER* uut, std::vector<champsim::channel::request_type>* packet_stream, std::vector<uint64_t>* arriv_time)
{
    auto start_time = uut->current_time;

     auto ins_begin = std::begin(uut->channels[0].RQ);
    //load requests into controller
    std::transform(std::cbegin(*packet_stream), std::cend(*packet_stream), std::cbegin(*arriv_time), ins_begin, [period = uut->clock_period, start_time](auto pkt, uint64_t cycle) {
        DRAM_CHANNEL::request_type r_pkt = DRAM_CHANNEL::request_type{pkt};
        r_pkt.forward_checked = false;
        r_pkt.ready_time = start_time + cycle*period;
        return r_pkt;
    });

    //carry out operates, record request scheduling order
    std::vector<bool> last_scheduled(packet_stream->size(),false);
    std::vector<uint64_t> scheduled_order(std::size(*arriv_time),0);

    while (std::any_of(std::begin(scheduled_order), std::end(scheduled_order), [](auto x) { return x == 0; }))
    {
        //operate mem controller
        uut->_operate();
        //get scheduled requests
        std::vector<bool> next_scheduled{};
        std::transform(std::begin(uut->channels[0].RQ), std::end(uut->channels[0].RQ), std::back_inserter(next_scheduled), [](const auto& entry) { return ((entry.has_value() && entry.value().scheduled) || !entry.has_value()); });
        
        //search for newly scheduled requests
        auto chunk_begin = std::begin(next_scheduled);
        auto chunk_end = std::end(next_scheduled);
        while (chunk_begin != chunk_end) 
        {
            std::tie(chunk_begin, std::ignore) = std::mismatch(chunk_begin, chunk_end, std::cbegin(last_scheduled));
            //found newly scheduled request
            if (chunk_begin != chunk_end)
            {
                scheduled_order[static_cast<uint64_t>(std::distance(std::begin(next_scheduled), chunk_begin))] = static_cast<uint64_t>(uut->current_time.time_since_epoch() / uut->clock_period);
               break;
            }
        }
        //update vector of scheduled requests
        last_scheduled = next_scheduled;
    }
    return(scheduled_order);
}

SCENARIO("A series of reads arrive at the memory controller and are reordered") {
    GIVEN("A request stream to the memory controller") {
        const auto clock_period = champsim::chrono::picoseconds{3200};
        const uint64_t trp_cycles = 4;
        const uint64_t trcd_cycles = 4;
        const uint64_t tcas_cycles = 80;
        const std::size_t DRAM_CHANNELS = 1;
        const std::size_t DRAM_BANKS = 8;
        const std::size_t DRAM_RANKS = 8;
        const std::size_t DRAM_COLUMNS = 8;
        const std::size_t DRAM_ROWS = 8;
        MEMORY_CONTROLLER uut{clock_period, trp_cycles*clock_period, trcd_cycles*clock_period, tcas_cycles*clock_period, 2*clock_period, {}, 64, 64, DRAM_CHANNELS, champsim::data::bytes{8}, DRAM_ROWS, DRAM_COLUMNS, DRAM_RANKS, DRAM_BANKS};
        //test
        uut.warmup = false;
        uut.channels[0].warmup = false;
        //packets need address
        /*
        * | row address | rank index | column address | bank index | channel | block offset |
        */
        std::vector<uint64_t> row_access =     {0,1,0, 1,0,1,   0,1,0,  1,0,1,    0,1,0,    1,0,1,    0,1,0};
        std::vector<uint64_t> col_access =     {1,2,3, 4,5,6,   7,8,9,  10,11,12, 13,14,15, 16,17,18, 19,20,21};
        std::vector<uint64_t> bak_access =     {0,0,0, 1,1,1,   2,2,2,  3,3,3,    4,4,4,    5,5,5,    6,6,6};
        std::vector<uint64_t> arriv_time =     {3,4,2, 0,1,5,   6,7,8,  9,10,11,  12,13,14, 15,16,17, 20,18,19};
        //we can expect the previous listed accesses to be reordered as such, as long as bank accesses are sufficiently lengthy
        //such that we can allocate requests to 6 additional banks before the first bank is done. The timing for the memory controller
        //is set within this test, so we can always expect this to be the case.
        std::vector<uint64_t> cycles_for_first_bank_access = {
            arriv_time[2],
            1/*arriv_time[3]*/,
            arriv_time[6],
            arriv_time[9],
            arriv_time[12],
            arriv_time[15],
            arriv_time[19]
        };
        auto start_after_first_access = cycles_for_first_bank_access[1] + tcas_cycles + trp_cycles + trcd_cycles;
        std::vector<uint64_t> cycles_for_second_bank_access = {
            start_after_first_access + 2*(trp_cycles + trcd_cycles),
            start_after_first_access + 1*(trp_cycles + trcd_cycles),
            start_after_first_access + 3*(trp_cycles + trcd_cycles),
            start_after_first_access + 4*(trp_cycles + trcd_cycles),
            start_after_first_access + 5*(trp_cycles + trcd_cycles),
            start_after_first_access + 6*(trp_cycles + trcd_cycles),
            start_after_first_access + 7*(trp_cycles + trcd_cycles)
        };
        auto start_after_second_bank_access = cycles_for_second_bank_access[0] + tcas_cycles;
        std::vector<uint64_t> cycles_for_third_bank_access = {
            start_after_second_bank_access + 1*(trp_cycles + trcd_cycles),
            start_after_second_bank_access + 2*(trp_cycles + trcd_cycles),
            start_after_second_bank_access + 3*(trp_cycles + trcd_cycles),
            start_after_second_bank_access + 4*(trp_cycles + trcd_cycles),
            start_after_second_bank_access + 5*(trp_cycles + trcd_cycles),
            start_after_second_bank_access + 6*(trp_cycles + trcd_cycles),
            start_after_second_bank_access + 7*(trp_cycles + trcd_cycles)
        };

        std::vector<uint64_t> expected_cycles= {
            cycles_for_second_bank_access[0], cycles_for_third_bank_access[0], cycles_for_first_bank_access[0],
            cycles_for_first_bank_access[1], cycles_for_second_bank_access[1], cycles_for_third_bank_access[1],
            cycles_for_first_bank_access[2], cycles_for_second_bank_access[2], cycles_for_third_bank_access[2],
            cycles_for_first_bank_access[3], cycles_for_second_bank_access[3], cycles_for_third_bank_access[3],
            cycles_for_first_bank_access[4], cycles_for_second_bank_access[4], cycles_for_third_bank_access[4],
            cycles_for_first_bank_access[5], cycles_for_second_bank_access[5], cycles_for_third_bank_access[5],
            cycles_for_third_bank_access[6], cycles_for_first_bank_access[6], cycles_for_second_bank_access[6]
        };

        std::vector<champsim::channel::request_type> packet_stream;
        for(uint64_t i = 0; i < row_access.size(); i++)
        {
            auto pkt_type = access_type::LOAD;
            champsim::channel::request_type r;
            r.type = pkt_type;
            uint64_t offset = 0;
            champsim::address_slice block_slice{champsim::dynamic_extent{champsim::data::bits{LOG2_BLOCK_SIZE + offset}, champsim::data::bits{offset}}, 0};
            offset += LOG2_BLOCK_SIZE;
            champsim::address_slice channel_slice{champsim::dynamic_extent{champsim::data::bits{champsim::lg2(DRAM_CHANNELS) + offset}, champsim::data::bits{offset}}, 0};
            offset += champsim::lg2(DRAM_CHANNELS);
            champsim::address_slice bank_slice{champsim::dynamic_extent{champsim::data::bits{champsim::lg2(DRAM_BANKS) + offset}, champsim::data::bits{offset}}, bak_access[i]};
            offset += champsim::lg2(DRAM_BANKS);
            champsim::address_slice column_slice{champsim::dynamic_extent{champsim::data::bits{champsim::lg2(DRAM_COLUMNS) + offset}, champsim::data::bits{offset}}, col_access[i]};
            offset += champsim::lg2(DRAM_COLUMNS);
            champsim::address_slice rank_slice{champsim::dynamic_extent{champsim::data::bits{champsim::lg2(DRAM_RANKS) + offset}, champsim::data::bits{offset}}, 0};
            offset += champsim::lg2(DRAM_RANKS);
            champsim::address_slice row_slice{champsim::dynamic_extent{champsim::data::bits{64}, champsim::data::bits{offset}}, row_access[i]};
            r.address = champsim::address{champsim::splice(row_slice, rank_slice, column_slice, bank_slice, channel_slice, block_slice)};
            r.v_address = champsim::address{};
            r.instr_id = i;
            r.response_requested = false;
            packet_stream.push_back(r);
        }
        WHEN("The memory controller is operated") {
            std::vector<uint64_t> observed_cycles = dram_test(&uut,&packet_stream,&arriv_time);
            THEN("The memory controller scheduled packets according to the FR-FCFS scheme")
            {
                REQUIRE_THAT(observed_cycles, Catch::Matchers::RangeEquals(expected_cycles));
            }
        }
    }
}

