v 20130925 2
N 25700 56100 32200 56100 4
N 25700 56900 27600 56900 4
C 26800 56700 1 180 0 capacitor-1.sym
{
T 26600 56000 5 10 0 0 180 0 1
device=CAPACITOR
T 26600 55800 5 10 0 0 180 0 1
symversion=0.1
T 26800 56700 5 10 0 1 90 0 1
footprint=0603
T 26200 56700 5 10 1 1 180 0 1
refdes=C1
T 26800 56700 5 10 1 1 180 0 1
value=0.1u
}
N 25700 55700 32200 55700 4
N 25700 54900 27600 54900 4
C 27300 55200 1 90 0 agnd.sym
C 27300 56400 1 90 0 agnd.sym
C 26200 54200 1 90 0 agnd.sym
N 25900 54300 25700 54300 4
N 25900 52500 25700 52500 4
C 27500 45600 1 0 1 jumper2.sym
{
T 26500 45400 5 8 0 0 0 6 1
device=PWR_CON
T 27300 46500 5 10 1 1 0 6 1
refdes=PWL2
T 26500 45200 5 8 0 0 0 6 1
footprint=PWL2
T 27500 45600 5 10 0 0 0 0 1
value=PWL2
}
C 28000 45000 1 0 0 BNX016.sym
{
T 29800 46700 5 10 1 1 0 6 1
refdes=U3
T 28400 46900 5 10 0 0 0 0 1
device=BNX016
T 28400 47100 5 10 0 0 0 0 1
footprint=BNX016_Murata
T 28000 45000 5 10 0 0 0 0 1
value=BNX016
}
N 28100 46200 27500 46200 4
N 28100 45800 27500 45800 4
N 30100 45100 30100 45800 4
C 30000 44800 1 0 0 agnd.sym
C 33200 45400 1 0 0 ADP3338.sym
{
T 35000 47100 5 10 1 1 0 6 1
refdes=U5
T 33600 47300 5 10 0 0 0 0 1
device=ADP3338AKCZ
T 33600 47500 5 10 0 0 0 0 1
footprint=SOT223
T 33200 45400 5 10 0 0 0 0 1
value=ADP3338AKCZ-3.3
}
C 34200 45200 1 0 0 agnd.sym
C 36200 45700 1 90 0 capacitor-1.sym
{
T 35500 45900 5 10 0 0 90 0 1
device=CAPACITOR
T 35300 45900 5 10 0 0 90 0 1
symversion=0.1
T 36200 45700 5 10 0 1 0 0 1
footprint=0603
T 36000 46200 5 10 1 1 0 0 1
refdes=C17
T 36000 45900 5 10 1 1 0 0 1
value=1u
}
N 35300 46600 37000 46600 4
N 35500 46600 35500 46200 4
N 35500 46200 35300 46200 4
C 35900 45400 1 0 0 agnd.sym
C 36800 45700 1 90 0 resistor-2.sym
{
T 36450 46100 5 10 0 0 90 0 1
device=RESISTOR
T 36800 46200 5 10 1 1 0 0 1
refdes=R15
T 36800 45900 5 10 1 1 0 0 1
value=3k3
T 36800 45700 5 10 0 1 0 0 1
footprint=0603
}
C 36600 45700 1 270 0 led-2.sym
{
T 36600 45200 5 10 1 1 0 8 1
refdes=D1
T 37200 45600 5 10 0 0 270 0 1
device=LED
T 36600 45700 5 10 0 1 0 0 1
footprint=0603
T 36600 45700 5 10 0 0 0 0 1
value=LED
}
C 36600 44500 1 0 0 agnd.sym
N 56500 46800 56700 46800 4
C 56700 46500 1 180 1 resistor-2.sym
{
T 57100 46150 5 10 0 0 180 6 1
device=RESISTOR
T 57100 46100 5 10 1 1 0 6 1
refdes=R23
T 57400 46100 5 10 1 1 0 6 1
value=1k
T 56700 46500 5 10 0 1 0 0 1
footprint=0603
}
C 58000 45500 1 270 1 capacitor-1.sym
{
T 58700 45700 5 10 0 0 90 2 1
device=CAPACITOR
T 58900 45700 5 10 0 0 90 2 1
symversion=0.1
T 58000 45500 5 10 0 1 0 6 1
footprint=0603
T 58300 46200 5 10 1 1 180 6 1
refdes=C22
T 58300 45800 5 10 1 1 180 6 1
value=0.1u
}
C 60700 46400 1 0 0 vcc.sym
{
T 60700 48100 5 8 0 0 0 0 1
footprint=none
T 60700 47900 5 8 0 0 0 0 1
symversion=1.0
T 60700 46400 5 10 0 0 0 0 1
net=3V3:1
T 60700 46600 5 10 1 1 180 0 1
value=3V3
}
C 58300 45200 1 0 1 agnd.sym
C 59100 44900 1 0 1 agnd.sym
C 59000 46400 1 90 1 button.sym
{
T 59200 45750 5 10 1 1 0 6 1
refdes=S2
T 59000 46400 5 10 0 1 0 0 1
device=BUTTON
T 59000 46400 5 10 0 1 0 0 1
footprint=IT1158
T 59000 46400 5 10 0 0 0 0 1
value=BUTTON
}
C 64800 56500 1 0 0 vcc.sym
{
T 64800 58200 5 8 0 0 0 0 1
footprint=none
T 64800 58000 5 8 0 0 0 0 1
symversion=1.0
T 64800 56500 5 10 0 0 0 0 1
net=5V:1
T 64600 56500 5 10 1 1 0 0 1
value=5V
}
N 64900 56500 65100 56500 4
C 64100 56200 1 180 1 input-1.sym
{
T 64100 55900 5 10 0 0 180 6 1
device=INPUT
T 64100 56200 5 10 0 0 180 6 1
net=PA0/UART4_TX/VFD_SIN:1
T 64000 56000 5 10 1 1 0 6 1
value=PA0/UART4_TX/VFD_SIN
}
N 64900 56100 65100 56100 4
C 64600 55800 1 270 0 agnd.sym
N 64900 55700 65100 55700 4
C 64900 55400 1 180 0 output-1.sym
{
T 64800 55100 5 10 0 0 180 0 1
device=OUTPUT
T 64900 55400 5 10 0 0 180 0 1
net=PD3/VFD_SBUSY:1
T 64000 55200 5 10 1 1 0 6 1
value=PD3/VFD_SBUSY
}
N 64900 55300 65100 55300 4
C 64100 54600 1 180 1 input-1.sym
{
T 64100 54300 5 10 0 0 180 6 1
device=INPUT
T 64100 54600 5 10 0 0 180 6 1
net=PD4/VFD_RESET_N:1
T 64000 54400 5 10 1 1 0 6 1
value=PD4/VFD_RESET_N
}
N 64900 54500 65100 54500 4
N 66700 56500 66500 56500 4
N 66700 56100 66500 56100 4
N 66700 55700 66500 55700 4
N 66700 55300 66500 55300 4
N 66700 54900 66500 54900 4
N 66700 54500 66500 54500 4
N 66700 54100 66500 54100 4
N 64900 54100 65100 54100 4
C 56900 44100 1 270 1 crystal-1.sym
{
T 57400 44300 5 10 0 0 90 2 1
device=XTAL_25MHZ
T 57200 44500 5 10 1 1 0 2 1
refdes=U9
T 57600 44300 5 10 0 0 90 2 1
symversion=0.1
T 56900 44100 5 10 0 1 0 0 1
footprint=HC49
T 56900 44100 5 10 0 0 0 0 1
value=HC49-25MHz
}
N 30100 46200 31200 46200 4
C 31200 46000 1 0 0 jumper3-2.sym
{
T 32200 46200 5 8 0 0 0 0 1
device=PWR_SEL
T 31500 47300 5 10 1 1 0 0 1
refdes=PWR
T 32200 46000 5 8 0 0 0 0 1
footprint=JUMPER3
}
N 32200 46600 33300 46600 4
N 31000 47000 31200 47000 4
C 31000 46900 1 0 1 io-1.sym
{
T 30100 47100 5 10 0 0 0 6 1
net=PA9/OTG_FS_VBUS:1
T 30800 47500 5 10 0 0 0 6 1
device=none
T 30100 47000 5 10 1 1 0 7 1
value=PA9/OTG_FS_VBUS
}
C 50600 40600 1 0 0 agnd.sym
N 49500 40900 51500 40900 4
C 43400 60900 1 180 1 input-1.sym
{
T 43400 60600 5 10 0 0 180 6 1
device=INPUT
T 43400 60900 5 10 0 0 180 6 1
net=PA1/RMII_REFCLKO:1
T 43300 60700 5 10 1 1 0 6 1
value=PA1/RMII_REFCLKO
}
N 44200 60800 44400 60800 4
C 44200 60300 1 0 1 io-1.sym
{
T 43300 60500 5 10 0 0 0 6 1
net=PA2/RMII_MDIO:1
T 44000 60900 5 10 0 0 0 6 1
device=none
T 43300 60400 5 10 1 1 0 7 1
value=PA2/RMII_MDIO
}
N 44200 60400 44400 60400 4
C 43400 58500 1 180 1 input-1.sym
{
T 43400 58200 5 10 0 0 180 6 1
device=INPUT
T 43400 58500 5 10 0 0 180 6 1
net=PA7/RMII_CRSDV:1
T 43300 58300 5 10 1 1 0 6 1
value=PA7/RMII_CRSDV
}
N 44200 58400 44400 58400 4
C 44200 57500 1 0 1 io-1.sym
{
T 43300 57700 5 10 0 0 0 6 1
net=PA9/OTG_FS_VBUS:1
T 44000 58100 5 10 0 0 0 6 1
device=none
T 43300 57600 5 10 1 1 0 7 1
value=PA9/OTG_FS_VBUS
}
N 44200 57600 44400 57600 4
C 44200 57100 1 0 1 io-1.sym
{
T 43300 57300 5 10 0 0 0 6 1
net=PA10/ETH_RESET:1
T 44000 57700 5 10 0 0 0 6 1
device=none
T 43300 57200 5 10 1 1 0 7 1
value=PA10/ETH_RESET
}
N 44200 57200 44400 57200 4
C 44200 56700 1 0 1 io-1.sym
{
T 43300 56900 5 10 0 0 0 6 1
net=PA11/OTG_FS_DM:1
T 44000 57300 5 10 0 0 0 6 1
device=none
T 43300 56800 5 10 1 1 0 7 1
value=PA11/OTG_FS_DM
}
N 44200 56800 44400 56800 4
C 44200 56300 1 0 1 io-1.sym
{
T 43300 56500 5 10 0 0 0 6 1
net=PA12/OTG_FS_DP:1
T 44000 56900 5 10 0 0 0 6 1
device=none
T 43300 56400 5 10 1 1 0 7 1
value=PA12/OTG_FS_DP
}
N 44200 56400 44400 56400 4
C 44200 55900 1 0 1 io-1.sym
{
T 43300 56100 5 10 0 0 0 6 1
net=PA13/SWDIO:1
T 44000 56500 5 10 0 0 0 6 1
device=none
T 43300 56000 5 10 1 1 0 7 1
value=PA13/SWDIO
}
N 44200 56000 44400 56000 4
C 43400 55700 1 180 1 input-1.sym
{
T 43400 55400 5 10 0 0 180 6 1
device=INPUT
T 43400 55700 5 10 0 0 180 6 1
net=PA14/SWCLK:1
T 43300 55500 5 10 1 1 0 6 1
value=PA14/SWCLK
}
N 44200 55600 44400 55600 4
C 44200 55100 1 0 1 output-1.sym
{
T 44100 55400 5 10 0 0 0 6 1
device=OUTPUT
T 44200 55100 5 10 0 0 0 6 1
net=PA15/SPI1_CS:1
T 43300 55100 5 10 1 1 0 6 1
value=PA15/SPI1_CS
}
N 44200 55200 44400 55200 4
N 44200 61200 44400 61200 4
C 44200 59500 1 0 1 output-1.sym
{
T 44100 59800 5 10 0 0 0 6 1
device=OUTPUT
T 44200 59500 5 10 0 0 0 6 1
net=PA4/DAC1_OUT:1
T 43300 59500 5 10 1 1 0 6 1
value=PA4/DAC1_OUT
}
N 44200 59600 44400 59600 4
C 44200 59100 1 0 1 output-1.sym
{
T 44100 59400 5 10 0 0 0 6 1
device=OUTPUT
T 44200 59100 5 10 0 0 0 6 1
net=PA5/DAC2_OUT:1
T 43300 59100 5 10 1 1 0 6 1
value=PA5/DAC2_OUT
}
N 44200 59200 44400 59200 4
C 43400 60100 1 180 1 input-1.sym
{
T 43400 59800 5 10 0 0 180 6 1
device=INPUT
T 43400 60100 5 10 0 0 180 6 1
net=PA3/ADC1_IN3:1
T 43300 59900 5 10 1 1 0 6 1
value=PA3/ADC1_IN3
}
N 44200 60000 44400 60000 4
C 43400 58900 1 180 1 input-1.sym
{
T 43400 58600 5 10 0 0 180 6 1
device=INPUT
T 43400 58900 5 10 0 0 180 6 1
net=PA6/ADC1_IN6:1
T 43300 58700 5 10 1 1 0 6 1
value=PA6/ADC1_IN6
}
N 44200 58800 44400 58800 4
C 44200 57900 1 0 1 output-1.sym
{
T 44100 58200 5 10 0 0 0 6 1
device=OUTPUT
T 44200 57900 5 10 0 0 0 6 1
net=PA8/RMII_REFCLKI:1
T 43300 57900 5 10 1 1 0 6 1
value=PA8/RMII_REFCLKI
}
N 44200 58000 44400 58000 4
C 44200 47100 1 0 1 output-1.sym
{
T 44100 47400 5 10 0 0 0 6 1
device=OUTPUT
T 44200 47100 5 10 0 0 0 6 1
net=PC1/RMII_MDC:1
T 43300 47100 5 10 1 1 0 6 1
value=PC1/RMII_MDC
}
N 44200 47200 44400 47200 4
C 43400 46100 1 180 1 input-1.sym
{
T 43400 45800 5 10 0 0 180 6 1
device=INPUT
T 43400 46100 5 10 0 0 180 6 1
net=PC4/RMII_RXD0:1
T 43300 45900 5 10 1 1 0 6 1
value=PC4/RMII_RXD0
}
N 44200 46000 44400 46000 4
C 43400 45700 1 180 1 input-1.sym
{
T 43400 45400 5 10 0 0 180 6 1
device=INPUT
T 43400 45700 5 10 0 0 180 6 1
net=PC5/RMII_RXD1:1
T 43300 45500 5 10 1 1 0 6 1
value=PC5/RMII_RXD1
}
N 44200 45600 44400 45600 4
N 42400 42400 44400 42400 4
N 43200 42000 44400 42000 4
N 44200 41600 44400 41600 4
C 44200 43500 1 0 1 output-1.sym
{
T 44100 43800 5 10 0 0 0 6 1
device=OUTPUT
T 44200 43500 5 10 0 0 0 6 1
net=PC10/SDIO_D2:1
T 43300 43500 5 10 1 1 0 6 1
value=PC10/SDIO_D2
}
N 44200 43600 44400 43600 4
C 44200 43100 1 0 1 output-1.sym
{
T 44100 43400 5 10 0 0 0 6 1
device=OUTPUT
T 44200 43100 5 10 0 0 0 6 1
net=PC11/SDIO_D3:1
T 43300 43100 5 10 1 1 0 6 1
value=PC11/SDIO_D3
}
N 44200 43200 44400 43200 4
C 44200 42700 1 0 1 output-1.sym
{
T 44100 43000 5 10 0 0 0 6 1
device=OUTPUT
T 44200 42700 5 10 0 0 0 6 1
net=PC12/SDIO_CK:1
T 43300 42700 5 10 1 1 0 6 1
value=PC12/SDIO_CK
}
N 44200 42800 44400 42800 4
C 44200 45100 1 0 1 output-1.sym
{
T 44100 45400 5 10 0 0 0 6 1
device=OUTPUT
T 44200 45100 5 10 0 0 0 6 1
net=PC6/SDIO_D6:1
T 43300 45100 5 10 1 1 0 6 1
value=PC6/SDIO_D6
}
N 44200 45200 44400 45200 4
C 44200 44700 1 0 1 output-1.sym
{
T 44100 45000 5 10 0 0 0 6 1
device=OUTPUT
T 44200 44700 5 10 0 0 0 6 1
net=PC7/SDIO_D7:1
T 43300 44700 5 10 1 1 0 6 1
value=PC7/SDIO_D7
}
N 44200 44800 44400 44800 4
C 44200 44300 1 0 1 output-1.sym
{
T 44100 44600 5 10 0 0 0 6 1
device=OUTPUT
T 44200 44300 5 10 0 0 0 6 1
net=PC8/SDIO_D0:1
T 43300 44300 5 10 1 1 0 6 1
value=PC8/SDIO_D0
}
N 44200 44400 44400 44400 4
C 44200 43900 1 0 1 output-1.sym
{
T 44100 44200 5 10 0 0 0 6 1
device=OUTPUT
T 44200 43900 5 10 0 0 0 6 1
net=PC9/SDIO_D1:1
T 43300 43900 5 10 1 1 0 6 1
value=PC9/SDIO_D1
}
N 44200 44000 44400 44000 4
N 44200 46800 44400 46800 4
N 44200 46400 44400 46400 4
C 43400 47700 1 180 1 input-1.sym
{
T 43400 47400 5 10 0 0 180 6 1
device=INPUT
T 43400 47700 5 10 0 0 180 6 1
net=PC0/ADC1_IN10:1
T 43300 47500 5 10 1 1 0 6 1
value=PC0/ADC1_IN10
}
N 44200 47600 44400 47600 4
C 44200 49900 1 0 1 output-1.sym
{
T 44100 50200 5 10 0 0 0 6 1
device=OUTPUT
T 44200 49900 5 10 0 0 0 6 1
net=PB11/RMII_TXEN:1
T 43300 49900 5 10 1 1 0 6 1
value=PB11/RMII_TXEN
}
N 44200 50000 44400 50000 4
C 43400 49500 1 0 0 input-1.sym
{
T 43400 49800 5 10 0 0 0 0 1
device=INPUT
T 43400 49500 5 10 0 0 0 0 1
net=PB12/RMII_TXD0:1
T 43300 49600 5 10 1 1 180 0 1
value=PB12/RMII_TXD0
}
N 44200 49600 44400 49600 4
N 44200 49200 44400 49200 4
C 44200 51100 1 0 1 output-1.sym
{
T 44100 51400 5 10 0 0 0 6 1
device=OUTPUT
T 44200 51100 5 10 0 0 0 6 1
net=PB8/SDIO_D4:1
T 43300 51100 5 10 1 1 0 6 1
value=PB8/SDIO_D4
}
N 44200 51200 44400 51200 4
C 44200 50700 1 0 1 output-1.sym
{
T 44100 51000 5 10 0 0 0 6 1
device=OUTPUT
T 44200 50700 5 10 0 0 0 6 1
net=PB9/SDIO_D5:1
T 43300 50700 5 10 1 1 0 6 1
value=PB9/SDIO_D5
}
N 44200 50800 44400 50800 4
C 44200 53100 1 0 1 output-1.sym
{
T 44100 53400 5 10 0 0 0 6 1
device=OUTPUT
T 44200 53100 5 10 0 0 0 6 1
net=PB3/SPI1_CLK:1
T 43300 53100 5 10 1 1 0 6 1
value=PB3/SPI1_CLK
}
N 44200 53200 44400 53200 4
N 44200 52800 44400 52800 4
C 43400 52900 1 180 1 input-1.sym
{
T 43400 52600 5 10 0 0 180 6 1
device=INPUT
T 43400 52900 5 10 0 0 180 6 1
net=PB4/SPI1_MISO:1
T 43300 52700 5 10 1 1 0 6 1
value=PB4/SPI1_MISO
}
C 44200 52300 1 0 1 output-1.sym
{
T 44100 52600 5 10 0 0 0 6 1
device=OUTPUT
T 44200 52300 5 10 0 0 0 6 1
net=PB5/SPI1_MOSI:1
T 43300 52300 5 10 1 1 0 6 1
value=PB5/SPI1_MOSI
}
N 44200 52400 44400 52400 4
C 44200 50300 1 0 1 output-1.sym
{
T 44100 50600 5 10 0 0 0 6 1
device=OUTPUT
T 44200 50300 5 10 0 0 0 6 1
net=PB10/SPI2_CLK:1
T 43300 50300 5 10 1 1 0 6 1
value=PB10/SPI2_CLK
}
N 44200 50400 44400 50400 4
N 44200 53600 44400 53600 4
C 43400 54500 1 180 1 input-1.sym
{
T 43400 54200 5 10 0 0 180 6 1
device=INPUT
T 43400 54500 5 10 0 0 180 6 1
net=PB0/ADC1_IN8:1
T 43300 54300 5 10 1 1 0 6 1
value=PB0/ADC1_IN8
}
N 44200 54400 44400 54400 4
C 43400 54100 1 180 1 input-1.sym
{
T 43400 53800 5 10 0 0 180 6 1
device=INPUT
T 43400 54100 5 10 0 0 180 6 1
net=PB1/ADC1_IN9:1
T 43300 53900 5 10 1 1 0 6 1
value=PB1/ADC1_IN9
}
N 44200 54000 44400 54000 4
C 44200 51900 1 0 1 output-1.sym
{
T 44100 52200 5 10 0 0 0 6 1
device=OUTPUT
T 44200 51900 5 10 0 0 0 6 1
net=PB6/I2C1_SCL:1
T 43300 51900 5 10 1 1 0 6 1
value=PB6/I2C1_SCL
}
N 44200 52000 44400 52000 4
C 44200 51500 1 0 1 io-1.sym
{
T 43300 51700 5 10 0 0 0 6 1
net=PB7/I2C1_SDA:1
T 44000 52100 5 10 0 0 0 6 1
device=none
T 43300 51600 5 10 1 1 0 7 1
value=PB7/I2C1_SDA
}
N 44200 51600 44400 51600 4
C 56700 60300 1 0 0 output-1.sym
{
T 56800 60600 5 10 0 0 0 0 1
device=OUTPUT
T 56700 60300 5 10 0 0 0 0 1
net=PD2/SDIO_CMD:1
T 57600 60300 5 10 1 1 0 0 1
value=PD2/SDIO_CMD
}
N 56700 60400 56500 60400 4
C 56700 60700 1 0 0 output-1.sym
{
T 56800 61000 5 10 0 0 0 0 1
device=OUTPUT
T 56700 60700 5 10 0 0 0 0 1
net=PD1/CAN_TX:1
T 57600 60700 5 10 1 1 0 0 1
value=PD1/CAN_TX
}
N 56700 60800 56500 60800 4
C 57500 61300 1 180 0 input-1.sym
{
T 57500 61000 5 10 0 0 180 0 1
device=INPUT
T 57500 61300 5 10 0 0 180 0 1
net=PD0/CAN_RX:1
T 57600 61100 5 10 1 1 0 0 1
value=PD0/CAN_RX
}
N 56700 61200 56500 61200 4
C 56700 59100 1 0 0 output-1.sym
{
T 56800 59400 5 10 0 0 0 0 1
device=OUTPUT
T 56700 59100 5 10 0 0 0 0 1
net=PD5/USART2_TX:1
T 57600 59100 5 10 1 1 0 0 1
value=PD5/USART2_TX
}
N 56700 59200 56500 59200 4
C 57500 58900 1 180 0 input-1.sym
{
T 57500 58600 5 10 0 0 180 0 1
device=INPUT
T 57500 58900 5 10 0 0 180 0 1
net=PD6/USART2_RX:1
T 57600 58700 5 10 1 1 0 0 1
value=PD6/USART2_RX
}
N 56700 58800 56500 58800 4
C 56700 57900 1 0 0 output-1.sym
{
T 56800 58200 5 10 0 0 0 0 1
device=OUTPUT
T 56700 57900 5 10 0 0 0 0 1
net=PD8/USART3_TX:1
T 57600 57900 5 10 1 1 0 0 1
value=PD8/USART3_TX
}
C 57500 57700 1 180 0 input-1.sym
{
T 57500 57400 5 10 0 0 180 0 1
device=INPUT
T 57500 57700 5 10 0 0 180 0 1
net=PD9/USART3_RX:1
T 57600 57500 5 10 1 1 0 0 1
value=PD9/USART3_RX
}
N 56700 58000 56500 58000 4
N 56700 57600 56500 57600 4
C 43400 49100 1 0 0 input-1.sym
{
T 43400 49400 5 10 0 0 0 0 1
device=INPUT
T 43400 49100 5 10 0 0 0 0 1
net=PB13/RMII_TXD1:1
T 43300 49200 5 10 1 1 180 0 1
value=PB13/RMII_TXD1
}
N 56500 44400 56700 44400 4
N 56700 44400 56700 44100 4
N 56700 44100 57400 44100 4
N 56500 44800 57400 44800 4
C 58300 45000 1 180 0 capacitor-1.sym
{
T 58100 44300 5 10 0 0 180 0 1
device=CAPACITOR
T 58100 44100 5 10 0 0 180 0 1
symversion=0.1
T 58300 45000 5 10 0 1 90 0 1
footprint=0603
T 57700 45000 5 10 1 1 180 0 1
refdes=C23
T 58200 45000 5 10 1 1 180 0 1
value=22p
}
N 56500 46400 56700 46400 4
C 58300 44300 1 180 0 capacitor-1.sym
{
T 58100 43600 5 10 0 0 180 0 1
device=CAPACITOR
T 58100 43400 5 10 0 0 180 0 1
symversion=0.1
T 58300 44300 5 10 0 1 90 0 1
footprint=0603
T 57700 44300 5 10 1 1 180 0 1
refdes=C25
T 58200 44300 5 10 1 1 180 0 1
value=22p
}
C 58600 43800 1 0 1 agnd.sym
N 58300 44800 58500 44800 4
N 58500 44800 58500 44100 4
N 58500 44100 58300 44100 4
C 56700 56300 1 0 0 output-1.sym
{
T 56800 56600 5 10 0 0 0 0 1
device=OUTPUT
T 56700 56300 5 10 0 0 0 0 1
net=PD12/TIM4_CH1:1
T 57600 56300 5 10 1 1 0 0 1
value=PD12/TIM4_CH1
}
N 56700 56400 56500 56400 4
C 56700 55900 1 0 0 output-1.sym
{
T 56800 56200 5 10 0 0 0 0 1
device=OUTPUT
T 56700 55900 5 10 0 0 0 0 1
net=PD13/TIM4_CH2:1
T 57600 55900 5 10 1 1 0 0 1
value=PD13/TIM4_CH2
}
N 56700 56000 56500 56000 4
C 56700 55500 1 0 0 output-1.sym
{
T 56800 55800 5 10 0 0 0 0 1
device=OUTPUT
T 56700 55500 5 10 0 0 0 0 1
net=PD14/TIM4_CH3:1
T 57600 55500 5 10 1 1 0 0 1
value=PD14/TIM4_CH3
}
N 56700 55600 56500 55600 4
C 56700 55100 1 0 0 output-1.sym
{
T 56800 55400 5 10 0 0 0 0 1
device=OUTPUT
T 56700 55100 5 10 0 0 0 0 1
net=PD15/TIM4_CH4:1
T 57600 55100 5 10 1 1 0 0 1
value=PD15/TIM4_CH4
}
N 56700 55200 56500 55200 4
C 56700 52300 1 0 0 output-1.sym
{
T 56800 52600 5 10 0 0 0 0 1
device=OUTPUT
T 56700 52300 5 10 0 0 0 0 1
net=PE5/TIM9_CH1:1
T 57600 52300 5 10 1 1 0 0 1
value=PE5/TIM9_CH1
}
N 56700 52400 56500 52400 4
C 56700 51900 1 0 0 output-1.sym
{
T 56800 52200 5 10 0 0 0 0 1
device=OUTPUT
T 56700 51900 5 10 0 0 0 0 1
net=PE6/TIM9_CH2:1
T 57600 51900 5 10 1 1 0 0 1
value=PE6/TIM9_CH2
}
N 56700 52000 56500 52000 4
C 56700 51500 1 0 0 output-1.sym
{
T 56800 51800 5 10 0 0 0 0 1
device=OUTPUT
T 56700 51500 5 10 0 0 0 0 1
net=PE7/TIM1_ETR:1
T 57600 51500 5 10 1 1 0 0 1
value=PE7/TIM1_ETR
}
N 56700 51600 56500 51600 4
C 56700 51100 1 0 0 output-1.sym
{
T 56800 51400 5 10 0 0 0 0 1
device=OUTPUT
T 56700 51100 5 10 0 0 0 0 1
net=PE8/PE9/TIM1_CH1N:1
T 57600 51100 5 10 1 1 0 0 1
value=PE8/PE9/TIM1_CH1N
}
N 56700 51200 56500 51200 4
C 56700 50700 1 0 0 output-1.sym
{
T 56800 51000 5 10 0 0 0 0 1
device=OUTPUT
T 56700 50700 5 10 0 0 0 0 1
net=PE9/TIM1_CH1:1
T 57600 50700 5 10 1 1 0 0 1
value=PE9/TIM1_CH1
}
N 56700 50800 56500 50800 4
C 56700 50300 1 0 0 output-1.sym
{
T 56800 50600 5 10 0 0 0 0 1
device=OUTPUT
T 56700 50300 5 10 0 0 0 0 1
net=PE10/PE11/TIM1_CH2N:1
T 57600 50300 5 10 1 1 0 0 1
value=PE10/PE11/TIM1_CH2N
}
C 56700 49900 1 0 0 output-1.sym
{
T 56800 50200 5 10 0 0 0 0 1
device=OUTPUT
T 56700 49900 5 10 0 0 0 0 1
net=PE11/TIM1_CH2:1
T 57600 49900 5 10 1 1 0 0 1
value=PE11/TIM1_CH2
}
N 56700 50400 56500 50400 4
N 56700 50000 56500 50000 4
C 56700 49500 1 0 0 output-1.sym
{
T 56800 49800 5 10 0 0 0 0 1
device=OUTPUT
T 56700 49500 5 10 0 0 0 0 1
net=PE12/PE13/TIM1_CH3N:1
T 57600 49500 5 10 1 1 0 0 1
value=PE12/PE13/TIM1_CH3N
}
C 56700 49100 1 0 0 output-1.sym
{
T 56800 49400 5 10 0 0 0 0 1
device=OUTPUT
T 56700 49100 5 10 0 0 0 0 1
net=PE13/TIM1_CH3:1
T 57600 49100 5 10 1 1 0 0 1
value=PE13/TIM1_CH3
}
N 56700 49600 56500 49600 4
N 56700 49200 56500 49200 4
C 56700 48700 1 0 0 output-1.sym
{
T 56800 49000 5 10 0 0 0 0 1
device=OUTPUT
T 56700 48700 5 10 0 0 0 0 1
net=PE14/TIM1_CH4:1
T 57600 48700 5 10 1 1 0 0 1
value=PE14/TIM1_CH4
}
N 56700 48800 56500 48800 4
N 56700 48400 56500 48400 4
N 56700 52800 56500 52800 4
N 56700 53200 56500 53200 4
N 56700 53600 56500 53600 4
N 56700 54000 56500 54000 4
N 56700 54400 56500 54400 4
C 65100 50100 1 0 0 header10-2.sym
{
T 65100 52100 5 10 0 1 0 0 1
device=HEADER10
T 65500 52200 5 10 1 1 0 0 1
refdes=UEXT
T 65100 50100 5 10 0 1 0 0 1
footprint=HEADER10_2
}
C 66300 52900 1 180 0 capacitor-1.sym
{
T 66100 52200 5 10 0 0 180 0 1
device=CAPACITOR
T 66100 52000 5 10 0 0 180 0 1
symversion=0.1
T 66300 52900 5 10 0 1 90 0 1
footprint=0603
T 65700 52900 5 10 1 1 180 0 1
refdes=C24
T 66400 52900 5 10 1 1 180 0 1
value=0.1u
}
C 67200 52800 1 90 1 agnd.sym
N 66500 51900 66700 51900 4
N 66700 51900 66700 52700 4
N 66300 52700 66900 52700 4
C 64800 52700 1 0 1 vcc.sym
{
T 64800 54400 5 8 0 0 0 6 1
footprint=none
T 64800 54200 5 8 0 0 0 6 1
symversion=1.0
T 64800 52700 5 10 0 0 0 6 1
net=3V3:1
T 64300 52700 5 10 1 1 0 0 1
value=3V3
}
N 65100 51900 64900 51900 4
N 64900 51900 64900 52700 4
N 64700 52700 65400 52700 4
C 64100 51600 1 180 1 input-1.sym
{
T 64100 51300 5 10 0 0 180 6 1
device=INPUT
T 64100 51600 5 10 0 0 180 6 1
net=PD8/USART3_TX:1
T 65200 51700 5 10 1 1 0 6 1
value=PD8/USART3_TX
}
N 64900 51500 65100 51500 4
C 66700 51400 1 0 0 output-1.sym
{
T 66800 51700 5 10 0 0 0 0 1
device=OUTPUT
T 66700 51400 5 10 0 0 0 0 1
net=PD9/USART3_RX:1
T 66500 51700 5 10 1 1 0 0 1
value=PD9/USART3_RX
}
N 66700 51500 66500 51500 4
C 63200 51000 1 0 1 output-1.sym
{
T 63100 51300 5 10 0 0 0 6 1
device=OUTPUT
T 63200 51000 5 10 0 0 0 6 1
net=PB6/I2C1_SCL:1
T 62300 51000 5 10 1 1 0 6 1
value=PB6/I2C1_SCL
}
N 63200 51100 65100 51100 4
C 68400 51200 1 180 1 io-1.sym
{
T 69300 51000 5 10 0 0 180 6 1
net=PB7/I2C1_SDA:1
T 68600 50600 5 10 0 0 180 6 1
device=none
T 68200 50900 5 10 1 1 180 7 1
value=PB7/I2C1_SDA
}
N 68400 51100 66500 51100 4
C 63300 51400 1 270 1 resistor-2.sym
{
T 63650 51800 5 10 0 0 90 2 1
device=RESISTOR
T 63000 52100 5 10 1 1 180 6 1
refdes=R22
T 63300 51700 5 10 1 1 0 6 1
value=4.7k
T 63300 51400 5 10 0 1 0 0 1
footprint=0603
}
N 63400 51400 63400 51100 4
C 63500 52500 1 0 1 vcc.sym
{
T 63500 54200 5 8 0 0 0 6 1
footprint=none
T 63500 54000 5 8 0 0 0 6 1
symversion=1.0
T 63500 52500 5 10 0 0 0 6 1
net=3V3:1
T 63000 52500 5 10 1 1 0 0 1
value=3V3
}
N 63400 52500 63400 52300 4
C 68300 51400 1 90 0 resistor-2.sym
{
T 67950 51800 5 10 0 0 90 0 1
device=RESISTOR
T 68300 51900 5 10 1 1 0 0 1
refdes=R26
T 68300 51700 5 10 1 1 0 0 1
value=4.7k
T 68300 51400 5 10 0 1 0 0 1
footprint=0603
}
C 68100 52500 1 0 0 vcc.sym
{
T 68100 54200 5 8 0 0 0 0 1
footprint=none
T 68100 54000 5 8 0 0 0 0 1
symversion=1.0
T 68100 52500 5 10 0 0 0 0 1
net=3V3:1
T 68600 52500 5 10 1 1 0 6 1
value=3V3
}
N 68200 51400 68200 51100 4
N 68200 52500 68200 52300 4
N 64900 50700 65100 50700 4
N 69700 50700 66500 50700 4
C 70500 50800 1 180 0 input-1.sym
{
T 70500 50500 5 10 0 0 180 0 1
device=INPUT
T 70500 50800 5 10 0 0 180 0 1
net=PB15/SPI2_MOSI:1
T 70600 50600 5 10 1 1 0 0 1
value=PB15/SPI2_MOSI
}
C 64900 50600 1 0 1 output-1.sym
{
T 64800 50900 5 10 0 0 0 6 1
device=OUTPUT
T 64900 50600 5 10 0 0 0 6 1
net=PB14/SPI2_MISO:1
T 64000 50600 5 10 1 1 0 6 1
value=PB14/SPI2_MISO
}
C 64100 50400 1 180 1 input-1.sym
{
T 64100 50100 5 10 0 0 180 6 1
device=INPUT
T 64100 50400 5 10 0 0 180 6 1
net=PB10/SPI2_CLK:1
T 64000 50200 5 10 1 1 0 6 1
value=PB10/SPI2_CLK
}
N 64900 50300 65100 50300 4
C 67500 50400 1 180 0 input-1.sym
{
T 67500 50100 5 10 0 0 180 0 1
device=INPUT
T 67500 50400 5 10 0 0 180 0 1
net=PD10/UEXT_CS:1
T 67600 50200 5 10 1 1 0 0 1
value=PD10/UEXT_CS
}
N 66700 50300 66500 50300 4
N 44200 48800 44400 48800 4
N 44200 48400 44400 48400 4
C 69600 51400 1 90 0 resistor-2.sym
{
T 69250 51800 5 10 0 0 90 0 1
device=RESISTOR
T 69600 51900 5 10 1 1 0 0 1
refdes=R27
T 69600 51700 5 10 1 1 0 0 1
value=47k
T 69600 51400 5 10 0 1 0 0 1
footprint=0603
}
N 69500 51400 69500 50700 4
N 68200 52400 69500 52400 4
N 69500 52400 69500 52300 4
N 56700 57200 56500 57200 4
N 56700 58400 56500 58400 4
N 56700 60000 56500 60000 4
C 56700 59500 1 0 0 output-1.sym
{
T 56800 59800 5 10 0 0 0 0 1
device=OUTPUT
T 56700 59500 5 10 0 0 0 0 1
net=PD4/VFD_RESET_N:1
T 57600 59500 5 10 1 1 0 0 1
value=PD4/VFD_RESET_N
}
N 56700 59600 56500 59600 4
C 65100 40700 1 0 0 header40-2.sym
{
T 65350 49200 5 10 0 1 0 0 1
device=HEADER40
T 65700 48800 5 10 1 1 0 0 1
refdes=J1
T 65100 40700 5 10 0 1 0 0 1
footprint=HEADER40_2
}
C 64100 47000 1 180 1 input-1.sym
{
T 64100 46700 5 10 0 0 180 6 1
device=INPUT
T 64100 47000 5 10 0 0 180 6 1
net=PB3/SPI1_CLK:1
T 64000 46800 5 10 1 1 0 6 1
value=PB3/SPI1_CLK
}
C 67500 47400 1 180 0 input-1.sym
{
T 67500 47100 5 10 0 0 180 0 1
device=INPUT
T 67500 47400 5 10 0 0 180 0 1
net=PB5/SPI1_MOSI:1
T 67600 47200 5 10 1 1 0 0 1
value=PB5/SPI1_MOSI
}
C 64900 47200 1 0 1 output-1.sym
{
T 64800 47500 5 10 0 0 0 6 1
device=OUTPUT
T 64900 47200 5 10 0 0 0 6 1
net=PB4/SPI1_MISO:1
T 64000 47200 5 10 1 1 0 6 1
value=PB4/SPI1_MISO
}
C 67500 47000 1 180 0 input-1.sym
{
T 67500 46700 5 10 0 0 180 0 1
device=INPUT
T 67500 47000 5 10 0 0 180 0 1
net=PA15/SPI1_CS:1
T 67600 46800 5 10 1 1 0 0 1
value=PA15/SPI1_CS
}
C 64100 48200 1 180 1 input-1.sym
{
T 64100 47900 5 10 0 0 180 6 1
device=INPUT
T 64100 48200 5 10 0 0 180 6 1
net=PD5/USART2_TX:1
T 64000 48000 5 10 1 1 0 6 1
value=PD5/USART2_TX
}
C 66700 48000 1 0 0 output-1.sym
{
T 66800 48300 5 10 0 0 0 0 1
device=OUTPUT
T 66700 48000 5 10 0 0 0 0 1
net=PD6/USART2_RX:1
T 67600 48000 5 10 1 1 0 0 1
value=PD6/USART2_RX
}
C 57500 48500 1 180 0 input-1.sym
{
T 57500 48200 5 10 0 0 180 0 1
device=INPUT
T 57500 48500 5 10 0 0 180 0 1
net=PE15/TIM1_BKIN:1
T 57600 48300 5 10 1 1 0 0 1
value=PE15/TIM1_BKIN
}
N 64900 46500 65100 46500 4
N 66700 46500 66500 46500 4
N 64900 46100 65100 46100 4
N 66700 46100 66500 46100 4
N 64900 45700 65100 45700 4
N 64900 45300 65100 45300 4
N 66700 45700 66500 45700 4
N 66700 45300 66500 45300 4
C 66300 49500 1 180 0 capacitor-1.sym
{
T 66100 48800 5 10 0 0 180 0 1
device=CAPACITOR
T 66100 48600 5 10 0 0 180 0 1
symversion=0.1
T 66300 49500 5 10 0 1 90 0 1
footprint=0603
T 65700 49500 5 10 1 1 180 0 1
refdes=C28
T 66400 49500 5 10 1 1 180 0 1
value=0.1u
}
C 67200 49400 1 90 1 agnd.sym
N 66500 48500 66700 48500 4
N 66700 48500 66700 49300 4
N 66300 49300 66900 49300 4
C 64800 49300 1 0 1 vcc.sym
{
T 64800 51000 5 8 0 0 0 6 1
footprint=none
T 64800 50800 5 8 0 0 0 6 1
symversion=1.0
T 64800 49300 5 10 0 0 0 6 1
net=3V3:1
T 64300 49300 5 10 1 1 0 0 1
value=3V3
}
N 65100 48500 64900 48500 4
N 64900 48500 64900 49300 4
N 64700 49300 65400 49300 4
N 64900 48100 65100 48100 4
N 66700 48100 66500 48100 4
N 64900 47700 65100 47700 4
N 66700 47700 66500 47700 4
N 64900 47300 65100 47300 4
N 64900 46900 65100 46900 4
N 66700 47300 66500 47300 4
N 66700 46900 66500 46900 4
N 64900 44100 65100 44100 4
N 66700 44100 66500 44100 4
N 66500 44900 66700 44900 4
N 64900 44900 65100 44900 4
N 64900 42100 65100 42100 4
N 64900 41700 65100 41700 4
N 66700 42100 66500 42100 4
N 64900 40900 65100 40900 4
N 64900 41300 65100 41300 4
N 66700 40900 66500 40900 4
N 66700 41300 66500 41300 4
N 66700 41700 66500 41700 4
C 29400 43700 1 0 0 fb.sym
{
T 29800 44200 5 10 1 1 0 4 1
refdes=FB2
T 29400 45400 5 10 0 0 0 0 1
device=HI1206N101R
T 29400 43700 5 10 0 1 0 0 1
footprint=1206
T 29400 43700 5 10 0 0 0 0 1
value=HI1206N101R
}
C 51400 61900 1 0 0 vcc.sym
{
T 51400 63600 5 8 0 0 0 0 1
footprint=none
T 51400 63400 5 8 0 0 0 0 1
symversion=1.0
T 51400 61900 5 10 0 0 0 0 1
net=VDDA:1
T 51600 62000 5 10 1 1 0 0 1
value=VDDA
}
C 52200 61900 1 0 0 vcc.sym
{
T 52200 63600 5 8 0 0 0 0 1
footprint=none
T 52200 63400 5 8 0 0 0 0 1
symversion=1.0
T 52200 61900 5 10 0 0 0 0 1
net=VREF+:1
T 52400 62000 5 10 1 1 0 0 1
value=VREF+
}
C 31100 43900 1 0 0 vcc.sym
{
T 31100 45600 5 8 0 0 0 0 1
footprint=none
T 31100 45400 5 8 0 0 0 0 1
symversion=1.0
T 31100 43900 5 10 0 0 0 0 1
net=VDDA:1
T 31300 43900 5 10 1 1 0 0 1
value=VDDA
}
N 31200 43900 30200 43900 4
C 29300 43900 1 0 0 vcc.sym
{
T 29300 45600 5 8 0 0 0 0 1
footprint=none
T 29300 45400 5 8 0 0 0 0 1
symversion=1.0
T 29300 43900 5 10 0 0 0 0 1
net=3V3:1
T 29000 43900 5 10 1 1 0 0 1
value=3V3
}
C 30800 42700 1 0 0 agnd.sym
C 33600 43700 1 0 0 fb.sym
{
T 33600 45400 5 10 0 0 0 0 1
device=HI1206N101R
T 34000 44200 5 10 1 1 0 4 1
refdes=FB3
T 33600 43700 5 10 0 1 0 0 1
footprint=1206
T 33600 43700 5 10 0 0 0 0 1
value=HI1206N101R
}
C 35300 43900 1 0 0 vcc.sym
{
T 35300 45600 5 8 0 0 0 0 1
footprint=none
T 35300 45400 5 8 0 0 0 0 1
symversion=1.0
T 35300 43900 5 10 0 0 0 0 1
net=VREF+:1
T 35500 43900 5 10 1 1 0 0 1
value=VREF+
}
N 35400 43900 34400 43900 4
C 33500 43900 1 0 0 vcc.sym
{
T 33500 45600 5 8 0 0 0 0 1
footprint=none
T 33500 45400 5 8 0 0 0 0 1
symversion=1.0
T 33500 43900 5 10 0 0 0 0 1
net=3V3:1
T 33200 43900 5 10 1 1 0 0 1
value=3V3
}
C 35000 42700 1 0 0 agnd.sym
C 58100 42600 1 180 0 capacitor-1.sym
{
T 57900 41900 5 10 0 0 180 0 1
device=CAPACITOR
T 57900 41700 5 10 0 0 180 0 1
symversion=0.1
T 58100 42600 5 10 0 1 90 0 1
footprint=0603
T 57500 42600 5 10 1 1 180 0 1
refdes=C26
T 58100 42600 5 10 1 1 180 0 1
value=1u
}
C 58100 42000 1 180 0 capacitor-1.sym
{
T 57900 41300 5 10 0 0 180 0 1
device=CAPACITOR
T 57900 41100 5 10 0 0 180 0 1
symversion=0.1
T 58100 42000 5 10 0 1 90 0 1
footprint=0603
T 57500 42000 5 10 1 1 180 0 1
refdes=C27
T 58100 42000 5 10 1 1 180 0 1
value=1u
}
N 56500 42400 57200 42400 4
N 56500 42000 56700 42000 4
N 56700 42000 56700 41800 4
N 56700 41800 57200 41800 4
C 58600 41500 1 0 1 agnd.sym
N 58100 42400 58500 42400 4
N 58500 42400 58500 41800 4
N 58500 41800 58100 41800 4
C 31100 43000 1 90 0 capacitor-1.sym
{
T 30400 43200 5 10 0 0 90 0 1
device=CAPACITOR
T 30200 43200 5 10 0 0 90 0 1
symversion=0.1
T 31100 43000 5 10 0 1 0 0 1
footprint=0603
T 31300 43700 5 10 1 1 180 0 1
refdes=C16
T 31000 43200 5 10 1 1 0 0 1
value=0.1u
}
C 35300 43000 1 90 0 capacitor-1.sym
{
T 34600 43200 5 10 0 0 90 0 1
device=CAPACITOR
T 34400 43200 5 10 0 0 90 0 1
symversion=0.1
T 35300 43000 5 10 0 1 0 0 1
footprint=0603
T 35500 43700 5 10 1 1 180 0 1
refdes=C18
T 35200 43200 5 10 1 1 0 0 1
value=0.1u
}
C 66800 54100 1 0 1 vcc.sym
{
T 66800 55800 5 8 0 0 0 6 1
footprint=none
T 66800 55600 5 8 0 0 0 6 1
symversion=1.0
T 66800 54100 5 10 0 0 0 6 1
net=3V3:1
T 66800 54100 5 10 1 1 0 0 1
value=3V3
}
C 66700 56400 1 0 0 output-1.sym
{
T 66800 56700 5 10 0 0 0 0 1
device=OUTPUT
T 66700 56400 5 10 0 0 0 0 1
net=PE0/BTN0:1
T 67600 56400 5 10 1 1 0 0 1
value=PE0/BTN0
}
C 66700 56000 1 0 0 output-1.sym
{
T 66800 56300 5 10 0 0 0 0 1
device=OUTPUT
T 66700 56000 5 10 0 0 0 0 1
net=PE1/BTN1:1
T 67600 56000 5 10 1 1 0 0 1
value=PE1/BTN1
}
C 66700 55600 1 0 0 output-1.sym
{
T 66800 55900 5 10 0 0 0 0 1
device=OUTPUT
T 66700 55600 5 10 0 0 0 0 1
net=PE2/BTN2:1
T 67600 55600 5 10 1 1 0 0 1
value=PE2/BTN2
}
C 66700 55200 1 0 0 output-1.sym
{
T 66800 55500 5 10 0 0 0 0 1
device=OUTPUT
T 66700 55200 5 10 0 0 0 0 1
net=PE3/BTN3:1
T 67600 55200 5 10 1 1 0 0 1
value=PE3/BTN3
}
C 66700 54800 1 0 0 output-1.sym
{
T 66800 55100 5 10 0 0 0 0 1
device=OUTPUT
T 66700 54800 5 10 0 0 0 0 1
net=PE4/BTN4:1
T 67600 54800 5 10 1 1 0 0 1
value=PE4/BTN4
}
C 66700 54400 1 0 0 output-1.sym
{
T 66800 54700 5 10 0 0 0 0 1
device=OUTPUT
T 66700 54400 5 10 0 0 0 0 1
net=PD7/BTN5:1
T 67600 54400 5 10 1 1 0 0 1
value=PD7/BTN5
}
C 57500 54500 1 180 0 input-1.sym
{
T 57500 54200 5 10 0 0 180 0 1
device=INPUT
T 57500 54500 5 10 0 0 180 0 1
net=PE0/BTN0:1
T 57600 54300 5 10 1 1 0 0 1
value=PE0/BTN0
}
C 57500 54100 1 180 0 input-1.sym
{
T 57500 53800 5 10 0 0 180 0 1
device=INPUT
T 57500 54100 5 10 0 0 180 0 1
net=PE1/BTN1:1
T 57600 53900 5 10 1 1 0 0 1
value=PE1/BTN1
}
C 57500 53700 1 180 0 input-1.sym
{
T 57500 53400 5 10 0 0 180 0 1
device=INPUT
T 57500 53700 5 10 0 0 180 0 1
net=PE2/BTN2:1
T 57600 53500 5 10 1 1 0 0 1
value=PE2/BTN2
}
C 57500 53300 1 180 0 input-1.sym
{
T 57500 53000 5 10 0 0 180 0 1
device=INPUT
T 57500 53300 5 10 0 0 180 0 1
net=PE3/BTN3:1
T 57600 53100 5 10 1 1 0 0 1
value=PE3/BTN3
}
C 57500 52900 1 180 0 input-1.sym
{
T 57500 52600 5 10 0 0 180 0 1
device=INPUT
T 57500 52900 5 10 0 0 180 0 1
net=PE4/BTN4:1
T 57600 52700 5 10 1 1 0 0 1
value=PE4/BTN4
}
C 57500 58500 1 180 0 input-1.sym
{
T 57500 58200 5 10 0 0 180 0 1
device=INPUT
T 57500 58500 5 10 0 0 180 0 1
net=PD7/BTN5:1
T 57600 58300 5 10 1 1 0 0 1
value=PD7/BTN5
}
C 43400 48900 1 180 1 input-1.sym
{
T 43400 48600 5 10 0 0 180 6 1
device=INPUT
T 43400 48900 5 10 0 0 180 6 1
net=PB14/SPI2_MISO:1
T 43300 48700 5 10 1 1 0 6 1
value=PB14/SPI2_MISO
}
C 44200 48300 1 0 1 output-1.sym
{
T 44100 48600 5 10 0 0 0 6 1
device=OUTPUT
T 44200 48300 5 10 0 0 0 6 1
net=PB15/SPI2_MOSI:1
T 43300 48300 5 10 1 1 0 6 1
value=PB15/SPI2_MOSI
}
N 27600 56500 32200 56500 4
N 27600 55300 32200 55300 4
C 35500 59400 1 180 1 output-1.sym
{
T 35600 59100 5 10 0 0 180 6 1
device=OUTPUT
T 35500 59400 5 10 0 0 180 6 1
net=PC4/RMII_RXD0:1
T 36400 59200 5 10 1 1 0 0 1
value=PC4/RMII_RXD0
}
C 35500 59000 1 180 1 output-1.sym
{
T 35600 58700 5 10 0 0 180 6 1
device=OUTPUT
T 35500 59000 5 10 0 0 180 6 1
net=PC5/RMII_RXD1:1
T 36400 58800 5 10 1 1 0 0 1
value=PC5/RMII_RXD1
}
C 35500 56600 1 180 1 output-1.sym
{
T 35600 56300 5 10 0 0 180 6 1
device=OUTPUT
T 35500 56600 5 10 0 0 180 6 1
net=PA7/RMII_CRSDV:1
T 36400 56400 5 10 1 1 0 0 1
value=PA7/RMII_CRSDV
}
N 35500 59300 35300 59300 4
N 35500 58900 35300 58900 4
C 36300 57800 1 180 0 input-1.sym
{
T 36300 57500 5 10 0 0 180 0 1
device=INPUT
T 36300 57800 5 10 0 0 180 0 1
net=PA8/RMII_REFCLKI:1
T 36400 57600 5 10 1 1 0 0 1
value=PA8/RMII_REFCLKI
}
C 36300 60600 1 180 0 input-1.sym
{
T 36300 60300 5 10 0 0 180 0 1
device=INPUT
T 36300 60600 5 10 0 0 180 0 1
net=PB12/RMII_TXD0:1
T 36400 60400 5 10 1 1 0 0 1
value=PB12/RMII_TXD0
}
C 36300 60200 1 180 0 input-1.sym
{
T 36300 59900 5 10 0 0 180 0 1
device=INPUT
T 36300 60200 5 10 0 0 180 0 1
net=PB13/RMII_TXD1:1
T 36400 60000 5 10 1 1 0 0 1
value=PB13/RMII_TXD1
}
C 36300 59800 1 180 0 input-1.sym
{
T 36300 59500 5 10 0 0 180 0 1
device=INPUT
T 36300 59800 5 10 0 0 180 0 1
net=PB11/RMII_TXEN:1
T 36400 59600 5 10 1 1 0 0 1
value=PB11/RMII_TXEN
}
C 36300 55800 1 180 0 input-1.sym
{
T 36300 55500 5 10 0 0 180 0 1
device=INPUT
T 36300 55800 5 10 0 0 180 0 1
net=PC1/RMII_MDC:1
T 36400 55600 5 10 1 1 0 0 1
value=PC1/RMII_MDC
}
C 35500 55200 1 0 0 io-1.sym
{
T 36400 55400 5 10 0 0 0 0 1
net=PA2/RMII_MDIO:1
T 35700 55800 5 10 0 0 0 0 1
device=none
T 36400 55300 5 10 1 1 0 1 1
value=PA2/RMII_MDIO
}
N 35500 55700 35300 55700 4
N 35500 55300 35300 55300 4
C 37400 53500 1 0 1 resistor-2.sym
{
T 37000 53850 5 10 0 0 0 6 1
device=RESISTOR
T 37400 53500 5 10 0 1 0 6 1
footprint=0603
T 36600 53500 5 10 1 1 180 6 1
refdes=R8
T 37000 53500 5 10 1 1 180 6 1
value=12.1k/1%
}
C 37900 53500 1 90 0 agnd.sym
C 35800 58400 1 90 0 agnd.sym
N 35500 58500 35300 58500 4
C 25800 60500 1 0 1 vcc.sym
{
T 25800 62200 5 8 0 0 0 6 1
footprint=none
T 25800 62000 5 8 0 0 0 6 1
symversion=1.0
T 25800 60500 5 10 0 0 0 6 1
net=3V3:1
T 25600 60500 5 10 1 1 0 6 1
value=3V3
}
N 25700 60500 32200 60500 4
C 30900 59900 1 0 0 capacitor-1.sym
{
T 31100 60600 5 10 0 0 0 0 1
device=CAPACITOR
T 31100 60800 5 10 0 0 0 0 1
symversion=0.1
T 30900 59900 5 10 0 1 270 0 1
footprint=0603
T 31200 60300 5 10 1 1 180 0 1
refdes=C3
T 31800 60300 5 10 1 1 180 0 1
value=0.1u
}
N 32000 60500 32000 60100 4
N 32000 60100 31800 60100 4
C 30400 60200 1 270 0 agnd.sym
N 30700 60100 30900 60100 4
N 26000 60500 26000 59700 4
N 32000 58900 32000 59700 4
N 31800 58900 32200 58900 4
C 31800 58300 1 180 0 capacitor-1.sym
{
T 31600 57600 5 10 0 0 180 0 1
device=CAPACITOR
T 31600 57400 5 10 0 0 180 0 1
symversion=0.1
T 31800 58300 5 10 0 1 90 0 1
footprint=0603
T 31200 58000 5 10 1 1 180 0 1
refdes=C6
T 31700 58000 5 10 1 1 180 0 1
value=1u
}
N 30700 57300 32200 57300 4
C 28100 58000 1 90 0 resistor-2.sym
{
T 27750 58400 5 10 0 0 90 0 1
device=RESISTOR
T 28300 58600 5 10 1 1 90 0 1
refdes=R1
T 28300 57800 5 10 1 1 90 0 1
value=49.9/1%
T 28100 58000 5 10 0 1 0 0 1
footprint=0603
}
C 28600 58000 1 90 0 resistor-2.sym
{
T 28250 58400 5 10 0 0 90 0 1
device=RESISTOR
T 28800 58600 5 10 1 1 90 0 1
refdes=R2
T 28800 57800 5 10 1 1 90 0 1
value=49.9/1%
T 28600 58000 5 10 0 1 0 0 1
footprint=0603
}
C 29100 58000 1 90 0 resistor-2.sym
{
T 28750 58400 5 10 0 0 90 0 1
device=RESISTOR
T 29300 58600 5 10 1 1 90 0 1
refdes=R3
T 29300 57800 5 10 1 1 90 0 1
value=49.9/1%
T 29100 58000 5 10 0 1 0 0 1
footprint=0603
}
C 29600 58000 1 90 0 resistor-2.sym
{
T 29250 58400 5 10 0 0 90 0 1
device=RESISTOR
T 29800 58600 5 10 1 1 90 0 1
refdes=R4
T 29800 57800 5 10 1 1 90 0 1
value=49.9/1%
T 29600 58000 5 10 0 1 0 0 1
footprint=0603
}
N 28000 58000 28000 56500 4
N 28500 58000 28500 56100 4
N 29000 58000 29000 55700 4
N 29500 58000 29500 55300 4
N 29500 58900 29500 59700 4
N 29000 58900 29000 59700 4
N 28500 58900 28500 59700 4
N 28000 58900 28000 59700 4
C 26000 52900 1 0 1 vcc.sym
{
T 26000 54600 5 8 0 0 0 6 1
footprint=none
T 26000 54400 5 8 0 0 0 6 1
symversion=1.0
T 26000 52900 5 10 0 0 0 6 1
net=3V3:1
T 26300 52900 5 10 1 1 0 6 1
value=3V3
}
N 25900 52900 25700 52900 4
N 25900 53700 25700 53700 4
C 26200 53200 1 90 0 agnd.sym
N 25900 53300 25700 53300 4
N 25900 56500 25700 56500 4
N 27000 56500 26800 56500 4
C 26800 55500 1 180 0 capacitor-1.sym
{
T 26600 54800 5 10 0 0 180 0 1
device=CAPACITOR
T 26600 54600 5 10 0 0 180 0 1
symversion=0.1
T 26800 55500 5 10 0 1 90 0 1
footprint=0603
T 26200 55500 5 10 1 1 180 0 1
refdes=C2
T 26800 55500 5 10 1 1 180 0 1
value=0.1u
}
N 25900 55300 25700 55300 4
N 27000 55300 26800 55300 4
N 27600 56900 27600 56500 4
N 27600 54900 27600 55300 4
C 32900 46600 1 0 1 vcc.sym
{
T 32900 48300 5 8 0 0 0 6 1
footprint=none
T 32900 48100 5 8 0 0 0 6 1
symversion=1.0
T 32900 46600 5 10 0 0 0 6 1
net=5V:1
T 33100 46600 5 10 1 1 0 6 1
value=5V
}
C 33000 45700 1 90 0 capacitor-1.sym
{
T 32300 45900 5 10 0 0 90 0 1
device=CAPACITOR
T 32100 45900 5 10 0 0 90 0 1
symversion=0.1
T 33000 45700 5 10 0 1 0 0 1
footprint=0603
T 32800 46200 5 10 1 1 0 0 1
refdes=C15
T 32800 45900 5 10 1 1 0 0 1
value=1u
}
C 32700 45400 1 0 0 agnd.sym
N 28900 45100 30100 45100 4
N 35500 59700 35300 59700 4
N 35500 60500 35300 60500 4
N 35500 60100 35300 60100 4
C 29700 59500 1 0 0 fb.sym
{
T 30100 60000 5 10 1 1 0 4 1
refdes=FB1
T 29700 61200 5 10 0 0 0 0 1
device=HI1206N101R
T 29700 59500 5 10 0 1 0 0 1
footprint=1206
T 29700 59500 5 10 0 0 0 0 1
value=HI1206N101R
}
N 30500 59700 32200 59700 4
N 29700 59700 26000 59700 4
C 30600 57000 1 0 0 agnd.sym
C 37000 46700 1 180 1 output-1.sym
{
T 37100 46400 5 10 0 0 180 6 1
device=OUTPUT
T 37000 46700 5 10 0 0 180 6 1
net=3V3:1
T 37900 46700 5 10 1 1 180 6 1
value=3V3
}
C 45600 62900 1 0 0 vcc.sym
{
T 45600 64600 5 8 0 0 0 0 1
footprint=none
T 45600 64400 5 8 0 0 0 0 1
symversion=1.0
T 45600 62900 5 10 0 0 0 0 1
net=3V3:1
T 45800 63000 5 10 1 1 0 0 1
value=3V3
}
C 46400 62000 1 90 0 capacitor-1.sym
{
T 45700 62200 5 10 0 0 90 0 1
device=CAPACITOR
T 45500 62200 5 10 0 0 90 0 1
symversion=0.1
T 46400 62000 5 10 0 1 0 0 1
footprint=0603
T 46200 62500 5 10 1 1 0 0 1
refdes=C10
T 46200 62200 5 10 1 1 0 0 1
value=0.1u
}
C 46900 62000 1 90 0 capacitor-1.sym
{
T 46200 62200 5 10 0 0 90 0 1
device=CAPACITOR
T 46000 62200 5 10 0 0 90 0 1
symversion=0.1
T 46900 62000 5 10 0 1 0 0 1
footprint=0603
T 46700 62500 5 10 1 1 0 0 1
refdes=C11
T 46700 62200 5 10 1 1 0 0 1
value=0.1u
}
C 47400 62000 1 90 0 capacitor-1.sym
{
T 46700 62200 5 10 0 0 90 0 1
device=CAPACITOR
T 46500 62200 5 10 0 0 90 0 1
symversion=0.1
T 47400 62000 5 10 0 1 0 0 1
footprint=0603
T 47200 62500 5 10 1 1 0 0 1
refdes=C12
T 47200 62200 5 10 1 1 0 0 1
value=0.1u
}
C 47900 62000 1 90 0 capacitor-1.sym
{
T 47200 62200 5 10 0 0 90 0 1
device=CAPACITOR
T 47000 62200 5 10 0 0 90 0 1
symversion=0.1
T 47900 62000 5 10 0 1 0 0 1
footprint=0603
T 47700 62500 5 10 1 1 0 0 1
refdes=C13
T 47700 62200 5 10 1 1 0 0 1
value=0.1u
}
C 48400 62000 1 90 0 capacitor-1.sym
{
T 47700 62200 5 10 0 0 90 0 1
device=CAPACITOR
T 47500 62200 5 10 0 0 90 0 1
symversion=0.1
T 48400 62000 5 10 0 1 0 0 1
footprint=0603
T 48200 62500 5 10 1 1 0 0 1
refdes=C14
T 48200 62200 5 10 1 1 0 0 1
value=0.1u
}
C 45900 62000 1 90 0 capacitor-1.sym
{
T 45200 62200 5 10 0 0 90 0 1
device=CAPACITOR
T 45000 62200 5 10 0 0 90 0 1
symversion=0.1
T 45900 62000 5 10 0 1 0 0 1
footprint=0603
T 45700 62500 5 10 1 1 0 0 1
refdes=C9
T 45700 62200 5 10 1 1 0 0 1
value=0.1u
}
N 45700 62000 48200 62000 4
N 45700 62900 50700 62900 4
N 48700 62900 48700 61900 4
N 49100 62900 49100 61900 4
N 49500 62900 49500 61900 4
N 49900 62900 49900 61900 4
N 50300 62900 50300 61900 4
N 50700 62900 50700 61900 4
C 45600 61700 1 0 0 agnd.sym
C 56700 59900 1 0 0 output-1.sym
{
T 56800 60200 5 10 0 0 0 0 1
device=OUTPUT
T 56700 59900 5 10 0 0 0 0 1
net=PD3/VFD_SBUSY:1
T 57600 59900 5 10 1 1 0 0 1
value=PD3/VFD_SBUSY
}
N 66700 44500 66500 44500 4
N 64900 44500 65100 44500 4
C 64100 46600 1 180 1 input-1.sym
{
T 64100 46300 5 10 0 0 180 6 1
device=INPUT
T 64100 46600 5 10 0 0 180 6 1
net=PD2/SDIO_CMD:1
T 64000 46400 5 10 1 1 0 6 1
value=PD2/SDIO_CMD
}
C 64900 46000 1 0 1 io-1.sym
{
T 64000 46200 5 10 0 0 0 6 1
net=PC8/SDIO_D0:1
T 64700 46600 5 10 0 0 0 6 1
device=none
T 64000 46100 5 10 1 1 0 7 1
value=PC8/SDIO_D0
}
C 64900 45600 1 0 1 io-1.sym
{
T 64000 45800 5 10 0 0 0 6 1
net=PC10/SDIO_D2:1
T 64700 46200 5 10 0 0 0 6 1
device=none
T 64000 45700 5 10 1 1 0 7 1
value=PC10/SDIO_D2
}
C 64900 45200 1 0 1 io-1.sym
{
T 64000 45400 5 10 0 0 0 6 1
net=PB8/SDIO_D4:1
T 64700 45800 5 10 0 0 0 6 1
device=none
T 64000 45300 5 10 1 1 0 7 1
value=PB8/SDIO_D4
}
C 64900 44800 1 0 1 io-1.sym
{
T 64000 45000 5 10 0 0 0 6 1
net=PC6/SDIO_D6:1
T 64700 45400 5 10 0 0 0 6 1
device=none
T 64000 44900 5 10 1 1 0 7 1
value=PC6/SDIO_D6
}
C 67500 46600 1 180 0 input-1.sym
{
T 67500 46300 5 10 0 0 180 0 1
device=INPUT
T 67500 46600 5 10 0 0 180 0 1
net=PC12/SDIO_CK:1
T 67600 46400 5 10 1 1 0 0 1
value=PC12/SDIO_CK
}
C 66700 46000 1 0 0 io-1.sym
{
T 67600 46200 5 10 0 0 0 0 1
net=PC9/SDIO_D1:1
T 66900 46600 5 10 0 0 0 0 1
device=none
T 67600 46100 5 10 1 1 0 1 1
value=PC9/SDIO_D1
}
C 66700 45600 1 0 0 io-1.sym
{
T 67600 45800 5 10 0 0 0 0 1
net=PC11/SDIO_D3:1
T 66900 46200 5 10 0 0 0 0 1
device=none
T 67600 45700 5 10 1 1 0 1 1
value=PC11/SDIO_D3
}
C 66700 45200 1 0 0 io-1.sym
{
T 67600 45400 5 10 0 0 0 0 1
net=PB9/SDIO_D5:1
T 66900 45800 5 10 0 0 0 0 1
device=none
T 67600 45300 5 10 1 1 0 1 1
value=PB9/SDIO_D5
}
C 66700 44800 1 0 0 io-1.sym
{
T 67600 45000 5 10 0 0 0 0 1
net=PC7/SDIO_D7:1
T 66900 45400 5 10 0 0 0 0 1
device=none
T 67600 44900 5 10 1 1 0 1 1
value=PC7/SDIO_D7
}
C 67500 42200 1 180 0 input-1.sym
{
T 67500 41900 5 10 0 0 180 0 1
device=INPUT
T 67500 42200 5 10 0 0 180 0 1
net=PA3/ADC1_IN3:1
T 67600 42000 5 10 1 1 0 0 1
value=PA3/ADC1_IN3
}
C 67500 41800 1 180 0 input-1.sym
{
T 67500 41500 5 10 0 0 180 0 1
device=INPUT
T 67500 41800 5 10 0 0 180 0 1
net=PB0/ADC1_IN8:1
T 67600 41600 5 10 1 1 0 0 1
value=PB0/ADC1_IN8
}
C 67500 41400 1 180 0 input-1.sym
{
T 67500 41100 5 10 0 0 180 0 1
device=INPUT
T 67500 41400 5 10 0 0 180 0 1
net=PC0/ADC1_IN10:1
T 67600 41200 5 10 1 1 0 0 1
value=PC0/ADC1_IN10
}
C 64100 41800 1 180 1 input-1.sym
{
T 64100 41500 5 10 0 0 180 6 1
device=INPUT
T 64100 41800 5 10 0 0 180 6 1
net=PA6/ADC1_IN6:1
T 64000 41600 5 10 1 1 0 6 1
value=PA6/ADC1_IN6
}
C 64100 41400 1 180 1 input-1.sym
{
T 64100 41100 5 10 0 0 180 6 1
device=INPUT
T 64100 41400 5 10 0 0 180 6 1
net=PB1/ADC1_IN9:1
T 64000 41200 5 10 1 1 0 6 1
value=PB1/ADC1_IN9
}
C 64900 40800 1 0 1 output-1.sym
{
T 64800 41100 5 10 0 0 0 6 1
device=OUTPUT
T 64900 40800 5 10 0 0 0 6 1
net=PA4/DAC1_OUT:1
T 64000 40800 5 10 1 1 0 6 1
value=PA4/DAC1_OUT
}
C 66700 40800 1 0 0 output-1.sym
{
T 66800 41100 5 10 0 0 0 0 1
device=OUTPUT
T 66700 40800 5 10 0 0 0 0 1
net=PA5/DAC2_OUT:1
T 67600 40800 5 10 1 1 0 0 1
value=PA5/DAC2_OUT
}
C 64900 43200 1 0 1 output-1.sym
{
T 64800 43500 5 10 0 0 0 6 1
device=OUTPUT
T 64900 43200 5 10 0 0 0 6 1
net=PE13/TIM1_CH3:1
T 64000 43200 5 10 1 1 0 6 1
value=PE13/TIM1_CH3
}
C 64900 42400 1 0 1 output-1.sym
{
T 64800 42700 5 10 0 0 0 6 1
device=OUTPUT
T 64900 42400 5 10 0 0 0 6 1
net=PE9/TIM1_CH1:1
T 64000 42400 5 10 1 1 0 6 1
value=PE9/TIM1_CH1
}
C 66700 43200 1 0 0 output-1.sym
{
T 66800 43500 5 10 0 0 0 0 1
device=OUTPUT
T 66700 43200 5 10 0 0 0 0 1
net=PE12/PE13/TIM1_CH3N:1
T 67600 43200 5 10 1 1 0 0 1
value=PE12/PE13/TIM1_CH3N
}
C 64900 42800 1 0 1 output-1.sym
{
T 64800 43100 5 10 0 0 0 6 1
device=OUTPUT
T 64900 42800 5 10 0 0 0 6 1
net=PE11/TIM1_CH2:1
T 64000 42800 5 10 1 1 0 6 1
value=PE11/TIM1_CH2
}
C 66700 42800 1 0 0 output-1.sym
{
T 66800 43100 5 10 0 0 0 0 1
device=OUTPUT
T 66700 42800 5 10 0 0 0 0 1
net=PE10/PE11/TIM1_CH2N:1
T 67600 42800 5 10 1 1 0 0 1
value=PE10/PE11/TIM1_CH2N
}
C 66700 42600 1 180 1 output-1.sym
{
T 66800 42300 5 10 0 0 180 6 1
device=OUTPUT
T 66700 42600 5 10 0 0 180 6 1
net=PE8/PE9/TIM1_CH1N:1
T 67600 42400 5 10 1 1 0 0 1
value=PE8/PE9/TIM1_CH1N
}
C 64100 42200 1 180 1 input-1.sym
{
T 64100 41900 5 10 0 0 180 6 1
device=INPUT
T 64100 42200 5 10 0 0 180 6 1
net=PE7/TIM1_ETR:1
T 64000 42000 5 10 1 1 0 6 1
value=PE7/TIM1_ETR
}
C 57800 56700 1 0 0 led-2.sym
{
T 57900 57300 5 10 0 0 0 0 1
device=LED
T 57800 56700 5 10 0 1 90 0 1
footprint=0603
T 58400 56600 5 10 1 1 180 8 1
refdes=D2
T 57800 56700 5 10 0 0 0 0 1
value=LED
}
C 57600 56900 1 180 0 resistor-2.sym
{
T 57200 56550 5 10 0 0 180 0 1
device=RESISTOR
T 57600 56900 5 10 0 1 90 0 1
footprint=0603
T 57100 56700 5 10 1 1 180 0 1
refdes=R18
T 57500 56700 5 10 1 1 180 0 1
value=3k3
}
C 59200 56900 1 90 1 agnd.sym
C 56700 57100 1 0 0 output-1.sym
{
T 56800 57400 5 10 0 0 0 0 1
device=OUTPUT
T 56700 57100 5 10 0 0 0 0 1
net=PD10/UEXT_CS:1
T 57600 57100 5 10 1 1 0 0 1
value=PD10/UEXT_CS
}
C 44200 61100 1 0 1 output-1.sym
{
T 44100 61400 5 10 0 0 0 6 1
device=OUTPUT
T 44200 61100 5 10 0 0 0 6 1
net=PA0/UART4_TX/VFD_SIN:1
T 43300 61100 5 10 1 1 0 6 1
value=PA0/UART4_TX/VFD_SIN
}
C 65100 53500 1 0 0 header16-1.sym
{
T 65150 52450 5 10 0 1 0 0 1
device=HEADER16
T 65400 56800 5 10 1 1 0 0 1
refdes=VFD_BTN
T 65100 53500 5 10 0 0 0 0 1
footprint=HEADER16_2
}
C 67000 53800 1 90 1 agnd.sym
N 66700 53700 66500 53700 4
C 64900 54000 1 0 1 output-1.sym
{
T 64800 54300 5 10 0 0 0 6 1
device=OUTPUT
T 64900 54000 5 10 0 0 0 6 1
net=PE5/TIM9_CH1:1
T 64000 54000 5 10 1 1 0 6 1
value=PE5/TIM9_CH1
}
C 64900 53800 1 180 0 output-1.sym
{
T 64800 53500 5 10 0 0 180 0 1
device=OUTPUT
T 64900 53800 5 10 0 0 180 0 1
net=PE6/TIM9_CH2:1
T 64000 53800 5 10 1 1 180 0 1
value=PE6/TIM9_CH2
}
N 64900 53700 65100 53700 4
C 63700 61900 1 0 0 USBUFxxW6-1.sym
{
T 65400 63200 5 10 1 1 0 6 1
refdes=U8
T 64000 63500 5 10 0 0 0 0 1
device=USBUFxxW6
T 64000 63700 5 10 0 0 0 0 1
footprint=SOT323-6L
T 63700 61900 5 10 0 0 0 0 1
value=USBUF01W6
}
C 68100 63100 1 0 1 io-1.sym
{
T 67200 63300 5 10 0 0 0 6 1
net=PA9/OTG_FS_VBUS:1
T 67900 63700 5 10 0 0 0 6 1
device=none
T 67300 63200 5 10 1 1 0 7 1
value=PA9/OTG_FS_VBUS
}
N 68100 63200 68300 63200 4
N 67500 62400 68300 62400 4
N 68100 62000 68300 62000 4
C 67800 62100 1 270 0 agnd.sym
N 65700 62800 68300 62800 4
C 64900 57400 1 0 0 jumper4.sym
{
T 65900 58000 5 8 0 0 0 0 1
device=DBG_CON
T 65900 57800 5 8 0 0 0 0 1
footprint=JUMPER4
T 65200 59100 5 10 1 1 0 0 1
refdes=SWD1
}
C 64800 58800 1 0 1 vcc.sym
{
T 64800 60500 5 8 0 0 0 6 1
footprint=none
T 64800 60300 5 8 0 0 0 6 1
symversion=1.0
T 64800 58800 5 10 0 0 0 6 1
net=3V3:1
T 64300 58800 5 10 1 1 0 0 1
value=3V3
}
N 64700 58800 64900 58800 4
C 64700 57900 1 0 1 io-1.sym
{
T 63800 58100 5 10 0 0 0 6 1
net=PA13/SWDIO:1
T 64500 58500 5 10 0 0 0 6 1
device=none
T 63800 58000 5 10 1 1 180 1 1
value=PA13/SWDIO
}
N 64700 58000 64900 58000 4
C 64700 58500 1 180 0 output-1.sym
{
T 64600 58200 5 10 0 0 180 0 1
device=OUTPUT
T 64700 58500 5 10 0 0 180 0 1
net=PA14/SWCLK:1
T 63800 58300 5 10 1 1 0 6 1
value=PA14/SWCLK
}
N 64700 58400 64900 58400 4
C 68300 57600 1 0 0 jumper3.sym
{
T 69300 57800 5 8 0 0 0 0 1
device=JUMPER3
T 69300 57600 5 8 0 0 0 0 1
footprint=JUMPER3
T 68600 58900 5 10 1 1 0 0 1
refdes=CAN1
}
C 67300 58700 1 180 1 input-1.sym
{
T 67300 58400 5 10 0 0 180 6 1
device=INPUT
T 67300 58700 5 10 0 0 180 6 1
net=PD1/CAN_TX:1
T 67200 58500 5 10 1 1 0 6 1
value=PD1/CAN_TX
}
N 68100 58600 68300 58600 4
C 68100 57700 1 0 1 output-1.sym
{
T 68000 58000 5 10 0 0 0 6 1
device=OUTPUT
T 68100 57700 5 10 0 0 0 6 1
net=PD0/CAN_RX:1
T 67200 57700 5 10 1 1 0 6 1
value=PD0/CAN_RX
}
N 68100 57800 68300 57800 4
C 67800 58300 1 270 0 agnd.sym
N 68100 58200 68300 58200 4
C 64400 57700 1 270 0 agnd.sym
N 64700 57600 64900 57600 4
C 63500 62700 1 0 1 io-1.sym
{
T 62600 62900 5 10 0 0 0 6 1
net=PA11/OTG_FS_DM:1
T 63300 63300 5 10 0 0 0 6 1
device=none
T 62700 62800 5 10 1 1 0 7 1
value=PA11/OTG_FS_DM
}
N 63500 62800 63700 62800 4
C 63500 62100 1 0 1 io-1.sym
{
T 62600 62300 5 10 0 0 0 6 1
net=PA12/OTG_FS_DP:1
T 63300 62700 5 10 0 0 0 6 1
device=none
T 62700 62200 5 10 1 1 0 7 1
value=PA12/OTG_FS_DP
}
N 63500 62200 63700 62200 4
N 66200 62500 65700 62500 4
C 63200 62600 1 270 0 agnd.sym
N 63500 62500 63700 62500 4
N 67500 62400 67500 62200 4
N 67500 62200 65700 62200 4
C 32400 46600 1 0 0 testpt-1.sym
{
T 32500 47000 5 10 1 1 0 0 1
refdes=TP1
T 32800 47500 5 10 0 0 0 0 1
device=TESTPOINT
T 32800 47300 5 10 0 0 0 0 1
footprint=JUMPER1
T 32400 46600 5 10 0 0 0 0 1
value=TESTPOINT
}
C 37600 45000 1 0 0 agnd.sym
C 67000 62500 1 0 0 vcc.sym
{
T 67000 64200 5 8 0 0 0 0 1
footprint=none
T 67000 64000 5 8 0 0 0 0 1
symversion=1.0
T 67000 62500 5 10 0 0 0 0 1
net=3V3:1
T 67500 62500 5 10 1 1 0 6 1
value=3V3
}
C 66200 62400 1 0 0 resistor-2.sym
{
T 66600 62750 5 10 0 0 0 0 1
device=RESISTOR
T 66300 62600 5 10 1 1 0 0 1
refdes=R19
T 66700 62600 5 10 1 1 0 0 1
value=DNI
T 66200 62400 5 10 0 1 0 0 1
footprint=0603
}
C 59300 46500 1 180 1 resistor-2.sym
{
T 59700 46150 5 10 0 0 180 6 1
device=RESISTOR
T 59400 46700 5 10 1 1 180 6 1
refdes=R24
T 59800 46700 5 10 1 1 180 6 1
value=10k
T 59300 46500 5 10 0 1 0 0 1
footprint=0603
}
N 60200 46400 60800 46400 4
N 59300 46400 57600 46400 4
C 44300 40800 1 0 0 STM32F407VXTY.sym
{
T 56200 61700 5 10 1 1 0 6 1
refdes=U6
T 50250 51600 5 10 0 0 0 0 1
device=STM32F407
T 50250 51800 5 10 0 0 0 0 1
footprint=LQFP100_14
T 44300 40800 5 10 0 0 0 0 1
value=STM32F407VGT6
}
C 60100 43700 1 0 1 vcc.sym
{
T 60100 45400 5 8 0 0 0 6 1
footprint=none
T 60100 45200 5 8 0 0 0 6 1
symversion=1.0
T 60100 43700 5 10 0 0 0 6 1
net=3V3:1
T 60400 43800 5 10 1 1 0 6 1
value=3V3
}
C 60100 40900 1 0 1 agnd.sym
N 59700 42800 56500 42800 4
C 43900 41300 1 90 0 crystal-1.sym
{
T 43400 41500 5 10 0 0 90 0 1
device=XTAL_32KHZ
T 43200 41500 5 10 0 0 90 0 1
symversion=0.1
T 43900 41300 5 10 0 1 0 6 1
footprint=SSG
T 43600 41700 5 10 1 1 0 8 1
refdes=U7
T 43900 41300 5 10 0 0 0 0 1
value=SSG-32kHz
}
N 44200 41600 44200 41300 4
N 44200 41300 43200 41300 4
C 42300 42200 1 180 1 capacitor-1.sym
{
T 42500 41500 5 10 0 0 180 6 1
device=CAPACITOR
T 42500 41300 5 10 0 0 180 6 1
symversion=0.1
T 42300 42200 5 10 0 1 90 2 1
footprint=0603
T 42900 41900 5 10 1 1 180 6 1
refdes=C20
T 42400 41900 5 10 1 1 180 6 1
value=15p
}
C 42300 41500 1 180 1 capacitor-1.sym
{
T 42500 40800 5 10 0 0 180 6 1
device=CAPACITOR
T 42500 40600 5 10 0 0 180 6 1
symversion=0.1
T 42300 41500 5 10 0 1 90 2 1
footprint=0603
T 42900 41500 5 10 1 1 180 6 1
refdes=C21
T 42400 41500 5 10 1 1 180 6 1
value=15p
}
C 42000 41000 1 0 0 agnd.sym
N 42300 42000 42100 42000 4
N 42100 42000 42100 41300 4
N 42100 41300 42300 41300 4
C 59700 42000 1 0 0 schottky-dual-cathode-1.sym
{
T 59700 45000 5 8 0 0 0 0 1
footprint=SOT23
T 60100 42800 5 10 1 1 0 1 1
refdes=D3
T 59700 42000 5 10 0 1 0 0 1
device=BAT54C
T 59700 42000 5 10 0 0 0 0 1
value=BAT54C
}
C 60200 41200 1 0 0 jumper2.sym
{
T 61200 41000 5 8 0 0 0 0 1
device=JUMPER2
T 60500 42100 5 10 1 1 0 0 1
refdes=BAT
T 61200 40800 5 8 0 0 0 0 1
footprint=WF2
T 60200 41200 5 10 0 0 0 0 1
value=WF2
}
N 60000 42000 60000 41800 4
N 60000 41800 60200 41800 4
N 60200 41400 60000 41400 4
N 60000 41400 60000 41200 4
N 31800 58100 32200 58100 4
N 31800 59400 32000 59400 4
N 30700 57300 30700 59400 4
N 30700 59400 30900 59400 4
N 30900 58900 30700 58900 4
N 30900 58100 30700 58100 4
C 31800 59100 1 180 0 capacitor-1.sym
{
T 31600 58400 5 10 0 0 180 0 1
device=CAPACITOR
T 31600 58200 5 10 0 0 180 0 1
symversion=0.1
T 31800 59100 5 10 0 1 90 0 1
footprint=0603
T 31200 58800 5 10 1 1 180 0 1
refdes=C5
T 31800 58800 5 10 1 1 180 0 1
value=0.1u
}
C 31800 59600 1 180 0 capacitor-1.sym
{
T 31600 58900 5 10 0 0 180 0 1
device=CAPACITOR
T 31600 58700 5 10 0 0 180 0 1
symversion=0.1
T 31800 59600 5 10 0 1 90 0 1
footprint=0603
T 31200 59300 5 10 1 1 180 0 1
refdes=C4
T 31800 59300 5 10 1 1 180 0 1
value=0.1u
}
C 32100 53600 1 0 0 LAN8720.sym
{
T 35000 61000 5 10 1 1 0 6 1
refdes=U2
T 32500 61200 5 10 0 0 0 0 1
device=LAN8720
T 32500 61400 5 10 0 0 0 0 1
footprint=QFN24_4_EP
T 32100 53600 5 10 0 0 0 0 1
value=LAN8720
}
C 26800 52400 1 0 1 resistor-2.sym
{
T 26400 52750 5 10 0 0 0 6 1
device=RESISTOR
T 26800 52400 5 10 0 1 0 6 1
footprint=0603
T 26700 52200 5 10 1 1 0 6 1
refdes=R6
T 26300 52200 5 10 1 1 0 6 1
value=330
}
C 26800 53600 1 0 1 resistor-2.sym
{
T 26400 53950 5 10 0 0 0 6 1
device=RESISTOR
T 26800 53600 5 10 0 1 0 6 1
footprint=0603
T 26400 53600 5 10 1 1 180 6 1
refdes=R5
T 26000 53600 5 10 1 1 180 6 1
value=330
}
N 26800 53700 27600 53700 4
N 27600 53700 27600 54500 4
N 27600 54500 32200 54500 4
N 26800 52500 28000 52500 4
N 28000 52500 28000 54100 4
N 28000 54100 32200 54100 4
C 37300 54600 1 180 0 input-1.sym
{
T 37300 54300 5 10 0 0 180 0 1
device=INPUT
T 37300 54600 5 10 0 0 180 0 1
net=PA10/ETH_RESET:1
T 37400 54400 5 10 1 1 0 0 1
value=PA10/ETH_RESET
}
N 36500 54500 35300 54500 4
C 37500 54900 1 0 0 vcc.sym
{
T 37500 56600 5 8 0 0 0 0 1
footprint=none
T 37500 56400 5 8 0 0 0 0 1
symversion=1.0
T 37500 54900 5 10 0 0 0 0 1
net=3V3:1
T 37700 54900 5 10 1 1 0 0 1
value=3V3
}
C 37400 54800 1 0 1 resistor-2.sym
{
T 37000 55150 5 10 0 0 0 6 1
device=RESISTOR
T 37400 54800 5 10 0 1 0 6 1
footprint=0603
T 36900 55000 5 10 1 1 0 6 1
refdes=R7
T 37300 55000 5 10 1 1 0 6 1
value=10k
}
N 35500 56500 35300 56500 4
N 36100 54500 36100 54900 4
N 36100 54900 36500 54900 4
C 37400 54300 1 180 0 capacitor-1.sym
{
T 37200 53600 5 10 0 0 180 0 1
device=CAPACITOR
T 37200 53400 5 10 0 0 180 0 1
symversion=0.1
T 37400 54300 5 10 0 1 90 0 1
footprint=0603
T 36900 54300 5 10 1 1 180 0 1
refdes=C8
T 37400 54300 5 10 1 1 180 0 1
value=0.1u
}
N 35300 54100 35700 54100 4
N 35700 54100 35700 53600 4
N 37600 54900 37400 54900 4
N 36500 54100 36100 54100 4
N 36100 54100 36100 54500 4
C 37900 54000 1 90 0 agnd.sym
N 37600 54100 37400 54100 4
N 36500 53600 35700 53600 4
N 37600 53600 37400 53600 4
N 35500 57700 35300 57700 4
C 35500 57000 1 180 1 output-1.sym
{
T 35600 56700 5 10 0 0 180 6 1
device=OUTPUT
T 35500 57000 5 10 0 0 180 6 1
net=PA1/RMII_REFCLKO:1
T 36400 56800 5 10 1 1 0 0 1
value=PA1/RMII_REFCLKO
}
N 35500 56900 35300 56900 4
C 64600 60600 1 0 0 vcc.sym
{
T 64600 62300 5 8 0 0 0 0 1
footprint=none
T 64600 62100 5 8 0 0 0 0 1
symversion=1.0
T 64600 60600 5 10 0 0 0 0 1
net=3V3:1
T 64300 60700 5 10 1 1 0 0 1
value=3V3
}
C 63100 59700 1 270 1 agnd.sym
C 64900 60000 1 0 0 jumper2.sym
{
T 65900 59800 5 8 0 0 0 0 1
device=JUMPER2
T 65900 59600 5 8 0 0 0 0 1
footprint=JUMPER2
T 65200 60900 5 10 1 1 0 0 1
refdes=BOOT1
}
C 63600 59900 1 180 1 resistor-2.sym
{
T 64000 59550 5 10 0 0 0 2 1
device=RESISTOR
T 63600 59900 5 10 0 1 0 2 1
footprint=0603
T 63700 59600 5 10 1 1 180 6 1
refdes=R20
T 64100 59600 5 10 1 1 180 6 1
value=4.7k
}
N 64700 60600 64900 60600 4
N 64700 59800 64700 60200 4
C 43400 53700 1 180 1 input-1.sym
{
T 43400 53400 5 10 0 0 180 6 1
device=INPUT
T 43400 53700 5 10 0 0 180 6 1
net=PB2/BOOT1:1
T 43300 53500 5 10 1 1 0 6 1
value=PB2/BOOT1
}
C 64500 60100 1 0 1 output-1.sym
{
T 64400 60400 5 10 0 0 0 6 1
device=OUTPUT
T 64500 60100 5 10 0 0 0 6 1
net=PB2/BOOT1:1
T 63700 60100 5 10 1 1 0 6 1
value=PB2/BOOT1
}
N 64500 60200 64900 60200 4
N 63400 59800 63600 59800 4
N 64500 59800 64700 59800 4
C 68000 60600 1 0 0 vcc.sym
{
T 68000 62300 5 8 0 0 0 0 1
footprint=none
T 68000 62100 5 8 0 0 0 0 1
symversion=1.0
T 68000 60600 5 10 0 0 0 0 1
net=3V3:1
T 67700 60600 5 10 1 1 0 0 1
value=3V3
}
C 66500 59900 1 270 0 agnd.sym
C 68300 60000 1 0 0 jumper2.sym
{
T 69300 59800 5 8 0 0 0 0 1
device=JUMPER2
T 69300 59600 5 8 0 0 0 0 1
footprint=JUMPER2
T 68600 60900 5 10 1 1 0 0 1
refdes=BOOT0
}
N 68100 60600 68300 60600 4
N 68100 60200 68100 59800 4
N 68100 59800 67900 59800 4
C 67000 59900 1 180 1 resistor-2.sym
{
T 67400 59550 5 10 0 0 0 2 1
device=RESISTOR
T 67000 59900 5 10 0 1 0 2 1
footprint=0603
T 67100 59600 5 10 1 1 180 6 1
refdes=R21
T 67500 59600 5 10 1 1 180 6 1
value=4.7k
}
C 57500 46900 1 180 0 input-1.sym
{
T 57500 46600 5 10 0 0 180 0 1
device=INPUT
T 57500 46900 5 10 0 0 180 0 1
net=BOOT0:1
T 57600 46700 5 10 1 1 0 0 1
value=BOOT0
}
C 67900 60100 1 0 1 output-1.sym
{
T 67800 60400 5 10 0 0 0 6 1
device=OUTPUT
T 67900 60100 5 10 0 0 0 6 1
net=BOOT0:1
T 67100 60100 5 10 1 1 0 6 1
value=BOOT0
}
N 67000 59800 66800 59800 4
N 68300 60200 67900 60200 4
C 32800 48700 1 0 0 24LCXXX.sym
{
T 35000 51100 5 10 0 0 0 0 1
footprint=SO8
T 35000 51500 5 10 0 0 0 0 1
device=24LC16B
T 34100 50000 5 10 1 1 0 3 1
refdes=U4
T 32800 48700 5 10 0 0 0 0 1
value=24LC16B-I/SN
}
C 32600 49500 1 180 0 io-1.sym
{
T 31700 49300 5 10 0 0 180 0 1
net=PB7/I2C1_SDA:1
T 32400 48900 5 10 0 0 180 0 1
device=none
T 31700 49400 5 10 1 1 180 1 1
value=PB7/I2C1_SDA
}
N 32600 49400 32800 49400 4
C 32300 50100 1 270 1 agnd.sym
N 32600 50200 32800 50200 4
C 31800 49900 1 180 1 input-1.sym
{
T 31800 49600 5 10 0 0 180 6 1
device=INPUT
T 31800 49900 5 10 0 0 180 6 1
net=PB6/I2C1_SCL:1
T 31700 49700 5 10 1 1 0 6 1
value=PB6/I2C1_SCL
}
N 32600 49800 32800 49800 4
C 32500 50800 1 0 0 vcc.sym
{
T 32500 52500 5 8 0 0 0 0 1
footprint=none
T 32500 52300 5 8 0 0 0 0 1
symversion=1.0
T 32500 50800 5 10 0 0 0 0 1
net=3V3:1
T 32200 50800 5 10 1 1 0 0 1
value=3V3
}
N 32400 50600 32800 50600 4
C 35800 49500 1 90 1 agnd.sym
N 35500 49400 35300 49400 4
C 36600 50800 1 90 0 resistor-2.sym
{
T 36250 51200 5 10 0 0 90 0 1
device=RESISTOR
T 36600 50800 5 10 0 1 0 0 1
footprint=0603
T 36400 51400 5 10 1 1 180 0 1
refdes=R9
T 36200 51000 5 10 1 1 0 0 1
value=0
}
C 37200 50800 1 90 0 resistor-2.sym
{
T 36850 51200 5 10 0 0 90 0 1
device=RESISTOR
T 37200 50800 5 10 0 1 0 0 1
footprint=0603
T 37000 51400 5 10 1 1 180 0 1
refdes=R10
T 36800 51000 5 10 1 1 0 0 1
value=0
}
C 37800 50800 1 90 0 resistor-2.sym
{
T 37450 51200 5 10 0 0 90 0 1
device=RESISTOR
T 37800 50800 5 10 0 1 0 0 1
footprint=0603
T 37600 51400 5 10 1 1 180 0 1
refdes=R11
T 37400 51000 5 10 1 1 0 0 1
value=0
}
N 36500 51700 36500 52000 4
N 36500 52000 37700 52000 4
N 37700 52000 37700 51700 4
N 37100 51700 37100 52000 4
C 37000 52000 1 0 0 vcc.sym
{
T 37000 53700 5 8 0 0 0 0 1
footprint=none
T 37000 53500 5 8 0 0 0 0 1
symversion=1.0
T 37000 52000 5 10 0 0 0 0 1
net=3V3:1
T 36700 52000 5 10 1 1 0 0 1
value=3V3
}
C 36600 48600 1 90 0 resistor-2.sym
{
T 36250 49000 5 10 0 0 90 0 1
device=RESISTOR
T 36600 48600 5 10 0 1 0 0 1
footprint=0603
T 36400 49200 5 10 1 1 180 0 1
refdes=R12
T 36100 48800 5 10 1 1 0 0 1
value=DNI
}
C 37200 48600 1 90 0 resistor-2.sym
{
T 36850 49000 5 10 0 0 90 0 1
device=RESISTOR
T 37200 48600 5 10 0 1 0 0 1
footprint=0603
T 37000 49200 5 10 1 1 180 0 1
refdes=R13
T 36700 48800 5 10 1 1 0 0 1
value=DNI
}
C 37800 48600 1 90 0 resistor-2.sym
{
T 37450 49000 5 10 0 0 90 0 1
device=RESISTOR
T 37800 48600 5 10 0 1 0 0 1
footprint=0603
T 37600 49200 5 10 1 1 180 0 1
refdes=R14
T 37300 48800 5 10 1 1 0 0 1
value=DNI
}
N 36500 48600 36500 48300 4
N 36500 48300 37700 48300 4
N 37700 48300 37700 48600 4
N 37100 48600 37100 48300 4
C 37200 48000 1 0 1 agnd.sym
N 35300 50600 36500 50600 4
N 36500 49500 36500 50800 4
N 35300 50200 37100 50200 4
N 37100 49500 37100 50800 4
N 35300 49800 37700 49800 4
N 37700 49500 37700 50800 4
C 31500 50400 1 0 0 capacitor-1.sym
{
T 31700 51100 5 10 0 0 0 0 1
device=CAPACITOR
T 31700 51300 5 10 0 0 0 0 1
symversion=0.1
T 31500 50400 5 10 0 1 0 0 1
footprint=0603
T 31600 50700 5 10 1 1 0 0 1
refdes=C7
T 31500 50400 5 10 1 1 0 0 1
value=0.1u
}
N 32600 50800 32600 50600 4
C 31000 50500 1 270 1 agnd.sym
N 31300 50600 31500 50600 4
C 44200 46900 1 180 0 io-1.sym
{
T 44000 46300 5 10 0 0 180 0 1
device=none
T 43300 46800 5 10 1 1 180 1 1
value=PC2
T 44200 46900 5 10 0 0 0 0 1
net=PC2:1
}
C 44200 46500 1 180 0 io-1.sym
{
T 44000 45900 5 10 0 0 180 0 1
device=none
T 43300 46400 5 10 1 1 180 1 1
value=PC3
T 44200 46500 5 10 0 0 0 0 1
net=PC3:1
}
C 64900 47800 1 180 0 io-1.sym
{
T 64700 47200 5 10 0 0 180 0 1
device=none
T 64000 47700 5 10 1 1 180 1 1
value=PC2
T 64900 47800 5 10 0 0 0 0 1
net=PC2:1
}
C 66700 47800 1 180 1 io-1.sym
{
T 66900 47200 5 10 0 0 180 6 1
device=none
T 67600 47700 5 10 1 1 180 7 1
value=PC3
T 66700 47800 5 10 0 0 0 6 1
net=PC3:1
}
C 42400 42500 1 180 0 resistor-2.sym
{
T 42000 42150 5 10 0 0 180 0 1
device=RESISTOR
T 42400 42500 5 10 0 1 0 6 1
footprint=0603
T 42000 42100 5 10 1 1 0 0 1
refdes=R17
T 41700 42100 5 10 1 1 0 0 1
value=1k
}
C 41600 41500 1 90 0 capacitor-1.sym
{
T 40900 41700 5 10 0 0 90 0 1
device=CAPACITOR
T 40700 41700 5 10 0 0 90 0 1
symversion=0.1
T 41600 41500 5 10 0 1 0 0 1
footprint=0603
T 41300 42200 5 10 1 1 180 0 1
refdes=C19
T 41300 41800 5 10 1 1 180 0 1
value=0.1u
}
C 38900 42400 1 0 1 vcc.sym
{
T 38900 44100 5 8 0 0 0 6 1
footprint=none
T 38900 43900 5 8 0 0 0 6 1
symversion=1.0
T 38900 42400 5 10 0 0 0 6 1
net=3V3:1
T 38900 42600 5 10 1 1 180 6 1
value=3V3
}
C 41300 41200 1 0 0 agnd.sym
C 40500 40900 1 0 0 agnd.sym
C 40600 42400 1 270 0 button.sym
{
T 40600 42400 5 10 0 1 0 6 1
device=BUTTON
T 40600 42400 5 10 0 1 0 6 1
footprint=IT1158
T 40400 41750 5 10 1 1 0 0 1
refdes=S1
T 40600 42400 5 10 0 0 0 0 1
value=BUTTON
}
C 40300 42500 1 180 0 resistor-2.sym
{
T 39900 42150 5 10 0 0 180 0 1
device=RESISTOR
T 40300 42500 5 10 0 1 0 6 1
footprint=0603
T 40200 42700 5 10 1 1 180 0 1
refdes=R16
T 39800 42700 5 10 1 1 180 0 1
value=10k
}
N 39400 42400 38800 42400 4
N 40300 42400 41500 42400 4
C 59000 43700 1 270 0 resistor-2.sym
{
T 59350 43300 5 10 0 0 270 0 1
device=RESISTOR
T 59000 43700 5 10 0 1 90 6 1
footprint=0603
T 59200 43300 5 10 1 1 0 0 1
refdes=R25
T 59200 43000 5 10 1 1 0 0 1
value=DNI
}
C 59200 43700 1 0 1 vcc.sym
{
T 59200 45400 5 8 0 0 0 6 1
footprint=none
T 59200 45200 5 8 0 0 0 6 1
symversion=1.0
T 59200 43700 5 10 0 0 0 6 1
net=3V3:1
T 59500 43800 5 10 1 1 0 6 1
value=3V3
}
N 60000 43700 60000 43600 4
C 64900 43600 1 0 1 output-1.sym
{
T 64800 43900 5 10 0 0 0 6 1
device=OUTPUT
T 64900 43600 5 10 0 0 0 6 1
net=PE14/TIM1_CH4:1
T 64000 43600 5 10 1 1 0 6 1
value=PE14/TIM1_CH4
}
N 56700 56800 56500 56800 4
N 57800 56800 57600 56800 4
N 58700 56800 58900 56800 4
C 66700 43600 1 0 0 output-1.sym
{
T 66800 43900 5 10 0 0 0 0 1
device=OUTPUT
T 66700 43600 5 10 0 0 0 0 1
net=PE15/TIM1_BKIN:1
T 67600 43600 5 10 1 1 0 0 1
value=PE15/TIM1_BKIN
}
N 66700 43700 66500 43700 4
N 66700 43300 66500 43300 4
N 66700 42900 66500 42900 4
N 66700 42500 66500 42500 4
N 64900 43300 65100 43300 4
N 64900 42500 65100 42500 4
N 64900 42900 65100 42900 4
N 64900 43700 65100 43700 4
C 64900 44000 1 0 1 output-1.sym
{
T 64800 44300 5 10 0 0 0 6 1
device=OUTPUT
T 64900 44000 5 10 0 0 0 6 1
net=PD12/TIM4_CH1:1
T 64000 44000 5 10 1 1 0 6 1
value=PD12/TIM4_CH1
}
C 64900 44400 1 0 1 output-1.sym
{
T 64800 44700 5 10 0 0 0 6 1
device=OUTPUT
T 64900 44400 5 10 0 0 0 6 1
net=PD14/TIM4_CH3:1
T 64000 44400 5 10 1 1 0 6 1
value=PD14/TIM4_CH3
}
C 66700 44000 1 0 0 output-1.sym
{
T 66800 44300 5 10 0 0 0 0 1
device=OUTPUT
T 66700 44000 5 10 0 0 0 0 1
net=PD13/TIM4_CH2:1
T 67600 44000 5 10 1 1 0 0 1
value=PD13/TIM4_CH2
}
C 66700 44400 1 0 0 output-1.sym
{
T 66800 44700 5 10 0 0 0 0 1
device=OUTPUT
T 66700 44400 5 10 0 0 0 0 1
net=PD15/TIM4_CH4:1
T 67600 44400 5 10 1 1 0 0 1
value=PD15/TIM4_CH4
}
C 36200 46600 1 0 0 testpt-1.sym
{
T 36300 47000 5 10 1 1 0 0 1
refdes=TP2
T 36600 47500 5 10 0 0 0 0 1
device=TESTPOINT
T 36600 47300 5 10 0 0 0 0 1
footprint=JUMPER1
T 36200 46600 5 10 0 0 0 0 1
value=TESTPOINT
}
C 37600 45300 1 0 0 testpt-1.sym
{
T 37700 45700 5 10 1 1 0 0 1
refdes=TP3
T 38000 46200 5 10 0 0 0 0 1
device=TESTPOINT
T 38000 46000 5 10 0 0 0 0 1
footprint=JUMPER1
T 37600 45300 5 10 0 0 0 0 1
value=TESTPOINT
}
C 68200 61500 1 0 0 USB.sym
{
T 69800 63700 5 10 1 1 0 6 1
refdes=CONN2
T 68600 63900 5 10 0 0 0 0 1
device=USB_CON
T 68600 64100 5 10 0 0 0 0 1
footprint=USB_B
T 68200 61500 5 10 0 0 0 0 1
value=USB_CON_TYPE_B
}
C 25700 52400 1 0 1 HR911105A.sym
{
T 23350 56700 5 10 1 1 0 7 1
pinlabel=J1 TX+
T 23350 56300 5 10 1 1 0 7 1
pinlabel=J2 TX-
T 23350 55900 5 10 1 1 0 7 1
pinlabel=J3 RX+
T 23350 55500 5 10 1 1 0 7 1
pinlabel=J4
T 23350 55100 5 10 1 1 0 7 1
pinlabel=J5
T 23350 54700 5 10 1 1 0 7 1
pinlabel=J6 RX-
T 23350 54300 5 10 1 1 0 7 1
pinlabel=J7
T 23350 53900 5 10 1 1 0 7 1
pinlabel=J8
T 25305 57100 5 10 1 1 0 6 1
device=HR911105A
T 22595 57100 5 10 1 1 0 0 1
refdes=CONN1
T 25305 57400 5 10 0 1 0 6 1
footprint=HR911105A
}
