// Seed: 2109070873
module module_0 (
    input  tri1 id_0
    , id_8,
    output tri0 id_1,
    input  tri  id_2,
    input  wand id_3,
    input  tri  id_4,
    input  tri0 id_5,
    output wor  id_6
);
  tri id_9;
  assign id_9 = 1;
  id_10(
      .id_0(1), .id_1(~id_4), .id_2(), .id_3(1)
  );
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input tri1 id_2,
    output wor id_3,
    input wor id_4,
    output supply0 id_5,
    output wand id_6,
    output wor id_7,
    output tri id_8,
    input tri0 id_9,
    output wor id_10,
    output tri id_11,
    input tri id_12,
    input uwire id_13,
    input tri1 id_14,
    input wor id_15,
    output tri id_16,
    input tri1 id_17,
    input tri1 id_18,
    input tri1 id_19,
    output wand id_20,
    output tri0 id_21
);
  assign id_1 = 1'b0 != id_0 + 1'b0;
  module_0(
      id_2, id_10, id_2, id_19, id_9, id_19, id_21
  );
  wire id_23;
  wire id_24;
  xor (id_21, id_17, id_2, id_18, id_12, id_19, id_15, id_14, id_13, id_9);
  `define pp_25 0
endmodule
