// Seed: 3299407560
module module_0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wor   id_1,
    output tri1  id_2,
    input  uwire id_3,
    output tri0  id_4,
    output uwire id_5
);
  wire id_7;
  module_0();
  wire id_8;
  wire id_9;
  assign id_9 = id_9;
endmodule
module module_2 #(
    parameter id_8 = 32'd28,
    parameter id_9 = 32'd76
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5[1] = 1;
  defparam id_8.id_9 = id_8;
  wire id_10;
  module_0();
endmodule
