$date
	Sun Jul 27 09:46:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_simple_test $end
$var reg 4 ! alu_op [3:0] $end
$var reg 1 " carry_in $end
$var reg 1 # clk $end
$var reg 32 $ operand_a [31:0] $end
$var reg 32 % operand_b [31:0] $end
$var reg 32 & result [31:0] $end
$var reg 1 ' rst_n $end
$var reg 1 ( set_flags $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
0'
b1000 &
b11 %
b101 $
0#
0"
b100 !
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
1'
#25000
1#
#30000
0#
#35000
1#
#40000
0#
#45000
1#
#50000
b10 &
0#
b10 !
#55000
1#
#60000
b11 &
0#
b1101 !
#65000
1#
#70000
0#
