Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep  4 19:13:04 2022
| Host         : DESKTOP-TV0ASU4 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_module_program_counter_methodology_drc_routed.rpt -pb top_module_program_counter_methodology_drc_routed.pb -rpx top_module_program_counter_methodology_drc_routed.rpx
| Design       : top_module_program_counter
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 15
+-----------+----------+-------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                 | Violations |
+-----------+----------+-------------------------------------------------------------+------------+
| TIMING-30 | Warning  | Sub-optimal master source pin selection for generated clock | 1          |
| XDCH-2    | Warning  | Same min and max delay values on IO port                    | 14         |
+-----------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-30#1 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock from_PLL has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'flag_ver[0]' relative to clock from_PLL for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks from_PLL] 0.100 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc (Line: 729)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'flag_ver[1]' relative to clock from_PLL for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks from_PLL] 0.100 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc (Line: 729)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'pc_o[0]' relative to clock from_PLL for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks from_PLL] 0.100 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc (Line: 729)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'pc_o[1]' relative to clock from_PLL for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks from_PLL] 0.100 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc (Line: 729)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'pc_o[2]' relative to clock from_PLL for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks from_PLL] 0.100 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc (Line: 729)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'pc_o[3]' relative to clock from_PLL for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks from_PLL] 0.100 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc (Line: 729)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'pc_o[4]' relative to clock from_PLL for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks from_PLL] 0.100 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc (Line: 729)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'pc_o[5]' relative to clock from_PLL for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks from_PLL] 0.100 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc (Line: 729)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'pcinc_o[0]' relative to clock from_PLL for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks from_PLL] 0.100 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc (Line: 729)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'pcinc_o[1]' relative to clock from_PLL for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks from_PLL] 0.100 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc (Line: 729)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'pcinc_o[2]' relative to clock from_PLL for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks from_PLL] 0.100 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc (Line: 729)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'pcinc_o[3]' relative to clock from_PLL for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks from_PLL] 0.100 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc (Line: 729)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'pcinc_o[4]' relative to clock from_PLL for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks from_PLL] 0.100 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc (Line: 729)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 0.100 ns has been defined on port 'pcinc_o[5]' relative to clock from_PLL for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks from_PLL] 0.100 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc (Line: 729)
Related violations: <none>


