
*** Running vivado
    with args -log design_13_adpt_out_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_13_adpt_out_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Mar 16 21:43:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_13_adpt_out_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2024.2/data/ip'.
Command: synth_design -top design_13_adpt_out_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11688
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1081.434 ; gain = 466.844
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'q' is not allowed [D:/lab13/exp13_source.v:111]
INFO: [Synth 8-6157] synthesizing module 'design_13_adpt_out_0_0' [d:/lab13/design_13/ip/design_13_adpt_out_0_0/synth/design_13_adpt_out_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'adpt_out' [D:/lab13/exp13_source.v:16]
	Parameter SCAN_DELAY bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adpt_out' (0#1) [D:/lab13/exp13_source.v:16]
INFO: [Synth 8-6155] done synthesizing module 'design_13_adpt_out_0_0' (0#1) [d:/lab13/design_13/ip/design_13_adpt_out_0_0/synth/design_13_adpt_out_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.246 ; gain = 577.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.246 ; gain = 577.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.246 ; gain = 577.656
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1192.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1271.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1272.074 ; gain = 0.371
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1272.074 ; gain = 657.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1272.074 ; gain = 657.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1272.074 ; gain = 657.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1272.074 ; gain = 657.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[31] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[30] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[29] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[28] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[27] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[26] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[25] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[24] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[23] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[22] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[21] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[20] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[19] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[18] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[17] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[16] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[15] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[14] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[13] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[12] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[11] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[10] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[9] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port led[8] driven by constant 1
INFO: [Synth 8-3917] design design_13_adpt_out_0_0 has port seg_data[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1272.074 ; gain = 657.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1385.453 ; gain = 770.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1385.453 ; gain = 770.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1404.836 ; gain = 790.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1611.969 ; gain = 997.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1611.969 ; gain = 997.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1611.969 ; gain = 997.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1611.969 ; gain = 997.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1611.969 ; gain = 997.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1611.969 ; gain = 997.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |    10|
|3     |LUT2   |     1|
|4     |LUT3   |     2|
|5     |LUT4   |    10|
|6     |LUT5   |     1|
|7     |LUT6   |    10|
|8     |FDRE   |    21|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1611.969 ; gain = 997.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1611.969 ; gain = 917.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1611.969 ; gain = 997.379
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1611.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1611.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 32dbb703
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 1611.969 ; gain = 1227.488
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1611.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/lab13/project_13/project_13.runs/design_13_adpt_out_0_0_synth_1/design_13_adpt_out_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1611.969 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_13_adpt_out_0_0_utilization_synth.rpt -pb design_13_adpt_out_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 16 21:44:48 2025...
