{"Source Block": ["oh/elink/dv/elink_e16_model.v@1262:1272@HdlStmAssign", "\t  ctrlmode[3:0]       <= fifo_data_reg[7:4];\n       end\n\n   //# byte0 decode\n   //# bit[2] is the only one in use for now\n   assign byte0_inc8   = ~tran_byte0[2];\n\n   //##########################\n   //# Transaction assembly\n   //##########################\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[1267, "   assign byte0_inc8   = ~tran_byte0[2];\n"]], "Add": [[1267, "   wire   intoggle;\n"], [1267, "   wire   insync;\n"], [1267, "   pulse2toggle    pulse2toggle(\n"], [1267, "\t\t\t\t.out\t\t(intoggle),\n"], [1267, "\t\t\t\t.clk\t\t(inclk),\n"], [1267, "\t\t\t\t.in\t\t(in),\n"], [1267, "\t\t\t\t.reset\t\t(reset));\n"], [1267, "   synchronizer #(1) synchronizer(\n"], [1267, "\t\t\t\t  .out\t\t\t(insync),\n"], [1267, "\t\t\t\t  .in\t\t\t(intoggle),\n"], [1267, "\t\t\t\t  .clk\t\t\t(outclk),\n"], [1267, "\t\t\t\t  .reset\t\t(reset));\n"], [1267, "   toggle2pulse toggle2pulse(\n"], [1267, "\t\t\t     .out\t\t(out),\n"], [1267, "\t\t\t     .clk\t\t(outclk),\n"], [1267, "\t\t\t     .in\t\t(insync),\n"], [1267, "\t\t\t     .reset\t\t(reset));\n"]]}}