#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun May  5 07:40:26 2024
# Process ID: 58496
# Current directory: E:/Submission Projects/Upgraded Nano processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14540 E:\Submission Projects\Upgraded Nano processor\New_nanoprocessor_test.xpr
# Log file: E:/Submission Projects/Upgraded Nano processor/vivado.log
# Journal file: E:/Submission Projects/Upgraded Nano processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M_P_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj M_P_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.srcs/sources_1/imports/vhdl files/ROM12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM12
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 43895e6fe0f64085abb150b7e4bc7a21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot M_P_TB_behav xil_defaultlib.M_P_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.INS_DEC [ins_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_D_FF [reg_d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTER_BANK [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Seg [seven_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4 [mux_8_way_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM12 [rom12_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1 [mux_2_1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_WAY_4_BIT [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub [addsub_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_WAY_3_Bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.MICRO_PROCESSOR [micro_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.m_p_tb
Built simulation snapshot M_P_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "M_P_TB_behav -key {Behavioral:sim_1:Functional:M_P_TB} -tclbatch {M_P_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source M_P_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'M_P_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 941.418 ; gain = 19.223
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M_P_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj M_P_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 43895e6fe0f64085abb150b7e4bc7a21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot M_P_TB_behav xil_defaultlib.M_P_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "M_P_TB_behav -key {Behavioral:sim_1:Functional:M_P_TB} -tclbatch {M_P_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source M_P_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'M_P_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/M_P_TB/UUT/ROM_1}} 
save_wave_config {E:/Submission Projects/Upgraded Nano processor/M_P_TB_behav.wcfg}
add_files -fileset sim_1 -norecurse {{E:/Submission Projects/Upgraded Nano processor/M_P_TB_behav.wcfg}}
set_property xsim.view {{E:/Submission Projects/Upgraded Nano processor/M_P_TB_behav.wcfg} {E:/Submission Projects/Upgraded Nano processor/M_P_TB_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M_P_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj M_P_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 43895e6fe0f64085abb150b7e4bc7a21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot M_P_TB_behav xil_defaultlib.M_P_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "M_P_TB_behav -key {Behavioral:sim_1:Functional:M_P_TB} -tclbatch {M_P_TB.tcl} -view {{E:/Submission Projects/Upgraded Nano processor/M_P_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {E:/Submission Projects/Upgraded Nano processor/M_P_TB_behav.wcfg}
source M_P_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'M_P_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M_P_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj M_P_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 43895e6fe0f64085abb150b7e4bc7a21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot M_P_TB_behav xil_defaultlib.M_P_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "M_P_TB_behav -key {Behavioral:sim_1:Functional:M_P_TB} -tclbatch {M_P_TB.tcl} -view {{E:/Submission Projects/Upgraded Nano processor/M_P_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {E:/Submission Projects/Upgraded Nano processor/M_P_TB_behav.wcfg}
source M_P_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'M_P_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
export_ip_user_files -of_objects  [get_files {{E:/Submission Projects/Upgraded Nano processor/M_P_TB_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Submission Projects/Upgraded Nano processor/M_P_TB_behav.wcfg}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M_P_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj M_P_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 43895e6fe0f64085abb150b7e4bc7a21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot M_P_TB_behav xil_defaultlib.M_P_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "M_P_TB_behav -key {Behavioral:sim_1:Functional:M_P_TB} -tclbatch {M_P_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source M_P_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'M_P_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun May  5 12:00:16 2024] Launched synth_1...
Run output will be captured here: E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun May  5 12:02:56 2024] Launched impl_1...
Run output will be captured here: E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 12:04:02 2024] Launched impl_1...
Run output will be captured here: E:/Submission Projects/Upgraded Nano processor/New_nanoprocessor_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1796.180 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1796.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1858.434 ; gain = 884.539
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  5 12:06:10 2024...
