// Seed: 1435436281
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1
);
  wire id_2;
  assign id_2[1] = id_2;
endmodule
