---
---

@string{aps = {American Physical Society,}}

@inproceedings{wu2014deep,
  title={Deep sub-100 nm Ge CMOS devices on Si with the recessed S/D and channel},
  author={Wu, Heng and Luo, Wei and Si, Mengwei and Zhang, Jingyun and Zhou, Hong and Ye, Peide D},
  booktitle={2014 IEEE International Electron Devices Meeting(IEDM)},
  pages={16--7},
  year={2014},
  abbr={IEDM},
  organization={IEEE},
  preview={DeepGe_2024.jpg}
}

@inproceedings{wu2015first,
  title={First experimental demonstration of Ge 3D FinFET CMOS circuits},
  author={Wu, Heng and Luo, Wei and Zhou, Hong and Si, Mengwei and Zhang, Jingyun and Ye, Peide D},
  booktitle={2015 Symposium on VLSI Technology (VLSI Technology)},
  pages={T58--T59},
  year={2015},
  abbr={VLSI},
  organization={IEEE},
  html={https://ieeexplore.ieee.org/document/7223702},
  preview={GeFinFET.jpg}
}

@article{gu2012size,
  title={Size-Dependent-Transport Study of In0.53Ga0.47As Gate-All-Around Nanowire MOSFETs: Impact of Quantum Confinement and Volume Inversion},
  author={Gu, Jiangjiang J and Wu, Heng and Liu, Yiqun and Neal, Adam T and Gordon, Roy G and Ye, Peide D},
  journal={IEEE electron device letters},
  volume={33},
  number={7},
  pages={967--969},
  year={2012},
  publisher={IEEE}
}

@article{yang2014chloride,
  title={Chloride molecular doping technique on 2D materials: WS2 and MoS2},
  author={Yang, Lingming and Majumdar, Kausik and Liu, Han and Du, Yuchen and Wu, Heng and Hatzistergos, Michael and Hung, PY and Tieckelmann, Robert and Tsai, Wilman and Hobbs, Chris and others},
  journal={Nano letters},
  volume={14},
  number={11},
  pages={6275--6280},
  year={2014},
  publisher={American Chemical Society}
}

@inproceedings{yang2014high,
  title={High-performance MoS2 field-effect transistors enabled by chloride doping: Record low contact resistance (0.5 Kohm*um2) and record high drain current (460 uA/um)},
  author={Yang, Lingming and Majumdar, Kausik and Du, Yuchen and Liu, Han and Wu, Heng and Hatzistergos, Michael and Hung, PY and Tieckelmann, Robert and Tsai, Wilman and Hobbs, Chris and others},
  booktitle={2014 Symposium on VLSI Technology (VLSI-Technology)},
  pages={1--2},
  year={2014},
  abbr={VLSI},
  preview={MoS2.jpg},
  html={https://ieeexplore.ieee.org/abstract/document/6894432},
  organization={IEEE}
}

@article{gu2013variability,
  title={Variability improvement by interface passivation and EOT scaling of InGaAs nanowire MOSFETs},
  author={Gu, Jiangjiang J and Wang, Xinwei and Wu, Heng and Gordon, Roy G and Ye, Peide D},
  journal={IEEE Electron Device Letters},
  volume={34},
  number={5},
  pages={608--610},
  year={2013},
  publisher={IEEE}
}

@inproceedings{wu2014ge,
  title={Ge CMOS: Breakthroughs of nFETs (I max= 714 mA/mm, g max= 590 mS/mm) by recessed channel and S/D},
  author={Wu, Heng and Si, Mengwei and Dong, Lin and Zhang, Jingyun and Ye, Peide D},
  booktitle={2014 Symposium on VLSI Technology (VLSI-Technology)},
  pages={1--2},
  year={2014},
  abbr={VLSI},
  organization={IEEE},
  preview={GeJLnFET.jpg},
  award={VLSI2014 Best Paper},
  award_name={Best Paper}
}

@article{conrad2013performance,
  title={Performance and variability studies of InGaAs gate-all-around nanowire MOSFETs},
  author={Conrad, Nathan and Shin, SangHong and Gu, Jiangjiang and Si, Mengwei and Wu, Heng and Masuduzzaman, Muhammad and Alam, Mohammad A and Ye, Peide D},
  journal={IEEE Transactions on Device and Materials Reliability},
  volume={13},
  number={4},
  pages={489--496},
  year={2013},
  publisher={IEEE}
}

@article{zhang2015inversion,
  title={Inversion-mode GaAs wave-shaped field-effect transistor on GaAs (100) substrate},
  author={Zhang, Jingyun and Lou, Xiabing and Si, Mengwei and Wu, Heng and Shao, Jiayi and Manfra, Michael J and Gordon, Roy G and Ye, Peide D},
  journal={Applied Physics Letters},
  volume={106},
  number={7},
  year={2015},
  publisher={AIP Publishing}
}

@article{wu2015germanium,
  title={Germanium nMOSFETs with recessed channel and S/D: Contact, scalability, interface, and drain current exceeding 1 A/mm},
  author={Wu, Heng and Si, Mengwei and Dong, Lin and Gu, Jiangjiang and Zhang, Jingyun and Ye, Peide D},
  journal={IEEE Transactions on Electron Devices},
  volume={62},
  number={5},
  pages={1419--1426},
  year={2015},
  publisher={IEEE}
}

@inproceedings{wu2015demonstration,
  title={Demonstration of Ge CMOS inverter and ring oscillator with 10 nm ultra-thin channel},
  author={Wu, Heng and Conrad, Nathan and Si, Mengwei and Ye, Peide D},
  booktitle={2015 73rd Annual Device Research Conference (DRC)},
  pages={281--282},
  year={2015},
  organization={IEEE},
  award={DRC2024 Best Paper},
  award_name={Best Paper}
}

@inproceedings{gu201220,
  title={20--80nm Channel length InGaAs gate-all-around nanowire MOSFETs with EOT= 1.2 nm and lowest SS= 63mV/dec},
  author={Gu, Jiangjiang J and Wang, XW and Wu, H and Shao, Jinghua and Neal, Adam T and Manfra, Michael J and Gordon, Roy G and Ye, Peide D},
  booktitle={2012 International Electron Devices Meeting(IEDM)},
  pages={27--6},
  year={2012},
  abbr={IEDM},
  preview={IIIV_NW.jpg},
  html={https://ieeexplore.ieee.org/abstract/document/6479117},
  organization={IEEE}
}

@inproceedings{wu2013room,
  title={Room-temperature quantum oscillations in Ge junctionless MOSFETs at the scaling limit},
  author={Wu, H. and Zhang, JY and Gu, JJ and Dong, L and Conrad, NJ and Ye, PD},
  booktitle={71st Device Research Conference},
  pages={1--2},
  year={2013},
  organization={IEEE}
}

@inproceedings{wu2014inas,
  title={InAs gate-all-around nanowire MOSFETs by top-down approach},
  author={Wu, H and Lou, XB and Si, M and Zhang, JY and Gordon, RG and Tokranov, V and Oktyabrsky, S and Ye, PD},
  booktitle={72nd Device Research Conference},
  pages={213--214},
  year={2014},
  organization={IEEE}
}

@inproceedings{wu2014first,
  title={First experimental demonstration of Ge CMOS circuits},
  author={Wu, Heng and Conrad, Nathan and Luo, Wei and Ye, Peide D},
  booktitle={2014 IEEE International Electron Devices Meeting(IEDM)},
  pages={9--3},
  year={2014},
  abbr={IEDM},
  preview={GeCMOS2014.jpg},
  html={https://ieeexplore.ieee.org/abstract/document/7047016},
  organization={IEEE}
}

@inproceedings{si2013performance,
  title={Performance enhancement of gate-all-around InGaAs nanowire MOSFETs by raised source and drain structure},
  author={Si, M and Lou, X and Li, X and Gu, JJ and Wu, H and Wang, X and Zhang, J and Gordon, RG and Ye, PD},
  booktitle={71st Device Research Conference},
  pages={19--20},
  year={2013},
  organization={IEEE}
}

@inproceedings{wu2015first,
  title={First demonstration of Ge nanowire CMOS circuits: Lowest SS of 64 mV/dec, highest gmax of 1057 uS/um in Ge nFETs and highest maximum voltage gain of 54 V/V in Ge CMOS inverters},
  author={Wu, Heng and Wu, Wangran and Si, Mengwei and Ye, Peide D.},
  booktitle={2015 IEEE International Electron Devices Meeting (IEDM)},
  abbr={IEDM},
  year={2015},
  preview={GeGAA.jpg},
  selected={false},
  html={https://ieeexplore.ieee.org/abstract/document/7409610},
  organization={IEEE}
}

@inproceedings{dong2014iii,
  title={III-V CMOS devices and circuits with high-quality atomic-layer-epitaxial La 2 O 3/GaAs interface},
  author={Dong, L and Wang, XW and Zhang, JY and Li, XF and Lou, XB and Conrad, N and Wu, H and Gordon, RG and Ye, PD},
  booktitle={2014 Symposium on VLSI technology (VLSI-Technology): digest of technical papers},
  pages={1--2},
  year={2014},
  abbr={VLSI},
  preview={IIIV_CMOS.jpg},
  html={https://ieeexplore.ieee.org/abstract/document/6894361}ï¼Œ
  organization={IEEE}
}

@article{zhou2016high,
  title={High-performance InAlN/GaN MOSHEMTs enabled by atomic layer epitaxy MgCaO as gate dielectric},
  author={Zhou, Hong and Lou, Xiabing and Conrad, Nathan J and Si, Mengwei and Wu, Heng and Alghamdi, Sami and Guo, Shiping and Gordon, Roy G and Ye, Peide D},
  journal={IEEE Electron Device Letters},
  volume={37},
  number={5},
  pages={556--559},
  year={2016},
  publisher={IEEE}
}

@article{wu2016gate,
  title={Gate length dependence of bias temperature instability behavior in short channel SOI MOSFETs},
  author={Wu, Wangran and Lu, J. and Liu, Chang and Wu, Heng and Tang, Xiaoyu and Sun, Jiabao and Zhang, Rui and Yu, Wenjie and Wang, Xi and Zhao, Yi},
  journal={Microelectronics Reliability},
  year={2016}
}

@article{wu2016demonstration,
  title={Demonstration of Ge Nanowire CMOS Devices and Circuits for Ultimate Scaling},
  author={Wu, Heng and Wu, Wangran and Si, Mengwei and Ye, Peide D.},
  journal={IEEE Transactions on Electron Devices},
  volume={63},
  number={8},
  pages={3049--3057},
  year={2016},
  publisher={IEEE}
}

@article{wu2016fully,
  title={Fully Depleted Ge CMOS Devices and Logic Circuits on Si},
  author={Wu, Heng and Peide, D Ye},
  journal={IEEE Transactions on Electron Devices},
  volume={63},
  number={8},
  pages={3028--3035},
  year={2016},
  publisher={IEEE}
}

@inproceedings{wu2016rtn,
  title={RTN and low frequency noise on ultra-scaled near-ballistic Ge nanowire nMOSFETs},
  author={Wu, Wangran and Wu, Heng and Si, Mengwei and Conrad, Nathan and Zhao, Yi and Ye, Peide D},
  booktitle={2016 IEEE Symposium on VLSI Technology(VLSI)},
  pages={1--2},
  year={2016},
  abbr={VLSI},
  html={https://ieeexplore.ieee.org/abstract/document/7573421},
  preview={RTNGe.jpg},
  organization={IEEE}
}

@inproceedings{wu2015ge,
  title={Ge CMOS Devices: Performance and Variation Dependence on Operation Mode and Channel Thickness},
  author={Wu, H. and Wu, W. and Qiu, G. and Ye, and P. D.},
  booktitle={IEEE Semiconductor Interface Specialists Conference},
  pages={3--8},
  year={2015}
}

@inproceedings{wu2015hetero,
  title={Hetero-integrated III-V 3D CMOS on InAs/GaSb},
  author={Wu, H. and Ye, P. D.},
  booktitle={SRC Techcon},
  pages={16--3},
  year={2015},
  award={SRC TECHON 2015 Best Paper},
  award_name={Best Paper in Session}
}

@inproceedings{wu2015ge,
  title={Ge CMOS Devices and Logic Circuits},
  author={Wu, H. and Ye, P. D.},
  booktitle={International Conference on Solid State Devices and Materials},
  pages={K--2},
  year={2015}
}

@inproceedings{wu2014ge,
  title={Ge nFETs: A Study on Interface and Contact Resistance},
  author={Wu, H. and Si, M. and Zhang, J. and Zhou, H. and Ye, P. D.},
  booktitle={IEEE Semiconductor Interface Specialists Conference},
  pages={1--2},
  year={2014}
}

@inproceedings{wu2013ultra,
  title={Ultra-scaled Junctionless MOSFETs on GeOI Substrates},
  author={Wu, H. and Li, X. F. and Dong, L. and Gu, J. J. and Conrad, N. and Zhang, J. and Ye, P. D.},
  booktitle={IEEE Semiconductor Interface Specialists Conference},
  pages={2--1},
  year={2013},
  award={SISC2013 Best Paper},
  award_name={Best Paper}
}

@inproceedings{ren2016total,
  title={Total Ionizing Dose (TID) Effects in Ultra-Thin Body Ge on Insulator (GOI) Junctionless CMOSFETs with Recessed Source/Drain and Channel},
  author={Ren, S. and Wu, H. and Jiang, R. and Bhuiyan, M. and Ni, K. and Chen, J. and Zhang, E. X. and Reed, R. A. and Fleetwood, D. M. and Ye, P. D. and others},
  booktitle={IEEE Nuclear and Space Radiation Effects Conference},
  pages={PC--6},
  year={2016}
}

@inproceedings{agarwal2016modeling,
  title={Modeling of GeOI and Validation with Ge-CMOS Inverter Circuit using BSIM-IMG Industry Standard Model},
  author={Agarwal, H. and Kushwaha, P. and Khandelwal, S. and Duarte, J. P. and Lin, Y. K. and Chang, H. L. and Wu, H. and Ye, P. D. and Hu, C. and Chauhan, and Y. S.},
  booktitle={IEEE International Conference on Electron Devices and Solid-State Circuits},
  pages={F--4},
  year={2016}
}

@inproceedings{wu2015back,
  title={Back Gate Bias induced Carrier Mobility Enhancement in Ge-on-insulator MOSFETs},
  author={Wu, W. and Wu, H. and Si, M. and Zhang, J and Si, M. and Zhao, Y. and Ye, P. D.},
  booktitle={IEEE Semiconductor Interface Specialists Conference},
  pages={8--4},
  year={2015}
}

@inproceedings{si2013ultimately,
  title={Ultimately Scaled Sub-10nm V-Gate InGaAs MOSFETs},
  author={Si, M. and Wu, H. and Zhang, J. and Liu, H. and Gu, J. J. and Ye, P. D.},
  booktitle={IEEE Semiconductor Interface Specialists Conference},
  pages={12--6},
  year={2013}
}

@inproceedings{zhou2015inaln,
  title={InAlN/GaN MOSHEMTs with High Drain Current of 2.3 A/mm High On/Off Ratio of 1012 and low SS of 64 mV/dec Enabled by Atomic-Layer-Epitaxial MgCaO as Gate Dielectric},
  author={Zhou, H. and Lou, X and Wu, H. and Alghamdi, S. and Guo, S. and Gordon, R. G. and Ye, P. D.},
  booktitle={2015 73rd Annual Device Research Conference (DRC)},
  pages={57--58},
  year={2015},
  organization={IEEE}
}

@article{cheng2017experimental,
  title={Experimental Investigation of Ballistic Carrier Transport for Sub-100 nm Ge n-MOSFETs},
  author={Cheng, Ran and Yin, Longxiang and Wu, Heng and Yu, Xiao and Zhang, Yanyan and Zheng, Zejie and Wu, Wangran and Chen, Bing and Ye, Peide and Liu, Xiaoyan and others},
  journal={IEEE Electron Device Letters},
  year={2017}
}

@inproceedings{si2017anomalous,
  title={Anomalous bias temperature instability on accumulation-mode Ge and III-V MOSFETs},
  author={Si, Mengwei and Wu, Heng and Shin, SangHoon and Luo, Wei and Conrad, Nathan J and Wu, Wangran and Zhang, Jingyun and Alam, Muhammad A and Ye, Peide D},
  booktitle={2017 IEEE International Reliability Physics Symposium (IRPS)},
  pages={6A--5},
  year={2017},
  organization={IEEE}
}

@inproceedings{sh2016substrate,
  title={Substrate and layout engineering to suppress self-heating in floating body transistors},
  author={S.H. Shin and S-H. Kim and S. Kim and H. Wu and P.D. Ye and M.A. Alam},
  booktitle={Electron Devices Meeting (IEDM), 2016 IEEE International},
  pages={15--7},
  abbr={IEDM},
  html={https://ieeexplore.ieee.org/abstract/document/7838426},
  preview={selfheating2016.jpg},
  year={2016}
}

@article{wu2017carrier,
  title={Carrier mobility enhancement by applying back-gate bias in Ge-on-insulator MOSFETs},
  author={Wu, Wangran and Wu, Heng and Zhang, Jingyun and Si, Mengwei and Zhao, Yi and Ye, Peide D},
  journal={IEEE Electron Device Letters},
  volume={39},
  number={2},
  pages={176--179},
  year={2017},
  publisher={IEEE}
}

@inproceedings{wu2017integrated,
  title={Integrated dual SPE processes with low contact resistivity for future CMOS technologies},
  author={Wu, Heng and Seo, Soon-Cheon and Niu, Chengyu and Wang, Wei and Tsutsui, Gen and Gluschenkov, Oleg and Liu, Zuoguang and Petrescu, Alexandru and Carr, Adra and Choi, Sam and others},
  booktitle={2017 IEEE International Electron Devices Meeting (IEDM)},
  pages={22--3},
  year={2017},
  abbr={IEDM},
  html={https://ieeexplore.ieee.org/abstract/document/8268440},
  preview={SPE2024.jpg},
  organization={IEEE}
}

@article{shin2018performance,
  title={Performance potential of Ge CMOS technology from a material-device-circuit perspective},
  author={Shin, SangHoon and Jiang, Hai and Ahn, Woojin and Wu, Heng and Chung, Wonil and Ye, Peide D and Alam, Muhammad Ashraful},
  journal={IEEE Transactions on Electron Devices},
  volume={65},
  number={5},
  pages={1679--1684},
  year={2018},
  publisher={IEEE}
}

@article{wu2018mobility,
  title={Mobility fluctuation-induced low-frequency noise in ultrascaled Ge nanowire nMOSFETs with near-ballistic transport},
  author={Wu, Wangran and Wu, Heng and Sun, Weifeng and Si, Mengwei and Conrad, Nathan and Zhao, Yi and Ye, Peide D},
  journal={IEEE Transactions on Electron Devices},
  volume={65},
  number={6},
  pages={2573--2577},
  year={2018},
  publisher={IEEE}
}

@article{chung2018integration,
  title={Integration of Germanium into Modern CMOS: Challenges and Breakthroughs},
  author={Chung, Wonil and Wu, Heng and Ye, Peide D},
  journal={Advanced Nanoelectronics: Post-Silicon Materials and Devices},
  pages={91--117},
  year={2018},
  publisher={Wiley-VCH Verlag GmbH \& Co. KGaA Weinheim, Germany}
}

@inproceedings{tsutsui2018leakage,
  title={Leakage aware Si/SiGe CMOS FinFET for low power applications},
  author={Tsutsui, Gen and Durfee, Curtis and Wang, Miaomiao and Konar, Aniruddha and Wu, Heng and Mochizuki, Shogo and Bao, Ruqiang and Bedell, Stephen and Li, Juntao and Zhou, Huimei and others},
  booktitle={2018 IEEE Symposium on VLSI Technology(VLSI)},
  pages={87--88},
  year={2018},
  abbr={VLSI},
  html={https://ieeexplore.ieee.org/abstract/document/8510639},
  preview={SiGeFin.jpg},
  organization={IEEE}
}

@inproceedings{wu2018parasitic,
  title={Parasitic resistance reduction strategies for advanced CMOS FinFETs beyond 7nm},
  author={Wu, Heng and Gluschenkov, Oleg and Tsutsui, G and Niu, Chengyu and Brew, Kevin and Durfee, C and Prindle, Christopher and Kamineni, Vimal and Mochizuki, Shogo and Lavoie, Christian and others},
  booktitle={2018 IEEE International Electron Devices Meeting (IEDM)},
  pages={35--4},
  year={2018},
  abbr={IEDM},
  preview={parasitic2018.jpg},
  html={https://ieeexplore.ieee.org/abstract/document/8614661},
  selected={false},
  organization={IEEE}
}

@inproceedings{de2017development,
  title={Development of TiO2 containing hardmasks through PEALD deposition},
  author={De Silva, Anuja and Seshadri, Indira and Chung, Kisup and Arceo, Abraham and Meli, Luciana and Mendoza, Brock and Sulehria, Yasir and Yao, Yiping and Sunder, Madhana and Truong, Hao and others},
  booktitle={Advances in Patterning Materials and Processes XXXIV},
  volume={10146},
  pages={240--250},
  year={2017},
  organization={SPIE}
}

@article{de2017development,
  title={Development of TiO2 containing hardmasks through plasma-enhanced atomic layer deposition},
  author={De Silva, Anuja and Seshadri, Indira and Chung, Kisup and Arceo, Abraham and Meli, Luciana and Mendoza, Brock and Sulehria, Yasir and Yao, Yiping and Sunder, Madhana and Truong, Hoa and others},
  journal={Journal of Micro/Nanolithography, MEMS, and MOEMS},
  volume={16},
  number={2},
  pages={023504--023504},
  year={2017},
  publisher={Society of Photo-Optical Instrumentation Engineers}
}

@inproceedings{gluschenkov2018external,
  title={External resistance reduction by nanosecond laser anneal in Si/SiGe CMOS technology},
  author={Gluschenkov, Oleg and Wu, Heng and Brew, Kevin and Niu, Chengyu and Yu, Lan and Sulehria, Yasir and Choi, Samuel and Durfee, Curtis and Demarest, James and Carr, Adra and others},
  booktitle={2018 IEEE International Electron Devices Meeting (IEDM)},
  pages={35--3},
  year={2018},
  abbr={IEDM},
  html={https://ieeexplore.ieee.org/abstract/document/8614628},
  preview={nSecLSA.jpg},
  organization={IEEE}
}

@article{gao2012situ,
  title={In-situ SRPES study on the band alignment of (0001) CdS/CdTe heterojunction},
  author={Gao, Jun-Ning and Jie, Wan-Qi and Yuan, Yan-Yan and Zha, Gang-Qiang and Xu, Ling-Yan and Wu, Heng and Wang, Ya-Bin and Yu, Hui and Zhu, Jun-Fa},
  journal={Chinese Physics Letters},
  volume={29},
  number={5},
  pages={057301},
  year={2012},
  publisher={IOP Publishing}
}

@article{chung2019experimental,
  title={Experimental extraction of ballisticity in germanium nanowire nMOSFETs},
  author={Chung, Wonil and Wu, Heng and Wu, Wangran and Si, Mengwei and Ye, Peide D},
  journal={IEEE Transactions on Electron Devices},
  volume={66},
  number={8},
  pages={3541--3548},
  year={2019},
  publisher={IEEE}
}

@inproceedings{liu2019direct,
  title={Direct Partition Measurement of Parasitic Resistance Components in Advanced Transistor Architectures},
  author={Liu, Zuoguang and Wu, Heng and Zhang, Chen and Miao, Xin and Zhou, Huimei and Southwick, Richard and Yamashita, Tenko and Guo, Dechao},
  booktitle={2019 Symposium on VLSI Technology(VLSI)},
  pages={T146--T147},
  year={2019},
  abbr={VLSI},
  html={https://ieeexplore.ieee.org/document/8776477},
  preview={RonPartition.jpg},
  organization={IEEE}
}

@inproceedings{kamineni2018contact,
  title={Contact metallization for advanced CMOS technology nodes},
  author={Kamineni, V and Carr, A and Niu, C and Adusumilli, P and Abrams, T and Xiel, R and Fan, S and Kelly, J and Amanapu, H and Tsai, S and others},
  booktitle={2018 IEEE International Interconnect Technology Conference (IITC)},
  pages={28--29},
  year={2018},
  organization={IEEE}
}

@inproceedings{zhang2019full,
  title={Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications},
  author={Zhang, J and Frougier, Julien and Greene, Andrew and Miao, X and Yu, Lan and Vega, Reinaldo and Montanini, Pietro and Durfee, C and Gaul, A and Pancharatnam, S and others},
  booktitle={2019 IEEE International Electron Devices Meeting (IEDM)},
  pages={11--6},
  year={2019},
  abbr={IEDM},
  html={https://ieeexplore.ieee.org/document/8993490},
  preview={GAABDI2019.jpg},
  selected={true},
  organization={IEEE}
}

@article{cheng2020improved,
  title={Improved air spacer for highly scaled CMOS technology},
  author={Cheng, Kangguo and Park, Chanro and Wu, Heng and Li, Juntao and Nguyen, Son and Zhang, Jingyun and Wang, Miaomiao and Mehta, Sanjay and Liu, Zuoguang and Conti, Richard and others},
  journal={IEEE Transactions on Electron Devices},
  volume={67},
  number={12},
  pages={5355--5361},
  year={2020},
  publisher={IEEE},
  preview={airgap_spacer.jpg},
  award={IEE TED 2020 Best Paper},
  award_name={IEEE Paul Rappaport Award}
}

@inproceedings{cheng2020improved,
  title={Improved air spacer co-integrated with self-aligned contact (SAC) and contact over active gate (COAG) for highly scaled CMOS technology},
  author={Cheng, Kangguo and Park, Chanro and Wu, Heng and Li, Juntao and Nguyen, Son and Zhang, Jingyun and Wang, Miaomiao and Mehta, Sanjay and Liu, Zuoguang and Conti, Richard and others},
  booktitle={2020 IEEE Symposium on VLSI Technology(VLSI)},
  pages={1--2},
  year={2020},
  abbr={VLSI},
  preview={airgap_spacer.jpg},
  html={https://ieeexplore.ieee.org/abstract/document/9265096},
  organization={IEEE}
}

@inproceedings{edelstein202014,
  title={A 14 nm embedded stt-mram cmos technology},
  author={Edelstein, D and Rizzolo, M and Sil, D and Dutta, A and DeBrosse, J and Wordeman, M and Arceo, A and Chu, IC and Demarest, J and Edwards, Eric RJ and others},
  booktitle={2020 IEEE International Electron Devices Meeting (IEDM)},
  pages={11--5},
  year={2020},
  abbr={IEDM},
  html={https://ieeexplore.ieee.org/abstract/document/9371922},
  selected={false},
  preview={14MRAM.jpg},
  organization={IEEE}
}

@inproceedings{fan2020parasitic,
  title={Parasitic resistance reduction for aggressively scaled stacked nanosheet transistors},
  author={Fan, Su-Chen and Xie, Ruilong and Wu, Heng and Liu, Zuoguang and Frougier, Julien and Greene, Andrew and Pancharatnam, Shanti and Bhosale, Prasad and Mochizuki, Shogo and Zhang, Jingyun and others},
  booktitle={2020 IEEE International Interconnect Technology Conference (IITC)},
  pages={31--33},
  year={2020},
  organization={IEEE}
}

@inproceedings{jagannathan2021vertical,
  title={Vertical-transport nanosheet technology for CMOS scaling beyond lateral-transport devices},
  author={Jagannathan, H and Anderson, B and Sohn, CW and Tsutsui, G and Strane, J and Xie, R and Fan, S and Kim, KI and Song, S and Sieg, S and others},
  booktitle={2021 IEEE International Electron Devices Meeting (IEDM)},
  pages={26--1},
  year={2021},
  abbr={IEDM},
  html={https://ieeexplore.ieee.org/abstract/document/9720561/},
  selected={true},
  preview={VTFET2021.jpg},
  organization={IEEE}
}

@inproceedings{wu2021first,
  title={First experimental demonstration of MRAM data scrubbing: 80 Mb MRAM with 40 nm junctions for last level cache applications},
  author={Wu, H and Katragadda, V and Evarts, E and Edwards, E and Southwick, R and Dutta, A and Lauer, G and Mehta, V and Johnson, R and Van Der Straten, O and others},
  booktitle={2021 IEEE International Electron Devices Meeting (IEDM)},
  pages={2--3},
  year={2021},
  abbr={IEDM},
  html={https://ieeexplore.ieee.org/abstract/document/9720539/},
  preview={MRAM2021.jpg},
  organization={IEEE}
}

@inproceedings{medikonda2022scatterometry,
  title={Scatterometry-based methodologies for characterization of MRAM technology},
  author={Medikonda, Manasa and Schmidt, Daniel and Rizzolo, Michael and Breton, Mary and Dutta, Ashim and Wu, Heng and Evarts, ER and Cepler, Aron and Koret, Roy and Turovets, Igor and others},
  booktitle={Metrology, Inspection, and Process Control XXXVI},
  pages={PC120530J},
  year={2022},
  organization={SPIE}
}

@inproceedings{lu2024first,
  title={First Experimental Demonstration of Self-Aligned Flip FET (FFET): A Breakthrough Stacked Transistor Technology with 2.5 T Design, Dual-Side Active and Interconnects},
  author={Lu, Haoran and Ge, Yandong and Jiang, Xun and Sun, Jiacheng and Peng, Wanyue and Guo, Rui and Li, Ming and Lin, Yibo and Wang, Runsheng and Wu*, Heng and others},
  booktitle={2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)},
  pages={1--2},
  year={2024},
  abbr={VLSI},
  preview={FFET2024.jpg},
  selected={true},
  pdf={VLSI_2024_FlipFET_Final.pdf},
  html={https://ieeexplore.ieee.org/abstract/document/10631460},
  organization={IEEE}
}

@article{sun2025understanding,
  title={Understanding of the Electrostatic Coupling in Flip FET (FFET) and Corresponding Strategies},
  author={Sun, Jiacheng and Lu, Haoran and Liu, Yu and Peng, Wanyue and Wang, Runsheng and Wu*, Heng and Huang, Ru},
  journal={IEEE Transactions on Electron Devices},
  year={2025},
  preview={FFET_Coupling.jpg},
  html={https://ieeexplore.ieee.org/abstract/document/10863816/},
  publisher={IEEE}
}

@article{guo2025ffet,
  title={Design Optimization of Flip FET Standard Cells with Dual-sided Pins for Ultimate Scaling},
  author={Rui Guo and Jiacheng Sun and Xun Jiang and Lining Zhang and Ming Li and Yibo Lin and Runsheng Wang and Heng Wu* and Ru Huang},
  journal={IEEE Transactions on Electron Devices},
  year={2025},
  preview={FFET_design.jpg},
  html={https://ieeexplore.ieee.org/document/10971959},
  publisher={IEEE}
}

@INPROCEEDINGS{wu2025F3D,
  title={From Flip FET to Flip 3D Integration (F3D): Maximizing the Scaling Potential of Wafer Both Sides Beyond Conventional 3D Integration},
  author = {Wu, Heng and Lu, Haoran and Peng, Wanyue and Xu, Ziqiao and Chu, Yanbang and Sun, Jiacheng and Zhou, Falong and Wu, Jack and Zhang, Lijie and Bu, Weihai and Kang, Jin and Li, Ming and Lin, Yibo and Wang, Runsheng and Zhang, Xin and Huang, Ru},
  booktitle={2025 Electron Devices Technology and Manufacturing Conference (EDTM)},
  year={2025},
  volume={},
  selected={true},
  pdf={EDTM25_F3D_2025.pdf},
  preview={F3D_2025.jpg},
  number={}
}

@INPROCEEDINGS{pengOverlayawareVariationStudy,
  title = {Overlay-Aware {{Variation Study}} of {{Flip FET}} and {{Benchmark}} with {{CFET}}},
  author = {Peng, Wanyue and Lu, Haoran and Jiang, Jingru and Sun, Jiacheng and Li, Ming and Wang, Runsheng and Wu*, Heng and Huang, Ru},
  booktitle={2025 Electron Devices Technology and Manufacturing Conference (EDTM)},
  year={2025},
  volume={},
  number={}
}

@INPROCEEDINGS{biVFET,
  title = {Vertical Channel Gate-all-around(VCG) CMOS Transistors with MBE in-situ Doping Channel and TiN/HfO2 Gate Stacks},
  author = {Ran Bi and Haoran Zhao and Mingmin Shi and Jianhuan Wang and Jianjun Zhang and Xiaoyan Xu and Xia An and Heng Wu and Ru Huang and Ming Li},
  booktitle={2025 Electron Devices Technology and Manufacturing Conference (EDTM)},
  year={2025},
  volume={},
  number={}
}

@INPROCEEDINGS{liaobspdn,
  title = {Low Thermal Budget Ultrathin Ti Silicide for Advanced Backside Contact of Backside Power Delivery Network (BSPDN)},
  author = {Hongxu Liao and Xijun Zhou and Fangze Liu and Lanyi Xie and Haixia Li and Jieyin Zhang and Jianjun Zhang and Xiaoyan Xu and Xia An and Heng Wu and Ru Huang and Ming Li},
  booktitle={2025 Electron Devices Technology and Manufacturing Conference (EDTM)},
  year={2025},
  volume={},
  number={}
}

@INPROCEEDINGS{luTaleTwoSides,
  title = {A {{Tale}} of {{Two Sides}} of {{Wafer}}: {{Physical Implementation}} and {{Block-Level PPA}} on {{Flip FET}} with {{Dual-sided Signals}}},
  author = {Lu, Haoran and Jiang, Xun and Chu, Yanbang and Xu, Ziqiao and Guo, Rui and Peng, Wanyue and Lin, Yibo and Wang, Runsheng and Wu*, Heng and Huang, Ru},
  booktitle={2025 Design, Automation & Test in Europe Conference & Exhibition (DATE)},
  preview={Date2025.jpg},
  year={2025},
  volume={},
  number={}
}

@ARTICLE{10352103,
  author={Peng, Baokang and Chen, Sihao and Li, Yu and Zhang, Lining and Wu, Heng and Li, Ming and Wang, Runsheng and Huang, Ru},
  journal={IEEE Transactions on Electron Devices},
  title={Modeling the Parasitic Resistances and Capacitances of Advanced Vertical Gate-All-Around Transistors},
  year={2024},
  volume={71},
  number={1},
  pages={461-467},
  keywords={Resistance;Mathematical models;Logic gates;Capacitors;Analytical models;Integrated circuit modeling;Field effect transistors;Compact model;parasitic resistance and capacitance;vertical-gate-around (VGAA) FET},
  doi={10.1109/TED.2023.3339080}}

@INPROCEEDINGS{wangConsiderationVFETUltimate,
  title = {Consideration of {{VFET}} for {{Ultimate Logic Scaling}}: {{A Design Perspective}}},
  author = {Wang, Yimeng and Chu, Yanbang and Xu, Ziqiao and Liu, Yu and Guo, Rui and Sun, Jiacheng and Peng, Wanyue and Lu, Haoran and Li, Ming and Wang, Runsheng and Wu*, Heng and Huang, Ru},
  booktitle={2025 Electron Devices Technology and Manufacturing Conference (EDTM)},
  year={2025},
  volume={},
  number={}
}

@INPROCEEDINGS{JiangDAC,
  title = {A Systematic Approach for Multi-Objective Double-Side Clock Tree Synthesis},
  author = {Xun Jiang and Haoran Lu and Yuxuan Zhao and Jiarui Wang and Zizheng Guo and Heng Wu and Bei Yu and Sung Kyu Lim and Runsheng Wang and Ru Huang and Yibo Lin},
  booktitle={2025 ACM/IEEE Design Automation Conference (DAC) },
  year={2025},
  additional_info={Accepted},
  volume={},
  number={}
}

@INPROCEEDINGS{liuDSVFET,
  title={First Demonstration of Symmetric Dual-sided Vertical FET (DSVFET) for Energy Efficient Computing (EEC): From Processes and Devices to Circuits},
  author = {Liu, Y and Chu, Y and Wang, Y and Xu, Z and Zhang, J and Sun, F and Lu, H and Wang, Z and Li, L and Zhang, L and Wu, J and Wu, Y and Liu, S and He, X and Liu, T and Xu, M and Ren, P and Ji, Z and Wu, X and Zhang, L and Bu, W and Kang, J and Zhang, J and Li, M and Wang, R and Wu*, H and Huang, R},
  booktitle={2025 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) },
  year={2025},
  abbr={VLSI},
  additional_info={Accepted},
  volume={},
  number={}
}

@INPROCEEDINGS{wuFirstExperimentalDemonstration,
  title = {First {{Experimental Demonstration}} of {{Dual-sided N}}/{{P FETs}} in {{Filp FET}} ({{FFET}}) on 300 Mm {{Wafers}} for {{Stacked Transistor Technology}} in {{Sub-1nm Nodes}}},
  author = {Wu*, Heng and Bu, Weihai and Ge, Yandong and Chu, Yanbang and Sun, Jiacheng and Jin, Jianxiang and Wu, Yongqin and Ren, Ye and Zhou, Falong and Zhang, Lijie and Wu, Jack and Li, Ming and Kang, Jin and Wang, Runsheng and Zhang, Xin and Huang, Ru},
  booktitle={2025 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) },
  year={2025},
  abbr={VLSI},
  additional_info={Accepted},
  volume={},
  number={}
}

@INPROCEEDINGS{pengPPAScalingFlip,
  title = {{{PPA Scaling}} of {{Flip FET Technology Down}} to {{A2 Node Enabled}} by {{Architecture Innovations}}: {{Self-aligned Gate}}, {{2T Design}} with {{Embedded Power Rail}} and {{Ultra-stacked}} 4-{{Tier Transistors}}},
  author = {Peng, Wanyue and Lu, Haoran and Jiang, Jingru and Guo, Rui and Sun, Jiacheng and Jin, Jianxiang and Cheng, Yuji and Zhou, Shengcheng and Xu, Ziqiao and Lan, Chuan and Chu, Yanbang and Jiang, Xun and Teng, Feiyu and Li, Ming and Lin, Yibo and Wang, Xinwei and Wang, Runsheng and Wu*, Heng and Huang, Ru},
  booktitle={2025 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) },
  year={2025},
  abbr={VLSI},
  additional_info={Accepted},
  volume={},
  number={}
}

@inproceedings{sun2024FFET,
  title={Understanding of Channel Profile Impact of Fin-based Flip-FET},
  author={Jiacheng Sun and Haoran Lu and Wanyue Peng and Heng Wu},
  booktitle={IEEE Semiconductor Interface Specialists Conference},
  pages={2--1},
  year={2024},
}