INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab2a/lab2a.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab2a/lab2a.srcs/sources_1/new/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab2a/lab2a.srcs/sim_5/new/addsub_tester.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_test
