Classic Timing Analyzer report for LAB4
Mon Mar 28 10:15:17 2016
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock_50'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+----------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From           ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.586 ns                         ; sw[15]         ; state.STATE7     ; --         ; clock_50 ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.071 ns                        ; state.STATE2   ; ledr[0]          ; clock_50   ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.883 ns                         ; sw[16]         ; ledr[16]         ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.127 ns                         ; sw[14]         ; waitCounterEW[0] ; --         ; clock_50 ; 0            ;
; Clock Setup: 'clock_50'      ; N/A   ; None          ; 300.03 MHz ( period = 3.333 ns ) ; mod_counter[0] ; mod_counter[24]  ; clock_50   ; clock_50 ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------+------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50'                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; mod_counter[0]   ; mod_counter[24]  ; clock_50   ; clock_50 ; None                        ; None                      ; 3.125 ns                ;
; N/A                                     ; 306.56 MHz ( period = 3.262 ns )                    ; mod_counter[1]   ; mod_counter[24]  ; clock_50   ; clock_50 ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 306.56 MHz ( period = 3.262 ns )                    ; mod_counter[0]   ; mod_counter[23]  ; clock_50   ; clock_50 ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 313.38 MHz ( period = 3.191 ns )                    ; mod_counter[1]   ; mod_counter[23]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.983 ns                ;
; N/A                                     ; 313.38 MHz ( period = 3.191 ns )                    ; mod_counter[0]   ; mod_counter[22]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.983 ns                ;
; N/A                                     ; 316.86 MHz ( period = 3.156 ns )                    ; mod_counter[2]   ; mod_counter[24]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 320.51 MHz ( period = 3.120 ns )                    ; mod_counter[1]   ; mod_counter[22]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 320.51 MHz ( period = 3.120 ns )                    ; mod_counter[0]   ; mod_counter[21]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 323.83 MHz ( period = 3.088 ns )                    ; mod_counter[3]   ; mod_counter[24]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 324.15 MHz ( period = 3.085 ns )                    ; mod_counter[2]   ; mod_counter[23]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; 327.98 MHz ( period = 3.049 ns )                    ; mod_counter[1]   ; mod_counter[21]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.841 ns                ;
; N/A                                     ; 327.98 MHz ( period = 3.049 ns )                    ; mod_counter[0]   ; mod_counter[20]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.841 ns                ;
; N/A                                     ; 331.46 MHz ( period = 3.017 ns )                    ; mod_counter[3]   ; mod_counter[23]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.809 ns                ;
; N/A                                     ; 331.79 MHz ( period = 3.014 ns )                    ; mod_counter[2]   ; mod_counter[22]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.806 ns                ;
; N/A                                     ; 335.80 MHz ( period = 2.978 ns )                    ; mod_counter[1]   ; mod_counter[20]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.770 ns                ;
; N/A                                     ; 337.84 MHz ( period = 2.960 ns )                    ; mod_counter[4]   ; mod_counter[24]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; 339.44 MHz ( period = 2.946 ns )                    ; mod_counter[3]   ; mod_counter[22]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.738 ns                ;
; N/A                                     ; 339.79 MHz ( period = 2.943 ns )                    ; mod_counter[2]   ; mod_counter[21]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.735 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; mod_counter[0]   ; mod_counter[19]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.682 ns                ;
; N/A                                     ; 346.14 MHz ( period = 2.889 ns )                    ; mod_counter[4]   ; mod_counter[23]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.681 ns                ;
; N/A                                     ; 346.98 MHz ( period = 2.882 ns )                    ; mod_counter[24]  ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; 347.10 MHz ( period = 2.881 ns )                    ; mod_counter[24]  ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.661 ns                ;
; N/A                                     ; 347.83 MHz ( period = 2.875 ns )                    ; mod_counter[3]   ; mod_counter[21]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; 348.19 MHz ( period = 2.872 ns )                    ; mod_counter[2]   ; mod_counter[20]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.664 ns                ;
; N/A                                     ; 350.02 MHz ( period = 2.857 ns )                    ; mod_counter[5]   ; mod_counter[24]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.649 ns                ;
; N/A                                     ; 351.74 MHz ( period = 2.843 ns )                    ; mod_counter[18]  ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.623 ns                ;
; N/A                                     ; 351.86 MHz ( period = 2.842 ns )                    ; mod_counter[18]  ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.622 ns                ;
; N/A                                     ; 352.11 MHz ( period = 2.840 ns )                    ; mod_counter[23]  ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.620 ns                ;
; N/A                                     ; 352.24 MHz ( period = 2.839 ns )                    ; mod_counter[23]  ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.619 ns                ;
; N/A                                     ; 354.74 MHz ( period = 2.819 ns )                    ; mod_counter[0]   ; mod_counter[18]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.611 ns                ;
; N/A                                     ; 354.74 MHz ( period = 2.819 ns )                    ; mod_counter[1]   ; mod_counter[19]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.611 ns                ;
; N/A                                     ; 354.86 MHz ( period = 2.818 ns )                    ; mod_counter[6]   ; mod_counter[24]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; 354.86 MHz ( period = 2.818 ns )                    ; mod_counter[4]   ; mod_counter[22]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; 356.63 MHz ( period = 2.804 ns )                    ; mod_counter[3]   ; mod_counter[20]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; 356.89 MHz ( period = 2.802 ns )                    ; mod_counter[19]  ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.582 ns                ;
; N/A                                     ; 357.02 MHz ( period = 2.801 ns )                    ; mod_counter[19]  ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 358.94 MHz ( period = 2.786 ns )                    ; mod_counter[5]   ; mod_counter[23]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.578 ns                ;
; N/A                                     ; 363.50 MHz ( period = 2.751 ns )                    ; mod_counter[15]  ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; 363.64 MHz ( period = 2.750 ns )                    ; mod_counter[15]  ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.530 ns                ;
; N/A                                     ; 363.90 MHz ( period = 2.748 ns )                    ; mod_counter[1]   ; mod_counter[18]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; 363.90 MHz ( period = 2.748 ns )                    ; mod_counter[0]   ; mod_counter[17]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; 364.03 MHz ( period = 2.747 ns )                    ; mod_counter[22]  ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.527 ns                ;
; N/A                                     ; 364.03 MHz ( period = 2.747 ns )                    ; mod_counter[6]   ; mod_counter[23]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 364.03 MHz ( period = 2.747 ns )                    ; mod_counter[4]   ; mod_counter[21]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 364.17 MHz ( period = 2.746 ns )                    ; mod_counter[22]  ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; 368.19 MHz ( period = 2.716 ns )                    ; mod_counter[7]   ; mod_counter[24]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.508 ns                ;
; N/A                                     ; 368.32 MHz ( period = 2.715 ns )                    ; mod_counter[5]   ; mod_counter[22]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.507 ns                ;
; N/A                                     ; 368.60 MHz ( period = 2.713 ns )                    ; mod_counter[2]   ; mod_counter[19]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.505 ns                ;
; N/A                                     ; 369.00 MHz ( period = 2.710 ns )                    ; mod_counter[16]  ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.490 ns                ;
; N/A                                     ; 369.14 MHz ( period = 2.709 ns )                    ; mod_counter[16]  ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.489 ns                ;
; N/A                                     ; 369.28 MHz ( period = 2.708 ns )                    ; mod_counter[20]  ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.488 ns                ;
; N/A                                     ; 369.41 MHz ( period = 2.707 ns )                    ; mod_counter[20]  ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.487 ns                ;
; N/A                                     ; 373.55 MHz ( period = 2.677 ns )                    ; mod_counter[1]   ; mod_counter[17]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.469 ns                ;
; N/A                                     ; 373.55 MHz ( period = 2.677 ns )                    ; mod_counter[0]   ; mod_counter[16]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.469 ns                ;
; N/A                                     ; 373.69 MHz ( period = 2.676 ns )                    ; mod_counter[8]   ; mod_counter[24]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.468 ns                ;
; N/A                                     ; 373.69 MHz ( period = 2.676 ns )                    ; mod_counter[6]   ; mod_counter[22]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.468 ns                ;
; N/A                                     ; 373.69 MHz ( period = 2.676 ns )                    ; mod_counter[4]   ; mod_counter[20]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.468 ns                ;
; N/A                                     ; 378.07 MHz ( period = 2.645 ns )                    ; mod_counter[7]   ; mod_counter[23]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.437 ns                ;
; N/A                                     ; 378.07 MHz ( period = 2.645 ns )                    ; mod_counter[3]   ; mod_counter[19]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.437 ns                ;
; N/A                                     ; 378.21 MHz ( period = 2.644 ns )                    ; mod_counter[5]   ; mod_counter[21]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.436 ns                ;
; N/A                                     ; 378.50 MHz ( period = 2.642 ns )                    ; mod_counter[2]   ; mod_counter[18]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.434 ns                ;
; N/A                                     ; 382.12 MHz ( period = 2.617 ns )                    ; mod_counter[14]  ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.397 ns                ;
; N/A                                     ; 382.26 MHz ( period = 2.616 ns )                    ; mod_counter[14]  ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.396 ns                ;
; N/A                                     ; 382.41 MHz ( period = 2.615 ns )                    ; mod_counter[21]  ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.395 ns                ;
; N/A                                     ; 382.41 MHz ( period = 2.615 ns )                    ; mod_counter[11]  ; mod_counter[24]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.407 ns                ;
; N/A                                     ; 382.56 MHz ( period = 2.614 ns )                    ; mod_counter[21]  ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.394 ns                ;
; N/A                                     ; 383.73 MHz ( period = 2.606 ns )                    ; mod_counter[0]   ; mod_counter[15]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.398 ns                ;
; N/A                                     ; 383.73 MHz ( period = 2.606 ns )                    ; mod_counter[1]   ; mod_counter[16]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.398 ns                ;
; N/A                                     ; 383.88 MHz ( period = 2.605 ns )                    ; mod_counter[8]   ; mod_counter[23]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.397 ns                ;
; N/A                                     ; 383.88 MHz ( period = 2.605 ns )                    ; mod_counter[6]   ; mod_counter[21]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.397 ns                ;
; N/A                                     ; 385.80 MHz ( period = 2.592 ns )                    ; state_counter[3] ; state.STATE2     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 387.00 MHz ( period = 2.584 ns )                    ; state_counter[3] ; state.STATE5     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.368 ns                ;
; N/A                                     ; 388.20 MHz ( period = 2.576 ns )                    ; mod_counter[17]  ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 388.35 MHz ( period = 2.575 ns )                    ; mod_counter[17]  ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.355 ns                ;
; N/A                                     ; 388.50 MHz ( period = 2.574 ns )                    ; mod_counter[7]   ; mod_counter[22]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; 388.50 MHz ( period = 2.574 ns )                    ; mod_counter[3]   ; mod_counter[18]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; 388.65 MHz ( period = 2.573 ns )                    ; mod_counter[5]   ; mod_counter[20]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.365 ns                ;
; N/A                                     ; 388.95 MHz ( period = 2.571 ns )                    ; mod_counter[2]   ; mod_counter[17]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.363 ns                ;
; N/A                                     ; 389.71 MHz ( period = 2.566 ns )                    ; mod_counter[9]   ; mod_counter[24]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.358 ns                ;
; N/A                                     ; 393.08 MHz ( period = 2.544 ns )                    ; mod_counter[11]  ; mod_counter[23]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.336 ns                ;
; N/A                                     ; 393.55 MHz ( period = 2.541 ns )                    ; state_counter[3] ; state.STATE4     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.325 ns                ;
; N/A                                     ; 394.32 MHz ( period = 2.536 ns )                    ; state_counter[3] ; state.STATE1     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.320 ns                ;
; N/A                                     ; 394.48 MHz ( period = 2.535 ns )                    ; mod_counter[1]   ; mod_counter[15]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.327 ns                ;
; N/A                                     ; 394.48 MHz ( period = 2.535 ns )                    ; mod_counter[0]   ; mod_counter[14]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.327 ns                ;
; N/A                                     ; 394.63 MHz ( period = 2.534 ns )                    ; mod_counter[8]   ; mod_counter[22]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 394.63 MHz ( period = 2.534 ns )                    ; mod_counter[6]   ; mod_counter[20]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 397.30 MHz ( period = 2.517 ns )                    ; mod_counter[4]   ; mod_counter[19]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.309 ns                ;
; N/A                                     ; 397.61 MHz ( period = 2.515 ns )                    ; mod_counter[1]   ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.301 ns                ;
; N/A                                     ; 399.52 MHz ( period = 2.503 ns )                    ; mod_counter[7]   ; mod_counter[21]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.295 ns                ;
; N/A                                     ; 399.52 MHz ( period = 2.503 ns )                    ; mod_counter[3]   ; mod_counter[17]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.295 ns                ;
; N/A                                     ; 400.00 MHz ( period = 2.500 ns )                    ; mod_counter[2]   ; mod_counter[16]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.292 ns                ;
; N/A                                     ; 400.80 MHz ( period = 2.495 ns )                    ; mod_counter[10]  ; mod_counter[24]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.287 ns                ;
; N/A                                     ; 400.80 MHz ( period = 2.495 ns )                    ; mod_counter[9]   ; mod_counter[23]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.287 ns                ;
; N/A                                     ; 401.28 MHz ( period = 2.492 ns )                    ; state_counter[0] ; state.STATE7     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.275 ns                ;
; N/A                                     ; 402.58 MHz ( period = 2.484 ns )                    ; mod_counter[13]  ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.264 ns                ;
; N/A                                     ; 402.74 MHz ( period = 2.483 ns )                    ; mod_counter[13]  ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 404.37 MHz ( period = 2.473 ns )                    ; mod_counter[11]  ; mod_counter[22]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.265 ns                ;
; N/A                                     ; 405.35 MHz ( period = 2.467 ns )                    ; mod_counter[4]   ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; 405.35 MHz ( period = 2.467 ns )                    ; mod_counter[11]  ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; 405.52 MHz ( period = 2.466 ns )                    ; mod_counter[11]  ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.252 ns                ;
; N/A                                     ; 405.84 MHz ( period = 2.464 ns )                    ; mod_counter[1]   ; mod_counter[14]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.256 ns                ;
; N/A                                     ; 405.84 MHz ( period = 2.464 ns )                    ; mod_counter[0]   ; mod_counter[13]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.256 ns                ;
; N/A                                     ; 406.01 MHz ( period = 2.463 ns )                    ; mod_counter[8]   ; mod_counter[21]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; 406.50 MHz ( period = 2.460 ns )                    ; state_counter[1] ; state.STATE2     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 406.83 MHz ( period = 2.458 ns )                    ; state_counter[1] ; state.STATE5     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.241 ns                ;
; N/A                                     ; 407.66 MHz ( period = 2.453 ns )                    ; state_counter[0] ; state.STATE6     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.239 ns                ;
; N/A                                     ; 408.83 MHz ( period = 2.446 ns )                    ; mod_counter[4]   ; mod_counter[18]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.238 ns                ;
; N/A                                     ; 408.83 MHz ( period = 2.446 ns )                    ; state_counter[3] ; state_counter[2] ; clock_50   ; clock_50 ; None                        ; None                      ; 2.232 ns                ;
; N/A                                     ; 409.00 MHz ( period = 2.445 ns )                    ; state.STATE6     ; state_counter[3] ; clock_50   ; clock_50 ; None                        ; None                      ; 2.230 ns                ;
; N/A                                     ; 411.18 MHz ( period = 2.432 ns )                    ; mod_counter[7]   ; mod_counter[20]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.224 ns                ;
; N/A                                     ; 411.18 MHz ( period = 2.432 ns )                    ; mod_counter[3]   ; mod_counter[16]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.224 ns                ;
; N/A                                     ; 411.69 MHz ( period = 2.429 ns )                    ; mod_counter[2]   ; mod_counter[15]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 412.54 MHz ( period = 2.424 ns )                    ; mod_counter[10]  ; mod_counter[23]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.216 ns                ;
; N/A                                     ; 412.54 MHz ( period = 2.424 ns )                    ; mod_counter[9]   ; mod_counter[22]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.216 ns                ;
; N/A                                     ; 414.25 MHz ( period = 2.414 ns )                    ; mod_counter[5]   ; mod_counter[19]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.206 ns                ;
; N/A                                     ; 414.94 MHz ( period = 2.410 ns )                    ; state_counter[3] ; state.STATE7     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; 415.11 MHz ( period = 2.409 ns )                    ; state_counter[1] ; state.STATE4     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; state_counter[1] ; state.STATE1     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.187 ns                ;
; N/A                                     ; 416.32 MHz ( period = 2.402 ns )                    ; mod_counter[11]  ; mod_counter[21]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; 417.89 MHz ( period = 2.393 ns )                    ; mod_counter[1]   ; mod_counter[13]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.185 ns                ;
; N/A                                     ; 417.89 MHz ( period = 2.393 ns )                    ; mod_counter[0]   ; mod_counter[12]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.185 ns                ;
; N/A                                     ; 418.06 MHz ( period = 2.392 ns )                    ; mod_counter[8]   ; mod_counter[20]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[2]   ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.165 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[6]   ; mod_counter[19]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.167 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[4]   ; mod_counter[17]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.167 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state_counter[3] ; state.STATE6     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.158 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE2     ; state_counter[1] ; clock_50   ; clock_50 ; None                        ; None                      ; 2.150 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[3]   ; mod_counter[15]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.153 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[2]   ; mod_counter[14]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.150 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE7     ; state_counter[3] ; clock_50   ; clock_50 ; None                        ; None                      ; 2.146 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE2     ; state_counter[3] ; clock_50   ; clock_50 ; None                        ; None                      ; 2.142 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[10]  ; mod_counter[22]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.145 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[9]   ; mod_counter[21]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.145 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state_counter[0] ; state.STATE5     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.130 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[5]   ; mod_counter[18]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.135 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[1]   ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.126 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state_counter[2] ; state.STATE5     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.121 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[11]  ; mod_counter[20]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.123 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state_counter[2] ; state.STATE2     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[1]   ; mod_counter[12]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state_counter[3] ; state_counter[3] ; clock_50   ; clock_50 ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state_counter[0] ; state.STATE2     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.104 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE2     ; waitCounterEW[1] ; clock_50   ; clock_50 ; None                        ; None                      ; 2.088 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE2     ; waitCounterEW[2] ; clock_50   ; clock_50 ; None                        ; None                      ; 2.088 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE2     ; waitCounterEW[3] ; clock_50   ; clock_50 ; None                        ; None                      ; 2.087 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE1     ; state_counter[3] ; clock_50   ; clock_50 ; None                        ; None                      ; 2.095 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state_counter[2] ; state_counter[3] ; clock_50   ; clock_50 ; None                        ; None                      ; 2.092 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[6]   ; mod_counter[18]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.096 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[4]   ; mod_counter[16]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.096 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state_counter[1] ; state.STATE7     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.079 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[4]   ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.078 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[3]   ; mod_counter[14]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.082 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[2]   ; mod_counter[13]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.079 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[10]  ; mod_counter[21]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[9]   ; mod_counter[20]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[9]   ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.066 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[9]   ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.065 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE6     ; waitCounterEW[1] ; clock_50   ; clock_50 ; None                        ; None                      ; 2.055 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE6     ; waitCounterEW[2] ; clock_50   ; clock_50 ; None                        ; None                      ; 2.055 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[12]  ; mod_counter[24]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.063 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE6     ; waitCounterEW[3] ; clock_50   ; clock_50 ; None                        ; None                      ; 2.054 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state_counter[2] ; state.STATE4     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[7]   ; mod_counter[19]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.065 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[5]   ; mod_counter[17]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.064 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state_counter[2] ; state.STATE1     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.055 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state_counter[0] ; state.STATE4     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.051 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state_counter[0] ; state.STATE1     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.046 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE0     ; state_counter[1] ; clock_50   ; clock_50 ; None                        ; None                      ; 2.048 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE6     ; state_counter[1] ; clock_50   ; clock_50 ; None                        ; None                      ; 2.046 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state_counter[1] ; state.STATE6     ; clock_50   ; clock_50 ; None                        ; None                      ; 2.043 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE0     ; state_counter[3] ; clock_50   ; clock_50 ; None                        ; None                      ; 2.040 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[0]   ; mod_counter[11]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.039 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[8]   ; mod_counter[19]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.025 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[6]   ; mod_counter[17]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.025 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[4]   ; mod_counter[15]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.025 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[0]   ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 2.018 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[13]  ; mod_counter[24]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.008 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[3]   ; mod_counter[13]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.011 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[2]   ; mod_counter[12]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.008 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[3]   ; mod_counter[0]   ; clock_50   ; clock_50 ; None                        ; None                      ; 1.997 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[10]  ; mod_counter[20]  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE0     ; waitCounterEW[1] ; clock_50   ; clock_50 ; None                        ; None                      ; 1.986 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE0     ; waitCounterEW[2] ; clock_50   ; clock_50 ; None                        ; None                      ; 1.986 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE0     ; waitCounterEW[3] ; clock_50   ; clock_50 ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[12]  ; mod_counter[23]  ; clock_50   ; clock_50 ; None                        ; None                      ; 1.992 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[2]   ; mod_counter[2]   ; clock_50   ; clock_50 ; None                        ; None                      ; 1.990 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[7]   ; mod_counter[18]  ; clock_50   ; clock_50 ; None                        ; None                      ; 1.994 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[5]   ; mod_counter[16]  ; clock_50   ; clock_50 ; None                        ; None                      ; 1.993 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE1     ; state_counter[1] ; clock_50   ; clock_50 ; None                        ; None                      ; 1.981 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state_counter[2] ; state_counter[1] ; clock_50   ; clock_50 ; None                        ; None                      ; 1.978 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE4     ; state_counter[3] ; clock_50   ; clock_50 ; None                        ; None                      ; 1.977 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state_counter[2] ; state.STATE7     ; clock_50   ; clock_50 ; None                        ; None                      ; 1.973 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[24]  ; OneHzModCLK      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.565 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE2     ; state_counter[2] ; clock_50   ; clock_50 ; None                        ; None                      ; 1.974 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[1]   ; mod_counter[11]  ; clock_50   ; clock_50 ; None                        ; None                      ; 1.968 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[0]   ; mod_counter[10]  ; clock_50   ; clock_50 ; None                        ; None                      ; 1.968 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state.STATE7     ; state_counter[1] ; clock_50   ; clock_50 ; None                        ; None                      ; 1.962 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[11]  ; mod_counter[19]  ; clock_50   ; clock_50 ; None                        ; None                      ; 1.964 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[8]   ; mod_counter[18]  ; clock_50   ; clock_50 ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; mod_counter[6]   ; mod_counter[16]  ; clock_50   ; clock_50 ; None                        ; None                      ; 1.954 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                  ;                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+--------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To               ; To Clock ;
+-------+--------------+------------+--------+------------------+----------+
; N/A   ; None         ; 1.586 ns   ; sw[15] ; state.STATE7     ; clock_50 ;
; N/A   ; None         ; 1.243 ns   ; sw[15] ; state.STATE0     ; clock_50 ;
; N/A   ; None         ; 1.209 ns   ; sw[14] ; state.STATE3     ; clock_50 ;
; N/A   ; None         ; 1.122 ns   ; sw[16] ; state.STATE7     ; clock_50 ;
; N/A   ; None         ; 1.057 ns   ; sw[16] ; state.STATE3     ; clock_50 ;
; N/A   ; None         ; 1.020 ns   ; sw[14] ; waitCounterEW[1] ; clock_50 ;
; N/A   ; None         ; 1.020 ns   ; sw[14] ; waitCounterEW[2] ; clock_50 ;
; N/A   ; None         ; 1.019 ns   ; sw[14] ; waitCounterEW[3] ; clock_50 ;
; N/A   ; None         ; 0.842 ns   ; sw[17] ; state.STATE7     ; clock_50 ;
; N/A   ; None         ; 0.798 ns   ; sw[14] ; state.STATE6     ; clock_50 ;
; N/A   ; None         ; 0.792 ns   ; sw[17] ; state.STATE3     ; clock_50 ;
; N/A   ; None         ; 0.779 ns   ; sw[16] ; state.STATE0     ; clock_50 ;
; N/A   ; None         ; 0.726 ns   ; sw[15] ; waitCounterNS[0] ; clock_50 ;
; N/A   ; None         ; 0.726 ns   ; sw[15] ; waitCounterNS[1] ; clock_50 ;
; N/A   ; None         ; 0.725 ns   ; sw[15] ; waitCounterNS[3] ; clock_50 ;
; N/A   ; None         ; 0.720 ns   ; sw[15] ; waitCounterNS[2] ; clock_50 ;
; N/A   ; None         ; 0.646 ns   ; sw[16] ; state.STATE6     ; clock_50 ;
; N/A   ; None         ; 0.499 ns   ; sw[17] ; state.STATE0     ; clock_50 ;
; N/A   ; None         ; 0.381 ns   ; sw[17] ; state.STATE6     ; clock_50 ;
; N/A   ; None         ; 0.103 ns   ; sw[14] ; waitCounterEW[0] ; clock_50 ;
+-------+--------------+------------+--------+------------------+----------+


+------------------------------------------------------------------------------+
; tco                                                                          ;
+-------+--------------+------------+------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To       ; From Clock ;
+-------+--------------+------------+------------------+----------+------------+
; N/A   ; None         ; 15.071 ns  ; state.STATE2     ; ledr[0]  ; clock_50   ;
; N/A   ; None         ; 15.039 ns  ; state.STATE6     ; ledr[0]  ; clock_50   ;
; N/A   ; None         ; 14.969 ns  ; state.STATE0     ; ledr[0]  ; clock_50   ;
; N/A   ; None         ; 14.743 ns  ; state.STATE3     ; ledg[7]  ; clock_50   ;
; N/A   ; None         ; 14.566 ns  ; state.STATE1     ; ledr[0]  ; clock_50   ;
; N/A   ; None         ; 14.436 ns  ; state_counter[2] ; hex2[6]  ; clock_50   ;
; N/A   ; None         ; 14.392 ns  ; state_counter[2] ; hex2[0]  ; clock_50   ;
; N/A   ; None         ; 14.387 ns  ; state.STATE5     ; ledr[0]  ; clock_50   ;
; N/A   ; None         ; 14.337 ns  ; state_counter[2] ; hex2[4]  ; clock_50   ;
; N/A   ; None         ; 14.328 ns  ; state.STATE0     ; hex0[6]  ; clock_50   ;
; N/A   ; None         ; 14.296 ns  ; state.STATE0     ; hex0[5]  ; clock_50   ;
; N/A   ; None         ; 14.217 ns  ; state_counter[3] ; hex2[6]  ; clock_50   ;
; N/A   ; None         ; 14.174 ns  ; state_counter[3] ; hex2[0]  ; clock_50   ;
; N/A   ; None         ; 14.105 ns  ; state_counter[3] ; hex2[4]  ; clock_50   ;
; N/A   ; None         ; 14.039 ns  ; state_counter[2] ; hex2[1]  ; clock_50   ;
; N/A   ; None         ; 14.009 ns  ; state.STATE0     ; hex0[3]  ; clock_50   ;
; N/A   ; None         ; 13.968 ns  ; state.STATE0     ; hex0[1]  ; clock_50   ;
; N/A   ; None         ; 13.962 ns  ; state.STATE7     ; ledg[7]  ; clock_50   ;
; N/A   ; None         ; 13.959 ns  ; state.STATE0     ; hex0[2]  ; clock_50   ;
; N/A   ; None         ; 13.926 ns  ; state.STATE0     ; hex0[4]  ; clock_50   ;
; N/A   ; None         ; 13.877 ns  ; waitCounterNS[3] ; hex4[5]  ; clock_50   ;
; N/A   ; None         ; 13.864 ns  ; state.STATE1     ; hex0[6]  ; clock_50   ;
; N/A   ; None         ; 13.832 ns  ; state_counter[3] ; hex2[1]  ; clock_50   ;
; N/A   ; None         ; 13.832 ns  ; state.STATE1     ; hex0[5]  ; clock_50   ;
; N/A   ; None         ; 13.831 ns  ; state_counter[1] ; hex2[6]  ; clock_50   ;
; N/A   ; None         ; 13.826 ns  ; waitCounterNS[2] ; hex4[5]  ; clock_50   ;
; N/A   ; None         ; 13.790 ns  ; state_counter[1] ; hex2[0]  ; clock_50   ;
; N/A   ; None         ; 13.772 ns  ; state.STATE2     ; hex0[6]  ; clock_50   ;
; N/A   ; None         ; 13.771 ns  ; state.STATE0     ; hex0[0]  ; clock_50   ;
; N/A   ; None         ; 13.743 ns  ; state.STATE2     ; hex0[5]  ; clock_50   ;
; N/A   ; None         ; 13.740 ns  ; state.STATE6     ; hex0[6]  ; clock_50   ;
; N/A   ; None         ; 13.729 ns  ; state_counter[1] ; hex2[4]  ; clock_50   ;
; N/A   ; None         ; 13.718 ns  ; state.STATE4     ; ledg[7]  ; clock_50   ;
; N/A   ; None         ; 13.711 ns  ; state.STATE6     ; hex0[5]  ; clock_50   ;
; N/A   ; None         ; 13.687 ns  ; state_counter[0] ; hex2[6]  ; clock_50   ;
; N/A   ; None         ; 13.682 ns  ; waitCounterNS[1] ; hex4[5]  ; clock_50   ;
; N/A   ; None         ; 13.645 ns  ; state_counter[0] ; hex2[0]  ; clock_50   ;
; N/A   ; None         ; 13.602 ns  ; state_counter[0] ; hex2[4]  ; clock_50   ;
; N/A   ; None         ; 13.583 ns  ; waitCounterNS[0] ; hex4[5]  ; clock_50   ;
; N/A   ; None         ; 13.545 ns  ; state.STATE1     ; hex0[3]  ; clock_50   ;
; N/A   ; None         ; 13.536 ns  ; state.STATE2     ; hex0[3]  ; clock_50   ;
; N/A   ; None         ; 13.520 ns  ; waitCounterEW[0] ; hex6[3]  ; clock_50   ;
; N/A   ; None         ; 13.505 ns  ; waitCounterEW[2] ; hex6[3]  ; clock_50   ;
; N/A   ; None         ; 13.504 ns  ; state.STATE6     ; hex0[3]  ; clock_50   ;
; N/A   ; None         ; 13.504 ns  ; state.STATE1     ; hex0[1]  ; clock_50   ;
; N/A   ; None         ; 13.497 ns  ; state.STATE2     ; hex0[2]  ; clock_50   ;
; N/A   ; None         ; 13.497 ns  ; state.STATE2     ; hex0[1]  ; clock_50   ;
; N/A   ; None         ; 13.495 ns  ; state.STATE1     ; hex0[2]  ; clock_50   ;
; N/A   ; None         ; 13.492 ns  ; state.STATE2     ; hex0[4]  ; clock_50   ;
; N/A   ; None         ; 13.465 ns  ; state.STATE6     ; hex0[2]  ; clock_50   ;
; N/A   ; None         ; 13.465 ns  ; state.STATE6     ; hex0[1]  ; clock_50   ;
; N/A   ; None         ; 13.462 ns  ; state.STATE1     ; hex0[4]  ; clock_50   ;
; N/A   ; None         ; 13.436 ns  ; waitCounterNS[3] ; hex4[6]  ; clock_50   ;
; N/A   ; None         ; 13.431 ns  ; state_counter[1] ; hex2[1]  ; clock_50   ;
; N/A   ; None         ; 13.383 ns  ; waitCounterNS[2] ; hex4[6]  ; clock_50   ;
; N/A   ; None         ; 13.361 ns  ; waitCounterEW[0] ; hex6[0]  ; clock_50   ;
; N/A   ; None         ; 13.348 ns  ; waitCounterEW[2] ; hex6[0]  ; clock_50   ;
; N/A   ; None         ; 13.332 ns  ; state.STATE3     ; hex0[4]  ; clock_50   ;
; N/A   ; None         ; 13.317 ns  ; waitCounterEW[3] ; hex6[3]  ; clock_50   ;
; N/A   ; None         ; 13.316 ns  ; waitCounterEW[0] ; hex6[1]  ; clock_50   ;
; N/A   ; None         ; 13.307 ns  ; state.STATE1     ; hex0[0]  ; clock_50   ;
; N/A   ; None         ; 13.306 ns  ; waitCounterEW[2] ; hex6[1]  ; clock_50   ;
; N/A   ; None         ; 13.300 ns  ; state_counter[0] ; hex2[1]  ; clock_50   ;
; N/A   ; None         ; 13.270 ns  ; state.STATE2     ; hex0[0]  ; clock_50   ;
; N/A   ; None         ; 13.261 ns  ; state.STATE0     ; ledg[8]  ; clock_50   ;
; N/A   ; None         ; 13.253 ns  ; state.STATE3     ; hex0[6]  ; clock_50   ;
; N/A   ; None         ; 13.238 ns  ; waitCounterNS[1] ; hex4[6]  ; clock_50   ;
; N/A   ; None         ; 13.238 ns  ; state.STATE6     ; hex0[0]  ; clock_50   ;
; N/A   ; None         ; 13.235 ns  ; waitCounterEW[1] ; hex6[3]  ; clock_50   ;
; N/A   ; None         ; 13.234 ns  ; state.STATE5     ; hex0[6]  ; clock_50   ;
; N/A   ; None         ; 13.232 ns  ; state_counter[2] ; hex2[3]  ; clock_50   ;
; N/A   ; None         ; 13.229 ns  ; waitCounterEW[2] ; hex6[2]  ; clock_50   ;
; N/A   ; None         ; 13.219 ns  ; state.STATE3     ; hex0[5]  ; clock_50   ;
; N/A   ; None         ; 13.215 ns  ; waitCounterEW[0] ; hex6[2]  ; clock_50   ;
; N/A   ; None         ; 13.202 ns  ; state.STATE5     ; hex0[5]  ; clock_50   ;
; N/A   ; None         ; 13.195 ns  ; state.STATE3     ; hex0[3]  ; clock_50   ;
; N/A   ; None         ; 13.158 ns  ; waitCounterEW[3] ; hex6[0]  ; clock_50   ;
; N/A   ; None         ; 13.154 ns  ; state.STATE3     ; hex0[1]  ; clock_50   ;
; N/A   ; None         ; 13.147 ns  ; state.STATE3     ; hex0[2]  ; clock_50   ;
; N/A   ; None         ; 13.146 ns  ; state.STATE4     ; hex0[6]  ; clock_50   ;
; N/A   ; None         ; 13.140 ns  ; waitCounterNS[0] ; hex4[6]  ; clock_50   ;
; N/A   ; None         ; 13.128 ns  ; waitCounterNS[3] ; hex4[0]  ; clock_50   ;
; N/A   ; None         ; 13.124 ns  ; waitCounterEW[0] ; hex6[5]  ; clock_50   ;
; N/A   ; None         ; 13.118 ns  ; waitCounterNS[3] ; hex4[4]  ; clock_50   ;
; N/A   ; None         ; 13.115 ns  ; waitCounterEW[3] ; hex6[1]  ; clock_50   ;
; N/A   ; None         ; 13.114 ns  ; state.STATE4     ; hex0[5]  ; clock_50   ;
; N/A   ; None         ; 13.112 ns  ; waitCounterEW[2] ; hex6[5]  ; clock_50   ;
; N/A   ; None         ; 13.104 ns  ; waitCounterNS[3] ; hex4[2]  ; clock_50   ;
; N/A   ; None         ; 13.097 ns  ; waitCounterNS[2] ; hex4[4]  ; clock_50   ;
; N/A   ; None         ; 13.088 ns  ; state.STATE4     ; ledr[11] ; clock_50   ;
; N/A   ; None         ; 13.078 ns  ; waitCounterNS[2] ; hex4[0]  ; clock_50   ;
; N/A   ; None         ; 13.075 ns  ; waitCounterEW[1] ; hex6[0]  ; clock_50   ;
; N/A   ; None         ; 13.061 ns  ; waitCounterNS[2] ; hex4[2]  ; clock_50   ;
; N/A   ; None         ; 13.052 ns  ; waitCounterEW[3] ; hex6[2]  ; clock_50   ;
; N/A   ; None         ; 13.039 ns  ; waitCounterEW[0] ; hex6[6]  ; clock_50   ;
; N/A   ; None         ; 13.032 ns  ; waitCounterEW[1] ; hex6[1]  ; clock_50   ;
; N/A   ; None         ; 13.029 ns  ; state.STATE3     ; ledr[11] ; clock_50   ;
; N/A   ; None         ; 13.028 ns  ; waitCounterEW[2] ; hex6[6]  ; clock_50   ;
; N/A   ; None         ; 13.024 ns  ; state_counter[3] ; hex2[3]  ; clock_50   ;
; N/A   ; None         ; 12.959 ns  ; waitCounterEW[1] ; hex6[2]  ; clock_50   ;
; N/A   ; None         ; 12.957 ns  ; state.STATE3     ; hex0[0]  ; clock_50   ;
; N/A   ; None         ; 12.952 ns  ; waitCounterNS[1] ; hex4[4]  ; clock_50   ;
; N/A   ; None         ; 12.933 ns  ; waitCounterNS[1] ; hex4[0]  ; clock_50   ;
; N/A   ; None         ; 12.921 ns  ; waitCounterEW[3] ; hex6[5]  ; clock_50   ;
; N/A   ; None         ; 12.915 ns  ; state.STATE5     ; hex0[3]  ; clock_50   ;
; N/A   ; None         ; 12.903 ns  ; waitCounterNS[1] ; hex4[2]  ; clock_50   ;
; N/A   ; None         ; 12.899 ns  ; state.STATE4     ; hex0[3]  ; clock_50   ;
; N/A   ; None         ; 12.888 ns  ; state.STATE4     ; hex0[1]  ; clock_50   ;
; N/A   ; None         ; 12.879 ns  ; state.STATE4     ; hex0[2]  ; clock_50   ;
; N/A   ; None         ; 12.874 ns  ; state.STATE5     ; hex0[1]  ; clock_50   ;
; N/A   ; None         ; 12.865 ns  ; state.STATE5     ; hex0[2]  ; clock_50   ;
; N/A   ; None         ; 12.859 ns  ; state.STATE5     ; ledr[11] ; clock_50   ;
; N/A   ; None         ; 12.852 ns  ; waitCounterNS[0] ; hex4[4]  ; clock_50   ;
; N/A   ; None         ; 12.839 ns  ; waitCounterEW[1] ; hex6[5]  ; clock_50   ;
; N/A   ; None         ; 12.835 ns  ; waitCounterNS[0] ; hex4[0]  ; clock_50   ;
; N/A   ; None         ; 12.832 ns  ; state.STATE5     ; hex0[4]  ; clock_50   ;
; N/A   ; None         ; 12.813 ns  ; state.STATE6     ; hex0[4]  ; clock_50   ;
; N/A   ; None         ; 12.806 ns  ; waitCounterEW[3] ; hex6[6]  ; clock_50   ;
; N/A   ; None         ; 12.800 ns  ; waitCounterNS[0] ; hex4[2]  ; clock_50   ;
; N/A   ; None         ; 12.797 ns  ; state.STATE1     ; ledg[8]  ; clock_50   ;
; N/A   ; None         ; 12.776 ns  ; waitCounterNS[3] ; hex4[3]  ; clock_50   ;
; N/A   ; None         ; 12.754 ns  ; waitCounterEW[1] ; hex6[6]  ; clock_50   ;
; N/A   ; None         ; 12.744 ns  ; state.STATE4     ; hex0[4]  ; clock_50   ;
; N/A   ; None         ; 12.728 ns  ; state_counter[2] ; hex2[5]  ; clock_50   ;
; N/A   ; None         ; 12.719 ns  ; waitCounterNS[2] ; hex4[3]  ; clock_50   ;
; N/A   ; None         ; 12.707 ns  ; state_counter[2] ; hex2[2]  ; clock_50   ;
; N/A   ; None         ; 12.677 ns  ; state.STATE5     ; hex0[0]  ; clock_50   ;
; N/A   ; None         ; 12.661 ns  ; state.STATE4     ; hex0[0]  ; clock_50   ;
; N/A   ; None         ; 12.632 ns  ; state_counter[1] ; hex2[3]  ; clock_50   ;
; N/A   ; None         ; 12.617 ns  ; waitCounterNS[3] ; hex4[1]  ; clock_50   ;
; N/A   ; None         ; 12.578 ns  ; waitCounterNS[1] ; hex4[3]  ; clock_50   ;
; N/A   ; None         ; 12.577 ns  ; state.STATE6     ; ledg[8]  ; clock_50   ;
; N/A   ; None         ; 12.574 ns  ; waitCounterNS[2] ; hex4[1]  ; clock_50   ;
; N/A   ; None         ; 12.561 ns  ; state.STATE7     ; ledr[11] ; clock_50   ;
; N/A   ; None         ; 12.520 ns  ; state_counter[3] ; hex2[5]  ; clock_50   ;
; N/A   ; None         ; 12.502 ns  ; waitCounterEW[0] ; hex6[4]  ; clock_50   ;
; N/A   ; None         ; 12.500 ns  ; state_counter[3] ; hex2[2]  ; clock_50   ;
; N/A   ; None         ; 12.491 ns  ; waitCounterEW[2] ; hex6[4]  ; clock_50   ;
; N/A   ; None         ; 12.489 ns  ; state_counter[0] ; hex2[3]  ; clock_50   ;
; N/A   ; None         ; 12.480 ns  ; waitCounterNS[0] ; hex4[3]  ; clock_50   ;
; N/A   ; None         ; 12.416 ns  ; waitCounterNS[1] ; hex4[1]  ; clock_50   ;
; N/A   ; None         ; 12.313 ns  ; waitCounterNS[0] ; hex4[1]  ; clock_50   ;
; N/A   ; None         ; 12.299 ns  ; waitCounterEW[3] ; hex6[4]  ; clock_50   ;
; N/A   ; None         ; 12.285 ns  ; state.STATE2     ; ledr[11] ; clock_50   ;
; N/A   ; None         ; 12.217 ns  ; waitCounterEW[1] ; hex6[4]  ; clock_50   ;
; N/A   ; None         ; 12.114 ns  ; state_counter[1] ; hex2[5]  ; clock_50   ;
; N/A   ; None         ; 12.099 ns  ; state_counter[1] ; hex2[2]  ; clock_50   ;
; N/A   ; None         ; 11.988 ns  ; state_counter[0] ; hex2[5]  ; clock_50   ;
; N/A   ; None         ; 11.968 ns  ; state_counter[0] ; hex2[2]  ; clock_50   ;
; N/A   ; None         ; 8.550 ns   ; OneHzModCLK      ; ledg[1]  ; clock_50   ;
+-------+--------------+------------+------------------+----------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 9.883 ns        ; sw[16]   ; ledr[16] ;
; N/A   ; None              ; 9.687 ns        ; clock_50 ; ledr[0]  ;
; N/A   ; None              ; 9.663 ns        ; sw[17]   ; ledr[17] ;
; N/A   ; None              ; 9.648 ns        ; sw[14]   ; ledr[14] ;
; N/A   ; None              ; 9.406 ns        ; sw[15]   ; ledr[15] ;
; N/A   ; None              ; 9.281 ns        ; clock_50 ; ledg[7]  ;
; N/A   ; None              ; 7.675 ns        ; clock_50 ; ledr[11] ;
; N/A   ; None              ; 7.286 ns        ; clock_50 ; ledg[8]  ;
; N/A   ; None              ; 6.176 ns        ; clock_50 ; ledg[0]  ;
; N/A   ; None              ; 6.153 ns        ; clock_50 ; ledg[3]  ;
+-------+-------------------+-----------------+----------+----------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+--------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To               ; To Clock ;
+---------------+-------------+-----------+--------+------------------+----------+
; N/A           ; None        ; 0.127 ns  ; sw[14] ; waitCounterEW[0] ; clock_50 ;
; N/A           ; None        ; -0.151 ns ; sw[17] ; state.STATE6     ; clock_50 ;
; N/A           ; None        ; -0.269 ns ; sw[17] ; state.STATE0     ; clock_50 ;
; N/A           ; None        ; -0.416 ns ; sw[16] ; state.STATE6     ; clock_50 ;
; N/A           ; None        ; -0.490 ns ; sw[15] ; waitCounterNS[2] ; clock_50 ;
; N/A           ; None        ; -0.495 ns ; sw[15] ; waitCounterNS[3] ; clock_50 ;
; N/A           ; None        ; -0.496 ns ; sw[15] ; waitCounterNS[0] ; clock_50 ;
; N/A           ; None        ; -0.496 ns ; sw[15] ; waitCounterNS[1] ; clock_50 ;
; N/A           ; None        ; -0.549 ns ; sw[16] ; state.STATE0     ; clock_50 ;
; N/A           ; None        ; -0.562 ns ; sw[17] ; state.STATE3     ; clock_50 ;
; N/A           ; None        ; -0.568 ns ; sw[14] ; state.STATE6     ; clock_50 ;
; N/A           ; None        ; -0.612 ns ; sw[17] ; state.STATE7     ; clock_50 ;
; N/A           ; None        ; -0.789 ns ; sw[14] ; waitCounterEW[3] ; clock_50 ;
; N/A           ; None        ; -0.790 ns ; sw[14] ; waitCounterEW[1] ; clock_50 ;
; N/A           ; None        ; -0.790 ns ; sw[14] ; waitCounterEW[2] ; clock_50 ;
; N/A           ; None        ; -0.827 ns ; sw[16] ; state.STATE3     ; clock_50 ;
; N/A           ; None        ; -0.892 ns ; sw[16] ; state.STATE7     ; clock_50 ;
; N/A           ; None        ; -0.979 ns ; sw[14] ; state.STATE3     ; clock_50 ;
; N/A           ; None        ; -1.013 ns ; sw[15] ; state.STATE0     ; clock_50 ;
; N/A           ; None        ; -1.356 ns ; sw[15] ; state.STATE7     ; clock_50 ;
+---------------+-------------+-----------+--------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon Mar 28 10:15:16 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB4 -c LAB4 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "OneHzModCLK" as buffer
Info: Clock "clock_50" has Internal fmax of 300.03 MHz between source register "mod_counter[0]" and destination register "mod_counter[24]" (period= 3.333 ns)
    Info: + Longest register to register delay is 3.125 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N7; Fanout = 3; REG Node = 'mod_counter[0]'
        Info: 2: + IC(0.333 ns) + CELL(0.414 ns) = 0.747 ns; Loc. = LCCOMB_X19_Y6_N8; Fanout = 2; COMB Node = 'Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.818 ns; Loc. = LCCOMB_X19_Y6_N10; Fanout = 2; COMB Node = 'Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.889 ns; Loc. = LCCOMB_X19_Y6_N12; Fanout = 2; COMB Node = 'Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.048 ns; Loc. = LCCOMB_X19_Y6_N14; Fanout = 2; COMB Node = 'Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.119 ns; Loc. = LCCOMB_X19_Y6_N16; Fanout = 2; COMB Node = 'Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.190 ns; Loc. = LCCOMB_X19_Y6_N18; Fanout = 2; COMB Node = 'Add0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.261 ns; Loc. = LCCOMB_X19_Y6_N20; Fanout = 2; COMB Node = 'Add0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.332 ns; Loc. = LCCOMB_X19_Y6_N22; Fanout = 2; COMB Node = 'Add0~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.403 ns; Loc. = LCCOMB_X19_Y6_N24; Fanout = 2; COMB Node = 'Add0~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.474 ns; Loc. = LCCOMB_X19_Y6_N26; Fanout = 2; COMB Node = 'Add0~19'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.545 ns; Loc. = LCCOMB_X19_Y6_N28; Fanout = 2; COMB Node = 'Add0~21'
        Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.691 ns; Loc. = LCCOMB_X19_Y6_N30; Fanout = 2; COMB Node = 'Add0~23'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.762 ns; Loc. = LCCOMB_X19_Y5_N0; Fanout = 2; COMB Node = 'Add0~25'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.833 ns; Loc. = LCCOMB_X19_Y5_N2; Fanout = 2; COMB Node = 'Add0~27'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.904 ns; Loc. = LCCOMB_X19_Y5_N4; Fanout = 2; COMB Node = 'Add0~29'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.975 ns; Loc. = LCCOMB_X19_Y5_N6; Fanout = 2; COMB Node = 'Add0~31'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.046 ns; Loc. = LCCOMB_X19_Y5_N8; Fanout = 2; COMB Node = 'Add0~33'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.117 ns; Loc. = LCCOMB_X19_Y5_N10; Fanout = 2; COMB Node = 'Add0~35'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.188 ns; Loc. = LCCOMB_X19_Y5_N12; Fanout = 2; COMB Node = 'Add0~37'
        Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.347 ns; Loc. = LCCOMB_X19_Y5_N14; Fanout = 2; COMB Node = 'Add0~39'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.418 ns; Loc. = LCCOMB_X19_Y5_N16; Fanout = 2; COMB Node = 'Add0~41'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.489 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 2; COMB Node = 'Add0~43'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.560 ns; Loc. = LCCOMB_X19_Y5_N20; Fanout = 2; COMB Node = 'Add0~45'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.631 ns; Loc. = LCCOMB_X19_Y5_N22; Fanout = 1; COMB Node = 'Add0~47'
        Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.041 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 1; COMB Node = 'Add0~48'
        Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 3.125 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 2; REG Node = 'mod_counter[24]'
        Info: Total cell delay = 2.792 ns ( 89.34 % )
        Info: Total interconnect delay = 0.333 ns ( 10.66 % )
    Info: - Smallest clock skew is 0.006 ns
        Info: + Shortest clock path from clock "clock_50" to destination register is 2.686 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clock_50~clkctrl'
            Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 2; REG Node = 'mod_counter[24]'
            Info: Total cell delay = 1.536 ns ( 57.19 % )
            Info: Total interconnect delay = 1.150 ns ( 42.81 % )
        Info: - Longest clock path from clock "clock_50" to source register is 2.680 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clock_50~clkctrl'
            Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X19_Y6_N7; Fanout = 3; REG Node = 'mod_counter[0]'
            Info: Total cell delay = 1.536 ns ( 57.31 % )
            Info: Total interconnect delay = 1.144 ns ( 42.69 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "state.STATE7" (data pin = "sw[15]", clock pin = "clock_50") is 1.586 ns
    Info: + Longest pin to register delay is 8.577 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 3; PIN Node = 'sw[15]'
        Info: 2: + IC(6.121 ns) + CELL(0.371 ns) = 7.324 ns; Loc. = LCCOMB_X22_Y6_N30; Fanout = 2; COMB Node = 'Selector11~0'
        Info: 3: + IC(0.731 ns) + CELL(0.438 ns) = 8.493 ns; Loc. = LCCOMB_X20_Y6_N18; Fanout = 1; COMB Node = 'Selector11~2'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.577 ns; Loc. = LCFF_X20_Y6_N19; Fanout = 5; REG Node = 'state.STATE7'
        Info: Total cell delay = 1.725 ns ( 20.11 % )
        Info: Total interconnect delay = 6.852 ns ( 79.89 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50" to destination register is 6.955 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock_50'
        Info: 2: + IC(1.741 ns) + CELL(0.787 ns) = 3.527 ns; Loc. = LCFF_X20_Y6_N25; Fanout = 3; REG Node = 'OneHzModCLK'
        Info: 3: + IC(1.876 ns) + CELL(0.000 ns) = 5.403 ns; Loc. = CLKCTRL_G13; Fanout = 20; COMB Node = 'OneHzModCLK~clkctrl'
        Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 6.955 ns; Loc. = LCFF_X20_Y6_N19; Fanout = 5; REG Node = 'state.STATE7'
        Info: Total cell delay = 2.323 ns ( 33.40 % )
        Info: Total interconnect delay = 4.632 ns ( 66.60 % )
Info: tco from clock "clock_50" to destination pin "ledr[0]" through register "state.STATE2" is 15.071 ns
    Info: + Longest clock path from clock "clock_50" to source register is 6.957 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock_50'
        Info: 2: + IC(1.741 ns) + CELL(0.787 ns) = 3.527 ns; Loc. = LCFF_X20_Y6_N25; Fanout = 3; REG Node = 'OneHzModCLK'
        Info: 3: + IC(1.876 ns) + CELL(0.000 ns) = 5.403 ns; Loc. = CLKCTRL_G13; Fanout = 20; COMB Node = 'OneHzModCLK~clkctrl'
        Info: 4: + IC(1.017 ns) + CELL(0.537 ns) = 6.957 ns; Loc. = LCFF_X21_Y6_N19; Fanout = 7; REG Node = 'state.STATE2'
        Info: Total cell delay = 2.323 ns ( 33.39 % )
        Info: Total interconnect delay = 4.634 ns ( 66.61 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.864 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y6_N19; Fanout = 7; REG Node = 'state.STATE2'
        Info: 2: + IC(0.332 ns) + CELL(0.378 ns) = 0.710 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 10; COMB Node = 'WideOr2~0'
        Info: 3: + IC(0.458 ns) + CELL(0.271 ns) = 1.439 ns; Loc. = LCCOMB_X20_Y6_N10; Fanout = 1; COMB Node = 'Selector3~0'
        Info: 4: + IC(3.607 ns) + CELL(2.818 ns) = 7.864 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'ledr[0]'
        Info: Total cell delay = 3.467 ns ( 44.09 % )
        Info: Total interconnect delay = 4.397 ns ( 55.91 % )
Info: Longest tpd from source pin "sw[16]" to destination pin "ledr[16]" is 9.883 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 3; PIN Node = 'sw[16]'
    Info: 2: + IC(6.233 ns) + CELL(2.798 ns) = 9.883 ns; Loc. = PIN_AE12; Fanout = 0; PIN Node = 'ledr[16]'
    Info: Total cell delay = 3.650 ns ( 36.93 % )
    Info: Total interconnect delay = 6.233 ns ( 63.07 % )
Info: th for register "waitCounterEW[0]" (data pin = "sw[14]", clock pin = "clock_50") is 0.127 ns
    Info: + Longest clock path from clock "clock_50" to destination register is 6.949 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clock_50'
        Info: 2: + IC(1.741 ns) + CELL(0.787 ns) = 3.527 ns; Loc. = LCFF_X20_Y6_N25; Fanout = 3; REG Node = 'OneHzModCLK'
        Info: 3: + IC(1.876 ns) + CELL(0.000 ns) = 5.403 ns; Loc. = CLKCTRL_G13; Fanout = 20; COMB Node = 'OneHzModCLK~clkctrl'
        Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 6.949 ns; Loc. = LCFF_X20_Y7_N25; Fanout = 11; REG Node = 'waitCounterEW[0]'
        Info: Total cell delay = 2.323 ns ( 33.43 % )
        Info: Total interconnect delay = 4.626 ns ( 66.57 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.088 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 4; PIN Node = 'sw[14]'
        Info: 2: + IC(6.012 ns) + CELL(0.150 ns) = 7.004 ns; Loc. = LCCOMB_X20_Y7_N24; Fanout = 1; COMB Node = 'waitCounterEW~6'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.088 ns; Loc. = LCFF_X20_Y7_N25; Fanout = 11; REG Node = 'waitCounterEW[0]'
        Info: Total cell delay = 1.076 ns ( 15.18 % )
        Info: Total interconnect delay = 6.012 ns ( 84.82 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 183 megabytes
    Info: Processing ended: Mon Mar 28 10:15:17 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


