0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/13451/Desktop/FPGA/uart/7020/uart_loopback/uart_loopback.sim/sim_1/impl/timing/xsim/uart_tb_time_impl.v,1658070733,verilog,,C:/Users/13451/Desktop/FPGA/uart/7020/uart_loopback/uart_loopback.srcs/sim_1/new/uart_tb.v,,glbl;uart_loopback;uart_loopback_top;uart_rx;uart_tx,,,,,,,,
C:/Users/13451/Desktop/FPGA/uart/7020/uart_loopback/uart_loopback.srcs/sim_1/new/uart_tb.v,1658070307,verilog,,,,uart_tb,,,,,,,,
