<root><simulation><result_generated_time />2023-05-12 16:38:53<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 28, 'OX': 28, 'IY': 30, 'IX': 30, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 192}<im2col_enable />False<total_MAC_operation />1354752<total_data_size_element />{'W': 1728, 'I': 172800, 'O': 150528}<total_data_reuse />{'W': 784, 'I': 7.84, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/4</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [3, 1, 1], 'I': [588, 1, 1], 'O': [196, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 7), ('OY', 4)]], [[('FY', 3)], []], [], []]<I />[[], [[('FY', 3), ('OY', 7)], [('OX', 7), ('OY', 4)]], [], []]<O />[[[('FY', 3)], []], [[('OY', 7)], [('OX', 7), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OX', 2), ('FX', 3)], [], []]<I />[[('OX', 2), ('OX', 2), ('FX', 3)], [], []]<O />[[('OX', 2), ('OX', 2), ('FX', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [196.0, 4, 1, 1], 'I': [2.8, 2.8, 1.0, 1.0], 'O': [3.0, 3, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [48, 7200, 7200], 'O': [32, 6272, 6272], 'O_partial': [32, 0, 0], 'O_final': [0, 6272, 6272]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.09, 0.0, 0.0], 'O': [0.06, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.0, 0.0], 'I': [0.09, 0.0, 0.0], 'O': [0.06, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 72, 72], 'I': [48, 7200, 7200], 'O': [32, 6272, 6272], 'O_partial': [32, 0, 0], 'O_final': [0, 6272, 6272]}<total_unit_count />{'W': [588, 3, 1, 1], 'I': [588, 588, 1, 1], 'O': [588, 196, 1, 1]}<unique_unit_count />{'W': [3, 3, 1, 1], 'I': [210, 210, 1, 1], 'O': [196, 196, 1, 1]}<duplicate_unit_count />{'W': [196.0, 1.0, 1.0, 1.0], 'I': [2.8, 2.8, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1728, 1728], [1728, 1728], [1728, 0]]<I />[[1354752, 483840], [172800, 172800], [172800, 0]]<O />[[(301056, 451584), (150528, 0)], [(0, 150528), (150528, 0)], [(0, 150528), (0, 0)]]<O_partial />[[(301056, 451584), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (150528, 0)], [(0, 150528), (150528, 0)], [(0, 150528), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[216, 216], [27, 27], [7, 0]]<I />[[169344, 60480], [2700, 2700], [675, 0]]<O />[[(37632, 56448), (18816, 0)], [(0, 2352), (2352, 0)], [(0, 588), (0, 0)]]<O_partial />[([37632, 56448], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [18816, 0]), ([0, 2352], [2352, 0]), ([0, 588], [0, 0])]</mem_access_count_word><mac_count><active />1354752<idle />1004544</mac_count></basic_info><energy><total_energy />3014531.4<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[76.80000000000001, 537.5999999999999, 902.4000000000001]<O />[38.400000000000006, 460.79999999999995, 787.1999999999999]</mem_energy_breakdown><MAC_energy><active_MAC />2961487.9<idle_MAC />50227.2<total />3011715.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1969<utilization_without_data_loading />0.5742<utilization_spatial />0.5742<utilization_temporal_with_data_loading />0.3429<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />6720<latency_cycle_without_data_loading />2304<ideal_computing_cycle />2304<data_loading><load_cycle_total />4416<load_cycle_individual />{'W': [192, 192, 0], 'I': [3840, 2880, 0]}<load_cycle_combined />{'W': 384, 'I': 4032}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-2112], [-2304, -2304], [-2304, -2304]], 'I': [[-2112], [-2304, -2304], [-2304, -2304]], 'O': [[-2304], [-2304, 0], [0, -1728]]}<mem_stall_cycle_shared />{'W': [[-2112], [-2304, 0], [0, 0]], 'I': [[-2112], [-2304, 0], [0, 0]], 'O': [[-2304], [-2304, 0], [0, -1728]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [48, 7200, 7200], 'O': [32, 6272, 6272], 'O_partial': [32, 0, 0], 'O_final': [0, 6272, 6272]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [10080, 7200, 7200], 'O': [6272, 6272, 6272]}<loop_cycles_each_level />{'W': [12, 12, 12], 'I': [12, 12, 12], 'O': [12, 12, 12]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [3, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.0], [6.0, 6.0], [6.0, 6.0]], 'I': [[8.0, 4.0], [840.0, 600.0], [600.0, 600.0]], 'O': [[8.0, 2.7], [522.7, 522.7], [522.7, 522.7]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [6.0, 6.0], [6.0, 6.0]], 'I': [[8.0, 12.0], [2520.0, 600.0], [600.0, 600.0]], 'O': [[8.0, 8.0], [1568.0, 522.7], [522.7, 522.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.0], [6.0, 6.0], [6.0, 0]], 'I': [[8.0, 4.0], [840.0, 600.0], [600.0, 0]], 'O': [[8.0, 2.7], [522.7, 522.7], [522.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.0], [1368.7, 1128.7], [606.0, 522.7]], 'I': [[8.0, 4.0], [1368.7, 1128.7], [606.0, 522.7]], 'O': [[8.0, 2.7], [1368.7, 1128.7], [606.0, 522.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 12], [12, 12, 1], [12, 12, 1]], 'I': [[1, 1, 12], [12, 12, 1], [12, 12, 1]], 'O': [[1, 1, 12], [12, 12, 1], [12, 12, 1]]}<trans_time_real />{'W': [[0, 1, 12], [[0, 12, 1], [0, 12, 1]], [[0, 12, 1], [0, 12, 1]]], 'I': [[0, 1, 12], [[1, 12, 1], [20, 12, 1]], [[14, 12, 1], [4, 12, 1]]], 'O': [[0, 1, 12], [[0, 12, 1], [12, 12, 1]], [[12, 12, 1], [3, 12, 1]]]}<single_stall_cycle />{'W': [[-1], [-12, -12], [-12, -12]], 'I': [[-1], [-11, 8], [2, -8]], 'O': [[-1], [-12, 0], [0, -9]]}<single_stall_count />{'W': [11, 0, 0], 'I': [11, 0, 0], 'O': [12, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [12, 12]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [12, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-12, -12], [0, 0]], 1: [[-12, -12], [0, -12]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.8<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>