// Seed: 1486173776
module module_0 (
    id_1
);
  input wire id_1;
  wire [1 : -1] id_2;
  assign id_2 = id_2(id_2);
  assign module_1.id_4 = 0;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd46
) (
    input  tri   id_0,
    input  tri   id_1,
    output logic id_2
);
  always_ff id_2 = 1;
  logic id_4;
  always id_4 <= id_1;
  logic id_5;
  ;
  logic _id_6;
  logic [7:0][~  -1 : id_6  -  id_6] id_7;
  module_0 modCall_1 (id_5);
  wire id_8;
  wire [id_6 : -1] id_9, id_10, id_11;
  struct packed {
    logic id_12;
    logic id_13;
  } id_14;
  ;
endmodule
