-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.1
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity DCT_MAT_Multiply_Loop_LoadRow_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    B_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_empty_n : IN STD_LOGIC;
    B_read : OUT STD_LOGIC;
    p_read191 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read192 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read193 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read195 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read196 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read197 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read198 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read199 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read200 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read201 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read202 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read203 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read204 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read205 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read206 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read207 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read208 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read209 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read210 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read211 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read212 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read213 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read214 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read216 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read217 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read218 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read219 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read223 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read224 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read225 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read226 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read227 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read228 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read231 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read232 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read234 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read235 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read236 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read237 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read238 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read239 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read240 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read241 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read243 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read244 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read245 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read246 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read247 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read248 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read249 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read250 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read251 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read252 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read253 : IN STD_LOGIC_VECTOR (31 downto 0);
    A_1_1_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_1_1_out_full_n : IN STD_LOGIC;
    A_1_1_out_write : OUT STD_LOGIC;
    A_3_4_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_3_4_out_full_n : IN STD_LOGIC;
    A_3_4_out_write : OUT STD_LOGIC;
    A_6_2_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_6_2_out_full_n : IN STD_LOGIC;
    A_6_2_out_write : OUT STD_LOGIC;
    A_1_6_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_1_6_out_full_n : IN STD_LOGIC;
    A_1_6_out_write : OUT STD_LOGIC;
    A_4_4_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_4_4_out_full_n : IN STD_LOGIC;
    A_4_4_out_write : OUT STD_LOGIC;
    A_3_7_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_3_7_out_full_n : IN STD_LOGIC;
    A_3_7_out_write : OUT STD_LOGIC;
    A_3_6_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_3_6_out_full_n : IN STD_LOGIC;
    A_3_6_out_write : OUT STD_LOGIC;
    A_3_0_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_3_0_out_full_n : IN STD_LOGIC;
    A_3_0_out_write : OUT STD_LOGIC;
    A_6_3_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_6_3_out_full_n : IN STD_LOGIC;
    A_6_3_out_write : OUT STD_LOGIC;
    A_0_5_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_0_5_out_full_n : IN STD_LOGIC;
    A_0_5_out_write : OUT STD_LOGIC;
    A_6_0_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_6_0_out_full_n : IN STD_LOGIC;
    A_6_0_out_write : OUT STD_LOGIC;
    A_2_3_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_2_3_out_full_n : IN STD_LOGIC;
    A_2_3_out_write : OUT STD_LOGIC;
    A_2_7_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_2_7_out_full_n : IN STD_LOGIC;
    A_2_7_out_write : OUT STD_LOGIC;
    A_5_2_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_2_out_full_n : IN STD_LOGIC;
    A_5_2_out_write : OUT STD_LOGIC;
    A_4_5_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_4_5_out_full_n : IN STD_LOGIC;
    A_4_5_out_write : OUT STD_LOGIC;
    A_1_7_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_1_7_out_full_n : IN STD_LOGIC;
    A_1_7_out_write : OUT STD_LOGIC;
    A_3_1_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_3_1_out_full_n : IN STD_LOGIC;
    A_3_1_out_write : OUT STD_LOGIC;
    A_5_0_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_0_out_full_n : IN STD_LOGIC;
    A_5_0_out_write : OUT STD_LOGIC;
    A_7_3_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_7_3_out_full_n : IN STD_LOGIC;
    A_7_3_out_write : OUT STD_LOGIC;
    A_7_6_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_7_6_out_full_n : IN STD_LOGIC;
    A_7_6_out_write : OUT STD_LOGIC;
    A_6_7_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_6_7_out_full_n : IN STD_LOGIC;
    A_6_7_out_write : OUT STD_LOGIC;
    A_7_0_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_7_0_out_full_n : IN STD_LOGIC;
    A_7_0_out_write : OUT STD_LOGIC;
    A_6_4_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_6_4_out_full_n : IN STD_LOGIC;
    A_6_4_out_write : OUT STD_LOGIC;
    A_2_4_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_2_4_out_full_n : IN STD_LOGIC;
    A_2_4_out_write : OUT STD_LOGIC;
    A_4_6_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_4_6_out_full_n : IN STD_LOGIC;
    A_4_6_out_write : OUT STD_LOGIC;
    A_2_2_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_2_2_out_full_n : IN STD_LOGIC;
    A_2_2_out_write : OUT STD_LOGIC;
    A_5_3_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_3_out_full_n : IN STD_LOGIC;
    A_5_3_out_write : OUT STD_LOGIC;
    A_2_5_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_2_5_out_full_n : IN STD_LOGIC;
    A_2_5_out_write : OUT STD_LOGIC;
    A_0_6_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_0_6_out_full_n : IN STD_LOGIC;
    A_0_6_out_write : OUT STD_LOGIC;
    A_7_5_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_7_5_out_full_n : IN STD_LOGIC;
    A_7_5_out_write : OUT STD_LOGIC;
    A_0_4_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_0_4_out_full_n : IN STD_LOGIC;
    A_0_4_out_write : OUT STD_LOGIC;
    A_0_0_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_0_0_out_full_n : IN STD_LOGIC;
    A_0_0_out_write : OUT STD_LOGIC;
    A_7_7_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_7_7_out_full_n : IN STD_LOGIC;
    A_7_7_out_write : OUT STD_LOGIC;
    A_1_0_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_1_0_out_full_n : IN STD_LOGIC;
    A_1_0_out_write : OUT STD_LOGIC;
    A_4_2_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_4_2_out_full_n : IN STD_LOGIC;
    A_4_2_out_write : OUT STD_LOGIC;
    A_3_5_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_3_5_out_full_n : IN STD_LOGIC;
    A_3_5_out_write : OUT STD_LOGIC;
    A_1_3_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_1_3_out_full_n : IN STD_LOGIC;
    A_1_3_out_write : OUT STD_LOGIC;
    A_6_1_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_6_1_out_full_n : IN STD_LOGIC;
    A_6_1_out_write : OUT STD_LOGIC;
    A_1_2_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_1_2_out_full_n : IN STD_LOGIC;
    A_1_2_out_write : OUT STD_LOGIC;
    A_5_5_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_5_out_full_n : IN STD_LOGIC;
    A_5_5_out_write : OUT STD_LOGIC;
    A_6_6_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_6_6_out_full_n : IN STD_LOGIC;
    A_6_6_out_write : OUT STD_LOGIC;
    A_5_7_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_7_out_full_n : IN STD_LOGIC;
    A_5_7_out_write : OUT STD_LOGIC;
    A_0_7_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_0_7_out_full_n : IN STD_LOGIC;
    A_0_7_out_write : OUT STD_LOGIC;
    A_3_3_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_3_3_out_full_n : IN STD_LOGIC;
    A_3_3_out_write : OUT STD_LOGIC;
    A_0_1_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_0_1_out_full_n : IN STD_LOGIC;
    A_0_1_out_write : OUT STD_LOGIC;
    A_5_6_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_6_out_full_n : IN STD_LOGIC;
    A_5_6_out_write : OUT STD_LOGIC;
    A_1_4_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_1_4_out_full_n : IN STD_LOGIC;
    A_1_4_out_write : OUT STD_LOGIC;
    A_7_1_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_7_1_out_full_n : IN STD_LOGIC;
    A_7_1_out_write : OUT STD_LOGIC;
    A_2_6_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_2_6_out_full_n : IN STD_LOGIC;
    A_2_6_out_write : OUT STD_LOGIC;
    A_5_4_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_4_out_full_n : IN STD_LOGIC;
    A_5_4_out_write : OUT STD_LOGIC;
    A_4_1_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_4_1_out_full_n : IN STD_LOGIC;
    A_4_1_out_write : OUT STD_LOGIC;
    A_7_4_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_7_4_out_full_n : IN STD_LOGIC;
    A_7_4_out_write : OUT STD_LOGIC;
    A_4_0_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_4_0_out_full_n : IN STD_LOGIC;
    A_4_0_out_write : OUT STD_LOGIC;
    A_2_0_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_2_0_out_full_n : IN STD_LOGIC;
    A_2_0_out_write : OUT STD_LOGIC;
    A_5_1_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_5_1_out_full_n : IN STD_LOGIC;
    A_5_1_out_write : OUT STD_LOGIC;
    A_4_3_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_4_3_out_full_n : IN STD_LOGIC;
    A_4_3_out_write : OUT STD_LOGIC;
    A_4_7_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_4_7_out_full_n : IN STD_LOGIC;
    A_4_7_out_write : OUT STD_LOGIC;
    A_7_2_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_7_2_out_full_n : IN STD_LOGIC;
    A_7_2_out_write : OUT STD_LOGIC;
    A_0_3_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_0_3_out_full_n : IN STD_LOGIC;
    A_0_3_out_write : OUT STD_LOGIC;
    A_2_1_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_2_1_out_full_n : IN STD_LOGIC;
    A_2_1_out_write : OUT STD_LOGIC;
    A_6_5_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_6_5_out_full_n : IN STD_LOGIC;
    A_6_5_out_write : OUT STD_LOGIC;
    A_3_2_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_3_2_out_full_n : IN STD_LOGIC;
    A_3_2_out_write : OUT STD_LOGIC;
    A_0_2_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_0_2_out_full_n : IN STD_LOGIC;
    A_0_2_out_write : OUT STD_LOGIC;
    A_1_5_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    A_1_5_out_full_n : IN STD_LOGIC;
    A_1_5_out_write : OUT STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_33 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_34 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_35 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_36 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_37 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_38 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_39 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_40 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_41 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_42 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_43 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_44 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_45 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_46 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_47 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_48 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_49 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_50 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_51 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_52 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_53 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_54 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_55 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_56 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_57 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_58 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_59 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_60 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_61 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_62 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_63 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of DCT_MAT_Multiply_Loop_LoadRow_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_pp0_stg0_fsm_1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_st4_fsm_2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_3ED4DB31 : STD_LOGIC_VECTOR (31 downto 0) := "00111110110101001101101100110001";
    constant ap_const_lv32_3EB504F3 : STD_LOGIC_VECTOR (31 downto 0) := "00111110101101010000010011110011";
    constant ap_const_lv32_BE43EF15 : STD_LOGIC_VECTOR (31 downto 0) := "10111110010000111110111100010101";
    constant ap_const_lv32_BDC7C5C2 : STD_LOGIC_VECTOR (31 downto 0) := "10111101110001111100010111000010";
    constant ap_const_lv32_BEEC835F : STD_LOGIC_VECTOR (31 downto 0) := "10111110111011001000001101011111";
    constant ap_const_lv32_BE8E39DA : STD_LOGIC_VECTOR (31 downto 0) := "10111110100011100011100111011010";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_22 : BOOLEAN;
    signal indvar_flatten_reg_1412 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_0_i_i_i_i_reg_1423 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_cached_1_1_1_reg_1434 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_2_1_reg_1446 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_3_1_reg_1458 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_0_1_reg_1470 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_4_1_reg_1482 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_5_1_reg_1494 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_7_1_reg_1506 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_6_1_reg_1518 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_7_1_reg_1530 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_6_1_reg_1542 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_0_1_reg_1554 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_1_1_reg_1566 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_5_1_reg_1578 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_2_1_reg_1590 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_3_1_reg_1602 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_4_1_reg_1614 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_4_1_reg_1626 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_5_1_reg_1638 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_3_1_reg_1650 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_6_1_reg_1662 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_7_1_reg_1674 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_2_1_reg_1686 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_0_1_reg_1698 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_1_1_reg_1710 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_1_1_reg_1722 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_2_1_reg_1734 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_3_1_reg_1746 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_0_1_reg_1758 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_4_1_reg_1770 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_5_1_reg_1782 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_1_1_reg_1794 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_2_1_reg_1806 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_0_1_reg_1818 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_3_1_reg_1830 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_4_1_reg_1842 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_7_1_reg_1854 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_5_1_reg_1866 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_6_1_reg_1878 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_6_1_reg_1890 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_7_1_reg_1902 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_0_1_reg_1914 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_5_1_reg_1926 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_1_1_reg_1938 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_2_1_reg_1950 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_4_1_reg_1962 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_3_1_reg_1974 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_4_1_reg_1986 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_3_1_reg_1998 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_5_1_reg_2010 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_6_1_reg_2022 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_2_1_reg_2034 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_7_1_reg_2046 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_0_1_reg_2058 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_1_1_reg_2070 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_1_1_reg_2082 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_2_1_reg_2094 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_0_1_reg_2106 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_3_1_reg_2118 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_4_1_reg_2130 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_7_1_reg_2142 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_5_1_reg_2154 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_6_1_reg_2166 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_6_1_reg_2178 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_7_1_reg_2190 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_0_i_i_i_i_reg_2202 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond_flatten_fu_14950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_15388 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_677 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_sig_bdd_685 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal indvar_flatten_next_fu_14956_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_0_i_i_i_i_mid2_fu_14982_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_fu_14998_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_bdd_833 : BOOLEAN;
    signal B_cached_1_1_2_phi_fu_2217_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_2_2_phi_fu_2416_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_3_2_phi_fu_2615_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_0_2_phi_fu_2814_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_4_2_phi_fu_3013_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_5_2_phi_fu_3212_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_7_2_phi_fu_3411_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_6_2_phi_fu_3610_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_1_7_2_phi_fu_3809_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_6_2_phi_fu_4008_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_0_2_phi_fu_4207_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_1_2_phi_fu_4406_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_5_2_phi_fu_4605_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_2_2_phi_fu_4804_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_3_2_phi_fu_5003_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_4_2_phi_fu_5202_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_4_2_phi_fu_5401_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_5_2_phi_fu_5600_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_3_2_phi_fu_5799_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_6_2_phi_fu_5998_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_2_7_2_phi_fu_6197_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_2_2_phi_fu_6396_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_0_2_phi_fu_6595_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_1_2_phi_fu_6794_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_1_2_phi_fu_6993_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_2_2_phi_fu_7192_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_3_2_phi_fu_7391_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_0_0_2_phi_fu_7590_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_4_2_phi_fu_7789_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_5_2_phi_fu_7988_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_1_2_phi_fu_8187_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_2_2_phi_fu_8386_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_0_2_phi_fu_8585_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_3_2_phi_fu_8784_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_4_2_phi_fu_8983_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_7_2_phi_fu_9182_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_5_2_phi_fu_9381_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_6_2_phi_fu_9580_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_6_2_phi_fu_9779_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_5_7_2_phi_fu_9978_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_0_2_phi_fu_10177_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_5_2_phi_fu_10376_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_1_2_phi_fu_10575_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_2_2_phi_fu_10774_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_4_2_phi_fu_10973_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_3_2_phi_fu_11172_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_4_2_phi_fu_11371_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_3_2_phi_fu_11570_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_5_2_phi_fu_11769_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_6_2_phi_fu_11968_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_2_2_phi_fu_12167_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_6_7_2_phi_fu_12366_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_0_2_phi_fu_12565_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_1_2_phi_fu_12764_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_1_2_phi_fu_12963_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_2_2_phi_fu_13162_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_4_0_2_phi_fu_13361_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_3_2_phi_fu_13560_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_4_2_phi_fu_13759_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_7_2_phi_fu_13958_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_5_2_phi_fu_14157_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_6_2_phi_fu_14356_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_3_6_2_phi_fu_14555_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_cached_7_7_2_phi_fu_14754_p128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_1_1_2_reg_2213pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_14990_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_20_fu_14994_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_B_cached_1_2_2_reg_2412pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_1_3_2_reg_2611pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_1_0_2_reg_2810pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_1_4_2_reg_3009pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_1_5_2_reg_3208pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_0_7_2_reg_3407pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_1_6_2_reg_3606pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_1_7_2_reg_3805pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_0_6_2_reg_4004pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_2_0_2_reg_4203pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_2_1_2_reg_4402pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_0_5_2_reg_4601pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_2_2_2_reg_4800pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_2_3_2_reg_4999pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_0_4_2_reg_5198pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_2_4_2_reg_5397pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_2_5_2_reg_5596pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_0_3_2_reg_5795pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_2_6_2_reg_5994pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_2_7_2_reg_6193pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_0_2_2_reg_6392pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_3_0_2_reg_6591pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_3_1_2_reg_6790pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_0_1_2_reg_6989pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_3_2_2_reg_7188pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_3_3_2_reg_7387pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_0_0_2_reg_7586pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_3_4_2_reg_7785pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_3_5_2_reg_7984pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_5_1_2_reg_8183pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_5_2_2_reg_8382pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_5_0_2_reg_8581pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_5_3_2_reg_8780pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_5_4_2_reg_8979pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_4_7_2_reg_9178pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_5_5_2_reg_9377pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_5_6_2_reg_9576pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_4_6_2_reg_9775pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_5_7_2_reg_9974pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_6_0_2_reg_10173pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_4_5_2_reg_10372pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_6_1_2_reg_10571pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_6_2_2_reg_10770pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_4_4_2_reg_10969pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_6_3_2_reg_11168pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_6_4_2_reg_11367pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_4_3_2_reg_11566pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_6_5_2_reg_11765pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_6_6_2_reg_11964pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_4_2_2_reg_12163pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_6_7_2_reg_12362pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_7_0_2_reg_12561pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_4_1_2_reg_12760pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_7_1_2_reg_12959pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_7_2_2_reg_13158pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_4_0_2_reg_13357pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_7_3_2_reg_13556pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_7_4_2_reg_13755pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_3_7_2_reg_13954pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_7_5_2_reg_14153pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_7_6_2_reg_14352pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_3_6_2_reg_14551pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_B_cached_7_7_2_reg_14750pp0_it1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond3_i_i_i_i4_fu_14962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i2_fu_14976_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_0_i_i_i_i_mid2_fu_14968_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_5712 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);


begin




    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_2)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((ap_sig_bdd_685 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and not((exitcond_flatten_fu_14950_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((ap_sig_bdd_685 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- i_0_i_i_i_i_reg_1423 assign process. --
    i_0_i_i_i_i_reg_1423_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_685 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
                i_0_i_i_i_i_reg_1423 <= i_0_i_i_i_i_mid2_fu_14982_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
                i_0_i_i_i_i_reg_1423 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    -- indvar_flatten_reg_1412 assign process. --
    indvar_flatten_reg_1412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_sig_bdd_685 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and (exitcond_flatten_fu_14950_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_1412 <= indvar_flatten_next_fu_14956_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
                indvar_flatten_reg_1412 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    -- j_0_i_i_i_i_reg_2202 assign process. --
    j_0_i_i_i_i_reg_2202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_685 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
                j_0_i_i_i_i_reg_2202 <= j_fu_14998_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
                j_0_i_i_i_i_reg_2202 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_685 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                B_cached_0_0_1_reg_1758 <= B_cached_0_0_2_phi_fu_7590_p128;
                B_cached_0_1_1_reg_1722 <= B_cached_0_1_2_phi_fu_6993_p128;
                B_cached_0_2_1_reg_1686 <= B_cached_0_2_2_phi_fu_6396_p128;
                B_cached_0_3_1_reg_1650 <= B_cached_0_3_2_phi_fu_5799_p128;
                B_cached_0_4_1_reg_1614 <= B_cached_0_4_2_phi_fu_5202_p128;
                B_cached_0_5_1_reg_1578 <= B_cached_0_5_2_phi_fu_4605_p128;
                B_cached_0_6_1_reg_1542 <= B_cached_0_6_2_phi_fu_4008_p128;
                B_cached_0_7_1_reg_1506 <= B_cached_0_7_2_phi_fu_3411_p128;
                B_cached_1_0_1_reg_1470 <= B_cached_1_0_2_phi_fu_2814_p128;
                B_cached_1_1_1_reg_1434 <= B_cached_1_1_2_phi_fu_2217_p128;
                B_cached_1_2_1_reg_1446 <= B_cached_1_2_2_phi_fu_2416_p128;
                B_cached_1_3_1_reg_1458 <= B_cached_1_3_2_phi_fu_2615_p128;
                B_cached_1_4_1_reg_1482 <= B_cached_1_4_2_phi_fu_3013_p128;
                B_cached_1_5_1_reg_1494 <= B_cached_1_5_2_phi_fu_3212_p128;
                B_cached_1_6_1_reg_1518 <= B_cached_1_6_2_phi_fu_3610_p128;
                B_cached_1_7_1_reg_1530 <= B_cached_1_7_2_phi_fu_3809_p128;
                B_cached_2_0_1_reg_1554 <= B_cached_2_0_2_phi_fu_4207_p128;
                B_cached_2_1_1_reg_1566 <= B_cached_2_1_2_phi_fu_4406_p128;
                B_cached_2_2_1_reg_1590 <= B_cached_2_2_2_phi_fu_4804_p128;
                B_cached_2_3_1_reg_1602 <= B_cached_2_3_2_phi_fu_5003_p128;
                B_cached_2_4_1_reg_1626 <= B_cached_2_4_2_phi_fu_5401_p128;
                B_cached_2_5_1_reg_1638 <= B_cached_2_5_2_phi_fu_5600_p128;
                B_cached_2_6_1_reg_1662 <= B_cached_2_6_2_phi_fu_5998_p128;
                B_cached_2_7_1_reg_1674 <= B_cached_2_7_2_phi_fu_6197_p128;
                B_cached_3_0_1_reg_1698 <= B_cached_3_0_2_phi_fu_6595_p128;
                B_cached_3_1_1_reg_1710 <= B_cached_3_1_2_phi_fu_6794_p128;
                B_cached_3_2_1_reg_1734 <= B_cached_3_2_2_phi_fu_7192_p128;
                B_cached_3_3_1_reg_1746 <= B_cached_3_3_2_phi_fu_7391_p128;
                B_cached_3_4_1_reg_1770 <= B_cached_3_4_2_phi_fu_7789_p128;
                B_cached_3_5_1_reg_1782 <= B_cached_3_5_2_phi_fu_7988_p128;
                B_cached_3_6_1_reg_2178 <= B_cached_3_6_2_phi_fu_14555_p128;
                B_cached_3_7_1_reg_2142 <= B_cached_3_7_2_phi_fu_13958_p128;
                B_cached_4_0_1_reg_2106 <= B_cached_4_0_2_phi_fu_13361_p128;
                B_cached_4_1_1_reg_2070 <= B_cached_4_1_2_phi_fu_12764_p128;
                B_cached_4_2_1_reg_2034 <= B_cached_4_2_2_phi_fu_12167_p128;
                B_cached_4_3_1_reg_1998 <= B_cached_4_3_2_phi_fu_11570_p128;
                B_cached_4_4_1_reg_1962 <= B_cached_4_4_2_phi_fu_10973_p128;
                B_cached_4_5_1_reg_1926 <= B_cached_4_5_2_phi_fu_10376_p128;
                B_cached_4_6_1_reg_1890 <= B_cached_4_6_2_phi_fu_9779_p128;
                B_cached_4_7_1_reg_1854 <= B_cached_4_7_2_phi_fu_9182_p128;
                B_cached_5_0_1_reg_1818 <= B_cached_5_0_2_phi_fu_8585_p128;
                B_cached_5_1_1_reg_1794 <= B_cached_5_1_2_phi_fu_8187_p128;
                B_cached_5_2_1_reg_1806 <= B_cached_5_2_2_phi_fu_8386_p128;
                B_cached_5_3_1_reg_1830 <= B_cached_5_3_2_phi_fu_8784_p128;
                B_cached_5_4_1_reg_1842 <= B_cached_5_4_2_phi_fu_8983_p128;
                B_cached_5_5_1_reg_1866 <= B_cached_5_5_2_phi_fu_9381_p128;
                B_cached_5_6_1_reg_1878 <= B_cached_5_6_2_phi_fu_9580_p128;
                B_cached_5_7_1_reg_1902 <= B_cached_5_7_2_phi_fu_9978_p128;
                B_cached_6_0_1_reg_1914 <= B_cached_6_0_2_phi_fu_10177_p128;
                B_cached_6_1_1_reg_1938 <= B_cached_6_1_2_phi_fu_10575_p128;
                B_cached_6_2_1_reg_1950 <= B_cached_6_2_2_phi_fu_10774_p128;
                B_cached_6_3_1_reg_1974 <= B_cached_6_3_2_phi_fu_11172_p128;
                B_cached_6_4_1_reg_1986 <= B_cached_6_4_2_phi_fu_11371_p128;
                B_cached_6_5_1_reg_2010 <= B_cached_6_5_2_phi_fu_11769_p128;
                B_cached_6_6_1_reg_2022 <= B_cached_6_6_2_phi_fu_11968_p128;
                B_cached_6_7_1_reg_2046 <= B_cached_6_7_2_phi_fu_12366_p128;
                B_cached_7_0_1_reg_2058 <= B_cached_7_0_2_phi_fu_12565_p128;
                B_cached_7_1_1_reg_2082 <= B_cached_7_1_2_phi_fu_12963_p128;
                B_cached_7_2_1_reg_2094 <= B_cached_7_2_2_phi_fu_13162_p128;
                B_cached_7_3_1_reg_2118 <= B_cached_7_3_2_phi_fu_13560_p128;
                B_cached_7_4_1_reg_2130 <= B_cached_7_4_2_phi_fu_13759_p128;
                B_cached_7_5_1_reg_2154 <= B_cached_7_5_2_phi_fu_14157_p128;
                B_cached_7_6_1_reg_2166 <= B_cached_7_6_2_phi_fu_14356_p128;
                B_cached_7_7_1_reg_2190 <= B_cached_7_7_2_phi_fu_14754_p128;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((ap_sig_bdd_685 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                exitcond_flatten_reg_15388 <= exitcond_flatten_fu_14950_p2;
            end if;
        end if;
    end process;

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0, ap_sig_bdd_685, ap_reg_ppiten_pp0_it1, ap_sig_bdd_833)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_bdd_833)) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_pp0_stg0_fsm_1 => 
                if (not(((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_685 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it0))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_685 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it0)))) then
                    ap_NS_fsm <= ap_ST_st4_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                end if;
            when ap_ST_st4_fsm_2 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    A_0_0_out_din <= ap_const_lv32_3EB504F3;

    -- A_0_0_out_write assign process. --
    A_0_0_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_0_0_out_write <= ap_const_logic_1;
        else 
            A_0_0_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_0_1_out_din <= p_read234;

    -- A_0_1_out_write assign process. --
    A_0_1_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_0_1_out_write <= ap_const_logic_1;
        else 
            A_0_1_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_0_2_out_din <= p_read252;

    -- A_0_2_out_write assign process. --
    A_0_2_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_0_2_out_write <= ap_const_logic_1;
        else 
            A_0_2_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_0_3_out_din <= p_read248;

    -- A_0_3_out_write assign process. --
    A_0_3_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_0_3_out_write <= ap_const_logic_1;
        else 
            A_0_3_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_0_4_out_din <= ap_const_lv32_3EB504F3;

    -- A_0_4_out_write assign process. --
    A_0_4_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_0_4_out_write <= ap_const_logic_1;
        else 
            A_0_4_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_0_5_out_din <= p_read199;

    -- A_0_5_out_write assign process. --
    A_0_5_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_0_5_out_write <= ap_const_logic_1;
        else 
            A_0_5_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_0_6_out_din <= p_read218;

    -- A_0_6_out_write assign process. --
    A_0_6_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_0_6_out_write <= ap_const_logic_1;
        else 
            A_0_6_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_0_7_out_din <= p_read232;

    -- A_0_7_out_write assign process. --
    A_0_7_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_0_7_out_write <= ap_const_logic_1;
        else 
            A_0_7_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_1_0_out_din <= p_read223;

    -- A_1_0_out_write assign process. --
    A_1_0_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_1_0_out_write <= ap_const_logic_1;
        else 
            A_1_0_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_1_1_out_din <= ap_const_lv32_3ED4DB31;

    -- A_1_1_out_write assign process. --
    A_1_1_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_1_1_out_write <= ap_const_logic_1;
        else 
            A_1_1_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_1_2_out_din <= p_read228;

    -- A_1_2_out_write assign process. --
    A_1_2_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_1_2_out_write <= ap_const_logic_1;
        else 
            A_1_2_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_1_3_out_din <= p_read226;

    -- A_1_3_out_write assign process. --
    A_1_3_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_1_3_out_write <= ap_const_logic_1;
        else 
            A_1_3_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_1_4_out_din <= p_read236;

    -- A_1_4_out_write assign process. --
    A_1_4_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_1_4_out_write <= ap_const_logic_1;
        else 
            A_1_4_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_1_5_out_din <= p_read253;

    -- A_1_5_out_write assign process. --
    A_1_5_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_1_5_out_write <= ap_const_logic_1;
        else 
            A_1_5_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_1_6_out_din <= p_read193;

    -- A_1_6_out_write assign process. --
    A_1_6_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_1_6_out_write <= ap_const_logic_1;
        else 
            A_1_6_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_1_7_out_din <= p_read205;

    -- A_1_7_out_write assign process. --
    A_1_7_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_1_7_out_write <= ap_const_logic_1;
        else 
            A_1_7_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_2_0_out_din <= p_read243;

    -- A_2_0_out_write assign process. --
    A_2_0_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_2_0_out_write <= ap_const_logic_1;
        else 
            A_2_0_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_2_1_out_din <= p_read249;

    -- A_2_1_out_write assign process. --
    A_2_1_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_2_1_out_write <= ap_const_logic_1;
        else 
            A_2_1_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_2_2_out_din <= ap_const_lv32_BE43EF15;

    -- A_2_2_out_write assign process. --
    A_2_2_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_2_2_out_write <= ap_const_logic_1;
        else 
            A_2_2_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_2_3_out_din <= p_read201;

    -- A_2_3_out_write assign process. --
    A_2_3_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_2_3_out_write <= ap_const_logic_1;
        else 
            A_2_3_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_2_4_out_din <= p_read213;

    -- A_2_4_out_write assign process. --
    A_2_4_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_2_4_out_write <= ap_const_logic_1;
        else 
            A_2_4_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_2_5_out_din <= p_read217;

    -- A_2_5_out_write assign process. --
    A_2_5_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_2_5_out_write <= ap_const_logic_1;
        else 
            A_2_5_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_2_6_out_din <= p_read238;

    -- A_2_6_out_write assign process. --
    A_2_6_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_2_6_out_write <= ap_const_logic_1;
        else 
            A_2_6_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_2_7_out_din <= p_read202;

    -- A_2_7_out_write assign process. --
    A_2_7_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_2_7_out_write <= ap_const_logic_1;
        else 
            A_2_7_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_3_0_out_din <= p_read197;

    -- A_3_0_out_write assign process. --
    A_3_0_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_3_0_out_write <= ap_const_logic_1;
        else 
            A_3_0_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_3_1_out_din <= p_read206;

    -- A_3_1_out_write assign process. --
    A_3_1_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_3_1_out_write <= ap_const_logic_1;
        else 
            A_3_1_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_3_2_out_din <= p_read251;

    -- A_3_2_out_write assign process. --
    A_3_2_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_3_2_out_write <= ap_const_logic_1;
        else 
            A_3_2_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_3_3_out_din <= ap_const_lv32_BE8E39DA;

    -- A_3_3_out_write assign process. --
    A_3_3_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_3_3_out_write <= ap_const_logic_1;
        else 
            A_3_3_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_3_4_out_din <= p_read191;

    -- A_3_4_out_write assign process. --
    A_3_4_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_3_4_out_write <= ap_const_logic_1;
        else 
            A_3_4_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_3_5_out_din <= p_read225;

    -- A_3_5_out_write assign process. --
    A_3_5_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_3_5_out_write <= ap_const_logic_1;
        else 
            A_3_5_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_3_6_out_din <= p_read196;

    -- A_3_6_out_write assign process. --
    A_3_6_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_3_6_out_write <= ap_const_logic_1;
        else 
            A_3_6_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_3_7_out_din <= p_read195;

    -- A_3_7_out_write assign process. --
    A_3_7_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_3_7_out_write <= ap_const_logic_1;
        else 
            A_3_7_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_4_0_out_din <= ap_const_lv32_3EB504F3;

    -- A_4_0_out_write assign process. --
    A_4_0_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_4_0_out_write <= ap_const_logic_1;
        else 
            A_4_0_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_4_1_out_din <= p_read240;

    -- A_4_1_out_write assign process. --
    A_4_1_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_4_1_out_write <= ap_const_logic_1;
        else 
            A_4_1_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_4_2_out_din <= p_read224;

    -- A_4_2_out_write assign process. --
    A_4_2_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_4_2_out_write <= ap_const_logic_1;
        else 
            A_4_2_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_4_3_out_din <= p_read245;

    -- A_4_3_out_write assign process. --
    A_4_3_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_4_3_out_write <= ap_const_logic_1;
        else 
            A_4_3_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_4_4_out_din <= ap_const_lv32_3EB504F3;

    -- A_4_4_out_write assign process. --
    A_4_4_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_4_4_out_write <= ap_const_logic_1;
        else 
            A_4_4_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_4_5_out_din <= p_read204;

    -- A_4_5_out_write assign process. --
    A_4_5_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_4_5_out_write <= ap_const_logic_1;
        else 
            A_4_5_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_4_6_out_din <= p_read214;

    -- A_4_6_out_write assign process. --
    A_4_6_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_4_6_out_write <= ap_const_logic_1;
        else 
            A_4_6_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_4_7_out_din <= p_read246;

    -- A_4_7_out_write assign process. --
    A_4_7_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_4_7_out_write <= ap_const_logic_1;
        else 
            A_4_7_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_5_0_out_din <= p_read207;

    -- A_5_0_out_write assign process. --
    A_5_0_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_5_0_out_write <= ap_const_logic_1;
        else 
            A_5_0_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_5_1_out_din <= p_read244;

    -- A_5_1_out_write assign process. --
    A_5_1_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_5_1_out_write <= ap_const_logic_1;
        else 
            A_5_1_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_5_2_out_din <= p_read203;

    -- A_5_2_out_write assign process. --
    A_5_2_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_5_2_out_write <= ap_const_logic_1;
        else 
            A_5_2_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_5_3_out_din <= p_read216;

    -- A_5_3_out_write assign process. --
    A_5_3_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_5_3_out_write <= ap_const_logic_1;
        else 
            A_5_3_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_5_4_out_din <= p_read239;

    -- A_5_4_out_write assign process. --
    A_5_4_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_5_4_out_write <= ap_const_logic_1;
        else 
            A_5_4_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_5_5_out_din <= ap_const_lv32_BDC7C5C2;

    -- A_5_5_out_write assign process. --
    A_5_5_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_5_5_out_write <= ap_const_logic_1;
        else 
            A_5_5_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_5_6_out_din <= p_read235;

    -- A_5_6_out_write assign process. --
    A_5_6_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_5_6_out_write <= ap_const_logic_1;
        else 
            A_5_6_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_5_7_out_din <= p_read231;

    -- A_5_7_out_write assign process. --
    A_5_7_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_5_7_out_write <= ap_const_logic_1;
        else 
            A_5_7_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_6_0_out_din <= p_read200;

    -- A_6_0_out_write assign process. --
    A_6_0_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_6_0_out_write <= ap_const_logic_1;
        else 
            A_6_0_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_6_1_out_din <= p_read227;

    -- A_6_1_out_write assign process. --
    A_6_1_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_6_1_out_write <= ap_const_logic_1;
        else 
            A_6_1_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_6_2_out_din <= p_read192;

    -- A_6_2_out_write assign process. --
    A_6_2_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_6_2_out_write <= ap_const_logic_1;
        else 
            A_6_2_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_6_3_out_din <= p_read198;

    -- A_6_3_out_write assign process. --
    A_6_3_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_6_3_out_write <= ap_const_logic_1;
        else 
            A_6_3_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_6_4_out_din <= p_read212;

    -- A_6_4_out_write assign process. --
    A_6_4_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_6_4_out_write <= ap_const_logic_1;
        else 
            A_6_4_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_6_5_out_din <= p_read250;

    -- A_6_5_out_write assign process. --
    A_6_5_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_6_5_out_write <= ap_const_logic_1;
        else 
            A_6_5_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_6_6_out_din <= ap_const_lv32_BEEC835F;

    -- A_6_6_out_write assign process. --
    A_6_6_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_6_6_out_write <= ap_const_logic_1;
        else 
            A_6_6_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_6_7_out_din <= p_read210;

    -- A_6_7_out_write assign process. --
    A_6_7_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_6_7_out_write <= ap_const_logic_1;
        else 
            A_6_7_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_7_0_out_din <= p_read211;

    -- A_7_0_out_write assign process. --
    A_7_0_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_7_0_out_write <= ap_const_logic_1;
        else 
            A_7_0_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_7_1_out_din <= p_read237;

    -- A_7_1_out_write assign process. --
    A_7_1_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_7_1_out_write <= ap_const_logic_1;
        else 
            A_7_1_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_7_2_out_din <= p_read247;

    -- A_7_2_out_write assign process. --
    A_7_2_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_7_2_out_write <= ap_const_logic_1;
        else 
            A_7_2_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_7_3_out_din <= p_read208;

    -- A_7_3_out_write assign process. --
    A_7_3_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_7_3_out_write <= ap_const_logic_1;
        else 
            A_7_3_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_7_4_out_din <= p_read241;

    -- A_7_4_out_write assign process. --
    A_7_4_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_7_4_out_write <= ap_const_logic_1;
        else 
            A_7_4_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_7_5_out_din <= p_read219;

    -- A_7_5_out_write assign process. --
    A_7_5_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_7_5_out_write <= ap_const_logic_1;
        else 
            A_7_5_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_7_6_out_din <= p_read209;

    -- A_7_6_out_write assign process. --
    A_7_6_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_7_6_out_write <= ap_const_logic_1;
        else 
            A_7_6_out_write <= ap_const_logic_0;
        end if; 
    end process;

    A_7_7_out_din <= ap_const_lv32_BDC7C5C2;

    -- A_7_7_out_write assign process. --
    A_7_7_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_bdd_833)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_833))) then 
            A_7_7_out_write <= ap_const_logic_1;
        else 
            A_7_7_out_write <= ap_const_logic_0;
        end if; 
    end process;


    -- B_cached_0_0_2_phi_fu_7590_p128 assign process. --
    B_cached_0_0_2_phi_fu_7590_p128_assign_proc : process(B_dout, B_cached_0_0_1_reg_1758, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_0_0_2_reg_7586pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1))) then 
            B_cached_0_0_2_phi_fu_7590_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_0_0_2_phi_fu_7590_p128 <= B_cached_0_0_1_reg_1758;
        else 
            B_cached_0_0_2_phi_fu_7590_p128 <= ap_reg_phiprechg_B_cached_0_0_2_reg_7586pp0_it1;
        end if; 
    end process;


    -- B_cached_0_1_2_phi_fu_6993_p128 assign process. --
    B_cached_0_1_2_phi_fu_6993_p128_assign_proc : process(B_dout, B_cached_0_1_1_reg_1722, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_0_1_2_reg_6989pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1))) then 
            B_cached_0_1_2_phi_fu_6993_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_0_1_2_phi_fu_6993_p128 <= B_cached_0_1_1_reg_1722;
        else 
            B_cached_0_1_2_phi_fu_6993_p128 <= ap_reg_phiprechg_B_cached_0_1_2_reg_6989pp0_it1;
        end if; 
    end process;


    -- B_cached_0_2_2_phi_fu_6396_p128 assign process. --
    B_cached_0_2_2_phi_fu_6396_p128_assign_proc : process(B_dout, B_cached_0_2_1_reg_1686, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_0_2_2_reg_6392pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2))) then 
            B_cached_0_2_2_phi_fu_6396_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_0_2_2_phi_fu_6396_p128 <= B_cached_0_2_1_reg_1686;
        else 
            B_cached_0_2_2_phi_fu_6396_p128 <= ap_reg_phiprechg_B_cached_0_2_2_reg_6392pp0_it1;
        end if; 
    end process;


    -- B_cached_0_3_2_phi_fu_5799_p128 assign process. --
    B_cached_0_3_2_phi_fu_5799_p128_assign_proc : process(B_dout, B_cached_0_3_1_reg_1650, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_0_3_2_reg_5795pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3))) then 
            B_cached_0_3_2_phi_fu_5799_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_0_3_2_phi_fu_5799_p128 <= B_cached_0_3_1_reg_1650;
        else 
            B_cached_0_3_2_phi_fu_5799_p128 <= ap_reg_phiprechg_B_cached_0_3_2_reg_5795pp0_it1;
        end if; 
    end process;


    -- B_cached_0_4_2_phi_fu_5202_p128 assign process. --
    B_cached_0_4_2_phi_fu_5202_p128_assign_proc : process(B_dout, B_cached_0_4_1_reg_1614, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_0_4_2_reg_5198pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4))) then 
            B_cached_0_4_2_phi_fu_5202_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_0_4_2_phi_fu_5202_p128 <= B_cached_0_4_1_reg_1614;
        else 
            B_cached_0_4_2_phi_fu_5202_p128 <= ap_reg_phiprechg_B_cached_0_4_2_reg_5198pp0_it1;
        end if; 
    end process;


    -- B_cached_0_5_2_phi_fu_4605_p128 assign process. --
    B_cached_0_5_2_phi_fu_4605_p128_assign_proc : process(B_dout, B_cached_0_5_1_reg_1578, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_0_5_2_reg_4601pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5))) then 
            B_cached_0_5_2_phi_fu_4605_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_0_5_2_phi_fu_4605_p128 <= B_cached_0_5_1_reg_1578;
        else 
            B_cached_0_5_2_phi_fu_4605_p128 <= ap_reg_phiprechg_B_cached_0_5_2_reg_4601pp0_it1;
        end if; 
    end process;


    -- B_cached_0_6_2_phi_fu_4008_p128 assign process. --
    B_cached_0_6_2_phi_fu_4008_p128_assign_proc : process(B_dout, B_cached_0_6_1_reg_1542, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_0_6_2_reg_4004pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6))) then 
            B_cached_0_6_2_phi_fu_4008_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_0_6_2_phi_fu_4008_p128 <= B_cached_0_6_1_reg_1542;
        else 
            B_cached_0_6_2_phi_fu_4008_p128 <= ap_reg_phiprechg_B_cached_0_6_2_reg_4004pp0_it1;
        end if; 
    end process;


    -- B_cached_0_7_2_phi_fu_3411_p128 assign process. --
    B_cached_0_7_2_phi_fu_3411_p128_assign_proc : process(B_dout, B_cached_0_7_1_reg_1506, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_0_7_2_reg_3407pp0_it1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_0_7_2_phi_fu_3411_p128 <= B_cached_0_7_1_reg_1506;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)))) then 
            B_cached_0_7_2_phi_fu_3411_p128 <= B_dout;
        else 
            B_cached_0_7_2_phi_fu_3411_p128 <= ap_reg_phiprechg_B_cached_0_7_2_reg_3407pp0_it1;
        end if; 
    end process;


    -- B_cached_1_0_2_phi_fu_2814_p128 assign process. --
    B_cached_1_0_2_phi_fu_2814_p128_assign_proc : process(B_dout, B_cached_1_0_1_reg_1470, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_1_0_2_reg_2810pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1))) then 
            B_cached_1_0_2_phi_fu_2814_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_1_0_2_phi_fu_2814_p128 <= B_cached_1_0_1_reg_1470;
        else 
            B_cached_1_0_2_phi_fu_2814_p128 <= ap_reg_phiprechg_B_cached_1_0_2_reg_2810pp0_it1;
        end if; 
    end process;


    -- B_cached_1_1_2_phi_fu_2217_p128 assign process. --
    B_cached_1_1_2_phi_fu_2217_p128_assign_proc : process(B_dout, B_cached_1_1_1_reg_1434, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_phiprechg_B_cached_1_1_2_reg_2213pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1))) then 
            B_cached_1_1_2_phi_fu_2217_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_1_1_2_phi_fu_2217_p128 <= B_cached_1_1_1_reg_1434;
        else 
            B_cached_1_1_2_phi_fu_2217_p128 <= ap_reg_phiprechg_B_cached_1_1_2_reg_2213pp0_it1;
        end if; 
    end process;


    -- B_cached_1_2_2_phi_fu_2416_p128 assign process. --
    B_cached_1_2_2_phi_fu_2416_p128_assign_proc : process(B_dout, B_cached_1_2_1_reg_1446, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_1_2_2_reg_2412pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1))) then 
            B_cached_1_2_2_phi_fu_2416_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_1_2_2_phi_fu_2416_p128 <= B_cached_1_2_1_reg_1446;
        else 
            B_cached_1_2_2_phi_fu_2416_p128 <= ap_reg_phiprechg_B_cached_1_2_2_reg_2412pp0_it1;
        end if; 
    end process;


    -- B_cached_1_3_2_phi_fu_2615_p128 assign process. --
    B_cached_1_3_2_phi_fu_2615_p128_assign_proc : process(B_dout, B_cached_1_3_1_reg_1458, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_1_3_2_reg_2611pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1))) then 
            B_cached_1_3_2_phi_fu_2615_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_1_3_2_phi_fu_2615_p128 <= B_cached_1_3_1_reg_1458;
        else 
            B_cached_1_3_2_phi_fu_2615_p128 <= ap_reg_phiprechg_B_cached_1_3_2_reg_2611pp0_it1;
        end if; 
    end process;


    -- B_cached_1_4_2_phi_fu_3013_p128 assign process. --
    B_cached_1_4_2_phi_fu_3013_p128_assign_proc : process(B_dout, B_cached_1_4_1_reg_1482, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_1_4_2_reg_3009pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1))) then 
            B_cached_1_4_2_phi_fu_3013_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_1_4_2_phi_fu_3013_p128 <= B_cached_1_4_1_reg_1482;
        else 
            B_cached_1_4_2_phi_fu_3013_p128 <= ap_reg_phiprechg_B_cached_1_4_2_reg_3009pp0_it1;
        end if; 
    end process;


    -- B_cached_1_5_2_phi_fu_3212_p128 assign process. --
    B_cached_1_5_2_phi_fu_3212_p128_assign_proc : process(B_dout, B_cached_1_5_1_reg_1494, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_1_5_2_reg_3208pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1))) then 
            B_cached_1_5_2_phi_fu_3212_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_1_5_2_phi_fu_3212_p128 <= B_cached_1_5_1_reg_1494;
        else 
            B_cached_1_5_2_phi_fu_3212_p128 <= ap_reg_phiprechg_B_cached_1_5_2_reg_3208pp0_it1;
        end if; 
    end process;


    -- B_cached_1_6_2_phi_fu_3610_p128 assign process. --
    B_cached_1_6_2_phi_fu_3610_p128_assign_proc : process(B_dout, B_cached_1_6_1_reg_1518, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_1_6_2_reg_3606pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1))) then 
            B_cached_1_6_2_phi_fu_3610_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_1_6_2_phi_fu_3610_p128 <= B_cached_1_6_1_reg_1518;
        else 
            B_cached_1_6_2_phi_fu_3610_p128 <= ap_reg_phiprechg_B_cached_1_6_2_reg_3606pp0_it1;
        end if; 
    end process;


    -- B_cached_1_7_2_phi_fu_3809_p128 assign process. --
    B_cached_1_7_2_phi_fu_3809_p128_assign_proc : process(B_dout, B_cached_1_7_1_reg_1530, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_1_7_2_reg_3805pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1))) then 
            B_cached_1_7_2_phi_fu_3809_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_1_7_2_phi_fu_3809_p128 <= B_cached_1_7_1_reg_1530;
        else 
            B_cached_1_7_2_phi_fu_3809_p128 <= ap_reg_phiprechg_B_cached_1_7_2_reg_3805pp0_it1;
        end if; 
    end process;


    -- B_cached_2_0_2_phi_fu_4207_p128 assign process. --
    B_cached_2_0_2_phi_fu_4207_p128_assign_proc : process(B_dout, B_cached_2_0_1_reg_1554, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_2_0_2_reg_4203pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2))) then 
            B_cached_2_0_2_phi_fu_4207_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_2_0_2_phi_fu_4207_p128 <= B_cached_2_0_1_reg_1554;
        else 
            B_cached_2_0_2_phi_fu_4207_p128 <= ap_reg_phiprechg_B_cached_2_0_2_reg_4203pp0_it1;
        end if; 
    end process;


    -- B_cached_2_1_2_phi_fu_4406_p128 assign process. --
    B_cached_2_1_2_phi_fu_4406_p128_assign_proc : process(B_dout, B_cached_2_1_1_reg_1566, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_2_1_2_reg_4402pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2))) then 
            B_cached_2_1_2_phi_fu_4406_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_2_1_2_phi_fu_4406_p128 <= B_cached_2_1_1_reg_1566;
        else 
            B_cached_2_1_2_phi_fu_4406_p128 <= ap_reg_phiprechg_B_cached_2_1_2_reg_4402pp0_it1;
        end if; 
    end process;


    -- B_cached_2_2_2_phi_fu_4804_p128 assign process. --
    B_cached_2_2_2_phi_fu_4804_p128_assign_proc : process(B_dout, B_cached_2_2_1_reg_1590, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_2_2_2_reg_4800pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2))) then 
            B_cached_2_2_2_phi_fu_4804_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_2_2_2_phi_fu_4804_p128 <= B_cached_2_2_1_reg_1590;
        else 
            B_cached_2_2_2_phi_fu_4804_p128 <= ap_reg_phiprechg_B_cached_2_2_2_reg_4800pp0_it1;
        end if; 
    end process;


    -- B_cached_2_3_2_phi_fu_5003_p128 assign process. --
    B_cached_2_3_2_phi_fu_5003_p128_assign_proc : process(B_dout, B_cached_2_3_1_reg_1602, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_2_3_2_reg_4999pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2))) then 
            B_cached_2_3_2_phi_fu_5003_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_2_3_2_phi_fu_5003_p128 <= B_cached_2_3_1_reg_1602;
        else 
            B_cached_2_3_2_phi_fu_5003_p128 <= ap_reg_phiprechg_B_cached_2_3_2_reg_4999pp0_it1;
        end if; 
    end process;


    -- B_cached_2_4_2_phi_fu_5401_p128 assign process. --
    B_cached_2_4_2_phi_fu_5401_p128_assign_proc : process(B_dout, B_cached_2_4_1_reg_1626, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_2_4_2_reg_5397pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2))) then 
            B_cached_2_4_2_phi_fu_5401_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_2_4_2_phi_fu_5401_p128 <= B_cached_2_4_1_reg_1626;
        else 
            B_cached_2_4_2_phi_fu_5401_p128 <= ap_reg_phiprechg_B_cached_2_4_2_reg_5397pp0_it1;
        end if; 
    end process;


    -- B_cached_2_5_2_phi_fu_5600_p128 assign process. --
    B_cached_2_5_2_phi_fu_5600_p128_assign_proc : process(B_dout, B_cached_2_5_1_reg_1638, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_2_5_2_reg_5596pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2))) then 
            B_cached_2_5_2_phi_fu_5600_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_2_5_2_phi_fu_5600_p128 <= B_cached_2_5_1_reg_1638;
        else 
            B_cached_2_5_2_phi_fu_5600_p128 <= ap_reg_phiprechg_B_cached_2_5_2_reg_5596pp0_it1;
        end if; 
    end process;


    -- B_cached_2_6_2_phi_fu_5998_p128 assign process. --
    B_cached_2_6_2_phi_fu_5998_p128_assign_proc : process(B_dout, B_cached_2_6_1_reg_1662, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_2_6_2_reg_5994pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2))) then 
            B_cached_2_6_2_phi_fu_5998_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_2_6_2_phi_fu_5998_p128 <= B_cached_2_6_1_reg_1662;
        else 
            B_cached_2_6_2_phi_fu_5998_p128 <= ap_reg_phiprechg_B_cached_2_6_2_reg_5994pp0_it1;
        end if; 
    end process;


    -- B_cached_2_7_2_phi_fu_6197_p128 assign process. --
    B_cached_2_7_2_phi_fu_6197_p128_assign_proc : process(B_dout, B_cached_2_7_1_reg_1674, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_2_7_2_reg_6193pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2))) then 
            B_cached_2_7_2_phi_fu_6197_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_2_7_2_phi_fu_6197_p128 <= B_cached_2_7_1_reg_1674;
        else 
            B_cached_2_7_2_phi_fu_6197_p128 <= ap_reg_phiprechg_B_cached_2_7_2_reg_6193pp0_it1;
        end if; 
    end process;


    -- B_cached_3_0_2_phi_fu_6595_p128 assign process. --
    B_cached_3_0_2_phi_fu_6595_p128_assign_proc : process(B_dout, B_cached_3_0_1_reg_1698, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_3_0_2_reg_6591pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3))) then 
            B_cached_3_0_2_phi_fu_6595_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_3_0_2_phi_fu_6595_p128 <= B_cached_3_0_1_reg_1698;
        else 
            B_cached_3_0_2_phi_fu_6595_p128 <= ap_reg_phiprechg_B_cached_3_0_2_reg_6591pp0_it1;
        end if; 
    end process;


    -- B_cached_3_1_2_phi_fu_6794_p128 assign process. --
    B_cached_3_1_2_phi_fu_6794_p128_assign_proc : process(B_dout, B_cached_3_1_1_reg_1710, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_3_1_2_reg_6790pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3))) then 
            B_cached_3_1_2_phi_fu_6794_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_3_1_2_phi_fu_6794_p128 <= B_cached_3_1_1_reg_1710;
        else 
            B_cached_3_1_2_phi_fu_6794_p128 <= ap_reg_phiprechg_B_cached_3_1_2_reg_6790pp0_it1;
        end if; 
    end process;


    -- B_cached_3_2_2_phi_fu_7192_p128 assign process. --
    B_cached_3_2_2_phi_fu_7192_p128_assign_proc : process(B_dout, B_cached_3_2_1_reg_1734, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_3_2_2_reg_7188pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3))) then 
            B_cached_3_2_2_phi_fu_7192_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_3_2_2_phi_fu_7192_p128 <= B_cached_3_2_1_reg_1734;
        else 
            B_cached_3_2_2_phi_fu_7192_p128 <= ap_reg_phiprechg_B_cached_3_2_2_reg_7188pp0_it1;
        end if; 
    end process;


    -- B_cached_3_3_2_phi_fu_7391_p128 assign process. --
    B_cached_3_3_2_phi_fu_7391_p128_assign_proc : process(B_dout, B_cached_3_3_1_reg_1746, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_3_3_2_reg_7387pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3))) then 
            B_cached_3_3_2_phi_fu_7391_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_3_3_2_phi_fu_7391_p128 <= B_cached_3_3_1_reg_1746;
        else 
            B_cached_3_3_2_phi_fu_7391_p128 <= ap_reg_phiprechg_B_cached_3_3_2_reg_7387pp0_it1;
        end if; 
    end process;


    -- B_cached_3_4_2_phi_fu_7789_p128 assign process. --
    B_cached_3_4_2_phi_fu_7789_p128_assign_proc : process(B_dout, B_cached_3_4_1_reg_1770, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_3_4_2_reg_7785pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3))) then 
            B_cached_3_4_2_phi_fu_7789_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_3_4_2_phi_fu_7789_p128 <= B_cached_3_4_1_reg_1770;
        else 
            B_cached_3_4_2_phi_fu_7789_p128 <= ap_reg_phiprechg_B_cached_3_4_2_reg_7785pp0_it1;
        end if; 
    end process;


    -- B_cached_3_5_2_phi_fu_7988_p128 assign process. --
    B_cached_3_5_2_phi_fu_7988_p128_assign_proc : process(B_dout, B_cached_3_5_1_reg_1782, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_3_5_2_reg_7984pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3))) then 
            B_cached_3_5_2_phi_fu_7988_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_3_5_2_phi_fu_7988_p128 <= B_cached_3_5_1_reg_1782;
        else 
            B_cached_3_5_2_phi_fu_7988_p128 <= ap_reg_phiprechg_B_cached_3_5_2_reg_7984pp0_it1;
        end if; 
    end process;


    -- B_cached_3_6_2_phi_fu_14555_p128 assign process. --
    B_cached_3_6_2_phi_fu_14555_p128_assign_proc : process(B_dout, B_cached_3_6_1_reg_2178, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_3_6_2_reg_14551pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3))) then 
            B_cached_3_6_2_phi_fu_14555_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_3_6_2_phi_fu_14555_p128 <= B_cached_3_6_1_reg_2178;
        else 
            B_cached_3_6_2_phi_fu_14555_p128 <= ap_reg_phiprechg_B_cached_3_6_2_reg_14551pp0_it1;
        end if; 
    end process;


    -- B_cached_3_7_2_phi_fu_13958_p128 assign process. --
    B_cached_3_7_2_phi_fu_13958_p128_assign_proc : process(B_dout, B_cached_3_7_1_reg_2142, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_3_7_2_reg_13954pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3))) then 
            B_cached_3_7_2_phi_fu_13958_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_3_7_2_phi_fu_13958_p128 <= B_cached_3_7_1_reg_2142;
        else 
            B_cached_3_7_2_phi_fu_13958_p128 <= ap_reg_phiprechg_B_cached_3_7_2_reg_13954pp0_it1;
        end if; 
    end process;


    -- B_cached_4_0_2_phi_fu_13361_p128 assign process. --
    B_cached_4_0_2_phi_fu_13361_p128_assign_proc : process(B_dout, B_cached_4_0_1_reg_2106, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_4_0_2_reg_13357pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4))) then 
            B_cached_4_0_2_phi_fu_13361_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_4_0_2_phi_fu_13361_p128 <= B_cached_4_0_1_reg_2106;
        else 
            B_cached_4_0_2_phi_fu_13361_p128 <= ap_reg_phiprechg_B_cached_4_0_2_reg_13357pp0_it1;
        end if; 
    end process;


    -- B_cached_4_1_2_phi_fu_12764_p128 assign process. --
    B_cached_4_1_2_phi_fu_12764_p128_assign_proc : process(B_dout, B_cached_4_1_1_reg_2070, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_4_1_2_reg_12760pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4))) then 
            B_cached_4_1_2_phi_fu_12764_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_4_1_2_phi_fu_12764_p128 <= B_cached_4_1_1_reg_2070;
        else 
            B_cached_4_1_2_phi_fu_12764_p128 <= ap_reg_phiprechg_B_cached_4_1_2_reg_12760pp0_it1;
        end if; 
    end process;


    -- B_cached_4_2_2_phi_fu_12167_p128 assign process. --
    B_cached_4_2_2_phi_fu_12167_p128_assign_proc : process(B_dout, B_cached_4_2_1_reg_2034, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_4_2_2_reg_12163pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4))) then 
            B_cached_4_2_2_phi_fu_12167_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_4_2_2_phi_fu_12167_p128 <= B_cached_4_2_1_reg_2034;
        else 
            B_cached_4_2_2_phi_fu_12167_p128 <= ap_reg_phiprechg_B_cached_4_2_2_reg_12163pp0_it1;
        end if; 
    end process;


    -- B_cached_4_3_2_phi_fu_11570_p128 assign process. --
    B_cached_4_3_2_phi_fu_11570_p128_assign_proc : process(B_dout, B_cached_4_3_1_reg_1998, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_4_3_2_reg_11566pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4))) then 
            B_cached_4_3_2_phi_fu_11570_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_4_3_2_phi_fu_11570_p128 <= B_cached_4_3_1_reg_1998;
        else 
            B_cached_4_3_2_phi_fu_11570_p128 <= ap_reg_phiprechg_B_cached_4_3_2_reg_11566pp0_it1;
        end if; 
    end process;


    -- B_cached_4_4_2_phi_fu_10973_p128 assign process. --
    B_cached_4_4_2_phi_fu_10973_p128_assign_proc : process(B_dout, B_cached_4_4_1_reg_1962, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_4_4_2_reg_10969pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4))) then 
            B_cached_4_4_2_phi_fu_10973_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_4_4_2_phi_fu_10973_p128 <= B_cached_4_4_1_reg_1962;
        else 
            B_cached_4_4_2_phi_fu_10973_p128 <= ap_reg_phiprechg_B_cached_4_4_2_reg_10969pp0_it1;
        end if; 
    end process;


    -- B_cached_4_5_2_phi_fu_10376_p128 assign process. --
    B_cached_4_5_2_phi_fu_10376_p128_assign_proc : process(B_dout, B_cached_4_5_1_reg_1926, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_4_5_2_reg_10372pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4))) then 
            B_cached_4_5_2_phi_fu_10376_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_4_5_2_phi_fu_10376_p128 <= B_cached_4_5_1_reg_1926;
        else 
            B_cached_4_5_2_phi_fu_10376_p128 <= ap_reg_phiprechg_B_cached_4_5_2_reg_10372pp0_it1;
        end if; 
    end process;


    -- B_cached_4_6_2_phi_fu_9779_p128 assign process. --
    B_cached_4_6_2_phi_fu_9779_p128_assign_proc : process(B_dout, B_cached_4_6_1_reg_1890, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_4_6_2_reg_9775pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4))) then 
            B_cached_4_6_2_phi_fu_9779_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_4_6_2_phi_fu_9779_p128 <= B_cached_4_6_1_reg_1890;
        else 
            B_cached_4_6_2_phi_fu_9779_p128 <= ap_reg_phiprechg_B_cached_4_6_2_reg_9775pp0_it1;
        end if; 
    end process;


    -- B_cached_4_7_2_phi_fu_9182_p128 assign process. --
    B_cached_4_7_2_phi_fu_9182_p128_assign_proc : process(B_dout, B_cached_4_7_1_reg_1854, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_4_7_2_reg_9178pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4))) then 
            B_cached_4_7_2_phi_fu_9182_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_4_7_2_phi_fu_9182_p128 <= B_cached_4_7_1_reg_1854;
        else 
            B_cached_4_7_2_phi_fu_9182_p128 <= ap_reg_phiprechg_B_cached_4_7_2_reg_9178pp0_it1;
        end if; 
    end process;


    -- B_cached_5_0_2_phi_fu_8585_p128 assign process. --
    B_cached_5_0_2_phi_fu_8585_p128_assign_proc : process(B_dout, B_cached_5_0_1_reg_1818, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_5_0_2_reg_8581pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5))) then 
            B_cached_5_0_2_phi_fu_8585_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_5_0_2_phi_fu_8585_p128 <= B_cached_5_0_1_reg_1818;
        else 
            B_cached_5_0_2_phi_fu_8585_p128 <= ap_reg_phiprechg_B_cached_5_0_2_reg_8581pp0_it1;
        end if; 
    end process;


    -- B_cached_5_1_2_phi_fu_8187_p128 assign process. --
    B_cached_5_1_2_phi_fu_8187_p128_assign_proc : process(B_dout, B_cached_5_1_1_reg_1794, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_5_1_2_reg_8183pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5))) then 
            B_cached_5_1_2_phi_fu_8187_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_5_1_2_phi_fu_8187_p128 <= B_cached_5_1_1_reg_1794;
        else 
            B_cached_5_1_2_phi_fu_8187_p128 <= ap_reg_phiprechg_B_cached_5_1_2_reg_8183pp0_it1;
        end if; 
    end process;


    -- B_cached_5_2_2_phi_fu_8386_p128 assign process. --
    B_cached_5_2_2_phi_fu_8386_p128_assign_proc : process(B_dout, B_cached_5_2_1_reg_1806, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_5_2_2_reg_8382pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5))) then 
            B_cached_5_2_2_phi_fu_8386_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_5_2_2_phi_fu_8386_p128 <= B_cached_5_2_1_reg_1806;
        else 
            B_cached_5_2_2_phi_fu_8386_p128 <= ap_reg_phiprechg_B_cached_5_2_2_reg_8382pp0_it1;
        end if; 
    end process;


    -- B_cached_5_3_2_phi_fu_8784_p128 assign process. --
    B_cached_5_3_2_phi_fu_8784_p128_assign_proc : process(B_dout, B_cached_5_3_1_reg_1830, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_5_3_2_reg_8780pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5))) then 
            B_cached_5_3_2_phi_fu_8784_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_5_3_2_phi_fu_8784_p128 <= B_cached_5_3_1_reg_1830;
        else 
            B_cached_5_3_2_phi_fu_8784_p128 <= ap_reg_phiprechg_B_cached_5_3_2_reg_8780pp0_it1;
        end if; 
    end process;


    -- B_cached_5_4_2_phi_fu_8983_p128 assign process. --
    B_cached_5_4_2_phi_fu_8983_p128_assign_proc : process(B_dout, B_cached_5_4_1_reg_1842, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_5_4_2_reg_8979pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5))) then 
            B_cached_5_4_2_phi_fu_8983_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_5_4_2_phi_fu_8983_p128 <= B_cached_5_4_1_reg_1842;
        else 
            B_cached_5_4_2_phi_fu_8983_p128 <= ap_reg_phiprechg_B_cached_5_4_2_reg_8979pp0_it1;
        end if; 
    end process;


    -- B_cached_5_5_2_phi_fu_9381_p128 assign process. --
    B_cached_5_5_2_phi_fu_9381_p128_assign_proc : process(B_dout, B_cached_5_5_1_reg_1866, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_5_5_2_reg_9377pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5))) then 
            B_cached_5_5_2_phi_fu_9381_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_5_5_2_phi_fu_9381_p128 <= B_cached_5_5_1_reg_1866;
        else 
            B_cached_5_5_2_phi_fu_9381_p128 <= ap_reg_phiprechg_B_cached_5_5_2_reg_9377pp0_it1;
        end if; 
    end process;


    -- B_cached_5_6_2_phi_fu_9580_p128 assign process. --
    B_cached_5_6_2_phi_fu_9580_p128_assign_proc : process(B_dout, B_cached_5_6_1_reg_1878, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_5_6_2_reg_9576pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5))) then 
            B_cached_5_6_2_phi_fu_9580_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_5_6_2_phi_fu_9580_p128 <= B_cached_5_6_1_reg_1878;
        else 
            B_cached_5_6_2_phi_fu_9580_p128 <= ap_reg_phiprechg_B_cached_5_6_2_reg_9576pp0_it1;
        end if; 
    end process;


    -- B_cached_5_7_2_phi_fu_9978_p128 assign process. --
    B_cached_5_7_2_phi_fu_9978_p128_assign_proc : process(B_dout, B_cached_5_7_1_reg_1902, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_5_7_2_reg_9974pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5))) then 
            B_cached_5_7_2_phi_fu_9978_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_5_7_2_phi_fu_9978_p128 <= B_cached_5_7_1_reg_1902;
        else 
            B_cached_5_7_2_phi_fu_9978_p128 <= ap_reg_phiprechg_B_cached_5_7_2_reg_9974pp0_it1;
        end if; 
    end process;


    -- B_cached_6_0_2_phi_fu_10177_p128 assign process. --
    B_cached_6_0_2_phi_fu_10177_p128_assign_proc : process(B_dout, B_cached_6_0_1_reg_1914, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_6_0_2_reg_10173pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6))) then 
            B_cached_6_0_2_phi_fu_10177_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_6_0_2_phi_fu_10177_p128 <= B_cached_6_0_1_reg_1914;
        else 
            B_cached_6_0_2_phi_fu_10177_p128 <= ap_reg_phiprechg_B_cached_6_0_2_reg_10173pp0_it1;
        end if; 
    end process;


    -- B_cached_6_1_2_phi_fu_10575_p128 assign process. --
    B_cached_6_1_2_phi_fu_10575_p128_assign_proc : process(B_dout, B_cached_6_1_1_reg_1938, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_6_1_2_reg_10571pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6))) then 
            B_cached_6_1_2_phi_fu_10575_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_6_1_2_phi_fu_10575_p128 <= B_cached_6_1_1_reg_1938;
        else 
            B_cached_6_1_2_phi_fu_10575_p128 <= ap_reg_phiprechg_B_cached_6_1_2_reg_10571pp0_it1;
        end if; 
    end process;


    -- B_cached_6_2_2_phi_fu_10774_p128 assign process. --
    B_cached_6_2_2_phi_fu_10774_p128_assign_proc : process(B_dout, B_cached_6_2_1_reg_1950, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_6_2_2_reg_10770pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6))) then 
            B_cached_6_2_2_phi_fu_10774_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_6_2_2_phi_fu_10774_p128 <= B_cached_6_2_1_reg_1950;
        else 
            B_cached_6_2_2_phi_fu_10774_p128 <= ap_reg_phiprechg_B_cached_6_2_2_reg_10770pp0_it1;
        end if; 
    end process;


    -- B_cached_6_3_2_phi_fu_11172_p128 assign process. --
    B_cached_6_3_2_phi_fu_11172_p128_assign_proc : process(B_dout, B_cached_6_3_1_reg_1974, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_6_3_2_reg_11168pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6))) then 
            B_cached_6_3_2_phi_fu_11172_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_6_3_2_phi_fu_11172_p128 <= B_cached_6_3_1_reg_1974;
        else 
            B_cached_6_3_2_phi_fu_11172_p128 <= ap_reg_phiprechg_B_cached_6_3_2_reg_11168pp0_it1;
        end if; 
    end process;


    -- B_cached_6_4_2_phi_fu_11371_p128 assign process. --
    B_cached_6_4_2_phi_fu_11371_p128_assign_proc : process(B_dout, B_cached_6_4_1_reg_1986, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_6_4_2_reg_11367pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6))) then 
            B_cached_6_4_2_phi_fu_11371_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_6_4_2_phi_fu_11371_p128 <= B_cached_6_4_1_reg_1986;
        else 
            B_cached_6_4_2_phi_fu_11371_p128 <= ap_reg_phiprechg_B_cached_6_4_2_reg_11367pp0_it1;
        end if; 
    end process;


    -- B_cached_6_5_2_phi_fu_11769_p128 assign process. --
    B_cached_6_5_2_phi_fu_11769_p128_assign_proc : process(B_dout, B_cached_6_5_1_reg_2010, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_6_5_2_reg_11765pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6))) then 
            B_cached_6_5_2_phi_fu_11769_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_6_5_2_phi_fu_11769_p128 <= B_cached_6_5_1_reg_2010;
        else 
            B_cached_6_5_2_phi_fu_11769_p128 <= ap_reg_phiprechg_B_cached_6_5_2_reg_11765pp0_it1;
        end if; 
    end process;


    -- B_cached_6_6_2_phi_fu_11968_p128 assign process. --
    B_cached_6_6_2_phi_fu_11968_p128_assign_proc : process(B_dout, B_cached_6_6_1_reg_2022, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_6_6_2_reg_11964pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6))) then 
            B_cached_6_6_2_phi_fu_11968_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_6_6_2_phi_fu_11968_p128 <= B_cached_6_6_1_reg_2022;
        else 
            B_cached_6_6_2_phi_fu_11968_p128 <= ap_reg_phiprechg_B_cached_6_6_2_reg_11964pp0_it1;
        end if; 
    end process;


    -- B_cached_6_7_2_phi_fu_12366_p128 assign process. --
    B_cached_6_7_2_phi_fu_12366_p128_assign_proc : process(B_dout, B_cached_6_7_1_reg_2046, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_6_7_2_reg_12362pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6))) then 
            B_cached_6_7_2_phi_fu_12366_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_6_7_2_phi_fu_12366_p128 <= B_cached_6_7_1_reg_2046;
        else 
            B_cached_6_7_2_phi_fu_12366_p128 <= ap_reg_phiprechg_B_cached_6_7_2_reg_12362pp0_it1;
        end if; 
    end process;


    -- B_cached_7_0_2_phi_fu_12565_p128 assign process. --
    B_cached_7_0_2_phi_fu_12565_p128_assign_proc : process(B_dout, B_cached_7_0_1_reg_2058, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_7_0_2_reg_12561pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0)))) then 
            B_cached_7_0_2_phi_fu_12565_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_7_0_2_phi_fu_12565_p128 <= B_cached_7_0_1_reg_2058;
        else 
            B_cached_7_0_2_phi_fu_12565_p128 <= ap_reg_phiprechg_B_cached_7_0_2_reg_12561pp0_it1;
        end if; 
    end process;


    -- B_cached_7_1_2_phi_fu_12963_p128 assign process. --
    B_cached_7_1_2_phi_fu_12963_p128_assign_proc : process(B_dout, B_cached_7_1_1_reg_2082, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_7_1_2_reg_12959pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0)))) then 
            B_cached_7_1_2_phi_fu_12963_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_7_1_2_phi_fu_12963_p128 <= B_cached_7_1_1_reg_2082;
        else 
            B_cached_7_1_2_phi_fu_12963_p128 <= ap_reg_phiprechg_B_cached_7_1_2_reg_12959pp0_it1;
        end if; 
    end process;


    -- B_cached_7_2_2_phi_fu_13162_p128 assign process. --
    B_cached_7_2_2_phi_fu_13162_p128_assign_proc : process(B_dout, B_cached_7_2_1_reg_2094, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_7_2_2_reg_13158pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0)))) then 
            B_cached_7_2_2_phi_fu_13162_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_7_2_2_phi_fu_13162_p128 <= B_cached_7_2_1_reg_2094;
        else 
            B_cached_7_2_2_phi_fu_13162_p128 <= ap_reg_phiprechg_B_cached_7_2_2_reg_13158pp0_it1;
        end if; 
    end process;


    -- B_cached_7_3_2_phi_fu_13560_p128 assign process. --
    B_cached_7_3_2_phi_fu_13560_p128_assign_proc : process(B_dout, B_cached_7_3_1_reg_2118, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_7_3_2_reg_13556pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0)))) then 
            B_cached_7_3_2_phi_fu_13560_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_7_3_2_phi_fu_13560_p128 <= B_cached_7_3_1_reg_2118;
        else 
            B_cached_7_3_2_phi_fu_13560_p128 <= ap_reg_phiprechg_B_cached_7_3_2_reg_13556pp0_it1;
        end if; 
    end process;


    -- B_cached_7_4_2_phi_fu_13759_p128 assign process. --
    B_cached_7_4_2_phi_fu_13759_p128_assign_proc : process(B_dout, B_cached_7_4_1_reg_2130, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_7_4_2_reg_13755pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0)))) then 
            B_cached_7_4_2_phi_fu_13759_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_7_4_2_phi_fu_13759_p128 <= B_cached_7_4_1_reg_2130;
        else 
            B_cached_7_4_2_phi_fu_13759_p128 <= ap_reg_phiprechg_B_cached_7_4_2_reg_13755pp0_it1;
        end if; 
    end process;


    -- B_cached_7_5_2_phi_fu_14157_p128 assign process. --
    B_cached_7_5_2_phi_fu_14157_p128_assign_proc : process(B_dout, B_cached_7_5_1_reg_2154, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_7_5_2_reg_14153pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0)))) then 
            B_cached_7_5_2_phi_fu_14157_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_7_5_2_phi_fu_14157_p128 <= B_cached_7_5_1_reg_2154;
        else 
            B_cached_7_5_2_phi_fu_14157_p128 <= ap_reg_phiprechg_B_cached_7_5_2_reg_14153pp0_it1;
        end if; 
    end process;


    -- B_cached_7_6_2_phi_fu_14356_p128 assign process. --
    B_cached_7_6_2_phi_fu_14356_p128_assign_proc : process(B_dout, B_cached_7_6_1_reg_2166, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_7_6_2_reg_14352pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0)))) then 
            B_cached_7_6_2_phi_fu_14356_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_7_6_2_phi_fu_14356_p128 <= B_cached_7_6_1_reg_2166;
        else 
            B_cached_7_6_2_phi_fu_14356_p128 <= ap_reg_phiprechg_B_cached_7_6_2_reg_14352pp0_it1;
        end if; 
    end process;


    -- B_cached_7_7_2_phi_fu_14754_p128 assign process. --
    B_cached_7_7_2_phi_fu_14754_p128_assign_proc : process(B_dout, B_cached_7_7_1_reg_2190, exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, tmp_fu_14990_p1, tmp_20_fu_14994_p1, ap_reg_phiprechg_B_cached_7_7_2_reg_14750pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0)))) then 
            B_cached_7_7_2_phi_fu_14754_p128 <= B_dout;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((tmp_20_fu_14994_p1 = ap_const_lv3_6)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_5)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_4)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_3)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_2)) and not((tmp_20_fu_14994_p1 = ap_const_lv3_1)) and not((ap_const_lv3_0 = tmp_20_fu_14994_p1)) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (tmp_20_fu_14994_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_fu_14990_p1 = ap_const_lv3_0) and (ap_const_lv3_0 = tmp_20_fu_14994_p1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and (tmp_fu_14990_p1 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_6) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_5) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_4) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_3) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_2) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_20_fu_14994_p1 = ap_const_lv3_1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv3_0 = tmp_20_fu_14994_p1) and not((tmp_fu_14990_p1 = ap_const_lv3_6)) and not((tmp_fu_14990_p1 = ap_const_lv3_5)) and not((tmp_fu_14990_p1 = ap_const_lv3_4)) and not((tmp_fu_14990_p1 = ap_const_lv3_3)) and not((tmp_fu_14990_p1 = ap_const_lv3_2)) and not((tmp_fu_14990_p1 = ap_const_lv3_1)) and not((tmp_fu_14990_p1 = ap_const_lv3_0))))) then 
            B_cached_7_7_2_phi_fu_14754_p128 <= B_cached_7_7_1_reg_2190;
        else 
            B_cached_7_7_2_phi_fu_14754_p128 <= ap_reg_phiprechg_B_cached_7_7_2_reg_14750pp0_it1;
        end if; 
    end process;


    -- B_read assign process. --
    B_read_assign_proc : process(exitcond_flatten_reg_15388, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_685, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten_reg_15388 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_sig_bdd_685 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
            B_read <= ap_const_logic_1;
        else 
            B_read <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st4_fsm_2)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_sig_cseq_ST_st4_fsm_2)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_2)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_B_cached_0_0_2_reg_7586pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_0_1_2_reg_6989pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_0_2_2_reg_6392pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_0_3_2_reg_5795pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_0_4_2_reg_5198pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_0_5_2_reg_4601pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_0_6_2_reg_4004pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_0_7_2_reg_3407pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_1_0_2_reg_2810pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_1_1_2_reg_2213pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_1_2_2_reg_2412pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_1_3_2_reg_2611pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_1_4_2_reg_3009pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_1_5_2_reg_3208pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_1_6_2_reg_3606pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_1_7_2_reg_3805pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_2_0_2_reg_4203pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_2_1_2_reg_4402pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_2_2_2_reg_4800pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_2_3_2_reg_4999pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_2_4_2_reg_5397pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_2_5_2_reg_5596pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_2_6_2_reg_5994pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_2_7_2_reg_6193pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_3_0_2_reg_6591pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_3_1_2_reg_6790pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_3_2_2_reg_7188pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_3_3_2_reg_7387pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_3_4_2_reg_7785pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_3_5_2_reg_7984pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_3_6_2_reg_14551pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_3_7_2_reg_13954pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_4_0_2_reg_13357pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_4_1_2_reg_12760pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_4_2_2_reg_12163pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_4_3_2_reg_11566pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_4_4_2_reg_10969pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_4_5_2_reg_10372pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_4_6_2_reg_9775pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_4_7_2_reg_9178pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_5_0_2_reg_8581pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_5_1_2_reg_8183pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_5_2_2_reg_8382pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_5_3_2_reg_8780pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_5_4_2_reg_8979pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_5_5_2_reg_9377pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_5_6_2_reg_9576pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_5_7_2_reg_9974pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_6_0_2_reg_10173pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_6_1_2_reg_10571pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_6_2_2_reg_10770pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_6_3_2_reg_11168pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_6_4_2_reg_11367pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_6_5_2_reg_11765pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_6_6_2_reg_11964pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_6_7_2_reg_12362pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_7_0_2_reg_12561pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_7_1_2_reg_12959pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_7_2_2_reg_13158pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_7_3_2_reg_13556pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_7_4_2_reg_13755pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_7_5_2_reg_14153pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_7_6_2_reg_14352pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_B_cached_7_7_2_reg_14750pp0_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_return_0 <= B_cached_0_0_1_reg_1758;
    ap_return_1 <= B_cached_0_1_1_reg_1722;
    ap_return_10 <= B_cached_1_2_1_reg_1446;
    ap_return_11 <= B_cached_1_3_1_reg_1458;
    ap_return_12 <= B_cached_1_4_1_reg_1482;
    ap_return_13 <= B_cached_1_5_1_reg_1494;
    ap_return_14 <= B_cached_1_6_1_reg_1518;
    ap_return_15 <= B_cached_1_7_1_reg_1530;
    ap_return_16 <= B_cached_2_0_1_reg_1554;
    ap_return_17 <= B_cached_2_1_1_reg_1566;
    ap_return_18 <= B_cached_2_2_1_reg_1590;
    ap_return_19 <= B_cached_2_3_1_reg_1602;
    ap_return_2 <= B_cached_0_2_1_reg_1686;
    ap_return_20 <= B_cached_2_4_1_reg_1626;
    ap_return_21 <= B_cached_2_5_1_reg_1638;
    ap_return_22 <= B_cached_2_6_1_reg_1662;
    ap_return_23 <= B_cached_2_7_1_reg_1674;
    ap_return_24 <= B_cached_3_0_1_reg_1698;
    ap_return_25 <= B_cached_3_1_1_reg_1710;
    ap_return_26 <= B_cached_3_2_1_reg_1734;
    ap_return_27 <= B_cached_3_3_1_reg_1746;
    ap_return_28 <= B_cached_3_4_1_reg_1770;
    ap_return_29 <= B_cached_3_5_1_reg_1782;
    ap_return_3 <= B_cached_0_3_1_reg_1650;
    ap_return_30 <= B_cached_3_6_1_reg_2178;
    ap_return_31 <= B_cached_3_7_1_reg_2142;
    ap_return_32 <= B_cached_4_0_1_reg_2106;
    ap_return_33 <= B_cached_4_1_1_reg_2070;
    ap_return_34 <= B_cached_4_2_1_reg_2034;
    ap_return_35 <= B_cached_4_3_1_reg_1998;
    ap_return_36 <= B_cached_4_4_1_reg_1962;
    ap_return_37 <= B_cached_4_5_1_reg_1926;
    ap_return_38 <= B_cached_4_6_1_reg_1890;
    ap_return_39 <= B_cached_4_7_1_reg_1854;
    ap_return_4 <= B_cached_0_4_1_reg_1614;
    ap_return_40 <= B_cached_5_0_1_reg_1818;
    ap_return_41 <= B_cached_5_1_1_reg_1794;
    ap_return_42 <= B_cached_5_2_1_reg_1806;
    ap_return_43 <= B_cached_5_3_1_reg_1830;
    ap_return_44 <= B_cached_5_4_1_reg_1842;
    ap_return_45 <= B_cached_5_5_1_reg_1866;
    ap_return_46 <= B_cached_5_6_1_reg_1878;
    ap_return_47 <= B_cached_5_7_1_reg_1902;
    ap_return_48 <= B_cached_6_0_1_reg_1914;
    ap_return_49 <= B_cached_6_1_1_reg_1938;
    ap_return_5 <= B_cached_0_5_1_reg_1578;
    ap_return_50 <= B_cached_6_2_1_reg_1950;
    ap_return_51 <= B_cached_6_3_1_reg_1974;
    ap_return_52 <= B_cached_6_4_1_reg_1986;
    ap_return_53 <= B_cached_6_5_1_reg_2010;
    ap_return_54 <= B_cached_6_6_1_reg_2022;
    ap_return_55 <= B_cached_6_7_1_reg_2046;
    ap_return_56 <= B_cached_7_0_1_reg_2058;
    ap_return_57 <= B_cached_7_1_1_reg_2082;
    ap_return_58 <= B_cached_7_2_1_reg_2094;
    ap_return_59 <= B_cached_7_3_1_reg_2118;
    ap_return_6 <= B_cached_0_6_1_reg_1542;
    ap_return_60 <= B_cached_7_4_1_reg_2130;
    ap_return_61 <= B_cached_7_5_1_reg_2154;
    ap_return_62 <= B_cached_7_6_1_reg_2166;
    ap_return_63 <= B_cached_7_7_1_reg_2190;
    ap_return_7 <= B_cached_0_7_1_reg_1506;
    ap_return_8 <= B_cached_1_0_1_reg_1470;
    ap_return_9 <= B_cached_1_1_1_reg_1434;

    -- ap_sig_bdd_22 assign process. --
    ap_sig_bdd_22_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_22 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_5712 assign process. --
    ap_sig_bdd_5712_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_5712 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_677 assign process. --
    ap_sig_bdd_677_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_677 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_bdd_685 assign process. --
    ap_sig_bdd_685_assign_proc : process(B_empty_n, exitcond_flatten_reg_15388)
    begin
                ap_sig_bdd_685 <= ((B_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_15388 = ap_const_lv1_0));
    end process;


    -- ap_sig_bdd_833 assign process. --
    ap_sig_bdd_833_assign_proc : process(ap_start, ap_done_reg, A_1_1_out_full_n, A_3_4_out_full_n, A_6_2_out_full_n, A_1_6_out_full_n, A_4_4_out_full_n, A_3_7_out_full_n, A_3_6_out_full_n, A_3_0_out_full_n, A_6_3_out_full_n, A_0_5_out_full_n, A_6_0_out_full_n, A_2_3_out_full_n, A_2_7_out_full_n, A_5_2_out_full_n, A_4_5_out_full_n, A_1_7_out_full_n, A_3_1_out_full_n, A_5_0_out_full_n, A_7_3_out_full_n, A_7_6_out_full_n, A_6_7_out_full_n, A_7_0_out_full_n, A_6_4_out_full_n, A_2_4_out_full_n, A_4_6_out_full_n, A_2_2_out_full_n, A_5_3_out_full_n, A_2_5_out_full_n, A_0_6_out_full_n, A_7_5_out_full_n, A_0_4_out_full_n, A_0_0_out_full_n, A_7_7_out_full_n, A_1_0_out_full_n, A_4_2_out_full_n, A_3_5_out_full_n, A_1_3_out_full_n, A_6_1_out_full_n, A_1_2_out_full_n, A_5_5_out_full_n, A_6_6_out_full_n, A_5_7_out_full_n, A_0_7_out_full_n, A_3_3_out_full_n, A_0_1_out_full_n, A_5_6_out_full_n, A_1_4_out_full_n, A_7_1_out_full_n, A_2_6_out_full_n, A_5_4_out_full_n, A_4_1_out_full_n, A_7_4_out_full_n, A_4_0_out_full_n, A_2_0_out_full_n, A_5_1_out_full_n, A_4_3_out_full_n, A_4_7_out_full_n, A_7_2_out_full_n, A_0_3_out_full_n, A_2_1_out_full_n, A_6_5_out_full_n, A_3_2_out_full_n, A_0_2_out_full_n, A_1_5_out_full_n)
    begin
                ap_sig_bdd_833 <= ((A_1_1_out_full_n = ap_const_logic_0) or (A_3_4_out_full_n = ap_const_logic_0) or (A_6_2_out_full_n = ap_const_logic_0) or (A_1_6_out_full_n = ap_const_logic_0) or (A_4_4_out_full_n = ap_const_logic_0) or (A_3_7_out_full_n = ap_const_logic_0) or (A_3_6_out_full_n = ap_const_logic_0) or (A_3_0_out_full_n = ap_const_logic_0) or (A_6_3_out_full_n = ap_const_logic_0) or (A_0_5_out_full_n = ap_const_logic_0) or (A_6_0_out_full_n = ap_const_logic_0) or (A_2_3_out_full_n = ap_const_logic_0) or (A_2_7_out_full_n = ap_const_logic_0) or (A_5_2_out_full_n = ap_const_logic_0) or (A_4_5_out_full_n = ap_const_logic_0) or (A_1_7_out_full_n = ap_const_logic_0) or (A_3_1_out_full_n = ap_const_logic_0) or (A_5_0_out_full_n = ap_const_logic_0) or (A_7_3_out_full_n = ap_const_logic_0) or (A_7_6_out_full_n = ap_const_logic_0) or (A_6_7_out_full_n = ap_const_logic_0) or (A_7_0_out_full_n = ap_const_logic_0) or (A_6_4_out_full_n = ap_const_logic_0) or (A_2_4_out_full_n = ap_const_logic_0) or (A_4_6_out_full_n = ap_const_logic_0) or (A_2_2_out_full_n = ap_const_logic_0) or (A_5_3_out_full_n = ap_const_logic_0) or (A_2_5_out_full_n = ap_const_logic_0) or (A_0_6_out_full_n = ap_const_logic_0) or (A_7_5_out_full_n = ap_const_logic_0) or (A_0_4_out_full_n = ap_const_logic_0) or (A_0_0_out_full_n = ap_const_logic_0) or (A_7_7_out_full_n = ap_const_logic_0) or (A_1_0_out_full_n = ap_const_logic_0) or (A_4_2_out_full_n = ap_const_logic_0) or (A_3_5_out_full_n = ap_const_logic_0) or (A_1_3_out_full_n = ap_const_logic_0) or (A_6_1_out_full_n = ap_const_logic_0) or (A_1_2_out_full_n = ap_const_logic_0) or (A_5_5_out_full_n = ap_const_logic_0) or (A_6_6_out_full_n = ap_const_logic_0) or (A_5_7_out_full_n = ap_const_logic_0) or (A_0_7_out_full_n = ap_const_logic_0) or (A_3_3_out_full_n = ap_const_logic_0) or (A_0_1_out_full_n = ap_const_logic_0) or (A_5_6_out_full_n = ap_const_logic_0) or (A_1_4_out_full_n = ap_const_logic_0) or (A_7_1_out_full_n = ap_const_logic_0) or (A_2_6_out_full_n = ap_const_logic_0) or (A_5_4_out_full_n = ap_const_logic_0) or (A_4_1_out_full_n = ap_const_logic_0) or (A_7_4_out_full_n = ap_const_logic_0) or (A_4_0_out_full_n = ap_const_logic_0) or (A_2_0_out_full_n = ap_const_logic_0) or (A_5_1_out_full_n = ap_const_logic_0) or (A_4_3_out_full_n = ap_const_logic_0) or (A_4_7_out_full_n = ap_const_logic_0) or (A_7_2_out_full_n = ap_const_logic_0) or (A_0_3_out_full_n = ap_const_logic_0) or (A_2_1_out_full_n = ap_const_logic_0) or (A_6_5_out_full_n = ap_const_logic_0) or (A_3_2_out_full_n = ap_const_logic_0) or (A_0_2_out_full_n = ap_const_logic_0) or (A_1_5_out_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    -- ap_sig_cseq_ST_pp0_stg0_fsm_1 assign process. --
    ap_sig_cseq_ST_pp0_stg0_fsm_1_assign_proc : process(ap_sig_bdd_677)
    begin
        if (ap_sig_bdd_677) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_22)
    begin
        if (ap_sig_bdd_22) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st4_fsm_2 assign process. --
    ap_sig_cseq_ST_st4_fsm_2_assign_proc : process(ap_sig_bdd_5712)
    begin
        if (ap_sig_bdd_5712) then 
            ap_sig_cseq_ST_st4_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond3_i_i_i_i4_fu_14962_p2 <= "1" when (j_0_i_i_i_i_reg_2202 = ap_const_lv4_8) else "0";
    exitcond_flatten_fu_14950_p2 <= "1" when (indvar_flatten_reg_1412 = ap_const_lv7_40) else "0";
    i2_fu_14976_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(i_0_i_i_i_i_reg_1423));
    i_0_i_i_i_i_mid2_fu_14982_p3 <= 
        i2_fu_14976_p2 when (exitcond3_i_i_i_i4_fu_14962_p2(0) = '1') else 
        i_0_i_i_i_i_reg_1423;
    indvar_flatten_next_fu_14956_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_1412) + unsigned(ap_const_lv7_1));
    j_0_i_i_i_i_mid2_fu_14968_p3 <= 
        ap_const_lv4_0 when (exitcond3_i_i_i_i4_fu_14962_p2(0) = '1') else 
        j_0_i_i_i_i_reg_2202;
    j_fu_14998_p2 <= std_logic_vector(unsigned(j_0_i_i_i_i_mid2_fu_14968_p3) + unsigned(ap_const_lv4_1));
    tmp_20_fu_14994_p1 <= j_0_i_i_i_i_mid2_fu_14968_p3(3 - 1 downto 0);
    tmp_fu_14990_p1 <= i_0_i_i_i_i_mid2_fu_14982_p3(3 - 1 downto 0);
end behav;
