{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "fpga_mat_mul_system_0_0",
    "cell_name": "mat_mul_system_0",
    "component_reference": "xilinx.com:module_ref:mat_mul_system:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_mat_mul_system_0_0",
    "parameters": {
      "component_parameters": {
        "SYS_ARR_SIZE": [ { "value": "8", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ACT_DATA_WIDTH": [ { "value": "16", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "WGT_DATA_WIDTH": [ { "value": "16", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "PE_OUT_WIDTH": [ { "value": "32", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "W_RAM_ADDR_WIDTH": [ { "value": "10", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "A_RAM_ADDR_WIDTH": [ { "value": "10", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "O_RAM_ADDR_WIDTH": [ { "value": "10", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "INTEGER_BIT": [ { "value": "10", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "fpga_mat_mul_system_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "SYS_ARR_SIZE": [ { "value": "8", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "ACT_DATA_WIDTH": [ { "value": "16", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "WGT_DATA_WIDTH": [ { "value": "16", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "PE_OUT_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "W_RAM_ADDR_WIDTH": [ { "value": "10", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "A_RAM_ADDR_WIDTH": [ { "value": "10", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "O_RAM_ADDR_WIDTH": [ { "value": "10", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "INTEGER_BIT": [ { "value": "10", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z020" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_mat_mul_system_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "clk": [ { "direction": "in" } ],
        "addr_sp_bram": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "enable_sp_bram": [ { "direction": "out" } ],
        "data_out_sp_bram": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "w_enable_sp_bram": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "data_in_sp_bram": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "addr_a_bram": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "enable_a_bram": [ { "direction": "out" } ],
        "data_out_a_bram": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "addr_w_bram": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "enable_w_bram": [ { "direction": "out" } ],
        "data_out_w_bram": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "addr_o_bram": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "enable_o_bram": [ { "direction": "out" } ],
        "w_enable_o_bram": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "data_in_o_bram": [ { "direction": "out", "size_left": "31", "size_right": "0" } ]
      },
      "interfaces": {
        "clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "1000000", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "fpga_processing_system7_0_0_FCLK_CLK0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clk" } ]
          }
        }
      }
    }
  }
}