	component unsaved is
		port (
			clk_clk                                              : in  std_logic                       := 'X';             -- clk
			reset_reset_n                                        : in  std_logic                       := 'X';             -- reset_n
			video_vga_controller_0_clk_clk                       : in  std_logic                       := 'X';             -- clk
			video_vga_controller_0_external_interface_CLK        : out std_logic;                                          -- CLK
			video_vga_controller_0_external_interface_HS         : out std_logic;                                          -- HS
			video_vga_controller_0_external_interface_VS         : out std_logic;                                          -- VS
			video_vga_controller_0_external_interface_BLANK      : out std_logic;                                          -- BLANK
			video_vga_controller_0_external_interface_SYNC       : out std_logic;                                          -- SYNC
			video_vga_controller_0_external_interface_R          : out std_logic_vector(7 downto 0);                       -- R
			video_vga_controller_0_external_interface_G          : out std_logic_vector(7 downto 0);                       -- G
			video_vga_controller_0_external_interface_B          : out std_logic_vector(7 downto 0);                       -- B
			video_vga_controller_0_reset_reset                   : in  std_logic                       := 'X';             -- reset
			onchip_memory2_1_s1_address                          : in  std_logic_vector(5 downto 0)    := (others => 'X'); -- address
			onchip_memory2_1_s1_clken                            : in  std_logic                       := 'X';             -- clken
			onchip_memory2_1_s1_chipselect                       : in  std_logic                       := 'X';             -- chipselect
			onchip_memory2_1_s1_write                            : in  std_logic                       := 'X';             -- write
			onchip_memory2_1_s1_readdata                         : out std_logic_vector(1023 downto 0);                    -- readdata
			onchip_memory2_1_s1_writedata                        : in  std_logic_vector(1023 downto 0) := (others => 'X'); -- writedata
			onchip_memory2_1_s1_byteenable                       : in  std_logic_vector(127 downto 0)  := (others => 'X'); -- byteenable
			sc_fifo_0_in_data                                    : in  std_logic_vector(2559 downto 0) := (others => 'X'); -- data
			sc_fifo_0_in_valid                                   : in  std_logic                       := 'X';             -- valid
			sc_fifo_0_in_ready                                   : out std_logic;                                          -- ready
			sc_fifo_0_in_startofpacket                           : in  std_logic                       := 'X';             -- startofpacket
			sc_fifo_0_in_endofpacket                             : in  std_logic                       := 'X';             -- endofpacket
			sc_fifo_0_in_empty                                   : in  std_logic_vector(8 downto 0)    := (others => 'X'); -- empty
			video_vga_controller_0_avalon_vga_sink_data          : in  std_logic_vector(29 downto 0)   := (others => 'X'); -- data
			video_vga_controller_0_avalon_vga_sink_startofpacket : in  std_logic                       := 'X';             -- startofpacket
			video_vga_controller_0_avalon_vga_sink_endofpacket   : in  std_logic                       := 'X';             -- endofpacket
			video_vga_controller_0_avalon_vga_sink_valid         : in  std_logic                       := 'X';             -- valid
			video_vga_controller_0_avalon_vga_sink_ready         : out std_logic                                           -- ready
		);
	end component unsaved;

