Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Dec  4 13:03:27 2025
| Host         : HV-laptop running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               9 |            3 |
| No           | Yes                   | No                     |               8 |            3 |
| Yes          | No                    | No                     |              16 |            2 |
| Yes          | No                    | Yes                    |              23 |            6 |
| Yes          | Yes                   | No                     |              65 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                               Enable Signal                               |                                   Set/Reset Signal                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                           |                                                                                      |                5 |              6 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles0                | design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/clk_toggles[5]_i_1_n_0                 |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/E[0]                | sw1_IBUF                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/button_debounce_0/U0/count0_carry__0_n_3                       | design_1_i/button_debounce_0/U0/pause_counter.count[0]_i_1_n_0                       |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/pmod_dac_ad5541a_0/U0/count                                    | sw1_IBUF                                                                             |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/count0_carry__0_n_3 | design_1_i/pmod_dac_ad5541a_0/U0/tx_button_controller/pause_counter.count[0]_i_1_n_0 |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/tx_buffer0                  |                                                                                      |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                           | sw1_IBUF                                                                             |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count0_0                    | design_1_i/pmod_dac_ad5541a_0/U0/spi_master_0/count[31]_i_1_n_0                      |                8 |             31 |         3.88 |
+-------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+--------------+


