

================================================================
== Vitis HLS Report for 'RoPE'
================================================================
* Date:           Thu Oct  2 22:21:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.907 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      424|      424|  1.696 us|  1.696 us|  424|  424|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_pow_generic_float_s_fu_753  |pow_generic_float_s  |       11|       11|  44.000 ns|  44.000 ns|    1|    1|      yes|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |      420|      420|        38|          1|          1|   384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 1, D = 38, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 42 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 4 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_Rope.cpp:16]   --->   Operation 43 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pos_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pos_r" [kernel_Rope.cpp:4]   --->   Operation 44 'read' 'pos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_conv = muxlogic i32 %pos_read"   --->   Operation 45 'muxlogic' 'muxLogicI0_to_conv' <Predicate = true> <Delay = 0.43>
ST_1 : Operation 46 [3/3] (2.40ns) (share mux size 4)   --->   "%conv = sitofp i32 %pos_read" [kernel_Rope.cpp:4]   --->   Operation 46 'sitofp' 'conv' <Predicate = true> <Delay = 2.40> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.39ns)   --->   "%store_ln16 = store i10 0, i10 %i" [kernel_Rope.cpp:16]   --->   Operation 47 'store' 'store_ln16' <Predicate = true> <Delay = 0.39>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 48 [2/3] (2.40ns) (share mux size 4)   --->   "%conv = sitofp i32 %pos_read" [kernel_Rope.cpp:4]   --->   Operation 48 'sitofp' 'conv' <Predicate = true> <Delay = 2.40> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.09>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %pos_r, i1 1, void @p_str"   --->   Operation 49 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/3] (0.09ns) (share mux size 4)   --->   "%conv = sitofp i32 %pos_read" [kernel_Rope.cpp:4]   --->   Operation 66 'sitofp' 'conv' <Predicate = true> <Delay = 0.09> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [kernel_Rope.cpp:16]   --->   Operation 67 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.11>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%i_25 = load i10 %i" [kernel_Rope.cpp:16]   --->   Operation 68 'load' 'i_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.59ns)   --->   "%icmp_ln16 = icmp_ult  i10 %i_25, i10 768" [kernel_Rope.cpp:16]   --->   Operation 69 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.end, void %for.inc.split_ifconv" [kernel_Rope.cpp:16]   --->   Operation 70 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.71ns)   --->   "%add_ln16 = add i10 %i_25, i10 2" [kernel_Rope.cpp:16]   --->   Operation 71 'add' 'add_ln16' <Predicate = (icmp_ln16)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.39ns)   --->   "%store_ln16 = store i10 %add_ln16, i10 %i" [kernel_Rope.cpp:16]   --->   Operation 72 'store' 'store_ln16' <Predicate = (icmp_ln16)> <Delay = 0.39>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [kernel_Rope.cpp:16]   --->   Operation 73 'br' 'br_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.84>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln16_2 = trunc i10 %i_25" [kernel_Rope.cpp:16]   --->   Operation 74 'trunc' 'trunc_ln16_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%head_dim = trunc i10 %i_25" [kernel_Rope.cpp:18]   --->   Operation 75 'trunc' 'head_dim' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %head_dim" [kernel_Rope.cpp:18]   --->   Operation 76 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_conv1 = muxlogic i32 %zext_ln18"   --->   Operation 77 'muxlogic' 'muxLogicI0_to_conv1' <Predicate = true> <Delay = 0.43>
ST_5 : Operation 78 [3/3] (2.40ns) (share mux size 4)   --->   "%conv1 = sitofp i32 %zext_ln18" [kernel_Rope.cpp:19]   --->   Operation 78 'sitofp' 'conv1' <Predicate = true> <Delay = 2.40> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.36ns)   --->   "%switch_ln22 = switch i3 %trunc_ln16_2, void %arrayidx204.case.7, i3 0, void %arrayidx204.case.1, i3 2, void %arrayidx204.case.3, i3 4, void %arrayidx204.case.5" [kernel_Rope.cpp:22]   --->   Operation 79 'switch' 'switch_ln22' <Predicate = true> <Delay = 0.36>

State 6 <SV = 5> <Delay = 2.40>
ST_6 : Operation 80 [2/3] (2.40ns) (share mux size 4)   --->   "%conv1 = sitofp i32 %zext_ln18" [kernel_Rope.cpp:19]   --->   Operation 80 'sitofp' 'conv1' <Predicate = true> <Delay = 2.40> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.44>
ST_7 : Operation 81 [1/3] (0.09ns) (share mux size 4)   --->   "%conv1 = sitofp i32 %zext_ln18" [kernel_Rope.cpp:19]   --->   Operation 81 'sitofp' 'conv1' <Predicate = true> <Delay = 0.09> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI0_to_mul = muxlogic i32 %conv1"   --->   Operation 82 'muxlogic' 'muxLogicI0_to_mul' <Predicate = true> <Delay = 1.35>
ST_7 : Operation 83 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI1_to_mul = muxlogic i32 -2"   --->   Operation 83 'muxlogic' 'muxLogicI1_to_mul' <Predicate = true> <Delay = 1.35>

State 8 <SV = 7> <Delay = 2.48>
ST_8 : Operation 84 [1/1] (2.48ns) (share mux size 79)   --->   "%mul = fmul i32 %conv1, i32 -2" [kernel_Rope.cpp:19]   --->   Operation 84 'fmul' 'mul' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.35>
ST_9 : Operation 85 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI0_to_y_assign = muxlogic i32 %mul"   --->   Operation 85 'muxlogic' 'muxLogicI0_to_y_assign' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 86 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI1_to_y_assign = muxlogic i32 0.015625"   --->   Operation 86 'muxlogic' 'muxLogicI1_to_y_assign' <Predicate = true> <Delay = 1.35>

State 10 <SV = 9> <Delay = 2.48>
ST_10 : Operation 87 [1/1] (2.48ns) (share mux size 79)   --->   "%y_assign = fmul i32 %mul, i32 0.015625" [kernel_Rope.cpp:19]   --->   Operation 87 'fmul' 'y_assign' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 88 [13/13] (1.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 88 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 2.62>
ST_12 : Operation 89 [12/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 89 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 2.62>
ST_13 : Operation 90 [11/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 90 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 2.62>
ST_14 : Operation 91 [10/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 91 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 2.62>
ST_15 : Operation 92 [9/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 92 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 2.62>
ST_16 : Operation 93 [8/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 93 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 2.62>
ST_17 : Operation 94 [7/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 94 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 2.62>
ST_18 : Operation 95 [6/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 95 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 2.62>
ST_19 : Operation 96 [5/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 96 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 2.62>
ST_20 : Operation 97 [4/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 97 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 2.62>
ST_21 : Operation 98 [3/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 98 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 2.62>
ST_22 : Operation 99 [2/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 99 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 2.54>
ST_23 : Operation 100 [1/13] (2.54ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 100 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.54> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 1.35>
ST_24 : Operation 101 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI0_to_val = muxlogic i32 %conv"   --->   Operation 101 'muxlogic' 'muxLogicI0_to_val' <Predicate = true> <Delay = 1.35>
ST_24 : Operation 102 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI1_to_val = muxlogic i32 %tmp"   --->   Operation 102 'muxlogic' 'muxLogicI1_to_val' <Predicate = true> <Delay = 1.35>

State 25 <SV = 24> <Delay = 2.48>
ST_25 : Operation 103 [1/1] (2.48ns) (share mux size 79)   --->   "%val = fmul i32 %conv, i32 %tmp" [kernel_Rope.cpp:19]   --->   Operation 103 'fmul' 'val' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.87>
ST_26 : Operation 104 [1/1] (0.00ns)   --->   "%data = bitcast i32 %val" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 104 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 105 [1/1] (0.00ns)   --->   "%din_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 105 'bitselect' 'din_sign' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 106 [1/1] (0.00ns)   --->   "%din_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data, i32 23" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 106 'partselect' 'din_exp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 107 [1/1] (0.00ns)   --->   "%din_sig = trunc i32 %data" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 107 'trunc' 'din_sig' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 108 [1/1] (0.57ns)   --->   "%closepath = icmp_ult  i8 %din_exp, i8 126" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 108 'icmp' 'closepath' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 109 [1/1] (0.67ns)   --->   "%add_ln376 = add i8 %din_exp, i8 194" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 109 'add' 'add_ln376' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 110 [1/1] (0.36ns)   --->   "%addr = select i1 %closepath, i8 63, i8 %add_ln376" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 110 'select' 'addr' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 111 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %addr, i32 4, i32 7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 111 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln378 = zext i4 %lshr_ln" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 112 'zext' 'zext_ln378' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 113 [1/1] (0.00ns)   --->   "%ref_4oPi_table_100_addr = getelementptr i100 %ref_4oPi_table_100, i64 0, i64 %zext_ln378" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 113 'getelementptr' 'ref_4oPi_table_100_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 114 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_table_100 = muxlogic i4 %ref_4oPi_table_100_addr"   --->   Operation 114 'muxlogic' 'muxLogicRAMAddr_to_table_100' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 115 [2/2] (0.83ns)   --->   "%table_100 = load i4 %ref_4oPi_table_100_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 115 'load' 'table_100' <Predicate = true> <Delay = 0.83> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_26 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln379 = trunc i8 %addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 116 'trunc' 'trunc_ln379' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 1.47>
ST_27 : Operation 117 [1/2] ( I:0.09ns O:0.09ns )   --->   "%table_100 = load i4 %ref_4oPi_table_100_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 117 'load' 'table_100' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_27 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i4 %trunc_ln379" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 118 'zext' 'zext_ln379' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 119 [1/1] (1.38ns)   --->   "%shl_ln379 = shl i100 %table_100, i100 %zext_ln379" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 119 'shl' 'shl_ln379' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 120 [1/1] (0.00ns)   --->   "%Med = partselect i80 @_ssdm_op_PartSelect.i80.i100.i32, i100 %shl_ln379, i32 20" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 120 'partselect' 'Med' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.66>
ST_28 : Operation 121 [1/1] (0.00ns)   --->   "%X = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %din_sig" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 121 'bitconcatenate' 'X' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln468 = zext i24 %X" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 122 'zext' 'zext_ln468' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 123 [1/1] (0.46ns) (share mux size 2)   --->   "%muxLogicI0_to_h = muxlogic i80 %Med"   --->   Operation 123 'muxlogic' 'muxLogicI0_to_h' <Predicate = true> <Delay = 0.46>
ST_28 : Operation 124 [1/1] (0.46ns) (share mux size 2)   --->   "%muxLogicI1_to_h = muxlogic i80 %zext_ln468"   --->   Operation 124 'muxlogic' 'muxLogicI1_to_h' <Predicate = true> <Delay = 0.46>
ST_28 : Operation 125 [2/2] (2.19ns) (share mux size 2)   --->   "%h = mul i80 %Med, i80 %zext_ln468" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 125 'mul' 'h' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 126 [1/1] (0.55ns)   --->   "%icmp_ln179 = icmp_eq  i8 %din_exp, i8 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 126 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 127 [1/1] (0.70ns)   --->   "%icmp_ln179_2 = icmp_eq  i23 %din_sig, i23 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 127 'icmp' 'icmp_ln179_2' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 128 [1/1] (0.25ns)   --->   "%and_ln179 = and i1 %icmp_ln179, i1 %icmp_ln179_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 128 'and' 'and_ln179' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.68>
ST_29 : Operation 129 [1/2] (1.25ns) (share mux size 2)   --->   "%h = mul i80 %Med, i80 %zext_ln468" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 129 'mul' 'h' <Predicate = true> <Delay = 1.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 130 [1/1] (0.00ns)   --->   "%Mx_bits = partselect i58 @_ssdm_op_PartSelect.i58.i80.i32.i32, i80 %h, i32 19, i32 76" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:483->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 130 'partselect' 'Mx_bits' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %h, i32 77, i32 79" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:487->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 131 'partselect' 'trunc_ln' <Predicate = (!closepath)> <Delay = 0.00>
ST_29 : Operation 132 [1/1] (0.28ns)   --->   "%k = select i1 %closepath, i3 0, i3 %trunc_ln" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 132 'select' 'k' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln491 = trunc i3 %k" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 133 'trunc' 'trunc_ln491' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 134 [1/1] (1.00ns)   --->   "%Mx_bits_4 = sub i58 0, i58 %Mx_bits" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 134 'sub' 'Mx_bits_4' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 135 [1/1] (0.42ns)   --->   "%Mx_bits_6 = select i1 %trunc_ln491, i58 %Mx_bits_4, i58 %Mx_bits" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 135 'select' 'Mx_bits_6' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32, i58 %Mx_bits_6, i32 29" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 136 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 2.02>
ST_30 : Operation 137 [1/1] (0.67ns)   --->   "%Ex = add i8 %din_exp, i8 131" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 137 'add' 'Ex' <Predicate = (closepath)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node Ex_2)   --->   "%select_ln453 = select i1 %closepath, i8 %Ex, i8 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 138 'select' 'select_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 139 [1/1] (0.00ns)   --->   "%t = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_14, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 139 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 140 [1/1] (0.90ns)   --->   "%Mx_zeros = ctlz i30 @llvm.ctlz.i30, i30 %t, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 140 'ctlz' 'Mx_zeros' <Predicate = true> <Delay = 0.90> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln504 = zext i30 %Mx_zeros" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 141 'zext' 'zext_ln504' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 142 [1/1] (1.11ns)   --->   "%shl_ln504 = shl i58 %Mx_bits_6, i58 %zext_ln504" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 142 'shl' 'shl_ln504' <Predicate = true> <Delay = 1.11> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node Ex_2)   --->   "%trunc_ln505 = trunc i30 %Mx_zeros" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 143 'trunc' 'trunc_ln505' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 144 [1/1] (0.67ns) (out node of the LUT)   --->   "%Ex_2 = sub i8 %select_ln453, i8 %trunc_ln505" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 144 'sub' 'Ex_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Ex_2, i32 7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 145 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_s = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %shl_ln504, i32 29, i32 57" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 146 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 147 [1/1] (0.55ns)   --->   "%icmp_ln186 = icmp_eq  i8 %din_exp, i8 255" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 147 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.45>
ST_31 : Operation 148 [1/1] (0.67ns)   --->   "%sub_ln506 = sub i8 0, i8 %Ex_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 148 'sub' 'sub_ln506' <Predicate = (tmp_23)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 149 [1/1] (0.36ns)   --->   "%select_ln506 = select i1 %tmp_23, i8 %sub_ln506, i8 %Ex_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 149 'select' 'select_ln506' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln506 = zext i8 %select_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 150 'zext' 'zext_ln506' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln506_2 = zext i29 %tmp_s" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 151 'zext' 'zext_ln506_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 152 [1/1] (1.00ns)   --->   "%lshr_ln506 = lshr i32 %zext_ln506_2, i32 %zext_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 152 'lshr' 'lshr_ln506' <Predicate = (tmp_23)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 153 [1/1] (1.00ns)   --->   "%shl_ln506 = shl i32 %zext_ln506_2, i32 %zext_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 153 'shl' 'shl_ln506' <Predicate = (!tmp_23)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 154 [1/1] (0.41ns)   --->   "%select_ln506_2 = select i1 %tmp_23, i32 %lshr_ln506, i32 %shl_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 154 'select' 'select_ln506_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 155 [1/1] (0.00ns)   --->   "%B = trunc i32 %select_ln506_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:67->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 155 'trunc' 'B' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 156 [1/1] (0.00ns)   --->   "%A = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln506_2, i32 22, i32 28" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:65->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 156 'partselect' 'A' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 157 [1/1] (0.00ns)   --->   "%B_trunc = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln506_2, i32 7, i32 21" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:68->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 157 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 2.07>
ST_32 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i15 %B_trunc" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 158 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 159 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln69 = muxlogic i30 %zext_ln69"   --->   Operation 159 'muxlogic' 'muxLogicI0_to_mul_ln69' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 160 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln69 = muxlogic i30 %zext_ln69"   --->   Operation 160 'muxlogic' 'muxLogicI1_to_mul_ln69' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 161 [1/1] (2.07ns)   --->   "%mul_ln69 = mul i30 %zext_ln69, i30 %zext_ln69" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 161 'mul' 'mul_ln69' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i7 %A" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 162 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 163 [1/1] (0.00ns)   --->   "%second_order_float_cos_K0_addr = getelementptr i28 %second_order_float_cos_K0, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 163 'getelementptr' 'second_order_float_cos_K0_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 164 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_second_order_float_cos_K0_load = muxlogic i7 %second_order_float_cos_K0_addr"   --->   Operation 164 'muxlogic' 'muxLogicRAMAddr_to_second_order_float_cos_K0_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 165 [2/2] (0.87ns)   --->   "%second_order_float_cos_K0_load = load i7 %second_order_float_cos_K0_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 165 'load' 'second_order_float_cos_K0_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 28> <Depth = 128> <ROM>
ST_32 : Operation 166 [1/1] (0.00ns)   --->   "%second_order_float_cos_K1_addr = getelementptr i22 %second_order_float_cos_K1, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 166 'getelementptr' 'second_order_float_cos_K1_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 167 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_second_order_float_cos_K1_load = muxlogic i7 %second_order_float_cos_K1_addr"   --->   Operation 167 'muxlogic' 'muxLogicRAMAddr_to_second_order_float_cos_K1_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 168 [2/2] (0.87ns)   --->   "%second_order_float_cos_K1_load = load i7 %second_order_float_cos_K1_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 168 'load' 'second_order_float_cos_K1_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 22> <Depth = 128> <ROM>
ST_32 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln69, i32 15, i32 29" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 169 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 170 [1/1] (0.00ns)   --->   "%second_order_float_cos_K2_addr = getelementptr i14 %second_order_float_cos_K2, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 170 'getelementptr' 'second_order_float_cos_K2_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 171 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_second_order_float_cos_K2_load = muxlogic i7 %second_order_float_cos_K2_addr"   --->   Operation 171 'muxlogic' 'muxLogicRAMAddr_to_second_order_float_cos_K2_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 172 [2/2] (0.78ns)   --->   "%second_order_float_cos_K2_load = load i7 %second_order_float_cos_K2_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 172 'load' 'second_order_float_cos_K2_load' <Predicate = true> <Delay = 0.78> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 14> <Depth = 128> <ROM>
ST_32 : Operation 173 [1/1] (0.00ns)   --->   "%second_order_float_sin_K0_addr = getelementptr i29 %second_order_float_sin_K0, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:77->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 173 'getelementptr' 'second_order_float_sin_K0_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 174 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_second_order_float_sin_K0_load = muxlogic i7 %second_order_float_sin_K0_addr"   --->   Operation 174 'muxlogic' 'muxLogicRAMAddr_to_second_order_float_sin_K0_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 175 [2/2] (0.87ns)   --->   "%second_order_float_sin_K0_load = load i7 %second_order_float_sin_K0_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:77->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 175 'load' 'second_order_float_sin_K0_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 29> <Depth = 128> <ROM>
ST_32 : Operation 176 [1/1] (0.00ns)   --->   "%second_order_float_sin_K1_addr = getelementptr i21 %second_order_float_sin_K1, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 176 'getelementptr' 'second_order_float_sin_K1_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 177 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_second_order_float_sin_K1_load = muxlogic i7 %second_order_float_sin_K1_addr"   --->   Operation 177 'muxlogic' 'muxLogicRAMAddr_to_second_order_float_sin_K1_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 178 [2/2] (0.87ns)   --->   "%second_order_float_sin_K1_load = load i7 %second_order_float_sin_K1_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 178 'load' 'second_order_float_sin_K1_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 21> <Depth = 128> <ROM>
ST_32 : Operation 179 [1/1] (0.00ns)   --->   "%second_order_float_sin_K2_addr = getelementptr i13 %second_order_float_sin_K2, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 179 'getelementptr' 'second_order_float_sin_K2_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_second_order_float_sin_K2_load = muxlogic i7 %second_order_float_sin_K2_addr"   --->   Operation 180 'muxlogic' 'muxLogicRAMAddr_to_second_order_float_sin_K2_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 181 [2/2] (0.78ns)   --->   "%second_order_float_sin_K2_load = load i7 %second_order_float_sin_K2_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 181 'load' 'second_order_float_sin_K2_load' <Predicate = true> <Delay = 0.78> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 13> <Depth = 128> <ROM>

State 33 <SV = 32> <Delay = 2.14>
ST_33 : Operation 182 [1/2] ( I:0.09ns O:0.09ns )   --->   "%second_order_float_cos_K0_load = load i7 %second_order_float_cos_K0_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 182 'load' 'second_order_float_cos_K0_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 28> <Depth = 128> <ROM>
ST_33 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %second_order_float_cos_K0_load, i32 1, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 183 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i22 %B" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 184 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 185 [1/2] ( I:0.09ns O:0.09ns )   --->   "%second_order_float_cos_K1_load = load i7 %second_order_float_cos_K1_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 185 'load' 'second_order_float_cos_K1_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 22> <Depth = 128> <ROM>
ST_33 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i22 %second_order_float_cos_K1_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 186 'zext' 'zext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 187 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln73 = muxlogic i44 %zext_ln73_2"   --->   Operation 187 'muxlogic' 'muxLogicI0_to_mul_ln73' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 188 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln73 = muxlogic i44 %zext_ln73"   --->   Operation 188 'muxlogic' 'muxLogicI1_to_mul_ln73' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 189 [1/1] (2.05ns)   --->   "%mul_ln73 = mul i44 %zext_ln73_2, i44 %zext_ln73" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 189 'mul' 'mul_ln73' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i21 @_ssdm_op_PartSelect.i21.i44.i32.i32, i44 %mul_ln73, i32 23, i32 43" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 190 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i15 %tmp_22" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 191 'zext' 'zext_ln74_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 192 [1/2] ( I:0.09ns O:0.09ns )   --->   "%second_order_float_cos_K2_load = load i7 %second_order_float_cos_K2_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 192 'load' 'second_order_float_cos_K2_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 14> <Depth = 128> <ROM>
ST_33 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i14 %second_order_float_cos_K2_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 193 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 194 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln74 = muxlogic i29 %zext_ln74_3"   --->   Operation 194 'muxlogic' 'muxLogicI0_to_mul_ln74' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 195 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln74 = muxlogic i29 %zext_ln74"   --->   Operation 195 'muxlogic' 'muxLogicI1_to_mul_ln74' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 196 [1/1] (2.02ns)   --->   "%mul_ln74 = mul i29 %zext_ln74_3, i29 %zext_ln74" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 196 'mul' 'mul_ln74' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i13 @_ssdm_op_PartSelect.i13.i29.i32.i32, i29 %mul_ln74, i32 16, i32 28" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 197 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 198 [1/2] ( I:0.09ns O:0.09ns )   --->   "%second_order_float_sin_K0_load = load i7 %second_order_float_sin_K0_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:77->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 198 'load' 'second_order_float_sin_K0_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 29> <Depth = 128> <ROM>
ST_33 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i22 %B" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 199 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 200 [1/2] ( I:0.09ns O:0.09ns )   --->   "%second_order_float_sin_K1_load = load i7 %second_order_float_sin_K1_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 200 'load' 'second_order_float_sin_K1_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 21> <Depth = 128> <ROM>
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i21 %second_order_float_sin_K1_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 201 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 202 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln78 = muxlogic i43 %zext_ln78"   --->   Operation 202 'muxlogic' 'muxLogicI0_to_mul_ln78' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 203 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln78 = muxlogic i43 %sext_ln78"   --->   Operation 203 'muxlogic' 'muxLogicI1_to_mul_ln78' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 204 [1/1] (2.05ns)   --->   "%mul_ln78 = mul i43 %zext_ln78, i43 %sext_ln78" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 204 'mul' 'mul_ln78' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i20 @_ssdm_op_PartSelect.i20.i43.i32.i32, i43 %mul_ln78, i32 23, i32 42" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 205 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i15 %tmp_22" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 206 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 207 [1/2] ( I:0.09ns O:0.09ns )   --->   "%second_order_float_sin_K2_load = load i7 %second_order_float_sin_K2_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 207 'load' 'second_order_float_sin_K2_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 13> <Depth = 128> <ROM>
ST_33 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i13 %second_order_float_sin_K2_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 208 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln79 = muxlogic i28 %zext_ln79"   --->   Operation 209 'muxlogic' 'muxLogicI0_to_mul_ln79' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 210 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln79 = muxlogic i28 %sext_ln79"   --->   Operation 210 'muxlogic' 'muxLogicI1_to_mul_ln79' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 211 [1/1] (2.02ns)   --->   "%mul_ln79 = mul i28 %zext_ln79, i28 %sext_ln79" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 211 'mul' 'mul_ln79' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i12 @_ssdm_op_PartSelect.i12.i28.i32.i32, i28 %mul_ln79, i32 16, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 212 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %second_order_float_sin_K0_load, i32 1, i32 28" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 213 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 1.66>
ST_34 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i21 %tmp_16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 214 'zext' 'zext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln74_4 = zext i13 %tmp_24" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 215 'zext' 'zext_ln74_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75 = add i27 %trunc_ln7, i27 %zext_ln74_4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 216 'add' 'add_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 217 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln75_2 = add i27 %add_ln75, i27 %zext_ln73_3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 217 'add' 'add_ln75_2' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i20 %trunc_ln8" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 218 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln80_3 = sext i12 %trunc_ln9" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 219 'sext' 'sext_ln80_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 220 [1/1] (0.80ns)   --->   "%add_ln80 = add i21 %sext_ln80, i21 %sext_ln80_3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 220 'add' 'add_ln80' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln80_4 = sext i21 %add_ln80" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 221 'sext' 'sext_ln80_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 222 [1/1] (0.85ns)   --->   "%add_ln80_2 = add i28 %sext_ln80_4, i28 %trunc_ln10" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 222 'add' 'add_ln80_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.69>
ST_35 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln80_2 = zext i29 %tmp_s" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 223 'zext' 'zext_ln80_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i28 %add_ln80_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 224 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 225 [1/1] (0.46ns) (share mux size 2)   --->   "%muxLogicI0_to_mul_ln80 = muxlogic i57 %zext_ln80_2"   --->   Operation 225 'muxlogic' 'muxLogicI0_to_mul_ln80' <Predicate = true> <Delay = 0.46>
ST_35 : Operation 226 [1/1] (0.46ns) (share mux size 2)   --->   "%muxLogicI1_to_mul_ln80 = muxlogic i57 %zext_ln80"   --->   Operation 226 'muxlogic' 'muxLogicI1_to_mul_ln80' <Predicate = true> <Delay = 0.46>
ST_35 : Operation 227 [2/2] (2.23ns) (share mux size 2)   --->   "%mul_ln80 = mul i57 %zext_ln80_2, i57 %zext_ln80" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 227 'mul' 'mul_ln80' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.10>
ST_36 : Operation 228 [1/1] (0.00ns)   --->   "%lshr_ln16_2 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i_25, i32 4, i32 9" [kernel_Rope.cpp:16]   --->   Operation 228 'partselect' 'lshr_ln16_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i6 %lshr_ln16_2" [kernel_Rope.cpp:16]   --->   Operation 229 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i27 %add_ln75_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 230 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 231 [1/1] (0.85ns)   --->   "%cos_result = sub i29 268435456, i29 %zext_ln75" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 231 'sub' 'cos_result' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 232 [1/2] (1.16ns) (share mux size 2)   --->   "%mul_ln80 = mul i57 %zext_ln80_2, i57 %zext_ln80" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 232 'mul' 'mul_ln80' <Predicate = true> <Delay = 1.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i28 @_ssdm_op_PartSelect.i28.i57.i32.i32, i57 %mul_ln80, i32 29, i32 56" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:158->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 233 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32, i29 %cos_result, i32 13" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:271->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 234 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 235 [1/1] (0.00ns)   --->   "%out_bits = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_15, i16 32768" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:273->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 235 'bitconcatenate' 'out_bits' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln276 = trunc i29 %cos_result" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:276->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 236 'trunc' 'trunc_ln276' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 237 [1/1] (0.93ns)   --->   "%c_7 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 237 'ctlz' 'c_7' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln281 = trunc i32 %c_7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 238 'trunc' 'trunc_ln281' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i15 @_ssdm_op_PartSelect.i15.i57.i32.i32, i57 %mul_ln80, i32 42, i32 56" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:271->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 239 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 240 [1/1] (0.00ns)   --->   "%out_bits_9 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i15.i16, i15 %tmp_17, i16 32768" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:273->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 240 'bitconcatenate' 'out_bits_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i31 %out_bits_9" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:273->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 241 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i13 @_ssdm_op_PartSelect.i13.i57.i32.i32, i57 %mul_ln80, i32 29, i32 41" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:276->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 242 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 243 [1/1] (0.00ns)   --->   "%out_bits_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %tmp_18, i19 262144" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:278->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 243 'bitconcatenate' 'out_bits_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 244 [1/1] (0.93ns)   --->   "%c_8 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln273, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 244 'ctlz' 'c_8' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln281_5 = trunc i32 %c_8" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 245 'trunc' 'trunc_ln281_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 246 [1/1] (0.93ns)   --->   "%c_6 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits_10, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 246 'ctlz' 'c_6' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln281_6 = trunc i32 %c_6" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 247 'trunc' 'trunc_ln281_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %mul_ln80, i32 29, i32 55" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 248 'partselect' 'trunc_ln12' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_36 : Operation 249 [1/1] (0.71ns)   --->   "%icmp_ln306 = icmp_eq  i28 %trunc_ln11, i28 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 249 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 0.71> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 250 [1/1] (0.00ns)   --->   "%in_1_addr = getelementptr i32 %in_1, i64 0, i64 %zext_ln16_2" [kernel_Rope.cpp:22]   --->   Operation 250 'getelementptr' 'in_1_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 251 [1/1] (0.00ns)   --->   "%in_3_addr = getelementptr i32 %in_3, i64 0, i64 %zext_ln16_2" [kernel_Rope.cpp:22]   --->   Operation 251 'getelementptr' 'in_3_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 252 [1/1] (0.00ns)   --->   "%in_5_addr = getelementptr i32 %in_5, i64 0, i64 %zext_ln16_2" [kernel_Rope.cpp:22]   --->   Operation 252 'getelementptr' 'in_5_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 253 [1/1] (0.00ns)   --->   "%in_7_addr = getelementptr i32 %in_7, i64 0, i64 %zext_ln16_2" [kernel_Rope.cpp:22]   --->   Operation 253 'getelementptr' 'in_7_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "%in_9_addr = getelementptr i32 %in_9, i64 0, i64 %zext_ln16_2" [kernel_Rope.cpp:22]   --->   Operation 254 'getelementptr' 'in_9_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 255 [1/1] (0.00ns)   --->   "%in_11_addr = getelementptr i32 %in_11, i64 0, i64 %zext_ln16_2" [kernel_Rope.cpp:22]   --->   Operation 255 'getelementptr' 'in_11_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 256 [1/1] (0.00ns)   --->   "%in_13_addr = getelementptr i32 %in_13, i64 0, i64 %zext_ln16_2" [kernel_Rope.cpp:22]   --->   Operation 256 'getelementptr' 'in_13_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%in_15_addr = getelementptr i32 %in_15, i64 0, i64 %zext_ln16_2" [kernel_Rope.cpp:22]   --->   Operation 257 'getelementptr' 'in_15_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 258 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_1_load = muxlogic i6 %in_1_addr"   --->   Operation 258 'muxlogic' 'muxLogicRAMAddr_to_in_1_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 259 [2/2] (0.62ns) (share mux size 2)   --->   "%in_1_load = load i6 %in_1_addr" [kernel_Rope.cpp:22]   --->   Operation 259 'load' 'in_1_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 260 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_3_load = muxlogic i6 %in_3_addr"   --->   Operation 260 'muxlogic' 'muxLogicRAMAddr_to_in_3_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 261 [2/2] (0.62ns) (share mux size 2)   --->   "%in_3_load = load i6 %in_3_addr" [kernel_Rope.cpp:22]   --->   Operation 261 'load' 'in_3_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 262 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_5_load = muxlogic i6 %in_5_addr"   --->   Operation 262 'muxlogic' 'muxLogicRAMAddr_to_in_5_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 263 [2/2] (0.62ns) (share mux size 2)   --->   "%in_5_load = load i6 %in_5_addr" [kernel_Rope.cpp:22]   --->   Operation 263 'load' 'in_5_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 264 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_7_load = muxlogic i6 %in_7_addr"   --->   Operation 264 'muxlogic' 'muxLogicRAMAddr_to_in_7_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 265 [2/2] (0.62ns) (share mux size 2)   --->   "%in_7_load = load i6 %in_7_addr" [kernel_Rope.cpp:22]   --->   Operation 265 'load' 'in_7_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 266 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_9_load = muxlogic i6 %in_9_addr"   --->   Operation 266 'muxlogic' 'muxLogicRAMAddr_to_in_9_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 267 [2/2] (0.62ns) (share mux size 2)   --->   "%in_9_load = load i6 %in_9_addr" [kernel_Rope.cpp:22]   --->   Operation 267 'load' 'in_9_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 268 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_11_load = muxlogic i6 %in_11_addr"   --->   Operation 268 'muxlogic' 'muxLogicRAMAddr_to_in_11_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 269 [2/2] (0.62ns) (share mux size 2)   --->   "%in_11_load = load i6 %in_11_addr" [kernel_Rope.cpp:22]   --->   Operation 269 'load' 'in_11_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 270 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_13_load = muxlogic i6 %in_13_addr"   --->   Operation 270 'muxlogic' 'muxLogicRAMAddr_to_in_13_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 271 [2/2] (0.62ns) (share mux size 2)   --->   "%in_13_load = load i6 %in_13_addr" [kernel_Rope.cpp:22]   --->   Operation 271 'load' 'in_13_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 272 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_15_load = muxlogic i6 %in_15_addr"   --->   Operation 272 'muxlogic' 'muxLogicRAMAddr_to_in_15_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 273 [2/2] (0.62ns) (share mux size 2)   --->   "%in_15_load = load i6 %in_15_addr" [kernel_Rope.cpp:22]   --->   Operation 273 'load' 'in_15_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>

State 37 <SV = 36> <Delay = 2.54>
ST_37 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i10 %i_25" [kernel_Rope.cpp:16]   --->   Operation 274 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 275 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_25, i32 3, i32 9" [kernel_Rope.cpp:16]   --->   Operation 275 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 276 [1/1] (0.00ns)   --->   "%out_bits_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln276, i19 262144" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:278->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 276 'bitconcatenate' 'out_bits_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 277 [1/1] (0.93ns)   --->   "%c_5 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits_8, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 277 'ctlz' 'c_5' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln281_4 = trunc i32 %c_5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 278 'trunc' 'trunc_ln281_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i29 %cos_result" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 279 'zext' 'zext_ln291' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 280 [1/1] (1.06ns)   --->   "%shl_ln291 = shl i32 %zext_ln291, i32 %c_7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 280 'shl' 'shl_ln291' <Predicate = true> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 281 [1/1] (0.00ns)   --->   "%in_shift_3 = trunc i32 %shl_ln291" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 281 'trunc' 'in_shift_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 282 [1/1] (0.54ns)   --->   "%icmp_ln292 = icmp_eq  i6 %trunc_ln281, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 282 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 0.54> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 283 [1/1] (0.66ns)   --->   "%shift_6 = add i6 %trunc_ln281_4, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 283 'add' 'shift_6' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln291_3 = zext i28 %in_shift_3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 284 'zext' 'zext_ln291_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 285 [1/1] (1.06ns)   --->   "%shl_ln291_4 = shl i32 %zext_ln291_3, i32 %c_5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 285 'shl' 'shl_ln291_4' <Predicate = true> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_4)   --->   "%shift_7 = select i1 %icmp_ln292, i6 %shift_6, i6 %trunc_ln281" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 286 'select' 'shift_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_4)   --->   "%zext_ln287 = zext i6 %shift_7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:287->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 287 'zext' 'zext_ln287' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_4)   --->   "%newexp_4 = xor i7 %zext_ln287, i7 127" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 288 'xor' 'newexp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_4)   --->   "%out_exp = zext i7 %newexp_4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 289 'zext' 'out_exp' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_2)   --->   "%tmp_25 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_4, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 290 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_2)   --->   "%tmp_26 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 291 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_2)   --->   "%significand = select i1 %icmp_ln292, i23 %tmp_25, i23 %tmp_26" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 292 'select' 'significand' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln163 = sext i8 %Ex_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 293 'sext' 'sext_ln163' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln291_5 = zext i27 %trunc_ln12" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 294 'zext' 'zext_ln291_5' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_37 : Operation 295 [1/1] (1.06ns)   --->   "%shl_ln291_5 = shl i32 %zext_ln291_5, i32 %c_8" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 295 'shl' 'shl_ln291_5' <Predicate = (!and_ln179)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 296 [1/1] (0.00ns)   --->   "%in_shift_4 = trunc i32 %shl_ln291_5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 296 'trunc' 'in_shift_4' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_37 : Operation 297 [1/1] (0.54ns)   --->   "%icmp_ln292_2 = icmp_eq  i6 %trunc_ln281_5, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 297 'icmp' 'icmp_ln292_2' <Predicate = true> <Delay = 0.54> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 298 [1/1] (0.66ns)   --->   "%shift_9 = add i6 %trunc_ln281_6, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 298 'add' 'shift_9' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln291_4 = zext i28 %in_shift_4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 299 'zext' 'zext_ln291_4' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_37 : Operation 300 [1/1] (1.06ns)   --->   "%shl_ln291_6 = shl i32 %zext_ln291_4, i32 %c_6" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 300 'shl' 'shl_ln291_6' <Predicate = (!and_ln179)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 301 [1/1] (0.32ns)   --->   "%shift_10 = select i1 %icmp_ln292_2, i6 %shift_9, i6 %trunc_ln281_5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 301 'select' 'shift_10' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln287_2 = zext i6 %shift_10" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:287->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 302 'zext' 'zext_ln287_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln300 = add i9 %sext_ln163, i9 127" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 303 'add' 'add_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 304 [1/1] (0.89ns) (root node of TernaryAdder)   --->   "%newexp = sub i9 %add_ln300, i9 %zext_ln287_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 304 'sub' 'newexp' <Predicate = true> <Delay = 0.89> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node or_ln186)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %newexp, i32 8" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 305 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node or_ln186)   --->   "%or_ln306 = or i1 %tmp_27, i1 %icmp_ln306" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 306 'or' 'or_ln306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node sin_results_exp_2)   --->   "%empty = trunc i9 %newexp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 307 'trunc' 'empty' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_37 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_2)   --->   "%tmp_28 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_6, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 308 'partselect' 'tmp_28' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_37 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_2)   --->   "%tmp_29 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_5, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 309 'partselect' 'tmp_29' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_37 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_2)   --->   "%empty_675 = select i1 %icmp_ln292_2, i23 %tmp_28, i23 %tmp_29" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 310 'select' 'empty_675' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 311 [1/1] (0.00ns)   --->   "%index = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %din_sign, i3 %k" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:171->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 311 'bitconcatenate' 'index' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sign_4)   --->   "%sin_results_sign = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 1, i4 3, i1 0, i4 4, i1 1, i4 5, i1 1, i4 6, i1 0, i4 7, i1 1, i4 8, i1 1, i4 9, i1 0, i4 10, i1 1, i4 11, i1 1, i4 12, i1 0, i4 13, i1 1, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 312 'sparsemux' 'sin_results_sign' <Predicate = true> <Delay = 0.00> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_37 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sign_4)   --->   "%cos_results_sign = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 0, i4 3, i1 1, i4 4, i1 1, i4 5, i1 1, i4 6, i1 1, i4 7, i1 0, i4 8, i1 0, i4 9, i1 1, i4 10, i1 1, i4 11, i1 1, i4 12, i1 1, i4 13, i1 0, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:176->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 313 'sparsemux' 'cos_results_sign' <Predicate = true> <Delay = 0.00> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_37 : Operation 314 [1/1] (0.25ns)   --->   "%xor_ln186 = xor i1 %icmp_ln186, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 314 'xor' 'xor_ln186' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sign_4)   --->   "%sin_results_sign_3 = and i1 %sin_results_sign, i1 %xor_ln186" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 315 'and' 'sin_results_sign_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node sin_results_exp_2)   --->   "%select_ln186 = select i1 %icmp_ln186, i8 255, i8 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 316 'select' 'select_ln186' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 317 [1/1] (0.25ns) (out node of the LUT)   --->   "%or_ln186 = or i1 %icmp_ln186, i1 %or_ln306" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 317 'or' 'or_ln186' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node sin_results_exp_2)   --->   "%sin_results_exp = select i1 %or_ln186, i8 %select_ln186, i8 %empty" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 318 'select' 'sin_results_exp' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_2)   --->   "%select_ln186_5 = select i1 %icmp_ln186, i23 8388607, i23 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 319 'select' 'select_ln186_5' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_2)   --->   "%sin_results_sig = select i1 %or_ln186, i23 %select_ln186_5, i23 %empty_675" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 320 'select' 'sin_results_sig' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sign_4)   --->   "%cos_results_sign_3 = and i1 %cos_results_sign, i1 %xor_ln186" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 321 'and' 'cos_results_sign_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 322 [1/1] (0.65ns) (out node of the LUT)   --->   "%sin_results_sign_4 = select i1 %and_ln179, i1 %din_sign, i1 %sin_results_sign_3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 322 'select' 'sin_results_sign_4' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 323 [1/1] (0.36ns) (out node of the LUT)   --->   "%sin_results_exp_2 = select i1 %and_ln179, i8 0, i8 %sin_results_exp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 323 'select' 'sin_results_exp_2' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 324 [1/1] (0.40ns) (out node of the LUT)   --->   "%sin_results_sig_2 = select i1 %and_ln179, i23 0, i23 %sin_results_sig" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 324 'select' 'sin_results_sig_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 325 [1/1] (0.25ns)   --->   "%not_and_ln179 = xor i1 %and_ln179, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 325 'xor' 'not_and_ln179' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 326 [1/1] (0.65ns) (out node of the LUT)   --->   "%cos_results_sign_4 = and i1 %cos_results_sign_3, i1 %not_and_ln179" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 326 'and' 'cos_results_sign_4' <Predicate = true> <Delay = 0.65> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_4)   --->   "%cos_results_exp_3 = select i1 %and_ln179, i8 127, i8 255" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 327 'select' 'cos_results_exp_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 328 [1/1] (0.25ns)   --->   "%empty_676 = or i1 %and_ln179, i1 %icmp_ln186" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 328 'or' 'empty_676' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 329 [1/1] (0.36ns) (out node of the LUT)   --->   "%cos_results_exp_4 = select i1 %empty_676, i8 %cos_results_exp_3, i8 %out_exp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 329 'select' 'cos_results_exp_4' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_2)   --->   "%cos_results_sig_3_cast = select i1 %not_and_ln179, i23 8388607, i23 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 330 'select' 'cos_results_sig_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 331 [1/1] (0.40ns) (out node of the LUT)   --->   "%cos_results_sig_2 = select i1 %empty_676, i23 %cos_results_sig_3_cast, i23 %significand" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 331 'select' 'cos_results_sig_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 332 [1/1] (0.54ns)   --->   "%tmp_19 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.8i1.i1.i3, i3 0, i1 0, i3 1, i1 1, i3 2, i1 1, i3 3, i1 0, i3 4, i1 0, i3 5, i1 1, i3 6, i1 1, i3 7, i1 0, i1 0, i3 %k" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 332 'sparsemux' 'tmp_19' <Predicate = true> <Delay = 0.54> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_37 : Operation 333 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_1_load = load i6 %in_1_addr" [kernel_Rope.cpp:22]   --->   Operation 333 'load' 'in_1_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_37 : Operation 334 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_3_load = load i6 %in_3_addr" [kernel_Rope.cpp:22]   --->   Operation 334 'load' 'in_3_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_37 : Operation 335 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_5_load = load i6 %in_5_addr" [kernel_Rope.cpp:22]   --->   Operation 335 'load' 'in_5_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_37 : Operation 336 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_7_load = load i6 %in_7_addr" [kernel_Rope.cpp:22]   --->   Operation 336 'load' 'in_7_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_37 : Operation 337 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_9_load = load i6 %in_9_addr" [kernel_Rope.cpp:22]   --->   Operation 337 'load' 'in_9_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_37 : Operation 338 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_11_load = load i6 %in_11_addr" [kernel_Rope.cpp:22]   --->   Operation 338 'load' 'in_11_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_37 : Operation 339 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_13_load = load i6 %in_13_addr" [kernel_Rope.cpp:22]   --->   Operation 339 'load' 'in_13_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_37 : Operation 340 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_15_load = load i6 %in_15_addr" [kernel_Rope.cpp:22]   --->   Operation 340 'load' 'in_15_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_37 : Operation 341 [1/1] (0.79ns)   --->   "%tmp_21 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i4, i4 0, i32 %in_1_load, i4 2, i32 %in_3_load, i4 4, i32 %in_5_load, i4 6, i32 %in_7_load, i4 8, i32 %in_9_load, i4 10, i32 %in_11_load, i4 12, i32 %in_13_load, i4 14, i32 %in_15_load, i32 <undef>, i4 %trunc_ln16" [kernel_Rope.cpp:22]   --->   Operation 341 'sparsemux' 'tmp_21' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.76>
ST_38 : Operation 342 [1/1] (0.00ns)   --->   "%t_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %cos_results_sign_4, i8 %cos_results_exp_4, i23 %cos_results_sig_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:196->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 342 'bitconcatenate' 't_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 343 [1/1] (0.00ns)   --->   "%t_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %sin_results_sign_4, i8 %sin_results_exp_2, i23 %sin_results_sig_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:197->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 343 'bitconcatenate' 't_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 344 [1/1] (0.00ns)   --->   "%s_out = bitcast i32 %t_8" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:196->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 344 'bitcast' 's_out' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 345 [1/1] (0.00ns)   --->   "%c_out = bitcast i32 %t_9" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:197->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 345 'bitcast' 'c_out' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 346 [1/1] (0.41ns)   --->   "%s_out_4 = select i1 %tmp_19, i32 %s_out, i32 %c_out" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 346 'select' 's_out_4' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 347 [1/1] (0.41ns)   --->   "%c_out_4 = select i1 %tmp_19, i32 %c_out, i32 %s_out" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 347 'select' 'c_out_4' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 348 [1/1] (0.00ns)   --->   "%in_0_addr = getelementptr i32 %in_0, i64 0, i64 %zext_ln16_2" [kernel_Rope.cpp:22]   --->   Operation 348 'getelementptr' 'in_0_addr' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_38 : Operation 349 [1/1] (0.00ns)   --->   "%in_2_addr = getelementptr i32 %in_2, i64 0, i64 %zext_ln16_2" [kernel_Rope.cpp:22]   --->   Operation 349 'getelementptr' 'in_2_addr' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_38 : Operation 350 [1/1] (0.00ns)   --->   "%in_4_addr = getelementptr i32 %in_4, i64 0, i64 %zext_ln16_2" [kernel_Rope.cpp:22]   --->   Operation 350 'getelementptr' 'in_4_addr' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_38 : Operation 351 [1/1] (0.00ns)   --->   "%in_6_addr = getelementptr i32 %in_6, i64 0, i64 %zext_ln16_2" [kernel_Rope.cpp:22]   --->   Operation 351 'getelementptr' 'in_6_addr' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_38 : Operation 352 [1/1] (0.00ns)   --->   "%in_8_addr = getelementptr i32 %in_8, i64 0, i64 %zext_ln16_2" [kernel_Rope.cpp:22]   --->   Operation 352 'getelementptr' 'in_8_addr' <Predicate = (trunc_ln16 == 8)> <Delay = 0.00>
ST_38 : Operation 353 [1/1] (0.00ns)   --->   "%in_10_addr = getelementptr i32 %in_10, i64 0, i64 %zext_ln16_2" [kernel_Rope.cpp:22]   --->   Operation 353 'getelementptr' 'in_10_addr' <Predicate = (trunc_ln16 == 10)> <Delay = 0.00>
ST_38 : Operation 354 [1/1] (0.00ns)   --->   "%in_12_addr = getelementptr i32 %in_12, i64 0, i64 %zext_ln16_2" [kernel_Rope.cpp:22]   --->   Operation 354 'getelementptr' 'in_12_addr' <Predicate = (trunc_ln16 == 12)> <Delay = 0.00>
ST_38 : Operation 355 [1/1] (0.00ns)   --->   "%in_14_addr = getelementptr i32 %in_14, i64 0, i64 %zext_ln16_2" [kernel_Rope.cpp:22]   --->   Operation 355 'getelementptr' 'in_14_addr' <Predicate = (trunc_ln16 == 14)> <Delay = 0.00>
ST_38 : Operation 356 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_0_load = muxlogic i6 %in_0_addr"   --->   Operation 356 'muxlogic' 'muxLogicRAMAddr_to_in_0_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_38 : Operation 357 [2/2] (0.62ns) (share mux size 2)   --->   "%in_0_load = load i6 %in_0_addr" [kernel_Rope.cpp:22]   --->   Operation 357 'load' 'in_0_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_38 : Operation 358 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_2_load = muxlogic i6 %in_2_addr"   --->   Operation 358 'muxlogic' 'muxLogicRAMAddr_to_in_2_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_38 : Operation 359 [2/2] (0.62ns) (share mux size 2)   --->   "%in_2_load = load i6 %in_2_addr" [kernel_Rope.cpp:22]   --->   Operation 359 'load' 'in_2_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_38 : Operation 360 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_4_load = muxlogic i6 %in_4_addr"   --->   Operation 360 'muxlogic' 'muxLogicRAMAddr_to_in_4_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_38 : Operation 361 [2/2] (0.62ns) (share mux size 2)   --->   "%in_4_load = load i6 %in_4_addr" [kernel_Rope.cpp:22]   --->   Operation 361 'load' 'in_4_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_38 : Operation 362 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_6_load = muxlogic i6 %in_6_addr"   --->   Operation 362 'muxlogic' 'muxLogicRAMAddr_to_in_6_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_38 : Operation 363 [2/2] (0.62ns) (share mux size 2)   --->   "%in_6_load = load i6 %in_6_addr" [kernel_Rope.cpp:22]   --->   Operation 363 'load' 'in_6_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_38 : Operation 364 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_8_load = muxlogic i6 %in_8_addr"   --->   Operation 364 'muxlogic' 'muxLogicRAMAddr_to_in_8_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.00>
ST_38 : Operation 365 [2/2] (0.62ns) (share mux size 2)   --->   "%in_8_load = load i6 %in_8_addr" [kernel_Rope.cpp:22]   --->   Operation 365 'load' 'in_8_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_38 : Operation 366 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_10_load = muxlogic i6 %in_10_addr"   --->   Operation 366 'muxlogic' 'muxLogicRAMAddr_to_in_10_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.00>
ST_38 : Operation 367 [2/2] (0.62ns) (share mux size 2)   --->   "%in_10_load = load i6 %in_10_addr" [kernel_Rope.cpp:22]   --->   Operation 367 'load' 'in_10_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_38 : Operation 368 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_12_load = muxlogic i6 %in_12_addr"   --->   Operation 368 'muxlogic' 'muxLogicRAMAddr_to_in_12_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.00>
ST_38 : Operation 369 [2/2] (0.62ns) (share mux size 2)   --->   "%in_12_load = load i6 %in_12_addr" [kernel_Rope.cpp:22]   --->   Operation 369 'load' 'in_12_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_38 : Operation 370 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_14_load = muxlogic i6 %in_14_addr"   --->   Operation 370 'muxlogic' 'muxLogicRAMAddr_to_in_14_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.00>
ST_38 : Operation 371 [2/2] (0.62ns) (share mux size 2)   --->   "%in_14_load = load i6 %in_14_addr" [kernel_Rope.cpp:22]   --->   Operation 371 'load' 'in_14_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_38 : Operation 372 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI0_to_mul7 = muxlogic i32 %tmp_21"   --->   Operation 372 'muxlogic' 'muxLogicI0_to_mul7' <Predicate = true> <Delay = 1.35>
ST_38 : Operation 373 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI1_to_mul7 = muxlogic i32 %s_out_4"   --->   Operation 373 'muxlogic' 'muxLogicI1_to_mul7' <Predicate = true> <Delay = 1.35>
ST_38 : Operation 374 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI0_to_mul5 = muxlogic i32 %tmp_21"   --->   Operation 374 'muxlogic' 'muxLogicI0_to_mul5' <Predicate = true> <Delay = 1.35>
ST_38 : Operation 375 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI1_to_mul5 = muxlogic i32 %c_out_4"   --->   Operation 375 'muxlogic' 'muxLogicI1_to_mul5' <Predicate = true> <Delay = 1.35>

State 39 <SV = 38> <Delay = 2.90>
ST_39 : Operation 376 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_0_load = load i6 %in_0_addr" [kernel_Rope.cpp:22]   --->   Operation 376 'load' 'in_0_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_39 : Operation 377 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_2_load = load i6 %in_2_addr" [kernel_Rope.cpp:22]   --->   Operation 377 'load' 'in_2_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_39 : Operation 378 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_4_load = load i6 %in_4_addr" [kernel_Rope.cpp:22]   --->   Operation 378 'load' 'in_4_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_39 : Operation 379 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_6_load = load i6 %in_6_addr" [kernel_Rope.cpp:22]   --->   Operation 379 'load' 'in_6_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_39 : Operation 380 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_8_load = load i6 %in_8_addr" [kernel_Rope.cpp:22]   --->   Operation 380 'load' 'in_8_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_39 : Operation 381 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_10_load = load i6 %in_10_addr" [kernel_Rope.cpp:22]   --->   Operation 381 'load' 'in_10_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_39 : Operation 382 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_12_load = load i6 %in_12_addr" [kernel_Rope.cpp:22]   --->   Operation 382 'load' 'in_12_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_39 : Operation 383 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_14_load = load i6 %in_14_addr" [kernel_Rope.cpp:22]   --->   Operation 383 'load' 'in_14_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_39 : Operation 384 [1/1] (0.79ns)   --->   "%tmp_20 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i4, i4 0, i32 %in_0_load, i4 2, i32 %in_2_load, i4 4, i32 %in_4_load, i4 6, i32 %in_6_load, i4 8, i32 %in_8_load, i4 10, i32 %in_10_load, i4 12, i32 %in_12_load, i4 14, i32 %in_14_load, i32 <undef>, i4 %trunc_ln16" [kernel_Rope.cpp:22]   --->   Operation 384 'sparsemux' 'tmp_20' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_39 : Operation 385 [1/1] (2.48ns) (share mux size 79)   --->   "%mul7 = fmul i32 %tmp_21, i32 %s_out_4" [kernel_Rope.cpp:22]   --->   Operation 385 'fmul' 'mul7' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 386 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI0_to_sub = muxlogic i32 %tmp_20"   --->   Operation 386 'muxlogic' 'muxLogicI0_to_sub' <Predicate = true> <Delay = 0.42>
ST_39 : Operation 387 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI1_to_sub = muxlogic i32 %c_out_4"   --->   Operation 387 'muxlogic' 'muxLogicI1_to_sub' <Predicate = true> <Delay = 0.42>
ST_39 : Operation 388 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI2_to_sub = muxlogic i32 %mul7"   --->   Operation 388 'muxlogic' 'muxLogicI2_to_sub' <Predicate = true> <Delay = 0.42>
ST_39 : Operation 389 [1/1] (2.48ns) (share mux size 79)   --->   "%mul5 = fmul i32 %tmp_21, i32 %c_out_4" [kernel_Rope.cpp:23]   --->   Operation 389 'fmul' 'mul5' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 390 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI0_to_add = muxlogic i32 %tmp_20"   --->   Operation 390 'muxlogic' 'muxLogicI0_to_add' <Predicate = true> <Delay = 0.42>
ST_39 : Operation 391 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI1_to_add = muxlogic i32 %s_out_4"   --->   Operation 391 'muxlogic' 'muxLogicI1_to_add' <Predicate = true> <Delay = 0.42>
ST_39 : Operation 392 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI2_to_add = muxlogic i32 %mul5"   --->   Operation 392 'muxlogic' 'muxLogicI2_to_add' <Predicate = true> <Delay = 0.42>

State 40 <SV = 39> <Delay = 2.86>
ST_40 : Operation 393 [2/2] (2.86ns) (share mux size 2)   --->   "%sub = fmsub i32 @_ssdm_op_FMSUB, i32 %tmp_20, i32 %c_out_4, i32 %mul7" [kernel_Rope.cpp:22]   --->   Operation 393 'fmsub' 'sub' <Predicate = true> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 394 [2/2] (2.86ns) (share mux size 2)   --->   "%add = fmadd i32 @_ssdm_op_FMADD, i32 %tmp_20, i32 %s_out_4, i32 %mul5" [kernel_Rope.cpp:23]   --->   Operation 394 'fmadd' 'add' <Predicate = true> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.00>
ST_41 : Operation 395 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [kernel_Rope.cpp:17]   --->   Operation 395 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 396 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 384, i64 384, i64 384" [kernel_Rope.cpp:16]   --->   Operation 396 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 397 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_83" [kernel_Rope.cpp:16]   --->   Operation 397 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %lshr_ln2" [kernel_Rope.cpp:16]   --->   Operation 398 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 399 [1/1] (0.00ns)   --->   "%specmemcore_ln375 = specmemcore void @_ssdm_op_SpecMemCore, i100 %ref_4oPi_table_100, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:375->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 399 'specmemcore' 'specmemcore_ln375' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 400 [1/1] (0.00ns)   --->   "%specmemcore_ln58 = specmemcore void @_ssdm_op_SpecMemCore, i28 %second_order_float_cos_K0, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:58->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 400 'specmemcore' 'specmemcore_ln58' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 401 [1/1] (0.00ns)   --->   "%specmemcore_ln59 = specmemcore void @_ssdm_op_SpecMemCore, i22 %second_order_float_cos_K1, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:59->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 401 'specmemcore' 'specmemcore_ln59' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 402 [1/1] (0.00ns)   --->   "%specmemcore_ln60 = specmemcore void @_ssdm_op_SpecMemCore, i14 %second_order_float_cos_K2, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:60->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 402 'specmemcore' 'specmemcore_ln60' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 403 [1/1] (0.00ns)   --->   "%specmemcore_ln61 = specmemcore void @_ssdm_op_SpecMemCore, i29 %second_order_float_sin_K0, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:61->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 403 'specmemcore' 'specmemcore_ln61' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 404 [1/1] (0.00ns)   --->   "%specmemcore_ln62 = specmemcore void @_ssdm_op_SpecMemCore, i21 %second_order_float_sin_K1, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:62->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 404 'specmemcore' 'specmemcore_ln62' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 405 [1/1] (0.00ns)   --->   "%specmemcore_ln63 = specmemcore void @_ssdm_op_SpecMemCore, i13 %second_order_float_sin_K2, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:63->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 405 'specmemcore' 'specmemcore_ln63' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 406 [1/2] (0.28ns) (share mux size 2)   --->   "%sub = fmsub i32 @_ssdm_op_FMSUB, i32 %tmp_20, i32 %c_out_4, i32 %mul7" [kernel_Rope.cpp:22]   --->   Operation 406 'fmsub' 'sub' <Predicate = true> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 407 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 407 'getelementptr' 'out_0_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 408 [1/1] (0.00ns)   --->   "%out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 408 'getelementptr' 'out_2_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 409 [1/1] (0.00ns)   --->   "%out_4_addr = getelementptr i32 %out_4, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 409 'getelementptr' 'out_4_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 410 [1/1] (0.00ns)   --->   "%out_6_addr = getelementptr i32 %out_6, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 410 'getelementptr' 'out_6_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 411 [1/2] (0.28ns) (share mux size 2)   --->   "%add = fmadd i32 @_ssdm_op_FMADD, i32 %tmp_20, i32 %s_out_4, i32 %mul5" [kernel_Rope.cpp:23]   --->   Operation 411 'fmadd' 'add' <Predicate = true> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 412 [1/1] (0.00ns)   --->   "%out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 412 'getelementptr' 'out_1_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 413 [1/1] (0.00ns)   --->   "%out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 413 'getelementptr' 'out_3_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 414 [1/1] (0.00ns)   --->   "%out_5_addr = getelementptr i32 %out_5, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 414 'getelementptr' 'out_5_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 415 [1/1] (0.00ns)   --->   "%out_7_addr = getelementptr i32 %out_7, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 415 'getelementptr' 'out_7_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 416 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 416 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.00>
ST_41 : Operation 417 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_4_addr"   --->   Operation 417 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.00>
ST_41 : Operation 418 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_4_addr" [kernel_Rope.cpp:22]   --->   Operation 418 'store' 'store_ln22' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_41 : Operation 419 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 419 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.00>
ST_41 : Operation 420 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_5_addr"   --->   Operation 420 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.00>
ST_41 : Operation 421 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_5_addr" [kernel_Rope.cpp:23]   --->   Operation 421 'store' 'store_ln23' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_41 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 422 'br' 'br_ln23' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.00>
ST_41 : Operation 423 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 423 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.00>
ST_41 : Operation 424 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_2_addr"   --->   Operation 424 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.00>
ST_41 : Operation 425 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_2_addr" [kernel_Rope.cpp:22]   --->   Operation 425 'store' 'store_ln22' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_41 : Operation 426 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 426 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.00>
ST_41 : Operation 427 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_3_addr"   --->   Operation 427 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.00>
ST_41 : Operation 428 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_3_addr" [kernel_Rope.cpp:23]   --->   Operation 428 'store' 'store_ln23' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_41 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 429 'br' 'br_ln23' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.00>
ST_41 : Operation 430 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 430 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.00>
ST_41 : Operation 431 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_0_addr"   --->   Operation 431 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.00>
ST_41 : Operation 432 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_0_addr" [kernel_Rope.cpp:22]   --->   Operation 432 'store' 'store_ln22' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_41 : Operation 433 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 433 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.00>
ST_41 : Operation 434 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_1_addr"   --->   Operation 434 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.00>
ST_41 : Operation 435 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_1_addr" [kernel_Rope.cpp:23]   --->   Operation 435 'store' 'store_ln23' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_41 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 436 'br' 'br_ln23' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.00>
ST_41 : Operation 437 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 437 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.00>
ST_41 : Operation 438 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_6_addr"   --->   Operation 438 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.00>
ST_41 : Operation 439 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_6_addr" [kernel_Rope.cpp:22]   --->   Operation 439 'store' 'store_ln22' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_41 : Operation 440 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 440 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.00>
ST_41 : Operation 441 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_7_addr"   --->   Operation 441 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.00>
ST_41 : Operation 442 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_7_addr" [kernel_Rope.cpp:23]   --->   Operation 442 'store' 'store_ln23' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_41 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 443 'br' 'br_ln23' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.00>

State 42 <SV = 4> <Delay = 0.28>
ST_42 : Operation 444 [1/1] (0.28ns)   --->   "%ret_ln25 = ret" [kernel_Rope.cpp:25]   --->   Operation 444 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.28>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pos_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_100]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_cos_K0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_cos_K1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_cos_K2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_K0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_K1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_K2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                 (alloca           ) [ 0111111111111111111111111111111111111111110]
pos_read                                          (read             ) [ 0011000000000000000000000000000000000000000]
muxLogicI0_to_conv                                (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln16                                        (store            ) [ 0000000000000000000000000000000000000000000]
specstablecontent_ln0                             (specstablecontent) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 0000000000000000000000000000000000000000000]
conv                                              (sitofp           ) [ 0000111111111111111111111111111111111111110]
br_ln16                                           (br               ) [ 0000000000000000000000000000000000000000000]
i_25                                              (load             ) [ 0000111111111111111111111111111111111100000]
icmp_ln16                                         (icmp             ) [ 0000111111111111111111111111111111111111110]
br_ln16                                           (br               ) [ 0000000000000000000000000000000000000000000]
add_ln16                                          (add              ) [ 0000000000000000000000000000000000000000000]
store_ln16                                        (store            ) [ 0000000000000000000000000000000000000000000]
br_ln16                                           (br               ) [ 0000000000000000000000000000000000000000000]
trunc_ln16_2                                      (trunc            ) [ 0000101111111111111111111111111111111111110]
head_dim                                          (trunc            ) [ 0000000000000000000000000000000000000000000]
zext_ln18                                         (zext             ) [ 0000101100000000000000000000000000000000000]
muxLogicI0_to_conv1                               (muxlogic         ) [ 0000000000000000000000000000000000000000000]
switch_ln22                                       (switch           ) [ 0000000000000000000000000000000000000000000]
conv1                                             (sitofp           ) [ 0000100010000000000000000000000000000000000]
muxLogicI0_to_mul                                 (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul                                 (muxlogic         ) [ 0000000000000000000000000000000000000000000]
mul                                               (fmul             ) [ 0000100001100000000000000000000000000000000]
muxLogicI0_to_y_assign                            (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_y_assign                            (muxlogic         ) [ 0000000000000000000000000000000000000000000]
y_assign                                          (fmul             ) [ 0000100000011111111111110000000000000000000]
tmp                                               (call             ) [ 0000100000000000000000001100000000000000000]
muxLogicI0_to_val                                 (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_val                                 (muxlogic         ) [ 0000000000000000000000000000000000000000000]
val                                               (fmul             ) [ 0000100000000000000000000010000000000000000]
data                                              (bitcast          ) [ 0000000000000000000000000000000000000000000]
din_sign                                          (bitselect        ) [ 0000100000000000000000000001111111111100000]
din_exp                                           (partselect       ) [ 0000100000000000000000000001111000000000000]
din_sig                                           (trunc            ) [ 0000100000000000000000000001100000000000000]
closepath                                         (icmp             ) [ 0000100000000000000000000001111000000000000]
add_ln376                                         (add              ) [ 0000000000000000000000000000000000000000000]
addr                                              (select           ) [ 0000000000000000000000000000000000000000000]
lshr_ln                                           (partselect       ) [ 0000000000000000000000000000000000000000000]
zext_ln378                                        (zext             ) [ 0000000000000000000000000000000000000000000]
ref_4oPi_table_100_addr                           (getelementptr    ) [ 0000100000000000000000000001000000000000000]
muxLogicRAMAddr_to_table_100                      (muxlogic         ) [ 0000000000000000000000000000000000000000000]
trunc_ln379                                       (trunc            ) [ 0000100000000000000000000001000000000000000]
table_100                                         (load             ) [ 0000000000000000000000000000000000000000000]
zext_ln379                                        (zext             ) [ 0000000000000000000000000000000000000000000]
shl_ln379                                         (shl              ) [ 0000000000000000000000000000000000000000000]
Med                                               (partselect       ) [ 0000100000000000000000000000110000000000000]
X                                                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
zext_ln468                                        (zext             ) [ 0000100000000000000000000000010000000000000]
muxLogicI0_to_h                                   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_h                                   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
icmp_ln179                                        (icmp             ) [ 0000000000000000000000000000000000000000000]
icmp_ln179_2                                      (icmp             ) [ 0000000000000000000000000000000000000000000]
and_ln179                                         (and              ) [ 0000100000000000000000000000011111111100000]
h                                                 (mul              ) [ 0000000000000000000000000000000000000000000]
Mx_bits                                           (partselect       ) [ 0000000000000000000000000000000000000000000]
trunc_ln                                          (partselect       ) [ 0000000000000000000000000000000000000000000]
k                                                 (select           ) [ 0000100000000000000000000000001111111100000]
trunc_ln491                                       (trunc            ) [ 0000000000000000000000000000000000000000000]
Mx_bits_4                                         (sub              ) [ 0000000000000000000000000000000000000000000]
Mx_bits_6                                         (select           ) [ 0000100000000000000000000000001000000000000]
tmp_14                                            (partselect       ) [ 0000100000000000000000000000001000000000000]
Ex                                                (add              ) [ 0000000000000000000000000000000000000000000]
select_ln453                                      (select           ) [ 0000000000000000000000000000000000000000000]
t                                                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
Mx_zeros                                          (ctlz             ) [ 0000000000000000000000000000000000000000000]
zext_ln504                                        (zext             ) [ 0000000000000000000000000000000000000000000]
shl_ln504                                         (shl              ) [ 0000000000000000000000000000000000000000000]
trunc_ln505                                       (trunc            ) [ 0000000000000000000000000000000000000000000]
Ex_2                                              (sub              ) [ 0000100000000000000000000000000111111100000]
tmp_23                                            (bitselect        ) [ 0000100000000000000000000000000100000000000]
tmp_s                                             (partselect       ) [ 0000100000000000000000000000000111110000000]
icmp_ln186                                        (icmp             ) [ 0000100000000000000000000000000111111100000]
sub_ln506                                         (sub              ) [ 0000000000000000000000000000000000000000000]
select_ln506                                      (select           ) [ 0000000000000000000000000000000000000000000]
zext_ln506                                        (zext             ) [ 0000000000000000000000000000000000000000000]
zext_ln506_2                                      (zext             ) [ 0000000000000000000000000000000000000000000]
lshr_ln506                                        (lshr             ) [ 0000000000000000000000000000000000000000000]
shl_ln506                                         (shl              ) [ 0000000000000000000000000000000000000000000]
select_ln506_2                                    (select           ) [ 0000000000000000000000000000000000000000000]
B                                                 (trunc            ) [ 0000100000000000000000000000000011000000000]
A                                                 (partselect       ) [ 0000100000000000000000000000000010000000000]
B_trunc                                           (partselect       ) [ 0000100000000000000000000000000010000000000]
zext_ln69                                         (zext             ) [ 0000000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln69                            (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln69                            (muxlogic         ) [ 0000000000000000000000000000000000000000000]
mul_ln69                                          (mul              ) [ 0000000000000000000000000000000000000000000]
zext_ln72                                         (zext             ) [ 0000000000000000000000000000000000000000000]
second_order_float_cos_K0_addr                    (getelementptr    ) [ 0000100000000000000000000000000001000000000]
muxLogicRAMAddr_to_second_order_float_cos_K0_load (muxlogic         ) [ 0000000000000000000000000000000000000000000]
second_order_float_cos_K1_addr                    (getelementptr    ) [ 0000100000000000000000000000000001000000000]
muxLogicRAMAddr_to_second_order_float_cos_K1_load (muxlogic         ) [ 0000000000000000000000000000000000000000000]
tmp_22                                            (partselect       ) [ 0000100000000000000000000000000001000000000]
second_order_float_cos_K2_addr                    (getelementptr    ) [ 0000100000000000000000000000000001000000000]
muxLogicRAMAddr_to_second_order_float_cos_K2_load (muxlogic         ) [ 0000000000000000000000000000000000000000000]
second_order_float_sin_K0_addr                    (getelementptr    ) [ 0000100000000000000000000000000001000000000]
muxLogicRAMAddr_to_second_order_float_sin_K0_load (muxlogic         ) [ 0000000000000000000000000000000000000000000]
second_order_float_sin_K1_addr                    (getelementptr    ) [ 0000100000000000000000000000000001000000000]
muxLogicRAMAddr_to_second_order_float_sin_K1_load (muxlogic         ) [ 0000000000000000000000000000000000000000000]
second_order_float_sin_K2_addr                    (getelementptr    ) [ 0000100000000000000000000000000001000000000]
muxLogicRAMAddr_to_second_order_float_sin_K2_load (muxlogic         ) [ 0000000000000000000000000000000000000000000]
second_order_float_cos_K0_load                    (load             ) [ 0000000000000000000000000000000000000000000]
trunc_ln7                                         (partselect       ) [ 0000100000000000000000000000000000100000000]
zext_ln73                                         (zext             ) [ 0000000000000000000000000000000000000000000]
second_order_float_cos_K1_load                    (load             ) [ 0000000000000000000000000000000000000000000]
zext_ln73_2                                       (zext             ) [ 0000000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln73                            (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln73                            (muxlogic         ) [ 0000000000000000000000000000000000000000000]
mul_ln73                                          (mul              ) [ 0000000000000000000000000000000000000000000]
tmp_16                                            (partselect       ) [ 0000100000000000000000000000000000100000000]
zext_ln74_3                                       (zext             ) [ 0000000000000000000000000000000000000000000]
second_order_float_cos_K2_load                    (load             ) [ 0000000000000000000000000000000000000000000]
zext_ln74                                         (zext             ) [ 0000000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln74                            (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln74                            (muxlogic         ) [ 0000000000000000000000000000000000000000000]
mul_ln74                                          (mul              ) [ 0000000000000000000000000000000000000000000]
tmp_24                                            (partselect       ) [ 0000100000000000000000000000000000100000000]
second_order_float_sin_K0_load                    (load             ) [ 0000000000000000000000000000000000000000000]
zext_ln78                                         (zext             ) [ 0000000000000000000000000000000000000000000]
second_order_float_sin_K1_load                    (load             ) [ 0000000000000000000000000000000000000000000]
sext_ln78                                         (sext             ) [ 0000000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln78                            (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln78                            (muxlogic         ) [ 0000000000000000000000000000000000000000000]
mul_ln78                                          (mul              ) [ 0000000000000000000000000000000000000000000]
trunc_ln8                                         (partselect       ) [ 0000100000000000000000000000000000100000000]
zext_ln79                                         (zext             ) [ 0000000000000000000000000000000000000000000]
second_order_float_sin_K2_load                    (load             ) [ 0000000000000000000000000000000000000000000]
sext_ln79                                         (sext             ) [ 0000000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln79                            (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln79                            (muxlogic         ) [ 0000000000000000000000000000000000000000000]
mul_ln79                                          (mul              ) [ 0000000000000000000000000000000000000000000]
trunc_ln9                                         (partselect       ) [ 0000100000000000000000000000000000100000000]
trunc_ln10                                        (partselect       ) [ 0000100000000000000000000000000000100000000]
zext_ln73_3                                       (zext             ) [ 0000000000000000000000000000000000000000000]
zext_ln74_4                                       (zext             ) [ 0000000000000000000000000000000000000000000]
add_ln75                                          (add              ) [ 0000000000000000000000000000000000000000000]
add_ln75_2                                        (add              ) [ 0000100000000000000000000000000000011000000]
sext_ln80                                         (sext             ) [ 0000000000000000000000000000000000000000000]
sext_ln80_3                                       (sext             ) [ 0000000000000000000000000000000000000000000]
add_ln80                                          (add              ) [ 0000000000000000000000000000000000000000000]
sext_ln80_4                                       (sext             ) [ 0000000000000000000000000000000000000000000]
add_ln80_2                                        (add              ) [ 0000100000000000000000000000000000010000000]
zext_ln80_2                                       (zext             ) [ 0000100000000000000000000000000000001000000]
zext_ln80                                         (zext             ) [ 0000100000000000000000000000000000001000000]
muxLogicI0_to_mul_ln80                            (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln80                            (muxlogic         ) [ 0000000000000000000000000000000000000000000]
lshr_ln16_2                                       (partselect       ) [ 0000000000000000000000000000000000000000000]
zext_ln16_2                                       (zext             ) [ 0000100000000000000000000000000000000110000]
zext_ln75                                         (zext             ) [ 0000000000000000000000000000000000000000000]
cos_result                                        (sub              ) [ 0000100000000000000000000000000000000100000]
mul_ln80                                          (mul              ) [ 0000000000000000000000000000000000000000000]
trunc_ln11                                        (partselect       ) [ 0000000000000000000000000000000000000000000]
tmp_15                                            (partselect       ) [ 0000000000000000000000000000000000000000000]
out_bits                                          (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
trunc_ln276                                       (trunc            ) [ 0000100000000000000000000000000000000100000]
c_7                                               (ctlz             ) [ 0000100000000000000000000000000000000100000]
trunc_ln281                                       (trunc            ) [ 0000100000000000000000000000000000000100000]
tmp_17                                            (partselect       ) [ 0000000000000000000000000000000000000000000]
out_bits_9                                        (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
zext_ln273                                        (zext             ) [ 0000000000000000000000000000000000000000000]
tmp_18                                            (partselect       ) [ 0000000000000000000000000000000000000000000]
out_bits_10                                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
c_8                                               (ctlz             ) [ 0000100000000000000000000000000000000100000]
trunc_ln281_5                                     (trunc            ) [ 0000100000000000000000000000000000000100000]
c_6                                               (ctlz             ) [ 0000100000000000000000000000000000000100000]
trunc_ln281_6                                     (trunc            ) [ 0000100000000000000000000000000000000100000]
trunc_ln12                                        (partselect       ) [ 0000100000000000000000000000000000000100000]
icmp_ln306                                        (icmp             ) [ 0000100000000000000000000000000000000100000]
in_1_addr                                         (getelementptr    ) [ 0000100000000000000000000000000000000100000]
in_3_addr                                         (getelementptr    ) [ 0000100000000000000000000000000000000100000]
in_5_addr                                         (getelementptr    ) [ 0000100000000000000000000000000000000100000]
in_7_addr                                         (getelementptr    ) [ 0000100000000000000000000000000000000100000]
in_9_addr                                         (getelementptr    ) [ 0000100000000000000000000000000000000100000]
in_11_addr                                        (getelementptr    ) [ 0000100000000000000000000000000000000100000]
in_13_addr                                        (getelementptr    ) [ 0000100000000000000000000000000000000100000]
in_15_addr                                        (getelementptr    ) [ 0000100000000000000000000000000000000100000]
muxLogicRAMAddr_to_in_1_load                      (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_3_load                      (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_5_load                      (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_7_load                      (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_9_load                      (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_11_load                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_13_load                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_15_load                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
trunc_ln16                                        (trunc            ) [ 0000100000000000000000000000000000000011000]
lshr_ln2                                          (partselect       ) [ 0000100000000000000000000000000000000011110]
out_bits_8                                        (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
c_5                                               (ctlz             ) [ 0000000000000000000000000000000000000000000]
trunc_ln281_4                                     (trunc            ) [ 0000000000000000000000000000000000000000000]
zext_ln291                                        (zext             ) [ 0000000000000000000000000000000000000000000]
shl_ln291                                         (shl              ) [ 0000000000000000000000000000000000000000000]
in_shift_3                                        (trunc            ) [ 0000000000000000000000000000000000000000000]
icmp_ln292                                        (icmp             ) [ 0000000000000000000000000000000000000000000]
shift_6                                           (add              ) [ 0000000000000000000000000000000000000000000]
zext_ln291_3                                      (zext             ) [ 0000000000000000000000000000000000000000000]
shl_ln291_4                                       (shl              ) [ 0000000000000000000000000000000000000000000]
shift_7                                           (select           ) [ 0000000000000000000000000000000000000000000]
zext_ln287                                        (zext             ) [ 0000000000000000000000000000000000000000000]
newexp_4                                          (xor              ) [ 0000000000000000000000000000000000000000000]
out_exp                                           (zext             ) [ 0000000000000000000000000000000000000000000]
tmp_25                                            (partselect       ) [ 0000000000000000000000000000000000000000000]
tmp_26                                            (partselect       ) [ 0000000000000000000000000000000000000000000]
significand                                       (select           ) [ 0000000000000000000000000000000000000000000]
sext_ln163                                        (sext             ) [ 0000000000000000000000000000000000000000000]
zext_ln291_5                                      (zext             ) [ 0000000000000000000000000000000000000000000]
shl_ln291_5                                       (shl              ) [ 0000000000000000000000000000000000000000000]
in_shift_4                                        (trunc            ) [ 0000000000000000000000000000000000000000000]
icmp_ln292_2                                      (icmp             ) [ 0000000000000000000000000000000000000000000]
shift_9                                           (add              ) [ 0000000000000000000000000000000000000000000]
zext_ln291_4                                      (zext             ) [ 0000000000000000000000000000000000000000000]
shl_ln291_6                                       (shl              ) [ 0000000000000000000000000000000000000000000]
shift_10                                          (select           ) [ 0000000000000000000000000000000000000000000]
zext_ln287_2                                      (zext             ) [ 0000000000000000000000000000000000000000000]
add_ln300                                         (add              ) [ 0000000000000000000000000000000000000000000]
newexp                                            (sub              ) [ 0000000000000000000000000000000000000000000]
tmp_27                                            (bitselect        ) [ 0000000000000000000000000000000000000000000]
or_ln306                                          (or               ) [ 0000000000000000000000000000000000000000000]
empty                                             (trunc            ) [ 0000000000000000000000000000000000000000000]
tmp_28                                            (partselect       ) [ 0000000000000000000000000000000000000000000]
tmp_29                                            (partselect       ) [ 0000000000000000000000000000000000000000000]
empty_675                                         (select           ) [ 0000000000000000000000000000000000000000000]
index                                             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
sin_results_sign                                  (sparsemux        ) [ 0000000000000000000000000000000000000000000]
cos_results_sign                                  (sparsemux        ) [ 0000000000000000000000000000000000000000000]
xor_ln186                                         (xor              ) [ 0000000000000000000000000000000000000000000]
sin_results_sign_3                                (and              ) [ 0000000000000000000000000000000000000000000]
select_ln186                                      (select           ) [ 0000000000000000000000000000000000000000000]
or_ln186                                          (or               ) [ 0000000000000000000000000000000000000000000]
sin_results_exp                                   (select           ) [ 0000000000000000000000000000000000000000000]
select_ln186_5                                    (select           ) [ 0000000000000000000000000000000000000000000]
sin_results_sig                                   (select           ) [ 0000000000000000000000000000000000000000000]
cos_results_sign_3                                (and              ) [ 0000000000000000000000000000000000000000000]
sin_results_sign_4                                (select           ) [ 0000100000000000000000000000000000000010000]
sin_results_exp_2                                 (select           ) [ 0000100000000000000000000000000000000010000]
sin_results_sig_2                                 (select           ) [ 0000100000000000000000000000000000000010000]
not_and_ln179                                     (xor              ) [ 0000000000000000000000000000000000000000000]
cos_results_sign_4                                (and              ) [ 0000100000000000000000000000000000000010000]
cos_results_exp_3                                 (select           ) [ 0000000000000000000000000000000000000000000]
empty_676                                         (or               ) [ 0000000000000000000000000000000000000000000]
cos_results_exp_4                                 (select           ) [ 0000100000000000000000000000000000000010000]
cos_results_sig_3_cast                            (select           ) [ 0000000000000000000000000000000000000000000]
cos_results_sig_2                                 (select           ) [ 0000100000000000000000000000000000000010000]
tmp_19                                            (sparsemux        ) [ 0000100000000000000000000000000000000010000]
in_1_load                                         (load             ) [ 0000000000000000000000000000000000000000000]
in_3_load                                         (load             ) [ 0000000000000000000000000000000000000000000]
in_5_load                                         (load             ) [ 0000000000000000000000000000000000000000000]
in_7_load                                         (load             ) [ 0000000000000000000000000000000000000000000]
in_9_load                                         (load             ) [ 0000000000000000000000000000000000000000000]
in_11_load                                        (load             ) [ 0000000000000000000000000000000000000000000]
in_13_load                                        (load             ) [ 0000000000000000000000000000000000000000000]
in_15_load                                        (load             ) [ 0000000000000000000000000000000000000000000]
tmp_21                                            (sparsemux        ) [ 0000100000000000000000000000000000000011000]
t_8                                               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
t_9                                               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
s_out                                             (bitcast          ) [ 0000000000000000000000000000000000000000000]
c_out                                             (bitcast          ) [ 0000000000000000000000000000000000000000000]
s_out_4                                           (select           ) [ 0000100000000000000000000000000000000001110]
c_out_4                                           (select           ) [ 0000100000000000000000000000000000000001110]
in_0_addr                                         (getelementptr    ) [ 0000100000000000000000000000000000000001000]
in_2_addr                                         (getelementptr    ) [ 0000100000000000000000000000000000000001000]
in_4_addr                                         (getelementptr    ) [ 0000100000000000000000000000000000000001000]
in_6_addr                                         (getelementptr    ) [ 0000100000000000000000000000000000000001000]
in_8_addr                                         (getelementptr    ) [ 0000100000000000000000000000000000000001000]
in_10_addr                                        (getelementptr    ) [ 0000100000000000000000000000000000000001000]
in_12_addr                                        (getelementptr    ) [ 0000100000000000000000000000000000000001000]
in_14_addr                                        (getelementptr    ) [ 0000100000000000000000000000000000000001000]
muxLogicRAMAddr_to_in_0_load                      (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_2_load                      (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_4_load                      (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_6_load                      (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_8_load                      (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_10_load                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_12_load                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_14_load                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI0_to_mul7                                (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul7                                (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI0_to_mul5                                (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul5                                (muxlogic         ) [ 0000000000000000000000000000000000000000000]
in_0_load                                         (load             ) [ 0000000000000000000000000000000000000000000]
in_2_load                                         (load             ) [ 0000000000000000000000000000000000000000000]
in_4_load                                         (load             ) [ 0000000000000000000000000000000000000000000]
in_6_load                                         (load             ) [ 0000000000000000000000000000000000000000000]
in_8_load                                         (load             ) [ 0000000000000000000000000000000000000000000]
in_10_load                                        (load             ) [ 0000000000000000000000000000000000000000000]
in_12_load                                        (load             ) [ 0000000000000000000000000000000000000000000]
in_14_load                                        (load             ) [ 0000000000000000000000000000000000000000000]
tmp_20                                            (sparsemux        ) [ 0000100000000000000000000000000000000000110]
mul7                                              (fmul             ) [ 0000100000000000000000000000000000000000110]
muxLogicI0_to_sub                                 (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_sub                                 (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI2_to_sub                                 (muxlogic         ) [ 0000000000000000000000000000000000000000000]
mul5                                              (fmul             ) [ 0000100000000000000000000000000000000000110]
muxLogicI0_to_add                                 (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_add                                 (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI2_to_add                                 (muxlogic         ) [ 0000000000000000000000000000000000000000000]
specpipeline_ln17                                 (specpipeline     ) [ 0000000000000000000000000000000000000000000]
speclooptripcount_ln16                            (speclooptripcount) [ 0000000000000000000000000000000000000000000]
specloopname_ln16                                 (specloopname     ) [ 0000000000000000000000000000000000000000000]
zext_ln16                                         (zext             ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln375                                 (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln58                                  (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln59                                  (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln60                                  (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln61                                  (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln62                                  (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln63                                  (specmemcore      ) [ 0000000000000000000000000000000000000000000]
sub                                               (fmsub            ) [ 0000000000000000000000000000000000000000000]
out_0_addr                                        (getelementptr    ) [ 0000000000000000000000000000000000000000000]
out_2_addr                                        (getelementptr    ) [ 0000000000000000000000000000000000000000000]
out_4_addr                                        (getelementptr    ) [ 0000000000000000000000000000000000000000000]
out_6_addr                                        (getelementptr    ) [ 0000000000000000000000000000000000000000000]
add                                               (fmadd            ) [ 0000000000000000000000000000000000000000000]
out_1_addr                                        (getelementptr    ) [ 0000000000000000000000000000000000000000000]
out_3_addr                                        (getelementptr    ) [ 0000000000000000000000000000000000000000000]
out_5_addr                                        (getelementptr    ) [ 0000000000000000000000000000000000000000000]
out_7_addr                                        (getelementptr    ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln22                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln22                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln22                                        (store            ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln23                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln23                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln23                                        (store            ) [ 0000000000000000000000000000000000000000000]
br_ln23                                           (br               ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln22                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln22                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln22                                        (store            ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln23                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln23                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln23                                        (store            ) [ 0000000000000000000000000000000000000000000]
br_ln23                                           (br               ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln22                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln22                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln22                                        (store            ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln23                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln23                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln23                                        (store            ) [ 0000000000000000000000000000000000000000000]
br_ln23                                           (br               ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln22                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln22                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln22                                        (store            ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln23                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln23                     (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln23                                        (store            ) [ 0000000000000000000000000000000000000000000]
br_ln23                                           (br               ) [ 0000000000000000000000000000000000000000000]
ret_ln25                                          (ret              ) [ 0000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="in_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="in_9">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="in_10">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="in_11">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="in_12">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="in_13">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="in_14">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="in_15">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="pos_r">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pos_r"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="ref_4oPi_table_100">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="second_order_float_cos_K0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="second_order_float_cos_K1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="second_order_float_cos_K2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="second_order_float_sin_K0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="second_order_float_sin_K1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="second_order_float_sin_K2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<float>"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i100.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i58.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i30"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i32"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i15.i16"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16i1.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i1.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMSUB"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMADD"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_83"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="340" class="1004" name="i_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="pos_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pos_read/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="ref_4oPi_table_100_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="100" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="4" slack="0"/>
<pin id="354" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_100_addr/26 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="100" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_100/26 "/>
</bind>
</comp>

<comp id="363" class="1004" name="second_order_float_cos_K0_addr_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="28" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="7" slack="0"/>
<pin id="367" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_cos_K0_addr/32 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_cos_K0_load/32 "/>
</bind>
</comp>

<comp id="376" class="1004" name="second_order_float_cos_K1_addr_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="22" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="7" slack="0"/>
<pin id="380" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_cos_K1_addr/32 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_cos_K1_load/32 "/>
</bind>
</comp>

<comp id="389" class="1004" name="second_order_float_cos_K2_addr_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="14" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="7" slack="0"/>
<pin id="393" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_cos_K2_addr/32 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_cos_K2_load/32 "/>
</bind>
</comp>

<comp id="402" class="1004" name="second_order_float_sin_K0_addr_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="29" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="7" slack="0"/>
<pin id="406" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_K0_addr/32 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_access_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="0"/>
<pin id="411" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_K0_load/32 "/>
</bind>
</comp>

<comp id="415" class="1004" name="second_order_float_sin_K1_addr_gep_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="21" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="7" slack="0"/>
<pin id="419" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_K1_addr/32 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_access_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_K1_load/32 "/>
</bind>
</comp>

<comp id="428" class="1004" name="second_order_float_sin_K2_addr_gep_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="13" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="7" slack="0"/>
<pin id="432" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_K2_addr/32 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_access_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="7" slack="0"/>
<pin id="437" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_K2_load/32 "/>
</bind>
</comp>

<comp id="441" class="1004" name="in_1_addr_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="6" slack="0"/>
<pin id="445" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_1_addr/36 "/>
</bind>
</comp>

<comp id="448" class="1004" name="in_3_addr_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="0"/>
<pin id="452" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_3_addr/36 "/>
</bind>
</comp>

<comp id="455" class="1004" name="in_5_addr_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="6" slack="0"/>
<pin id="459" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_5_addr/36 "/>
</bind>
</comp>

<comp id="462" class="1004" name="in_7_addr_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="6" slack="0"/>
<pin id="466" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_7_addr/36 "/>
</bind>
</comp>

<comp id="469" class="1004" name="in_9_addr_gep_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="6" slack="0"/>
<pin id="473" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_9_addr/36 "/>
</bind>
</comp>

<comp id="476" class="1004" name="in_11_addr_gep_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="6" slack="0"/>
<pin id="480" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_11_addr/36 "/>
</bind>
</comp>

<comp id="483" class="1004" name="in_13_addr_gep_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_13_addr/36 "/>
</bind>
</comp>

<comp id="490" class="1004" name="in_15_addr_gep_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_15_addr/36 "/>
</bind>
</comp>

<comp id="497" class="1004" name="grp_access_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="6" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_1_load/36 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_access_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_3_load/36 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_access_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="6" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_5_load/36 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_access_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_7_load/36 "/>
</bind>
</comp>

<comp id="521" class="1004" name="grp_access_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="6" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="524" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_9_load/36 "/>
</bind>
</comp>

<comp id="527" class="1004" name="grp_access_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="530" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_11_load/36 "/>
</bind>
</comp>

<comp id="533" class="1004" name="grp_access_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="6" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="536" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="537" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_13_load/36 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_access_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="6" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="542" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_15_load/36 "/>
</bind>
</comp>

<comp id="545" class="1004" name="in_0_addr_gep_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="0" index="2" bw="6" slack="2"/>
<pin id="549" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_0_addr/38 "/>
</bind>
</comp>

<comp id="552" class="1004" name="in_2_addr_gep_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="6" slack="2"/>
<pin id="556" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_2_addr/38 "/>
</bind>
</comp>

<comp id="559" class="1004" name="in_4_addr_gep_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="6" slack="2"/>
<pin id="563" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_4_addr/38 "/>
</bind>
</comp>

<comp id="566" class="1004" name="in_6_addr_gep_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="6" slack="2"/>
<pin id="570" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_6_addr/38 "/>
</bind>
</comp>

<comp id="573" class="1004" name="in_8_addr_gep_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="0" index="2" bw="6" slack="2"/>
<pin id="577" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_8_addr/38 "/>
</bind>
</comp>

<comp id="580" class="1004" name="in_10_addr_gep_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="6" slack="2"/>
<pin id="584" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_10_addr/38 "/>
</bind>
</comp>

<comp id="587" class="1004" name="in_12_addr_gep_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="0" index="2" bw="6" slack="2"/>
<pin id="591" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_12_addr/38 "/>
</bind>
</comp>

<comp id="594" class="1004" name="in_14_addr_gep_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="0" index="2" bw="6" slack="2"/>
<pin id="598" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_14_addr/38 "/>
</bind>
</comp>

<comp id="601" class="1004" name="grp_access_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="6" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="604" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="605" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_0_load/38 "/>
</bind>
</comp>

<comp id="607" class="1004" name="grp_access_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="6" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="610" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="611" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_2_load/38 "/>
</bind>
</comp>

<comp id="613" class="1004" name="grp_access_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="6" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="616" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="617" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_4_load/38 "/>
</bind>
</comp>

<comp id="619" class="1004" name="grp_access_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="622" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="623" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_6_load/38 "/>
</bind>
</comp>

<comp id="625" class="1004" name="grp_access_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="6" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="628" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="629" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_8_load/38 "/>
</bind>
</comp>

<comp id="631" class="1004" name="grp_access_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="6" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="634" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="635" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_10_load/38 "/>
</bind>
</comp>

<comp id="637" class="1004" name="grp_access_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="6" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="640" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="641" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_12_load/38 "/>
</bind>
</comp>

<comp id="643" class="1004" name="grp_access_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="6" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="646" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="647" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_14_load/38 "/>
</bind>
</comp>

<comp id="649" class="1004" name="out_0_addr_gep_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="0" index="2" bw="7" slack="0"/>
<pin id="653" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_addr/41 "/>
</bind>
</comp>

<comp id="656" class="1004" name="out_2_addr_gep_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="0" index="2" bw="7" slack="0"/>
<pin id="660" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_2_addr/41 "/>
</bind>
</comp>

<comp id="663" class="1004" name="out_4_addr_gep_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="0" index="2" bw="7" slack="0"/>
<pin id="667" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_4_addr/41 "/>
</bind>
</comp>

<comp id="670" class="1004" name="out_6_addr_gep_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="0" index="2" bw="7" slack="0"/>
<pin id="674" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_6_addr/41 "/>
</bind>
</comp>

<comp id="677" class="1004" name="out_1_addr_gep_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="0" index="2" bw="7" slack="0"/>
<pin id="681" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_1_addr/41 "/>
</bind>
</comp>

<comp id="684" class="1004" name="out_3_addr_gep_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="0" index="2" bw="7" slack="0"/>
<pin id="688" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_3_addr/41 "/>
</bind>
</comp>

<comp id="691" class="1004" name="out_5_addr_gep_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="0" index="2" bw="7" slack="0"/>
<pin id="695" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_5_addr/41 "/>
</bind>
</comp>

<comp id="698" class="1004" name="out_7_addr_gep_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="0" index="2" bw="7" slack="0"/>
<pin id="702" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_7_addr/41 "/>
</bind>
</comp>

<comp id="705" class="1004" name="store_ln22_access_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="7" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="709" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/41 "/>
</bind>
</comp>

<comp id="711" class="1004" name="store_ln23_access_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="7" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="0"/>
<pin id="714" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="715" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/41 "/>
</bind>
</comp>

<comp id="717" class="1004" name="store_ln22_access_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="0"/>
<pin id="720" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="721" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/41 "/>
</bind>
</comp>

<comp id="723" class="1004" name="store_ln23_access_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="7" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="727" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/41 "/>
</bind>
</comp>

<comp id="729" class="1004" name="store_ln22_access_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="7" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="733" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/41 "/>
</bind>
</comp>

<comp id="735" class="1004" name="store_ln23_access_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="7" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="0"/>
<pin id="738" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="739" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/41 "/>
</bind>
</comp>

<comp id="741" class="1004" name="store_ln22_access_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="7" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="0"/>
<pin id="744" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="745" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/41 "/>
</bind>
</comp>

<comp id="747" class="1004" name="store_ln23_access_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="7" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="0"/>
<pin id="750" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="751" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/41 "/>
</bind>
</comp>

<comp id="753" class="1004" name="grp_pow_generic_float_s_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="1"/>
<pin id="756" dir="0" index="2" bw="27" slack="0"/>
<pin id="757" dir="0" index="3" bw="8" slack="0"/>
<pin id="758" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="762" class="1004" name="grp_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="0" index="1" bw="32" slack="0"/>
<pin id="765" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/8 "/>
</bind>
</comp>

<comp id="767" class="1004" name="grp_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="2"/>
<pin id="769" dir="0" index="1" bw="32" slack="0"/>
<pin id="770" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="y_assign/10 "/>
</bind>
</comp>

<comp id="772" class="1004" name="grp_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="22"/>
<pin id="774" dir="0" index="1" bw="32" slack="2"/>
<pin id="775" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="val/25 "/>
</bind>
</comp>

<comp id="776" class="1004" name="grp_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="2"/>
<pin id="778" dir="0" index="1" bw="32" slack="1"/>
<pin id="779" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7/39 "/>
</bind>
</comp>

<comp id="780" class="1004" name="grp_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="2"/>
<pin id="782" dir="0" index="1" bw="32" slack="1"/>
<pin id="783" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul5/39 "/>
</bind>
</comp>

<comp id="784" class="1004" name="grp_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/1 conv1/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="grp_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="1"/>
<pin id="791" dir="0" index="2" bw="32" slack="2"/>
<pin id="792" dir="0" index="3" bw="32" slack="1"/>
<pin id="793" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="add/40 "/>
</bind>
</comp>

<comp id="799" class="1004" name="grp_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="1"/>
<pin id="802" dir="0" index="2" bw="32" slack="2"/>
<pin id="803" dir="0" index="3" bw="32" slack="1"/>
<pin id="804" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmsub(587) " fcode="fmsub"/>
<opset="sub/40 "/>
</bind>
</comp>

<comp id="810" class="1004" name="grp_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="29" slack="0"/>
<pin id="812" dir="0" index="1" bw="28" slack="0"/>
<pin id="813" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80/35 "/>
</bind>
</comp>

<comp id="814" class="1004" name="grp_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="80" slack="1"/>
<pin id="816" dir="0" index="1" bw="24" slack="0"/>
<pin id="817" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="h/28 "/>
</bind>
</comp>

<comp id="818" class="1004" name="grp_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln22/41 muxLogicRAMData_to_store_ln22/41 muxLogicRAMData_to_store_ln22/41 muxLogicRAMData_to_store_ln22/41 "/>
</bind>
</comp>

<comp id="822" class="1004" name="grp_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="0"/>
<pin id="824" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln23/41 muxLogicRAMData_to_store_ln23/41 muxLogicRAMData_to_store_ln23/41 muxLogicRAMData_to_store_ln23/41 "/>
</bind>
</comp>

<comp id="826" class="1004" name="muxLogicI0_to_conv_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="0"/>
<pin id="828" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_conv/1 "/>
</bind>
</comp>

<comp id="830" class="1004" name="store_ln16_store_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="10" slack="0"/>
<pin id="833" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="835" class="1004" name="i_25_load_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="10" slack="3"/>
<pin id="837" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_25/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="icmp_ln16_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="10" slack="0"/>
<pin id="840" dir="0" index="1" bw="10" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln16_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="10" slack="0"/>
<pin id="846" dir="0" index="1" bw="3" slack="0"/>
<pin id="847" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/4 "/>
</bind>
</comp>

<comp id="850" class="1004" name="store_ln16_store_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="10" slack="0"/>
<pin id="852" dir="0" index="1" bw="10" slack="3"/>
<pin id="853" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/4 "/>
</bind>
</comp>

<comp id="855" class="1004" name="trunc_ln16_2_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="10" slack="1"/>
<pin id="857" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16_2/5 "/>
</bind>
</comp>

<comp id="858" class="1004" name="head_dim_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="10" slack="1"/>
<pin id="860" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="head_dim/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln18_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="6" slack="0"/>
<pin id="863" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="866" class="1004" name="muxLogicI0_to_conv1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="6" slack="0"/>
<pin id="868" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_conv1/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="switch_ln22_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="3" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="0" index="2" bw="3" slack="0"/>
<pin id="874" dir="0" index="3" bw="3" slack="0"/>
<pin id="875" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln22/5 "/>
</bind>
</comp>

<comp id="880" class="1004" name="muxLogicI0_to_mul_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="0"/>
<pin id="882" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul/7 "/>
</bind>
</comp>

<comp id="884" class="1004" name="muxLogicI1_to_mul_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="0"/>
<pin id="886" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul/7 "/>
</bind>
</comp>

<comp id="888" class="1004" name="muxLogicI0_to_y_assign_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_y_assign/9 "/>
</bind>
</comp>

<comp id="891" class="1004" name="muxLogicI1_to_y_assign_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="0"/>
<pin id="893" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_y_assign/9 "/>
</bind>
</comp>

<comp id="895" class="1004" name="muxLogicI0_to_val_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="21"/>
<pin id="897" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_val/24 "/>
</bind>
</comp>

<comp id="898" class="1004" name="muxLogicI1_to_val_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_val/24 "/>
</bind>
</comp>

<comp id="901" class="1004" name="data_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="1"/>
<pin id="903" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/26 "/>
</bind>
</comp>

<comp id="904" class="1004" name="din_sign_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="0"/>
<pin id="907" dir="0" index="2" bw="6" slack="0"/>
<pin id="908" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="din_sign/26 "/>
</bind>
</comp>

<comp id="912" class="1004" name="din_exp_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="0"/>
<pin id="914" dir="0" index="1" bw="32" slack="0"/>
<pin id="915" dir="0" index="2" bw="6" slack="0"/>
<pin id="916" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_exp/26 "/>
</bind>
</comp>

<comp id="920" class="1004" name="din_sig_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="0"/>
<pin id="922" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="din_sig/26 "/>
</bind>
</comp>

<comp id="924" class="1004" name="closepath_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="0"/>
<pin id="926" dir="0" index="1" bw="8" slack="0"/>
<pin id="927" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/26 "/>
</bind>
</comp>

<comp id="930" class="1004" name="add_ln376_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="0"/>
<pin id="932" dir="0" index="1" bw="7" slack="0"/>
<pin id="933" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln376/26 "/>
</bind>
</comp>

<comp id="936" class="1004" name="addr_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="7" slack="0"/>
<pin id="939" dir="0" index="2" bw="8" slack="0"/>
<pin id="940" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr/26 "/>
</bind>
</comp>

<comp id="944" class="1004" name="lshr_ln_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="4" slack="0"/>
<pin id="946" dir="0" index="1" bw="8" slack="0"/>
<pin id="947" dir="0" index="2" bw="4" slack="0"/>
<pin id="948" dir="0" index="3" bw="4" slack="0"/>
<pin id="949" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/26 "/>
</bind>
</comp>

<comp id="954" class="1004" name="zext_ln378_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="4" slack="0"/>
<pin id="956" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln378/26 "/>
</bind>
</comp>

<comp id="959" class="1004" name="muxLogicRAMAddr_to_table_100_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="4" slack="0"/>
<pin id="961" dir="1" index="1" bw="100" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_table_100/26 "/>
</bind>
</comp>

<comp id="963" class="1004" name="trunc_ln379_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="0"/>
<pin id="965" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln379/26 "/>
</bind>
</comp>

<comp id="967" class="1004" name="zext_ln379_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="4" slack="1"/>
<pin id="969" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln379/27 "/>
</bind>
</comp>

<comp id="970" class="1004" name="shl_ln379_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="100" slack="0"/>
<pin id="972" dir="0" index="1" bw="4" slack="0"/>
<pin id="973" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln379/27 "/>
</bind>
</comp>

<comp id="976" class="1004" name="Med_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="80" slack="0"/>
<pin id="978" dir="0" index="1" bw="100" slack="0"/>
<pin id="979" dir="0" index="2" bw="6" slack="0"/>
<pin id="980" dir="1" index="3" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med/27 "/>
</bind>
</comp>

<comp id="984" class="1004" name="X_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="24" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="0" index="2" bw="23" slack="2"/>
<pin id="988" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="X/28 "/>
</bind>
</comp>

<comp id="991" class="1004" name="zext_ln468_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="24" slack="0"/>
<pin id="993" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln468/28 "/>
</bind>
</comp>

<comp id="996" class="1004" name="muxLogicI0_to_h_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="80" slack="1"/>
<pin id="998" dir="1" index="1" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_h/28 "/>
</bind>
</comp>

<comp id="999" class="1004" name="muxLogicI1_to_h_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="24" slack="0"/>
<pin id="1001" dir="1" index="1" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_h/28 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="icmp_ln179_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="2"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/28 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="icmp_ln179_2_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="23" slack="2"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_2/28 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="and_ln179_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="0"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179/28 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="Mx_bits_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="58" slack="0"/>
<pin id="1021" dir="0" index="1" bw="80" slack="0"/>
<pin id="1022" dir="0" index="2" bw="6" slack="0"/>
<pin id="1023" dir="0" index="3" bw="8" slack="0"/>
<pin id="1024" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_bits/29 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="trunc_ln_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="3" slack="0"/>
<pin id="1031" dir="0" index="1" bw="80" slack="0"/>
<pin id="1032" dir="0" index="2" bw="8" slack="0"/>
<pin id="1033" dir="0" index="3" bw="8" slack="0"/>
<pin id="1034" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/29 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="k_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="3"/>
<pin id="1041" dir="0" index="1" bw="1" slack="0"/>
<pin id="1042" dir="0" index="2" bw="3" slack="0"/>
<pin id="1043" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k/29 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="trunc_ln491_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="3" slack="0"/>
<pin id="1048" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln491/29 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="Mx_bits_4_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="0" index="1" bw="58" slack="0"/>
<pin id="1053" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Mx_bits_4/29 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="Mx_bits_6_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="0"/>
<pin id="1058" dir="0" index="1" bw="58" slack="0"/>
<pin id="1059" dir="0" index="2" bw="58" slack="0"/>
<pin id="1060" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_bits_6/29 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="tmp_14_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="29" slack="0"/>
<pin id="1066" dir="0" index="1" bw="58" slack="0"/>
<pin id="1067" dir="0" index="2" bw="6" slack="0"/>
<pin id="1068" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/29 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="Ex_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="8" slack="4"/>
<pin id="1074" dir="0" index="1" bw="8" slack="0"/>
<pin id="1075" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ex/30 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="select_ln453_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="4"/>
<pin id="1079" dir="0" index="1" bw="8" slack="0"/>
<pin id="1080" dir="0" index="2" bw="1" slack="0"/>
<pin id="1081" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453/30 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="t_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="30" slack="0"/>
<pin id="1086" dir="0" index="1" bw="29" slack="1"/>
<pin id="1087" dir="0" index="2" bw="1" slack="0"/>
<pin id="1088" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/30 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="Mx_zeros_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="30" slack="0"/>
<pin id="1093" dir="0" index="1" bw="30" slack="0"/>
<pin id="1094" dir="0" index="2" bw="1" slack="0"/>
<pin id="1095" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="Mx_zeros/30 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="zext_ln504_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="30" slack="0"/>
<pin id="1101" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln504/30 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="shl_ln504_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="58" slack="1"/>
<pin id="1105" dir="0" index="1" bw="30" slack="0"/>
<pin id="1106" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln504/30 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="trunc_ln505_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="30" slack="0"/>
<pin id="1110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln505/30 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="Ex_2_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="8" slack="0"/>
<pin id="1114" dir="0" index="1" bw="8" slack="0"/>
<pin id="1115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_2/30 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="tmp_23_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120" dir="0" index="1" bw="8" slack="0"/>
<pin id="1121" dir="0" index="2" bw="4" slack="0"/>
<pin id="1122" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/30 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_s_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="29" slack="0"/>
<pin id="1128" dir="0" index="1" bw="58" slack="0"/>
<pin id="1129" dir="0" index="2" bw="6" slack="0"/>
<pin id="1130" dir="0" index="3" bw="7" slack="0"/>
<pin id="1131" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/30 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="icmp_ln186_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="4"/>
<pin id="1138" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/30 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="sub_ln506_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="8" slack="1"/>
<pin id="1144" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln506/31 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="select_ln506_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="1"/>
<pin id="1148" dir="0" index="1" bw="8" slack="0"/>
<pin id="1149" dir="0" index="2" bw="8" slack="1"/>
<pin id="1150" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln506/31 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="zext_ln506_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="8" slack="0"/>
<pin id="1154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln506/31 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="zext_ln506_2_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="29" slack="1"/>
<pin id="1158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln506_2/31 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="lshr_ln506_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="29" slack="0"/>
<pin id="1161" dir="0" index="1" bw="8" slack="0"/>
<pin id="1162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln506/31 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="shl_ln506_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="29" slack="0"/>
<pin id="1167" dir="0" index="1" bw="8" slack="0"/>
<pin id="1168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln506/31 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="select_ln506_2_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="1"/>
<pin id="1173" dir="0" index="1" bw="32" slack="0"/>
<pin id="1174" dir="0" index="2" bw="32" slack="0"/>
<pin id="1175" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln506_2/31 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="B_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="0"/>
<pin id="1180" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B/31 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="A_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="7" slack="0"/>
<pin id="1184" dir="0" index="1" bw="32" slack="0"/>
<pin id="1185" dir="0" index="2" bw="6" slack="0"/>
<pin id="1186" dir="0" index="3" bw="6" slack="0"/>
<pin id="1187" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="A/31 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="B_trunc_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="15" slack="0"/>
<pin id="1194" dir="0" index="1" bw="32" slack="0"/>
<pin id="1195" dir="0" index="2" bw="4" slack="0"/>
<pin id="1196" dir="0" index="3" bw="6" slack="0"/>
<pin id="1197" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_trunc/31 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="zext_ln69_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="15" slack="1"/>
<pin id="1204" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/32 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="muxLogicI0_to_mul_ln69_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="15" slack="0"/>
<pin id="1207" dir="1" index="1" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln69/32 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="muxLogicI1_to_mul_ln69_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="15" slack="0"/>
<pin id="1211" dir="1" index="1" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln69/32 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="mul_ln69_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="15" slack="0"/>
<pin id="1215" dir="0" index="1" bw="15" slack="0"/>
<pin id="1216" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln69/32 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="zext_ln72_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="7" slack="1"/>
<pin id="1221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/32 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="muxLogicRAMAddr_to_second_order_float_cos_K0_load_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="7" slack="0"/>
<pin id="1230" dir="1" index="1" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_second_order_float_cos_K0_load/32 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="muxLogicRAMAddr_to_second_order_float_cos_K1_load_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="7" slack="0"/>
<pin id="1234" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_second_order_float_cos_K1_load/32 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="tmp_22_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="15" slack="0"/>
<pin id="1238" dir="0" index="1" bw="30" slack="0"/>
<pin id="1239" dir="0" index="2" bw="5" slack="0"/>
<pin id="1240" dir="0" index="3" bw="6" slack="0"/>
<pin id="1241" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/32 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="muxLogicRAMAddr_to_second_order_float_cos_K2_load_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="7" slack="0"/>
<pin id="1248" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_second_order_float_cos_K2_load/32 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="muxLogicRAMAddr_to_second_order_float_sin_K0_load_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="7" slack="0"/>
<pin id="1252" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_second_order_float_sin_K0_load/32 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="muxLogicRAMAddr_to_second_order_float_sin_K1_load_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="7" slack="0"/>
<pin id="1256" dir="1" index="1" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_second_order_float_sin_K1_load/32 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="muxLogicRAMAddr_to_second_order_float_sin_K2_load_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="7" slack="0"/>
<pin id="1260" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_second_order_float_sin_K2_load/32 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="trunc_ln7_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="27" slack="0"/>
<pin id="1264" dir="0" index="1" bw="28" slack="0"/>
<pin id="1265" dir="0" index="2" bw="1" slack="0"/>
<pin id="1266" dir="0" index="3" bw="6" slack="0"/>
<pin id="1267" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/33 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="zext_ln73_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="22" slack="2"/>
<pin id="1274" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/33 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="zext_ln73_2_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="22" slack="0"/>
<pin id="1277" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_2/33 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="muxLogicI0_to_mul_ln73_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="22" slack="0"/>
<pin id="1281" dir="1" index="1" bw="44" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln73/33 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="muxLogicI1_to_mul_ln73_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="22" slack="0"/>
<pin id="1285" dir="1" index="1" bw="44" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln73/33 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="mul_ln73_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="22" slack="0"/>
<pin id="1289" dir="0" index="1" bw="22" slack="0"/>
<pin id="1290" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/33 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="tmp_16_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="21" slack="0"/>
<pin id="1295" dir="0" index="1" bw="44" slack="0"/>
<pin id="1296" dir="0" index="2" bw="6" slack="0"/>
<pin id="1297" dir="0" index="3" bw="7" slack="0"/>
<pin id="1298" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/33 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="zext_ln74_3_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="15" slack="1"/>
<pin id="1305" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_3/33 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="zext_ln74_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="14" slack="0"/>
<pin id="1308" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/33 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="muxLogicI0_to_mul_ln74_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="15" slack="0"/>
<pin id="1312" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln74/33 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="muxLogicI1_to_mul_ln74_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="14" slack="0"/>
<pin id="1316" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln74/33 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="mul_ln74_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="15" slack="0"/>
<pin id="1320" dir="0" index="1" bw="14" slack="0"/>
<pin id="1321" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74/33 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="tmp_24_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="13" slack="0"/>
<pin id="1326" dir="0" index="1" bw="29" slack="0"/>
<pin id="1327" dir="0" index="2" bw="6" slack="0"/>
<pin id="1328" dir="0" index="3" bw="6" slack="0"/>
<pin id="1329" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/33 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="zext_ln78_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="22" slack="2"/>
<pin id="1336" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/33 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="sext_ln78_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="21" slack="0"/>
<pin id="1339" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78/33 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="muxLogicI0_to_mul_ln78_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="22" slack="0"/>
<pin id="1343" dir="1" index="1" bw="43" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln78/33 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="muxLogicI1_to_mul_ln78_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="21" slack="0"/>
<pin id="1347" dir="1" index="1" bw="43" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln78/33 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="mul_ln78_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="22" slack="0"/>
<pin id="1351" dir="0" index="1" bw="21" slack="0"/>
<pin id="1352" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78/33 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="trunc_ln8_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="20" slack="0"/>
<pin id="1357" dir="0" index="1" bw="43" slack="0"/>
<pin id="1358" dir="0" index="2" bw="6" slack="0"/>
<pin id="1359" dir="0" index="3" bw="7" slack="0"/>
<pin id="1360" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/33 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="zext_ln79_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="15" slack="1"/>
<pin id="1367" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/33 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="sext_ln79_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="13" slack="0"/>
<pin id="1370" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/33 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="muxLogicI0_to_mul_ln79_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="15" slack="0"/>
<pin id="1374" dir="1" index="1" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln79/33 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="muxLogicI1_to_mul_ln79_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="13" slack="0"/>
<pin id="1378" dir="1" index="1" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln79/33 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="mul_ln79_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="15" slack="0"/>
<pin id="1382" dir="0" index="1" bw="13" slack="0"/>
<pin id="1383" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79/33 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="trunc_ln9_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="12" slack="0"/>
<pin id="1388" dir="0" index="1" bw="28" slack="0"/>
<pin id="1389" dir="0" index="2" bw="6" slack="0"/>
<pin id="1390" dir="0" index="3" bw="6" slack="0"/>
<pin id="1391" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/33 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="trunc_ln10_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="28" slack="0"/>
<pin id="1398" dir="0" index="1" bw="29" slack="0"/>
<pin id="1399" dir="0" index="2" bw="1" slack="0"/>
<pin id="1400" dir="0" index="3" bw="6" slack="0"/>
<pin id="1401" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10/33 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="zext_ln73_3_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="21" slack="1"/>
<pin id="1408" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_3/34 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="zext_ln74_4_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="13" slack="1"/>
<pin id="1411" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_4/34 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="add_ln75_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="27" slack="1"/>
<pin id="1414" dir="0" index="1" bw="13" slack="0"/>
<pin id="1415" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/34 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="add_ln75_2_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="27" slack="0"/>
<pin id="1419" dir="0" index="1" bw="21" slack="0"/>
<pin id="1420" dir="1" index="2" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_2/34 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="sext_ln80_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="20" slack="1"/>
<pin id="1425" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80/34 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="sext_ln80_3_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="12" slack="1"/>
<pin id="1428" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_3/34 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="add_ln80_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="20" slack="0"/>
<pin id="1431" dir="0" index="1" bw="12" slack="0"/>
<pin id="1432" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/34 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="sext_ln80_4_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="21" slack="0"/>
<pin id="1437" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_4/34 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="add_ln80_2_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="21" slack="0"/>
<pin id="1441" dir="0" index="1" bw="28" slack="1"/>
<pin id="1442" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_2/34 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="zext_ln80_2_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="29" slack="5"/>
<pin id="1446" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_2/35 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="zext_ln80_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="28" slack="1"/>
<pin id="1450" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/35 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="muxLogicI0_to_mul_ln80_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="29" slack="0"/>
<pin id="1454" dir="1" index="1" bw="57" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln80/35 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="muxLogicI1_to_mul_ln80_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="28" slack="0"/>
<pin id="1458" dir="1" index="1" bw="57" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln80/35 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="lshr_ln16_2_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="6" slack="0"/>
<pin id="1462" dir="0" index="1" bw="10" slack="32"/>
<pin id="1463" dir="0" index="2" bw="4" slack="0"/>
<pin id="1464" dir="0" index="3" bw="5" slack="0"/>
<pin id="1465" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln16_2/36 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="zext_ln16_2_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="6" slack="0"/>
<pin id="1471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/36 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="zext_ln75_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="27" slack="2"/>
<pin id="1483" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/36 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="cos_result_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="29" slack="0"/>
<pin id="1486" dir="0" index="1" bw="27" slack="0"/>
<pin id="1487" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cos_result/36 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="trunc_ln11_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="28" slack="0"/>
<pin id="1492" dir="0" index="1" bw="57" slack="0"/>
<pin id="1493" dir="0" index="2" bw="6" slack="0"/>
<pin id="1494" dir="0" index="3" bw="7" slack="0"/>
<pin id="1495" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln11/36 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="tmp_15_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="16" slack="0"/>
<pin id="1502" dir="0" index="1" bw="29" slack="0"/>
<pin id="1503" dir="0" index="2" bw="5" slack="0"/>
<pin id="1504" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/36 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="out_bits_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="0"/>
<pin id="1510" dir="0" index="1" bw="16" slack="0"/>
<pin id="1511" dir="0" index="2" bw="16" slack="0"/>
<pin id="1512" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits/36 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="trunc_ln276_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="29" slack="0"/>
<pin id="1518" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln276/36 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="c_7_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="32" slack="0"/>
<pin id="1522" dir="0" index="1" bw="32" slack="0"/>
<pin id="1523" dir="0" index="2" bw="1" slack="0"/>
<pin id="1524" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_7/36 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="trunc_ln281_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="32" slack="0"/>
<pin id="1530" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281/36 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="tmp_17_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="15" slack="0"/>
<pin id="1534" dir="0" index="1" bw="57" slack="0"/>
<pin id="1535" dir="0" index="2" bw="7" slack="0"/>
<pin id="1536" dir="0" index="3" bw="7" slack="0"/>
<pin id="1537" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/36 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="out_bits_9_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="31" slack="0"/>
<pin id="1544" dir="0" index="1" bw="15" slack="0"/>
<pin id="1545" dir="0" index="2" bw="16" slack="0"/>
<pin id="1546" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits_9/36 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="zext_ln273_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="31" slack="0"/>
<pin id="1552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/36 "/>
</bind>
</comp>

<comp id="1554" class="1004" name="tmp_18_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="13" slack="0"/>
<pin id="1556" dir="0" index="1" bw="57" slack="0"/>
<pin id="1557" dir="0" index="2" bw="6" slack="0"/>
<pin id="1558" dir="0" index="3" bw="7" slack="0"/>
<pin id="1559" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/36 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="out_bits_10_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="32" slack="0"/>
<pin id="1566" dir="0" index="1" bw="13" slack="0"/>
<pin id="1567" dir="0" index="2" bw="19" slack="0"/>
<pin id="1568" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits_10/36 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="c_8_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="32" slack="0"/>
<pin id="1574" dir="0" index="1" bw="31" slack="0"/>
<pin id="1575" dir="0" index="2" bw="1" slack="0"/>
<pin id="1576" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_8/36 "/>
</bind>
</comp>

<comp id="1580" class="1004" name="trunc_ln281_5_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="32" slack="0"/>
<pin id="1582" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281_5/36 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="c_6_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="32" slack="0"/>
<pin id="1586" dir="0" index="1" bw="32" slack="0"/>
<pin id="1587" dir="0" index="2" bw="1" slack="0"/>
<pin id="1588" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_6/36 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="trunc_ln281_6_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="32" slack="0"/>
<pin id="1594" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281_6/36 "/>
</bind>
</comp>

<comp id="1596" class="1004" name="trunc_ln12_fu_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="27" slack="0"/>
<pin id="1598" dir="0" index="1" bw="57" slack="0"/>
<pin id="1599" dir="0" index="2" bw="6" slack="0"/>
<pin id="1600" dir="0" index="3" bw="7" slack="0"/>
<pin id="1601" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12/36 "/>
</bind>
</comp>

<comp id="1606" class="1004" name="icmp_ln306_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="28" slack="0"/>
<pin id="1608" dir="0" index="1" bw="1" slack="0"/>
<pin id="1609" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/36 "/>
</bind>
</comp>

<comp id="1612" class="1004" name="muxLogicRAMAddr_to_in_1_load_fu_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="6" slack="0"/>
<pin id="1614" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_1_load/36 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="muxLogicRAMAddr_to_in_3_load_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="6" slack="0"/>
<pin id="1618" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_3_load/36 "/>
</bind>
</comp>

<comp id="1620" class="1004" name="muxLogicRAMAddr_to_in_5_load_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="6" slack="0"/>
<pin id="1622" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_5_load/36 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="muxLogicRAMAddr_to_in_7_load_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="6" slack="0"/>
<pin id="1626" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_7_load/36 "/>
</bind>
</comp>

<comp id="1628" class="1004" name="muxLogicRAMAddr_to_in_9_load_fu_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="6" slack="0"/>
<pin id="1630" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_9_load/36 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="muxLogicRAMAddr_to_in_11_load_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="6" slack="0"/>
<pin id="1634" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_11_load/36 "/>
</bind>
</comp>

<comp id="1636" class="1004" name="muxLogicRAMAddr_to_in_13_load_fu_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="6" slack="0"/>
<pin id="1638" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_13_load/36 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="muxLogicRAMAddr_to_in_15_load_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="6" slack="0"/>
<pin id="1642" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_15_load/36 "/>
</bind>
</comp>

<comp id="1644" class="1004" name="trunc_ln16_fu_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="10" slack="33"/>
<pin id="1646" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/37 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="lshr_ln2_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="7" slack="0"/>
<pin id="1649" dir="0" index="1" bw="10" slack="33"/>
<pin id="1650" dir="0" index="2" bw="3" slack="0"/>
<pin id="1651" dir="0" index="3" bw="5" slack="0"/>
<pin id="1652" dir="1" index="4" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/37 "/>
</bind>
</comp>

<comp id="1656" class="1004" name="out_bits_8_fu_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="32" slack="0"/>
<pin id="1658" dir="0" index="1" bw="13" slack="1"/>
<pin id="1659" dir="0" index="2" bw="19" slack="0"/>
<pin id="1660" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits_8/37 "/>
</bind>
</comp>

<comp id="1663" class="1004" name="c_5_fu_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="32" slack="0"/>
<pin id="1665" dir="0" index="1" bw="32" slack="0"/>
<pin id="1666" dir="0" index="2" bw="1" slack="0"/>
<pin id="1667" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_5/37 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="trunc_ln281_4_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="32" slack="0"/>
<pin id="1673" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281_4/37 "/>
</bind>
</comp>

<comp id="1675" class="1004" name="zext_ln291_fu_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="29" slack="1"/>
<pin id="1677" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291/37 "/>
</bind>
</comp>

<comp id="1678" class="1004" name="shl_ln291_fu_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="29" slack="0"/>
<pin id="1680" dir="0" index="1" bw="32" slack="1"/>
<pin id="1681" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291/37 "/>
</bind>
</comp>

<comp id="1683" class="1004" name="in_shift_3_fu_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="32" slack="0"/>
<pin id="1685" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_shift_3/37 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="icmp_ln292_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="6" slack="1"/>
<pin id="1689" dir="0" index="1" bw="6" slack="0"/>
<pin id="1690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln292/37 "/>
</bind>
</comp>

<comp id="1692" class="1004" name="shift_6_fu_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="6" slack="0"/>
<pin id="1694" dir="0" index="1" bw="6" slack="0"/>
<pin id="1695" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_6/37 "/>
</bind>
</comp>

<comp id="1698" class="1004" name="zext_ln291_3_fu_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="28" slack="0"/>
<pin id="1700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_3/37 "/>
</bind>
</comp>

<comp id="1702" class="1004" name="shl_ln291_4_fu_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="28" slack="0"/>
<pin id="1704" dir="0" index="1" bw="32" slack="0"/>
<pin id="1705" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291_4/37 "/>
</bind>
</comp>

<comp id="1708" class="1004" name="shift_7_fu_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="1" slack="0"/>
<pin id="1710" dir="0" index="1" bw="6" slack="0"/>
<pin id="1711" dir="0" index="2" bw="6" slack="1"/>
<pin id="1712" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_7/37 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="zext_ln287_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="6" slack="0"/>
<pin id="1717" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287/37 "/>
</bind>
</comp>

<comp id="1719" class="1004" name="newexp_4_fu_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="6" slack="0"/>
<pin id="1721" dir="0" index="1" bw="1" slack="0"/>
<pin id="1722" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="newexp_4/37 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="out_exp_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="7" slack="0"/>
<pin id="1727" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_exp/37 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="tmp_25_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="23" slack="0"/>
<pin id="1731" dir="0" index="1" bw="32" slack="0"/>
<pin id="1732" dir="0" index="2" bw="4" slack="0"/>
<pin id="1733" dir="0" index="3" bw="6" slack="0"/>
<pin id="1734" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/37 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="tmp_26_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="23" slack="0"/>
<pin id="1741" dir="0" index="1" bw="32" slack="0"/>
<pin id="1742" dir="0" index="2" bw="4" slack="0"/>
<pin id="1743" dir="0" index="3" bw="6" slack="0"/>
<pin id="1744" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/37 "/>
</bind>
</comp>

<comp id="1749" class="1004" name="significand_fu_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="1" slack="0"/>
<pin id="1751" dir="0" index="1" bw="23" slack="0"/>
<pin id="1752" dir="0" index="2" bw="23" slack="0"/>
<pin id="1753" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="significand/37 "/>
</bind>
</comp>

<comp id="1757" class="1004" name="sext_ln163_fu_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="8" slack="7"/>
<pin id="1759" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln163/37 "/>
</bind>
</comp>

<comp id="1760" class="1004" name="zext_ln291_5_fu_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="27" slack="1"/>
<pin id="1762" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_5/37 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="shl_ln291_5_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="27" slack="0"/>
<pin id="1765" dir="0" index="1" bw="32" slack="1"/>
<pin id="1766" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291_5/37 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="in_shift_4_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="32" slack="0"/>
<pin id="1770" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_shift_4/37 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="icmp_ln292_2_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="6" slack="1"/>
<pin id="1774" dir="0" index="1" bw="6" slack="0"/>
<pin id="1775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln292_2/37 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="shift_9_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="6" slack="1"/>
<pin id="1779" dir="0" index="1" bw="6" slack="0"/>
<pin id="1780" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_9/37 "/>
</bind>
</comp>

<comp id="1782" class="1004" name="zext_ln291_4_fu_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="28" slack="0"/>
<pin id="1784" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_4/37 "/>
</bind>
</comp>

<comp id="1786" class="1004" name="shl_ln291_6_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="28" slack="0"/>
<pin id="1788" dir="0" index="1" bw="32" slack="1"/>
<pin id="1789" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291_6/37 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="shift_10_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="1" slack="0"/>
<pin id="1793" dir="0" index="1" bw="6" slack="0"/>
<pin id="1794" dir="0" index="2" bw="6" slack="1"/>
<pin id="1795" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_10/37 "/>
</bind>
</comp>

<comp id="1798" class="1004" name="zext_ln287_2_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="6" slack="0"/>
<pin id="1800" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287_2/37 "/>
</bind>
</comp>

<comp id="1802" class="1004" name="add_ln300_fu_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="8" slack="0"/>
<pin id="1804" dir="0" index="1" bw="8" slack="0"/>
<pin id="1805" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln300/37 "/>
</bind>
</comp>

<comp id="1808" class="1004" name="newexp_fu_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="9" slack="0"/>
<pin id="1810" dir="0" index="1" bw="6" slack="0"/>
<pin id="1811" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/37 "/>
</bind>
</comp>

<comp id="1814" class="1004" name="tmp_27_fu_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="1" slack="0"/>
<pin id="1816" dir="0" index="1" bw="9" slack="0"/>
<pin id="1817" dir="0" index="2" bw="5" slack="0"/>
<pin id="1818" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/37 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="or_ln306_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="1" slack="0"/>
<pin id="1824" dir="0" index="1" bw="1" slack="1"/>
<pin id="1825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln306/37 "/>
</bind>
</comp>

<comp id="1827" class="1004" name="empty_fu_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="9" slack="0"/>
<pin id="1829" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/37 "/>
</bind>
</comp>

<comp id="1831" class="1004" name="tmp_28_fu_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="23" slack="0"/>
<pin id="1833" dir="0" index="1" bw="32" slack="0"/>
<pin id="1834" dir="0" index="2" bw="4" slack="0"/>
<pin id="1835" dir="0" index="3" bw="6" slack="0"/>
<pin id="1836" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/37 "/>
</bind>
</comp>

<comp id="1841" class="1004" name="tmp_29_fu_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="23" slack="0"/>
<pin id="1843" dir="0" index="1" bw="32" slack="0"/>
<pin id="1844" dir="0" index="2" bw="4" slack="0"/>
<pin id="1845" dir="0" index="3" bw="6" slack="0"/>
<pin id="1846" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/37 "/>
</bind>
</comp>

<comp id="1851" class="1004" name="empty_675_fu_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="1" slack="0"/>
<pin id="1853" dir="0" index="1" bw="23" slack="0"/>
<pin id="1854" dir="0" index="2" bw="23" slack="0"/>
<pin id="1855" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_675/37 "/>
</bind>
</comp>

<comp id="1859" class="1004" name="index_fu_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="4" slack="0"/>
<pin id="1861" dir="0" index="1" bw="1" slack="11"/>
<pin id="1862" dir="0" index="2" bw="3" slack="8"/>
<pin id="1863" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="index/37 "/>
</bind>
</comp>

<comp id="1865" class="1004" name="sin_results_sign_fu_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="1" slack="0"/>
<pin id="1867" dir="0" index="1" bw="4" slack="0"/>
<pin id="1868" dir="0" index="2" bw="1" slack="0"/>
<pin id="1869" dir="0" index="3" bw="4" slack="0"/>
<pin id="1870" dir="0" index="4" bw="1" slack="0"/>
<pin id="1871" dir="0" index="5" bw="4" slack="0"/>
<pin id="1872" dir="0" index="6" bw="1" slack="0"/>
<pin id="1873" dir="0" index="7" bw="4" slack="0"/>
<pin id="1874" dir="0" index="8" bw="1" slack="0"/>
<pin id="1875" dir="0" index="9" bw="4" slack="0"/>
<pin id="1876" dir="0" index="10" bw="1" slack="0"/>
<pin id="1877" dir="0" index="11" bw="4" slack="0"/>
<pin id="1878" dir="0" index="12" bw="1" slack="0"/>
<pin id="1879" dir="0" index="13" bw="4" slack="0"/>
<pin id="1880" dir="0" index="14" bw="1" slack="0"/>
<pin id="1881" dir="0" index="15" bw="4" slack="0"/>
<pin id="1882" dir="0" index="16" bw="1" slack="0"/>
<pin id="1883" dir="0" index="17" bw="4" slack="0"/>
<pin id="1884" dir="0" index="18" bw="1" slack="0"/>
<pin id="1885" dir="0" index="19" bw="4" slack="0"/>
<pin id="1886" dir="0" index="20" bw="1" slack="0"/>
<pin id="1887" dir="0" index="21" bw="4" slack="0"/>
<pin id="1888" dir="0" index="22" bw="1" slack="0"/>
<pin id="1889" dir="0" index="23" bw="4" slack="0"/>
<pin id="1890" dir="0" index="24" bw="1" slack="0"/>
<pin id="1891" dir="0" index="25" bw="4" slack="0"/>
<pin id="1892" dir="0" index="26" bw="1" slack="0"/>
<pin id="1893" dir="0" index="27" bw="4" slack="0"/>
<pin id="1894" dir="0" index="28" bw="1" slack="0"/>
<pin id="1895" dir="0" index="29" bw="4" slack="0"/>
<pin id="1896" dir="0" index="30" bw="1" slack="0"/>
<pin id="1897" dir="0" index="31" bw="4" slack="0"/>
<pin id="1898" dir="0" index="32" bw="1" slack="0"/>
<pin id="1899" dir="0" index="33" bw="1" slack="0"/>
<pin id="1900" dir="0" index="34" bw="4" slack="0"/>
<pin id="1901" dir="1" index="35" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sin_results_sign/37 "/>
</bind>
</comp>

<comp id="1937" class="1004" name="cos_results_sign_fu_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="1" slack="0"/>
<pin id="1939" dir="0" index="1" bw="4" slack="0"/>
<pin id="1940" dir="0" index="2" bw="1" slack="0"/>
<pin id="1941" dir="0" index="3" bw="4" slack="0"/>
<pin id="1942" dir="0" index="4" bw="1" slack="0"/>
<pin id="1943" dir="0" index="5" bw="4" slack="0"/>
<pin id="1944" dir="0" index="6" bw="1" slack="0"/>
<pin id="1945" dir="0" index="7" bw="4" slack="0"/>
<pin id="1946" dir="0" index="8" bw="1" slack="0"/>
<pin id="1947" dir="0" index="9" bw="4" slack="0"/>
<pin id="1948" dir="0" index="10" bw="1" slack="0"/>
<pin id="1949" dir="0" index="11" bw="4" slack="0"/>
<pin id="1950" dir="0" index="12" bw="1" slack="0"/>
<pin id="1951" dir="0" index="13" bw="4" slack="0"/>
<pin id="1952" dir="0" index="14" bw="1" slack="0"/>
<pin id="1953" dir="0" index="15" bw="4" slack="0"/>
<pin id="1954" dir="0" index="16" bw="1" slack="0"/>
<pin id="1955" dir="0" index="17" bw="4" slack="0"/>
<pin id="1956" dir="0" index="18" bw="1" slack="0"/>
<pin id="1957" dir="0" index="19" bw="4" slack="0"/>
<pin id="1958" dir="0" index="20" bw="1" slack="0"/>
<pin id="1959" dir="0" index="21" bw="4" slack="0"/>
<pin id="1960" dir="0" index="22" bw="1" slack="0"/>
<pin id="1961" dir="0" index="23" bw="4" slack="0"/>
<pin id="1962" dir="0" index="24" bw="1" slack="0"/>
<pin id="1963" dir="0" index="25" bw="4" slack="0"/>
<pin id="1964" dir="0" index="26" bw="1" slack="0"/>
<pin id="1965" dir="0" index="27" bw="4" slack="0"/>
<pin id="1966" dir="0" index="28" bw="1" slack="0"/>
<pin id="1967" dir="0" index="29" bw="4" slack="0"/>
<pin id="1968" dir="0" index="30" bw="1" slack="0"/>
<pin id="1969" dir="0" index="31" bw="4" slack="0"/>
<pin id="1970" dir="0" index="32" bw="1" slack="0"/>
<pin id="1971" dir="0" index="33" bw="1" slack="0"/>
<pin id="1972" dir="0" index="34" bw="4" slack="0"/>
<pin id="1973" dir="1" index="35" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="cos_results_sign/37 "/>
</bind>
</comp>

<comp id="2009" class="1004" name="xor_ln186_fu_2009">
<pin_list>
<pin id="2010" dir="0" index="0" bw="1" slack="7"/>
<pin id="2011" dir="0" index="1" bw="1" slack="0"/>
<pin id="2012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln186/37 "/>
</bind>
</comp>

<comp id="2014" class="1004" name="sin_results_sign_3_fu_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="1" slack="0"/>
<pin id="2016" dir="0" index="1" bw="1" slack="0"/>
<pin id="2017" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sin_results_sign_3/37 "/>
</bind>
</comp>

<comp id="2020" class="1004" name="select_ln186_fu_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="1" slack="7"/>
<pin id="2022" dir="0" index="1" bw="1" slack="0"/>
<pin id="2023" dir="0" index="2" bw="1" slack="0"/>
<pin id="2024" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186/37 "/>
</bind>
</comp>

<comp id="2027" class="1004" name="or_ln186_fu_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="1" slack="7"/>
<pin id="2029" dir="0" index="1" bw="1" slack="0"/>
<pin id="2030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln186/37 "/>
</bind>
</comp>

<comp id="2032" class="1004" name="sin_results_exp_fu_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="1" slack="0"/>
<pin id="2034" dir="0" index="1" bw="8" slack="0"/>
<pin id="2035" dir="0" index="2" bw="8" slack="0"/>
<pin id="2036" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_exp/37 "/>
</bind>
</comp>

<comp id="2040" class="1004" name="select_ln186_5_fu_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="1" slack="7"/>
<pin id="2042" dir="0" index="1" bw="1" slack="0"/>
<pin id="2043" dir="0" index="2" bw="1" slack="0"/>
<pin id="2044" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_5/37 "/>
</bind>
</comp>

<comp id="2047" class="1004" name="sin_results_sig_fu_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="1" slack="0"/>
<pin id="2049" dir="0" index="1" bw="23" slack="0"/>
<pin id="2050" dir="0" index="2" bw="23" slack="0"/>
<pin id="2051" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_sig/37 "/>
</bind>
</comp>

<comp id="2055" class="1004" name="cos_results_sign_3_fu_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="1" slack="0"/>
<pin id="2057" dir="0" index="1" bw="1" slack="0"/>
<pin id="2058" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cos_results_sign_3/37 "/>
</bind>
</comp>

<comp id="2061" class="1004" name="sin_results_sign_4_fu_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="1" slack="9"/>
<pin id="2063" dir="0" index="1" bw="1" slack="11"/>
<pin id="2064" dir="0" index="2" bw="1" slack="0"/>
<pin id="2065" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_sign_4/37 "/>
</bind>
</comp>

<comp id="2067" class="1004" name="sin_results_exp_2_fu_2067">
<pin_list>
<pin id="2068" dir="0" index="0" bw="1" slack="9"/>
<pin id="2069" dir="0" index="1" bw="1" slack="0"/>
<pin id="2070" dir="0" index="2" bw="8" slack="0"/>
<pin id="2071" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_exp_2/37 "/>
</bind>
</comp>

<comp id="2074" class="1004" name="sin_results_sig_2_fu_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="1" slack="9"/>
<pin id="2076" dir="0" index="1" bw="1" slack="0"/>
<pin id="2077" dir="0" index="2" bw="23" slack="0"/>
<pin id="2078" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_sig_2/37 "/>
</bind>
</comp>

<comp id="2081" class="1004" name="not_and_ln179_fu_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="1" slack="9"/>
<pin id="2083" dir="0" index="1" bw="1" slack="0"/>
<pin id="2084" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_and_ln179/37 "/>
</bind>
</comp>

<comp id="2086" class="1004" name="cos_results_sign_4_fu_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="1" slack="0"/>
<pin id="2088" dir="0" index="1" bw="1" slack="0"/>
<pin id="2089" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cos_results_sign_4/37 "/>
</bind>
</comp>

<comp id="2092" class="1004" name="cos_results_exp_3_fu_2092">
<pin_list>
<pin id="2093" dir="0" index="0" bw="1" slack="9"/>
<pin id="2094" dir="0" index="1" bw="8" slack="0"/>
<pin id="2095" dir="0" index="2" bw="1" slack="0"/>
<pin id="2096" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_results_exp_3/37 "/>
</bind>
</comp>

<comp id="2099" class="1004" name="empty_676_fu_2099">
<pin_list>
<pin id="2100" dir="0" index="0" bw="1" slack="9"/>
<pin id="2101" dir="0" index="1" bw="1" slack="7"/>
<pin id="2102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_676/37 "/>
</bind>
</comp>

<comp id="2103" class="1004" name="cos_results_exp_4_fu_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="1" slack="0"/>
<pin id="2105" dir="0" index="1" bw="8" slack="0"/>
<pin id="2106" dir="0" index="2" bw="7" slack="0"/>
<pin id="2107" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_results_exp_4/37 "/>
</bind>
</comp>

<comp id="2111" class="1004" name="cos_results_sig_3_cast_fu_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="1" slack="0"/>
<pin id="2113" dir="0" index="1" bw="1" slack="0"/>
<pin id="2114" dir="0" index="2" bw="1" slack="0"/>
<pin id="2115" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_results_sig_3_cast/37 "/>
</bind>
</comp>

<comp id="2119" class="1004" name="cos_results_sig_2_fu_2119">
<pin_list>
<pin id="2120" dir="0" index="0" bw="1" slack="0"/>
<pin id="2121" dir="0" index="1" bw="23" slack="0"/>
<pin id="2122" dir="0" index="2" bw="23" slack="0"/>
<pin id="2123" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_results_sig_2/37 "/>
</bind>
</comp>

<comp id="2127" class="1004" name="tmp_19_fu_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="1" slack="0"/>
<pin id="2129" dir="0" index="1" bw="3" slack="0"/>
<pin id="2130" dir="0" index="2" bw="1" slack="0"/>
<pin id="2131" dir="0" index="3" bw="3" slack="0"/>
<pin id="2132" dir="0" index="4" bw="1" slack="0"/>
<pin id="2133" dir="0" index="5" bw="3" slack="0"/>
<pin id="2134" dir="0" index="6" bw="1" slack="0"/>
<pin id="2135" dir="0" index="7" bw="3" slack="0"/>
<pin id="2136" dir="0" index="8" bw="1" slack="0"/>
<pin id="2137" dir="0" index="9" bw="3" slack="0"/>
<pin id="2138" dir="0" index="10" bw="1" slack="0"/>
<pin id="2139" dir="0" index="11" bw="3" slack="0"/>
<pin id="2140" dir="0" index="12" bw="1" slack="0"/>
<pin id="2141" dir="0" index="13" bw="3" slack="0"/>
<pin id="2142" dir="0" index="14" bw="1" slack="0"/>
<pin id="2143" dir="0" index="15" bw="3" slack="0"/>
<pin id="2144" dir="0" index="16" bw="1" slack="0"/>
<pin id="2145" dir="0" index="17" bw="1" slack="0"/>
<pin id="2146" dir="0" index="18" bw="3" slack="8"/>
<pin id="2147" dir="1" index="19" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_19/37 "/>
</bind>
</comp>

<comp id="2166" class="1004" name="tmp_21_fu_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="32" slack="0"/>
<pin id="2168" dir="0" index="1" bw="4" slack="0"/>
<pin id="2169" dir="0" index="2" bw="32" slack="0"/>
<pin id="2170" dir="0" index="3" bw="4" slack="0"/>
<pin id="2171" dir="0" index="4" bw="32" slack="0"/>
<pin id="2172" dir="0" index="5" bw="4" slack="0"/>
<pin id="2173" dir="0" index="6" bw="32" slack="0"/>
<pin id="2174" dir="0" index="7" bw="4" slack="0"/>
<pin id="2175" dir="0" index="8" bw="32" slack="0"/>
<pin id="2176" dir="0" index="9" bw="4" slack="0"/>
<pin id="2177" dir="0" index="10" bw="32" slack="0"/>
<pin id="2178" dir="0" index="11" bw="4" slack="0"/>
<pin id="2179" dir="0" index="12" bw="32" slack="0"/>
<pin id="2180" dir="0" index="13" bw="4" slack="0"/>
<pin id="2181" dir="0" index="14" bw="32" slack="0"/>
<pin id="2182" dir="0" index="15" bw="4" slack="0"/>
<pin id="2183" dir="0" index="16" bw="32" slack="0"/>
<pin id="2184" dir="0" index="17" bw="32" slack="0"/>
<pin id="2185" dir="0" index="18" bw="4" slack="0"/>
<pin id="2186" dir="1" index="19" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_21/37 "/>
</bind>
</comp>

<comp id="2206" class="1004" name="t_8_fu_2206">
<pin_list>
<pin id="2207" dir="0" index="0" bw="32" slack="0"/>
<pin id="2208" dir="0" index="1" bw="1" slack="1"/>
<pin id="2209" dir="0" index="2" bw="8" slack="1"/>
<pin id="2210" dir="0" index="3" bw="23" slack="1"/>
<pin id="2211" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_8/38 "/>
</bind>
</comp>

<comp id="2213" class="1004" name="t_9_fu_2213">
<pin_list>
<pin id="2214" dir="0" index="0" bw="32" slack="0"/>
<pin id="2215" dir="0" index="1" bw="1" slack="1"/>
<pin id="2216" dir="0" index="2" bw="8" slack="1"/>
<pin id="2217" dir="0" index="3" bw="23" slack="1"/>
<pin id="2218" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_9/38 "/>
</bind>
</comp>

<comp id="2220" class="1004" name="s_out_fu_2220">
<pin_list>
<pin id="2221" dir="0" index="0" bw="32" slack="0"/>
<pin id="2222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="s_out/38 "/>
</bind>
</comp>

<comp id="2224" class="1004" name="c_out_fu_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="32" slack="0"/>
<pin id="2226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c_out/38 "/>
</bind>
</comp>

<comp id="2228" class="1004" name="s_out_4_fu_2228">
<pin_list>
<pin id="2229" dir="0" index="0" bw="1" slack="1"/>
<pin id="2230" dir="0" index="1" bw="32" slack="0"/>
<pin id="2231" dir="0" index="2" bw="32" slack="0"/>
<pin id="2232" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_out_4/38 "/>
</bind>
</comp>

<comp id="2235" class="1004" name="c_out_4_fu_2235">
<pin_list>
<pin id="2236" dir="0" index="0" bw="1" slack="1"/>
<pin id="2237" dir="0" index="1" bw="32" slack="0"/>
<pin id="2238" dir="0" index="2" bw="32" slack="0"/>
<pin id="2239" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_out_4/38 "/>
</bind>
</comp>

<comp id="2242" class="1004" name="muxLogicRAMAddr_to_in_0_load_fu_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="6" slack="0"/>
<pin id="2244" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_0_load/38 "/>
</bind>
</comp>

<comp id="2246" class="1004" name="muxLogicRAMAddr_to_in_2_load_fu_2246">
<pin_list>
<pin id="2247" dir="0" index="0" bw="6" slack="0"/>
<pin id="2248" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_2_load/38 "/>
</bind>
</comp>

<comp id="2250" class="1004" name="muxLogicRAMAddr_to_in_4_load_fu_2250">
<pin_list>
<pin id="2251" dir="0" index="0" bw="6" slack="0"/>
<pin id="2252" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_4_load/38 "/>
</bind>
</comp>

<comp id="2254" class="1004" name="muxLogicRAMAddr_to_in_6_load_fu_2254">
<pin_list>
<pin id="2255" dir="0" index="0" bw="6" slack="0"/>
<pin id="2256" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_6_load/38 "/>
</bind>
</comp>

<comp id="2258" class="1004" name="muxLogicRAMAddr_to_in_8_load_fu_2258">
<pin_list>
<pin id="2259" dir="0" index="0" bw="6" slack="0"/>
<pin id="2260" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_8_load/38 "/>
</bind>
</comp>

<comp id="2262" class="1004" name="muxLogicRAMAddr_to_in_10_load_fu_2262">
<pin_list>
<pin id="2263" dir="0" index="0" bw="6" slack="0"/>
<pin id="2264" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_10_load/38 "/>
</bind>
</comp>

<comp id="2266" class="1004" name="muxLogicRAMAddr_to_in_12_load_fu_2266">
<pin_list>
<pin id="2267" dir="0" index="0" bw="6" slack="0"/>
<pin id="2268" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_12_load/38 "/>
</bind>
</comp>

<comp id="2270" class="1004" name="muxLogicRAMAddr_to_in_14_load_fu_2270">
<pin_list>
<pin id="2271" dir="0" index="0" bw="6" slack="0"/>
<pin id="2272" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_14_load/38 "/>
</bind>
</comp>

<comp id="2274" class="1004" name="muxLogicI0_to_mul7_fu_2274">
<pin_list>
<pin id="2275" dir="0" index="0" bw="32" slack="1"/>
<pin id="2276" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul7/38 "/>
</bind>
</comp>

<comp id="2277" class="1004" name="muxLogicI1_to_mul7_fu_2277">
<pin_list>
<pin id="2278" dir="0" index="0" bw="32" slack="0"/>
<pin id="2279" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul7/38 "/>
</bind>
</comp>

<comp id="2281" class="1004" name="muxLogicI0_to_mul5_fu_2281">
<pin_list>
<pin id="2282" dir="0" index="0" bw="32" slack="1"/>
<pin id="2283" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul5/38 "/>
</bind>
</comp>

<comp id="2284" class="1004" name="muxLogicI1_to_mul5_fu_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="32" slack="0"/>
<pin id="2286" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul5/38 "/>
</bind>
</comp>

<comp id="2288" class="1004" name="tmp_20_fu_2288">
<pin_list>
<pin id="2289" dir="0" index="0" bw="32" slack="0"/>
<pin id="2290" dir="0" index="1" bw="4" slack="0"/>
<pin id="2291" dir="0" index="2" bw="32" slack="0"/>
<pin id="2292" dir="0" index="3" bw="4" slack="0"/>
<pin id="2293" dir="0" index="4" bw="32" slack="0"/>
<pin id="2294" dir="0" index="5" bw="4" slack="0"/>
<pin id="2295" dir="0" index="6" bw="32" slack="0"/>
<pin id="2296" dir="0" index="7" bw="4" slack="0"/>
<pin id="2297" dir="0" index="8" bw="32" slack="0"/>
<pin id="2298" dir="0" index="9" bw="4" slack="0"/>
<pin id="2299" dir="0" index="10" bw="32" slack="0"/>
<pin id="2300" dir="0" index="11" bw="4" slack="0"/>
<pin id="2301" dir="0" index="12" bw="32" slack="0"/>
<pin id="2302" dir="0" index="13" bw="4" slack="0"/>
<pin id="2303" dir="0" index="14" bw="32" slack="0"/>
<pin id="2304" dir="0" index="15" bw="4" slack="0"/>
<pin id="2305" dir="0" index="16" bw="32" slack="0"/>
<pin id="2306" dir="0" index="17" bw="32" slack="0"/>
<pin id="2307" dir="0" index="18" bw="4" slack="2"/>
<pin id="2308" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_20/39 "/>
</bind>
</comp>

<comp id="2327" class="1004" name="muxLogicI0_to_sub_fu_2327">
<pin_list>
<pin id="2328" dir="0" index="0" bw="32" slack="0"/>
<pin id="2329" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_sub/39 "/>
</bind>
</comp>

<comp id="2331" class="1004" name="muxLogicI1_to_sub_fu_2331">
<pin_list>
<pin id="2332" dir="0" index="0" bw="32" slack="1"/>
<pin id="2333" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_sub/39 "/>
</bind>
</comp>

<comp id="2334" class="1004" name="muxLogicI2_to_sub_fu_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="32" slack="0"/>
<pin id="2336" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_sub/39 "/>
</bind>
</comp>

<comp id="2338" class="1004" name="muxLogicI0_to_add_fu_2338">
<pin_list>
<pin id="2339" dir="0" index="0" bw="32" slack="0"/>
<pin id="2340" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_add/39 "/>
</bind>
</comp>

<comp id="2342" class="1004" name="muxLogicI1_to_add_fu_2342">
<pin_list>
<pin id="2343" dir="0" index="0" bw="32" slack="1"/>
<pin id="2344" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_add/39 "/>
</bind>
</comp>

<comp id="2345" class="1004" name="muxLogicI2_to_add_fu_2345">
<pin_list>
<pin id="2346" dir="0" index="0" bw="32" slack="0"/>
<pin id="2347" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_add/39 "/>
</bind>
</comp>

<comp id="2349" class="1004" name="zext_ln16_fu_2349">
<pin_list>
<pin id="2350" dir="0" index="0" bw="7" slack="4"/>
<pin id="2351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/41 "/>
</bind>
</comp>

<comp id="2360" class="1004" name="muxLogicRAMAddr_to_store_ln22_fu_2360">
<pin_list>
<pin id="2361" dir="0" index="0" bw="7" slack="0"/>
<pin id="2362" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln22/41 "/>
</bind>
</comp>

<comp id="2364" class="1004" name="muxLogicRAMAddr_to_store_ln23_fu_2364">
<pin_list>
<pin id="2365" dir="0" index="0" bw="7" slack="0"/>
<pin id="2366" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln23/41 "/>
</bind>
</comp>

<comp id="2368" class="1004" name="muxLogicRAMAddr_to_store_ln22_fu_2368">
<pin_list>
<pin id="2369" dir="0" index="0" bw="7" slack="0"/>
<pin id="2370" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln22/41 "/>
</bind>
</comp>

<comp id="2372" class="1004" name="muxLogicRAMAddr_to_store_ln23_fu_2372">
<pin_list>
<pin id="2373" dir="0" index="0" bw="7" slack="0"/>
<pin id="2374" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln23/41 "/>
</bind>
</comp>

<comp id="2376" class="1004" name="muxLogicRAMAddr_to_store_ln22_fu_2376">
<pin_list>
<pin id="2377" dir="0" index="0" bw="7" slack="0"/>
<pin id="2378" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln22/41 "/>
</bind>
</comp>

<comp id="2380" class="1004" name="muxLogicRAMAddr_to_store_ln23_fu_2380">
<pin_list>
<pin id="2381" dir="0" index="0" bw="7" slack="0"/>
<pin id="2382" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln23/41 "/>
</bind>
</comp>

<comp id="2384" class="1004" name="muxLogicRAMAddr_to_store_ln22_fu_2384">
<pin_list>
<pin id="2385" dir="0" index="0" bw="7" slack="0"/>
<pin id="2386" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln22/41 "/>
</bind>
</comp>

<comp id="2388" class="1004" name="muxLogicRAMAddr_to_store_ln23_fu_2388">
<pin_list>
<pin id="2389" dir="0" index="0" bw="7" slack="0"/>
<pin id="2390" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln23/41 "/>
</bind>
</comp>

<comp id="2392" class="1005" name="i_reg_2392">
<pin_list>
<pin id="2393" dir="0" index="0" bw="10" slack="0"/>
<pin id="2394" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="2399" class="1005" name="pos_read_reg_2399">
<pin_list>
<pin id="2400" dir="0" index="0" bw="32" slack="1"/>
<pin id="2401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_read "/>
</bind>
</comp>

<comp id="2404" class="1005" name="conv_reg_2404">
<pin_list>
<pin id="2405" dir="0" index="0" bw="32" slack="21"/>
<pin id="2406" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="2410" class="1005" name="i_25_reg_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="10" slack="1"/>
<pin id="2412" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_25 "/>
</bind>
</comp>

<comp id="2419" class="1005" name="icmp_ln16_reg_2419">
<pin_list>
<pin id="2420" dir="0" index="0" bw="1" slack="7"/>
<pin id="2421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="2423" class="1005" name="trunc_ln16_2_reg_2423">
<pin_list>
<pin id="2424" dir="0" index="0" bw="3" slack="36"/>
<pin id="2425" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln16_2 "/>
</bind>
</comp>

<comp id="2427" class="1005" name="zext_ln18_reg_2427">
<pin_list>
<pin id="2428" dir="0" index="0" bw="32" slack="1"/>
<pin id="2429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="2432" class="1005" name="conv1_reg_2432">
<pin_list>
<pin id="2433" dir="0" index="0" bw="32" slack="1"/>
<pin id="2434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

<comp id="2437" class="1005" name="mul_reg_2437">
<pin_list>
<pin id="2438" dir="0" index="0" bw="32" slack="1"/>
<pin id="2439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="2443" class="1005" name="y_assign_reg_2443">
<pin_list>
<pin id="2444" dir="0" index="0" bw="32" slack="1"/>
<pin id="2445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_assign "/>
</bind>
</comp>

<comp id="2448" class="1005" name="tmp_reg_2448">
<pin_list>
<pin id="2449" dir="0" index="0" bw="32" slack="1"/>
<pin id="2450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2454" class="1005" name="val_reg_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="32" slack="1"/>
<pin id="2456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="2459" class="1005" name="din_sign_reg_2459">
<pin_list>
<pin id="2460" dir="0" index="0" bw="1" slack="11"/>
<pin id="2461" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="din_sign "/>
</bind>
</comp>

<comp id="2465" class="1005" name="din_exp_reg_2465">
<pin_list>
<pin id="2466" dir="0" index="0" bw="8" slack="2"/>
<pin id="2467" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="din_exp "/>
</bind>
</comp>

<comp id="2472" class="1005" name="din_sig_reg_2472">
<pin_list>
<pin id="2473" dir="0" index="0" bw="23" slack="2"/>
<pin id="2474" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="din_sig "/>
</bind>
</comp>

<comp id="2478" class="1005" name="closepath_reg_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="1" slack="3"/>
<pin id="2480" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="2484" class="1005" name="ref_4oPi_table_100_addr_reg_2484">
<pin_list>
<pin id="2485" dir="0" index="0" bw="4" slack="1"/>
<pin id="2486" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_100_addr "/>
</bind>
</comp>

<comp id="2489" class="1005" name="trunc_ln379_reg_2489">
<pin_list>
<pin id="2490" dir="0" index="0" bw="4" slack="1"/>
<pin id="2491" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln379 "/>
</bind>
</comp>

<comp id="2494" class="1005" name="Med_reg_2494">
<pin_list>
<pin id="2495" dir="0" index="0" bw="80" slack="1"/>
<pin id="2496" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="Med "/>
</bind>
</comp>

<comp id="2500" class="1005" name="zext_ln468_reg_2500">
<pin_list>
<pin id="2501" dir="0" index="0" bw="80" slack="1"/>
<pin id="2502" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln468 "/>
</bind>
</comp>

<comp id="2505" class="1005" name="and_ln179_reg_2505">
<pin_list>
<pin id="2506" dir="0" index="0" bw="1" slack="8"/>
<pin id="2507" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="and_ln179 "/>
</bind>
</comp>

<comp id="2515" class="1005" name="k_reg_2515">
<pin_list>
<pin id="2516" dir="0" index="0" bw="3" slack="8"/>
<pin id="2517" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="2521" class="1005" name="Mx_bits_6_reg_2521">
<pin_list>
<pin id="2522" dir="0" index="0" bw="58" slack="1"/>
<pin id="2523" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_6 "/>
</bind>
</comp>

<comp id="2526" class="1005" name="tmp_14_reg_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="29" slack="1"/>
<pin id="2528" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="2531" class="1005" name="Ex_2_reg_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="8" slack="1"/>
<pin id="2533" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Ex_2 "/>
</bind>
</comp>

<comp id="2538" class="1005" name="tmp_23_reg_2538">
<pin_list>
<pin id="2539" dir="0" index="0" bw="1" slack="1"/>
<pin id="2540" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="2544" class="1005" name="tmp_s_reg_2544">
<pin_list>
<pin id="2545" dir="0" index="0" bw="29" slack="1"/>
<pin id="2546" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2550" class="1005" name="icmp_ln186_reg_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="1" slack="7"/>
<pin id="2552" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="2559" class="1005" name="B_reg_2559">
<pin_list>
<pin id="2560" dir="0" index="0" bw="22" slack="2"/>
<pin id="2561" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="2565" class="1005" name="A_reg_2565">
<pin_list>
<pin id="2566" dir="0" index="0" bw="7" slack="1"/>
<pin id="2567" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A "/>
</bind>
</comp>

<comp id="2570" class="1005" name="B_trunc_reg_2570">
<pin_list>
<pin id="2571" dir="0" index="0" bw="15" slack="1"/>
<pin id="2572" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="B_trunc "/>
</bind>
</comp>

<comp id="2575" class="1005" name="second_order_float_cos_K0_addr_reg_2575">
<pin_list>
<pin id="2576" dir="0" index="0" bw="7" slack="1"/>
<pin id="2577" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_cos_K0_addr "/>
</bind>
</comp>

<comp id="2580" class="1005" name="second_order_float_cos_K1_addr_reg_2580">
<pin_list>
<pin id="2581" dir="0" index="0" bw="7" slack="1"/>
<pin id="2582" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_cos_K1_addr "/>
</bind>
</comp>

<comp id="2585" class="1005" name="tmp_22_reg_2585">
<pin_list>
<pin id="2586" dir="0" index="0" bw="15" slack="1"/>
<pin id="2587" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="2591" class="1005" name="second_order_float_cos_K2_addr_reg_2591">
<pin_list>
<pin id="2592" dir="0" index="0" bw="7" slack="1"/>
<pin id="2593" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_cos_K2_addr "/>
</bind>
</comp>

<comp id="2596" class="1005" name="second_order_float_sin_K0_addr_reg_2596">
<pin_list>
<pin id="2597" dir="0" index="0" bw="7" slack="1"/>
<pin id="2598" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_K0_addr "/>
</bind>
</comp>

<comp id="2601" class="1005" name="second_order_float_sin_K1_addr_reg_2601">
<pin_list>
<pin id="2602" dir="0" index="0" bw="7" slack="1"/>
<pin id="2603" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_K1_addr "/>
</bind>
</comp>

<comp id="2606" class="1005" name="second_order_float_sin_K2_addr_reg_2606">
<pin_list>
<pin id="2607" dir="0" index="0" bw="7" slack="1"/>
<pin id="2608" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_K2_addr "/>
</bind>
</comp>

<comp id="2611" class="1005" name="trunc_ln7_reg_2611">
<pin_list>
<pin id="2612" dir="0" index="0" bw="27" slack="1"/>
<pin id="2613" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="2616" class="1005" name="tmp_16_reg_2616">
<pin_list>
<pin id="2617" dir="0" index="0" bw="21" slack="1"/>
<pin id="2618" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="2621" class="1005" name="tmp_24_reg_2621">
<pin_list>
<pin id="2622" dir="0" index="0" bw="13" slack="1"/>
<pin id="2623" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="2626" class="1005" name="trunc_ln8_reg_2626">
<pin_list>
<pin id="2627" dir="0" index="0" bw="20" slack="1"/>
<pin id="2628" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="2631" class="1005" name="trunc_ln9_reg_2631">
<pin_list>
<pin id="2632" dir="0" index="0" bw="12" slack="1"/>
<pin id="2633" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="2636" class="1005" name="trunc_ln10_reg_2636">
<pin_list>
<pin id="2637" dir="0" index="0" bw="28" slack="1"/>
<pin id="2638" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10 "/>
</bind>
</comp>

<comp id="2641" class="1005" name="add_ln75_2_reg_2641">
<pin_list>
<pin id="2642" dir="0" index="0" bw="27" slack="2"/>
<pin id="2643" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="add_ln75_2 "/>
</bind>
</comp>

<comp id="2646" class="1005" name="add_ln80_2_reg_2646">
<pin_list>
<pin id="2647" dir="0" index="0" bw="28" slack="1"/>
<pin id="2648" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_2 "/>
</bind>
</comp>

<comp id="2651" class="1005" name="zext_ln80_2_reg_2651">
<pin_list>
<pin id="2652" dir="0" index="0" bw="57" slack="1"/>
<pin id="2653" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln80_2 "/>
</bind>
</comp>

<comp id="2656" class="1005" name="zext_ln80_reg_2656">
<pin_list>
<pin id="2657" dir="0" index="0" bw="57" slack="1"/>
<pin id="2658" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln80 "/>
</bind>
</comp>

<comp id="2661" class="1005" name="zext_ln16_2_reg_2661">
<pin_list>
<pin id="2662" dir="0" index="0" bw="64" slack="2"/>
<pin id="2663" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln16_2 "/>
</bind>
</comp>

<comp id="2673" class="1005" name="cos_result_reg_2673">
<pin_list>
<pin id="2674" dir="0" index="0" bw="29" slack="1"/>
<pin id="2675" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="cos_result "/>
</bind>
</comp>

<comp id="2678" class="1005" name="trunc_ln276_reg_2678">
<pin_list>
<pin id="2679" dir="0" index="0" bw="13" slack="1"/>
<pin id="2680" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln276 "/>
</bind>
</comp>

<comp id="2683" class="1005" name="c_7_reg_2683">
<pin_list>
<pin id="2684" dir="0" index="0" bw="32" slack="1"/>
<pin id="2685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_7 "/>
</bind>
</comp>

<comp id="2688" class="1005" name="trunc_ln281_reg_2688">
<pin_list>
<pin id="2689" dir="0" index="0" bw="6" slack="1"/>
<pin id="2690" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln281 "/>
</bind>
</comp>

<comp id="2694" class="1005" name="c_8_reg_2694">
<pin_list>
<pin id="2695" dir="0" index="0" bw="32" slack="1"/>
<pin id="2696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_8 "/>
</bind>
</comp>

<comp id="2699" class="1005" name="trunc_ln281_5_reg_2699">
<pin_list>
<pin id="2700" dir="0" index="0" bw="6" slack="1"/>
<pin id="2701" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln281_5 "/>
</bind>
</comp>

<comp id="2705" class="1005" name="c_6_reg_2705">
<pin_list>
<pin id="2706" dir="0" index="0" bw="32" slack="1"/>
<pin id="2707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_6 "/>
</bind>
</comp>

<comp id="2710" class="1005" name="trunc_ln281_6_reg_2710">
<pin_list>
<pin id="2711" dir="0" index="0" bw="6" slack="1"/>
<pin id="2712" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln281_6 "/>
</bind>
</comp>

<comp id="2715" class="1005" name="trunc_ln12_reg_2715">
<pin_list>
<pin id="2716" dir="0" index="0" bw="27" slack="1"/>
<pin id="2717" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="2720" class="1005" name="icmp_ln306_reg_2720">
<pin_list>
<pin id="2721" dir="0" index="0" bw="1" slack="1"/>
<pin id="2722" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln306 "/>
</bind>
</comp>

<comp id="2725" class="1005" name="in_1_addr_reg_2725">
<pin_list>
<pin id="2726" dir="0" index="0" bw="6" slack="1"/>
<pin id="2727" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_1_addr "/>
</bind>
</comp>

<comp id="2730" class="1005" name="in_3_addr_reg_2730">
<pin_list>
<pin id="2731" dir="0" index="0" bw="6" slack="1"/>
<pin id="2732" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_3_addr "/>
</bind>
</comp>

<comp id="2735" class="1005" name="in_5_addr_reg_2735">
<pin_list>
<pin id="2736" dir="0" index="0" bw="6" slack="1"/>
<pin id="2737" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_5_addr "/>
</bind>
</comp>

<comp id="2740" class="1005" name="in_7_addr_reg_2740">
<pin_list>
<pin id="2741" dir="0" index="0" bw="6" slack="1"/>
<pin id="2742" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_7_addr "/>
</bind>
</comp>

<comp id="2745" class="1005" name="in_9_addr_reg_2745">
<pin_list>
<pin id="2746" dir="0" index="0" bw="6" slack="1"/>
<pin id="2747" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_9_addr "/>
</bind>
</comp>

<comp id="2750" class="1005" name="in_11_addr_reg_2750">
<pin_list>
<pin id="2751" dir="0" index="0" bw="6" slack="1"/>
<pin id="2752" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_11_addr "/>
</bind>
</comp>

<comp id="2755" class="1005" name="in_13_addr_reg_2755">
<pin_list>
<pin id="2756" dir="0" index="0" bw="6" slack="1"/>
<pin id="2757" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_13_addr "/>
</bind>
</comp>

<comp id="2760" class="1005" name="in_15_addr_reg_2760">
<pin_list>
<pin id="2761" dir="0" index="0" bw="6" slack="1"/>
<pin id="2762" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_15_addr "/>
</bind>
</comp>

<comp id="2765" class="1005" name="trunc_ln16_reg_2765">
<pin_list>
<pin id="2766" dir="0" index="0" bw="4" slack="1"/>
<pin id="2767" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

<comp id="2770" class="1005" name="lshr_ln2_reg_2770">
<pin_list>
<pin id="2771" dir="0" index="0" bw="7" slack="4"/>
<pin id="2772" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="lshr_ln2 "/>
</bind>
</comp>

<comp id="2775" class="1005" name="sin_results_sign_4_reg_2775">
<pin_list>
<pin id="2776" dir="0" index="0" bw="1" slack="1"/>
<pin id="2777" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sin_results_sign_4 "/>
</bind>
</comp>

<comp id="2780" class="1005" name="sin_results_exp_2_reg_2780">
<pin_list>
<pin id="2781" dir="0" index="0" bw="8" slack="1"/>
<pin id="2782" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sin_results_exp_2 "/>
</bind>
</comp>

<comp id="2785" class="1005" name="sin_results_sig_2_reg_2785">
<pin_list>
<pin id="2786" dir="0" index="0" bw="23" slack="1"/>
<pin id="2787" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sin_results_sig_2 "/>
</bind>
</comp>

<comp id="2790" class="1005" name="cos_results_sign_4_reg_2790">
<pin_list>
<pin id="2791" dir="0" index="0" bw="1" slack="1"/>
<pin id="2792" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cos_results_sign_4 "/>
</bind>
</comp>

<comp id="2795" class="1005" name="cos_results_exp_4_reg_2795">
<pin_list>
<pin id="2796" dir="0" index="0" bw="8" slack="1"/>
<pin id="2797" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cos_results_exp_4 "/>
</bind>
</comp>

<comp id="2800" class="1005" name="cos_results_sig_2_reg_2800">
<pin_list>
<pin id="2801" dir="0" index="0" bw="23" slack="1"/>
<pin id="2802" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="cos_results_sig_2 "/>
</bind>
</comp>

<comp id="2805" class="1005" name="tmp_19_reg_2805">
<pin_list>
<pin id="2806" dir="0" index="0" bw="1" slack="1"/>
<pin id="2807" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="2811" class="1005" name="tmp_21_reg_2811">
<pin_list>
<pin id="2812" dir="0" index="0" bw="32" slack="1"/>
<pin id="2813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="2819" class="1005" name="s_out_4_reg_2819">
<pin_list>
<pin id="2820" dir="0" index="0" bw="32" slack="1"/>
<pin id="2821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_out_4 "/>
</bind>
</comp>

<comp id="2826" class="1005" name="c_out_4_reg_2826">
<pin_list>
<pin id="2827" dir="0" index="0" bw="32" slack="1"/>
<pin id="2828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_out_4 "/>
</bind>
</comp>

<comp id="2833" class="1005" name="in_0_addr_reg_2833">
<pin_list>
<pin id="2834" dir="0" index="0" bw="6" slack="1"/>
<pin id="2835" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_0_addr "/>
</bind>
</comp>

<comp id="2838" class="1005" name="in_2_addr_reg_2838">
<pin_list>
<pin id="2839" dir="0" index="0" bw="6" slack="1"/>
<pin id="2840" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_2_addr "/>
</bind>
</comp>

<comp id="2843" class="1005" name="in_4_addr_reg_2843">
<pin_list>
<pin id="2844" dir="0" index="0" bw="6" slack="1"/>
<pin id="2845" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_4_addr "/>
</bind>
</comp>

<comp id="2848" class="1005" name="in_6_addr_reg_2848">
<pin_list>
<pin id="2849" dir="0" index="0" bw="6" slack="1"/>
<pin id="2850" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_6_addr "/>
</bind>
</comp>

<comp id="2853" class="1005" name="in_8_addr_reg_2853">
<pin_list>
<pin id="2854" dir="0" index="0" bw="6" slack="1"/>
<pin id="2855" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_8_addr "/>
</bind>
</comp>

<comp id="2858" class="1005" name="in_10_addr_reg_2858">
<pin_list>
<pin id="2859" dir="0" index="0" bw="6" slack="1"/>
<pin id="2860" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_10_addr "/>
</bind>
</comp>

<comp id="2863" class="1005" name="in_12_addr_reg_2863">
<pin_list>
<pin id="2864" dir="0" index="0" bw="6" slack="1"/>
<pin id="2865" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_12_addr "/>
</bind>
</comp>

<comp id="2868" class="1005" name="in_14_addr_reg_2868">
<pin_list>
<pin id="2869" dir="0" index="0" bw="6" slack="1"/>
<pin id="2870" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_14_addr "/>
</bind>
</comp>

<comp id="2873" class="1005" name="tmp_20_reg_2873">
<pin_list>
<pin id="2874" dir="0" index="0" bw="32" slack="1"/>
<pin id="2875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="2879" class="1005" name="mul7_reg_2879">
<pin_list>
<pin id="2880" dir="0" index="0" bw="32" slack="1"/>
<pin id="2881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7 "/>
</bind>
</comp>

<comp id="2884" class="1005" name="mul5_reg_2884">
<pin_list>
<pin id="2885" dir="0" index="0" bw="32" slack="1"/>
<pin id="2886" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="343"><net_src comp="68" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="70" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="48" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="54" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="124" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="350" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="124" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="363" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="58" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="124" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="376" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="60" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="124" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="389" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="62" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="124" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="414"><net_src comp="402" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="420"><net_src comp="64" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="124" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="415" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="433"><net_src comp="66" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="124" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="440"><net_src comp="428" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="446"><net_src comp="18" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="124" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="22" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="124" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="26" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="124" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="30" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="124" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="474"><net_src comp="34" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="124" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="481"><net_src comp="38" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="124" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="488"><net_src comp="42" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="124" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="495"><net_src comp="46" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="124" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="441" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="508"><net_src comp="448" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="514"><net_src comp="455" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="520"><net_src comp="462" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="526"><net_src comp="469" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="532"><net_src comp="476" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="538"><net_src comp="483" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="544"><net_src comp="490" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="550"><net_src comp="16" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="124" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="557"><net_src comp="20" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="124" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="564"><net_src comp="24" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="124" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="28" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="124" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="32" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="124" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="585"><net_src comp="36" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="124" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="592"><net_src comp="40" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="124" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="599"><net_src comp="44" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="124" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="606"><net_src comp="545" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="612"><net_src comp="552" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="618"><net_src comp="559" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="624"><net_src comp="566" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="630"><net_src comp="573" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="636"><net_src comp="580" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="642"><net_src comp="587" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="648"><net_src comp="594" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="654"><net_src comp="0" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="124" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="661"><net_src comp="4" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="124" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="668"><net_src comp="8" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="124" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="675"><net_src comp="12" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="124" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="682"><net_src comp="2" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="124" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="689"><net_src comp="6" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="124" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="696"><net_src comp="10" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="124" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="703"><net_src comp="14" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="124" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="710"><net_src comp="663" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="716"><net_src comp="691" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="722"><net_src comp="656" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="728"><net_src comp="684" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="734"><net_src comp="649" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="740"><net_src comp="677" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="746"><net_src comp="670" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="752"><net_src comp="698" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="759"><net_src comp="102" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="50" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="761"><net_src comp="52" pin="0"/><net_sink comp="753" pin=3"/></net>

<net id="766"><net_src comp="98" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="100" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="787"><net_src comp="344" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="794"><net_src comp="788" pin="4"/><net_sink comp="711" pin=1"/></net>

<net id="795"><net_src comp="788" pin="4"/><net_sink comp="723" pin=1"/></net>

<net id="796"><net_src comp="788" pin="4"/><net_sink comp="735" pin=1"/></net>

<net id="797"><net_src comp="788" pin="4"/><net_sink comp="747" pin=1"/></net>

<net id="798"><net_src comp="322" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="805"><net_src comp="799" pin="4"/><net_sink comp="705" pin=1"/></net>

<net id="806"><net_src comp="799" pin="4"/><net_sink comp="717" pin=1"/></net>

<net id="807"><net_src comp="799" pin="4"/><net_sink comp="729" pin=1"/></net>

<net id="808"><net_src comp="799" pin="4"/><net_sink comp="741" pin=1"/></net>

<net id="809"><net_src comp="320" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="821"><net_src comp="799" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="788" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="344" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="834"><net_src comp="72" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="842"><net_src comp="835" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="88" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="835" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="90" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="864"><net_src comp="858" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="869"><net_src comp="861" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="876"><net_src comp="855" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="92" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="878"><net_src comp="94" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="879"><net_src comp="96" pin="0"/><net_sink comp="870" pin=3"/></net>

<net id="883"><net_src comp="784" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="98" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="894"><net_src comp="100" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="909"><net_src comp="104" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="901" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="911"><net_src comp="106" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="917"><net_src comp="108" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="901" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="919"><net_src comp="110" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="923"><net_src comp="901" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="928"><net_src comp="912" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="112" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="912" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="114" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="941"><net_src comp="924" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="116" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="943"><net_src comp="930" pin="2"/><net_sink comp="936" pin=2"/></net>

<net id="950"><net_src comp="118" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="936" pin="3"/><net_sink comp="944" pin=1"/></net>

<net id="952"><net_src comp="120" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="953"><net_src comp="122" pin="0"/><net_sink comp="944" pin=3"/></net>

<net id="957"><net_src comp="944" pin="4"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="962"><net_src comp="350" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="966"><net_src comp="936" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="974"><net_src comp="357" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="967" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="981"><net_src comp="126" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="970" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="128" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="989"><net_src comp="130" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="76" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="984" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1002"><net_src comp="991" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="132" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1012"><net_src comp="134" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1017"><net_src comp="1003" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="1008" pin="2"/><net_sink comp="1013" pin=1"/></net>

<net id="1025"><net_src comp="136" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1026"><net_src comp="814" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1027"><net_src comp="138" pin="0"/><net_sink comp="1019" pin=2"/></net>

<net id="1028"><net_src comp="140" pin="0"/><net_sink comp="1019" pin=3"/></net>

<net id="1035"><net_src comp="142" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1036"><net_src comp="814" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1037"><net_src comp="144" pin="0"/><net_sink comp="1029" pin=2"/></net>

<net id="1038"><net_src comp="146" pin="0"/><net_sink comp="1029" pin=3"/></net>

<net id="1044"><net_src comp="92" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1045"><net_src comp="1029" pin="4"/><net_sink comp="1039" pin=2"/></net>

<net id="1049"><net_src comp="1039" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1054"><net_src comp="148" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="1019" pin="4"/><net_sink comp="1050" pin=1"/></net>

<net id="1061"><net_src comp="1046" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="1050" pin="2"/><net_sink comp="1056" pin=1"/></net>

<net id="1063"><net_src comp="1019" pin="4"/><net_sink comp="1056" pin=2"/></net>

<net id="1069"><net_src comp="150" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1070"><net_src comp="1056" pin="3"/><net_sink comp="1064" pin=1"/></net>

<net id="1071"><net_src comp="152" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1076"><net_src comp="154" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1082"><net_src comp="1072" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1083"><net_src comp="132" pin="0"/><net_sink comp="1077" pin=2"/></net>

<net id="1089"><net_src comp="156" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1090"><net_src comp="76" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1096"><net_src comp="158" pin="0"/><net_sink comp="1091" pin=0"/></net>

<net id="1097"><net_src comp="1084" pin="3"/><net_sink comp="1091" pin=1"/></net>

<net id="1098"><net_src comp="160" pin="0"/><net_sink comp="1091" pin=2"/></net>

<net id="1102"><net_src comp="1091" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1107"><net_src comp="1099" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1111"><net_src comp="1091" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1116"><net_src comp="1077" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="1108" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1123"><net_src comp="162" pin="0"/><net_sink comp="1118" pin=0"/></net>

<net id="1124"><net_src comp="1112" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1125"><net_src comp="122" pin="0"/><net_sink comp="1118" pin=2"/></net>

<net id="1132"><net_src comp="164" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1133"><net_src comp="1103" pin="2"/><net_sink comp="1126" pin=1"/></net>

<net id="1134"><net_src comp="152" pin="0"/><net_sink comp="1126" pin=2"/></net>

<net id="1135"><net_src comp="166" pin="0"/><net_sink comp="1126" pin=3"/></net>

<net id="1140"><net_src comp="168" pin="0"/><net_sink comp="1136" pin=1"/></net>

<net id="1145"><net_src comp="132" pin="0"/><net_sink comp="1141" pin=0"/></net>

<net id="1151"><net_src comp="1141" pin="2"/><net_sink comp="1146" pin=1"/></net>

<net id="1155"><net_src comp="1146" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1163"><net_src comp="1156" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="1152" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1169"><net_src comp="1156" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="1152" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1176"><net_src comp="1159" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1177"><net_src comp="1165" pin="2"/><net_sink comp="1171" pin=2"/></net>

<net id="1181"><net_src comp="1171" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1188"><net_src comp="170" pin="0"/><net_sink comp="1182" pin=0"/></net>

<net id="1189"><net_src comp="1171" pin="3"/><net_sink comp="1182" pin=1"/></net>

<net id="1190"><net_src comp="172" pin="0"/><net_sink comp="1182" pin=2"/></net>

<net id="1191"><net_src comp="174" pin="0"/><net_sink comp="1182" pin=3"/></net>

<net id="1198"><net_src comp="176" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1199"><net_src comp="1171" pin="3"/><net_sink comp="1192" pin=1"/></net>

<net id="1200"><net_src comp="122" pin="0"/><net_sink comp="1192" pin=2"/></net>

<net id="1201"><net_src comp="178" pin="0"/><net_sink comp="1192" pin=3"/></net>

<net id="1208"><net_src comp="1202" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1212"><net_src comp="1202" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1217"><net_src comp="1202" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="1202" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1222"><net_src comp="1219" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1224"><net_src comp="1219" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1225"><net_src comp="1219" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1226"><net_src comp="1219" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="1227"><net_src comp="1219" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1231"><net_src comp="363" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1235"><net_src comp="376" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1242"><net_src comp="180" pin="0"/><net_sink comp="1236" pin=0"/></net>

<net id="1243"><net_src comp="1213" pin="2"/><net_sink comp="1236" pin=1"/></net>

<net id="1244"><net_src comp="182" pin="0"/><net_sink comp="1236" pin=2"/></net>

<net id="1245"><net_src comp="152" pin="0"/><net_sink comp="1236" pin=3"/></net>

<net id="1249"><net_src comp="389" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1253"><net_src comp="402" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1257"><net_src comp="415" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1261"><net_src comp="428" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1268"><net_src comp="184" pin="0"/><net_sink comp="1262" pin=0"/></net>

<net id="1269"><net_src comp="370" pin="3"/><net_sink comp="1262" pin=1"/></net>

<net id="1270"><net_src comp="68" pin="0"/><net_sink comp="1262" pin=2"/></net>

<net id="1271"><net_src comp="186" pin="0"/><net_sink comp="1262" pin=3"/></net>

<net id="1278"><net_src comp="383" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1282"><net_src comp="1275" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1286"><net_src comp="1272" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1291"><net_src comp="1275" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1292"><net_src comp="1272" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1299"><net_src comp="188" pin="0"/><net_sink comp="1293" pin=0"/></net>

<net id="1300"><net_src comp="1287" pin="2"/><net_sink comp="1293" pin=1"/></net>

<net id="1301"><net_src comp="110" pin="0"/><net_sink comp="1293" pin=2"/></net>

<net id="1302"><net_src comp="190" pin="0"/><net_sink comp="1293" pin=3"/></net>

<net id="1309"><net_src comp="396" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1313"><net_src comp="1303" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1317"><net_src comp="1306" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1322"><net_src comp="1303" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1323"><net_src comp="1306" pin="1"/><net_sink comp="1318" pin=1"/></net>

<net id="1330"><net_src comp="192" pin="0"/><net_sink comp="1324" pin=0"/></net>

<net id="1331"><net_src comp="1318" pin="2"/><net_sink comp="1324" pin=1"/></net>

<net id="1332"><net_src comp="194" pin="0"/><net_sink comp="1324" pin=2"/></net>

<net id="1333"><net_src comp="174" pin="0"/><net_sink comp="1324" pin=3"/></net>

<net id="1340"><net_src comp="422" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1344"><net_src comp="1334" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1348"><net_src comp="1337" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1353"><net_src comp="1334" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1354"><net_src comp="1337" pin="1"/><net_sink comp="1349" pin=1"/></net>

<net id="1361"><net_src comp="196" pin="0"/><net_sink comp="1355" pin=0"/></net>

<net id="1362"><net_src comp="1349" pin="2"/><net_sink comp="1355" pin=1"/></net>

<net id="1363"><net_src comp="110" pin="0"/><net_sink comp="1355" pin=2"/></net>

<net id="1364"><net_src comp="198" pin="0"/><net_sink comp="1355" pin=3"/></net>

<net id="1371"><net_src comp="435" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1375"><net_src comp="1365" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1379"><net_src comp="1368" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1384"><net_src comp="1365" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1385"><net_src comp="1368" pin="1"/><net_sink comp="1380" pin=1"/></net>

<net id="1392"><net_src comp="200" pin="0"/><net_sink comp="1386" pin=0"/></net>

<net id="1393"><net_src comp="1380" pin="2"/><net_sink comp="1386" pin=1"/></net>

<net id="1394"><net_src comp="194" pin="0"/><net_sink comp="1386" pin=2"/></net>

<net id="1395"><net_src comp="186" pin="0"/><net_sink comp="1386" pin=3"/></net>

<net id="1402"><net_src comp="202" pin="0"/><net_sink comp="1396" pin=0"/></net>

<net id="1403"><net_src comp="409" pin="3"/><net_sink comp="1396" pin=1"/></net>

<net id="1404"><net_src comp="68" pin="0"/><net_sink comp="1396" pin=2"/></net>

<net id="1405"><net_src comp="174" pin="0"/><net_sink comp="1396" pin=3"/></net>

<net id="1416"><net_src comp="1409" pin="1"/><net_sink comp="1412" pin=1"/></net>

<net id="1421"><net_src comp="1412" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1422"><net_src comp="1406" pin="1"/><net_sink comp="1417" pin=1"/></net>

<net id="1433"><net_src comp="1423" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1434"><net_src comp="1426" pin="1"/><net_sink comp="1429" pin=1"/></net>

<net id="1438"><net_src comp="1429" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1443"><net_src comp="1435" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1447"><net_src comp="1444" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1451"><net_src comp="1448" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1455"><net_src comp="1444" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1459"><net_src comp="1448" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1466"><net_src comp="204" pin="0"/><net_sink comp="1460" pin=0"/></net>

<net id="1467"><net_src comp="120" pin="0"/><net_sink comp="1460" pin=2"/></net>

<net id="1468"><net_src comp="206" pin="0"/><net_sink comp="1460" pin=3"/></net>

<net id="1472"><net_src comp="1460" pin="4"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="1474"><net_src comp="1469" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="1475"><net_src comp="1469" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1476"><net_src comp="1469" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1477"><net_src comp="1469" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="1478"><net_src comp="1469" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="1479"><net_src comp="1469" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="1480"><net_src comp="1469" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="1488"><net_src comp="208" pin="0"/><net_sink comp="1484" pin=0"/></net>

<net id="1489"><net_src comp="1481" pin="1"/><net_sink comp="1484" pin=1"/></net>

<net id="1496"><net_src comp="210" pin="0"/><net_sink comp="1490" pin=0"/></net>

<net id="1497"><net_src comp="810" pin="2"/><net_sink comp="1490" pin=1"/></net>

<net id="1498"><net_src comp="152" pin="0"/><net_sink comp="1490" pin=2"/></net>

<net id="1499"><net_src comp="212" pin="0"/><net_sink comp="1490" pin=3"/></net>

<net id="1505"><net_src comp="214" pin="0"/><net_sink comp="1500" pin=0"/></net>

<net id="1506"><net_src comp="1484" pin="2"/><net_sink comp="1500" pin=1"/></net>

<net id="1507"><net_src comp="216" pin="0"/><net_sink comp="1500" pin=2"/></net>

<net id="1513"><net_src comp="218" pin="0"/><net_sink comp="1508" pin=0"/></net>

<net id="1514"><net_src comp="1500" pin="3"/><net_sink comp="1508" pin=1"/></net>

<net id="1515"><net_src comp="220" pin="0"/><net_sink comp="1508" pin=2"/></net>

<net id="1519"><net_src comp="1484" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1525"><net_src comp="222" pin="0"/><net_sink comp="1520" pin=0"/></net>

<net id="1526"><net_src comp="1508" pin="3"/><net_sink comp="1520" pin=1"/></net>

<net id="1527"><net_src comp="160" pin="0"/><net_sink comp="1520" pin=2"/></net>

<net id="1531"><net_src comp="1520" pin="3"/><net_sink comp="1528" pin=0"/></net>

<net id="1538"><net_src comp="224" pin="0"/><net_sink comp="1532" pin=0"/></net>

<net id="1539"><net_src comp="810" pin="2"/><net_sink comp="1532" pin=1"/></net>

<net id="1540"><net_src comp="198" pin="0"/><net_sink comp="1532" pin=2"/></net>

<net id="1541"><net_src comp="212" pin="0"/><net_sink comp="1532" pin=3"/></net>

<net id="1547"><net_src comp="226" pin="0"/><net_sink comp="1542" pin=0"/></net>

<net id="1548"><net_src comp="1532" pin="4"/><net_sink comp="1542" pin=1"/></net>

<net id="1549"><net_src comp="220" pin="0"/><net_sink comp="1542" pin=2"/></net>

<net id="1553"><net_src comp="1542" pin="3"/><net_sink comp="1550" pin=0"/></net>

<net id="1560"><net_src comp="228" pin="0"/><net_sink comp="1554" pin=0"/></net>

<net id="1561"><net_src comp="810" pin="2"/><net_sink comp="1554" pin=1"/></net>

<net id="1562"><net_src comp="152" pin="0"/><net_sink comp="1554" pin=2"/></net>

<net id="1563"><net_src comp="230" pin="0"/><net_sink comp="1554" pin=3"/></net>

<net id="1569"><net_src comp="232" pin="0"/><net_sink comp="1564" pin=0"/></net>

<net id="1570"><net_src comp="1554" pin="4"/><net_sink comp="1564" pin=1"/></net>

<net id="1571"><net_src comp="234" pin="0"/><net_sink comp="1564" pin=2"/></net>

<net id="1577"><net_src comp="222" pin="0"/><net_sink comp="1572" pin=0"/></net>

<net id="1578"><net_src comp="1550" pin="1"/><net_sink comp="1572" pin=1"/></net>

<net id="1579"><net_src comp="160" pin="0"/><net_sink comp="1572" pin=2"/></net>

<net id="1583"><net_src comp="1572" pin="3"/><net_sink comp="1580" pin=0"/></net>

<net id="1589"><net_src comp="222" pin="0"/><net_sink comp="1584" pin=0"/></net>

<net id="1590"><net_src comp="1564" pin="3"/><net_sink comp="1584" pin=1"/></net>

<net id="1591"><net_src comp="160" pin="0"/><net_sink comp="1584" pin=2"/></net>

<net id="1595"><net_src comp="1584" pin="3"/><net_sink comp="1592" pin=0"/></net>

<net id="1602"><net_src comp="236" pin="0"/><net_sink comp="1596" pin=0"/></net>

<net id="1603"><net_src comp="810" pin="2"/><net_sink comp="1596" pin=1"/></net>

<net id="1604"><net_src comp="152" pin="0"/><net_sink comp="1596" pin=2"/></net>

<net id="1605"><net_src comp="238" pin="0"/><net_sink comp="1596" pin=3"/></net>

<net id="1610"><net_src comp="1490" pin="4"/><net_sink comp="1606" pin=0"/></net>

<net id="1611"><net_src comp="240" pin="0"/><net_sink comp="1606" pin=1"/></net>

<net id="1615"><net_src comp="441" pin="3"/><net_sink comp="1612" pin=0"/></net>

<net id="1619"><net_src comp="448" pin="3"/><net_sink comp="1616" pin=0"/></net>

<net id="1623"><net_src comp="455" pin="3"/><net_sink comp="1620" pin=0"/></net>

<net id="1627"><net_src comp="462" pin="3"/><net_sink comp="1624" pin=0"/></net>

<net id="1631"><net_src comp="469" pin="3"/><net_sink comp="1628" pin=0"/></net>

<net id="1635"><net_src comp="476" pin="3"/><net_sink comp="1632" pin=0"/></net>

<net id="1639"><net_src comp="483" pin="3"/><net_sink comp="1636" pin=0"/></net>

<net id="1643"><net_src comp="490" pin="3"/><net_sink comp="1640" pin=0"/></net>

<net id="1653"><net_src comp="242" pin="0"/><net_sink comp="1647" pin=0"/></net>

<net id="1654"><net_src comp="244" pin="0"/><net_sink comp="1647" pin=2"/></net>

<net id="1655"><net_src comp="206" pin="0"/><net_sink comp="1647" pin=3"/></net>

<net id="1661"><net_src comp="232" pin="0"/><net_sink comp="1656" pin=0"/></net>

<net id="1662"><net_src comp="234" pin="0"/><net_sink comp="1656" pin=2"/></net>

<net id="1668"><net_src comp="222" pin="0"/><net_sink comp="1663" pin=0"/></net>

<net id="1669"><net_src comp="1656" pin="3"/><net_sink comp="1663" pin=1"/></net>

<net id="1670"><net_src comp="160" pin="0"/><net_sink comp="1663" pin=2"/></net>

<net id="1674"><net_src comp="1663" pin="3"/><net_sink comp="1671" pin=0"/></net>

<net id="1682"><net_src comp="1675" pin="1"/><net_sink comp="1678" pin=0"/></net>

<net id="1686"><net_src comp="1678" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1691"><net_src comp="246" pin="0"/><net_sink comp="1687" pin=1"/></net>

<net id="1696"><net_src comp="1671" pin="1"/><net_sink comp="1692" pin=0"/></net>

<net id="1697"><net_src comp="246" pin="0"/><net_sink comp="1692" pin=1"/></net>

<net id="1701"><net_src comp="1683" pin="1"/><net_sink comp="1698" pin=0"/></net>

<net id="1706"><net_src comp="1698" pin="1"/><net_sink comp="1702" pin=0"/></net>

<net id="1707"><net_src comp="1663" pin="3"/><net_sink comp="1702" pin=1"/></net>

<net id="1713"><net_src comp="1687" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1714"><net_src comp="1692" pin="2"/><net_sink comp="1708" pin=1"/></net>

<net id="1718"><net_src comp="1708" pin="3"/><net_sink comp="1715" pin=0"/></net>

<net id="1723"><net_src comp="1715" pin="1"/><net_sink comp="1719" pin=0"/></net>

<net id="1724"><net_src comp="248" pin="0"/><net_sink comp="1719" pin=1"/></net>

<net id="1728"><net_src comp="1719" pin="2"/><net_sink comp="1725" pin=0"/></net>

<net id="1735"><net_src comp="250" pin="0"/><net_sink comp="1729" pin=0"/></net>

<net id="1736"><net_src comp="1702" pin="2"/><net_sink comp="1729" pin=1"/></net>

<net id="1737"><net_src comp="252" pin="0"/><net_sink comp="1729" pin=2"/></net>

<net id="1738"><net_src comp="186" pin="0"/><net_sink comp="1729" pin=3"/></net>

<net id="1745"><net_src comp="250" pin="0"/><net_sink comp="1739" pin=0"/></net>

<net id="1746"><net_src comp="1678" pin="2"/><net_sink comp="1739" pin=1"/></net>

<net id="1747"><net_src comp="252" pin="0"/><net_sink comp="1739" pin=2"/></net>

<net id="1748"><net_src comp="186" pin="0"/><net_sink comp="1739" pin=3"/></net>

<net id="1754"><net_src comp="1687" pin="2"/><net_sink comp="1749" pin=0"/></net>

<net id="1755"><net_src comp="1729" pin="4"/><net_sink comp="1749" pin=1"/></net>

<net id="1756"><net_src comp="1739" pin="4"/><net_sink comp="1749" pin=2"/></net>

<net id="1767"><net_src comp="1760" pin="1"/><net_sink comp="1763" pin=0"/></net>

<net id="1771"><net_src comp="1763" pin="2"/><net_sink comp="1768" pin=0"/></net>

<net id="1776"><net_src comp="246" pin="0"/><net_sink comp="1772" pin=1"/></net>

<net id="1781"><net_src comp="246" pin="0"/><net_sink comp="1777" pin=1"/></net>

<net id="1785"><net_src comp="1768" pin="1"/><net_sink comp="1782" pin=0"/></net>

<net id="1790"><net_src comp="1782" pin="1"/><net_sink comp="1786" pin=0"/></net>

<net id="1796"><net_src comp="1772" pin="2"/><net_sink comp="1791" pin=0"/></net>

<net id="1797"><net_src comp="1777" pin="2"/><net_sink comp="1791" pin=1"/></net>

<net id="1801"><net_src comp="1791" pin="3"/><net_sink comp="1798" pin=0"/></net>

<net id="1806"><net_src comp="1757" pin="1"/><net_sink comp="1802" pin=0"/></net>

<net id="1807"><net_src comp="254" pin="0"/><net_sink comp="1802" pin=1"/></net>

<net id="1812"><net_src comp="1802" pin="2"/><net_sink comp="1808" pin=0"/></net>

<net id="1813"><net_src comp="1798" pin="1"/><net_sink comp="1808" pin=1"/></net>

<net id="1819"><net_src comp="256" pin="0"/><net_sink comp="1814" pin=0"/></net>

<net id="1820"><net_src comp="1808" pin="2"/><net_sink comp="1814" pin=1"/></net>

<net id="1821"><net_src comp="258" pin="0"/><net_sink comp="1814" pin=2"/></net>

<net id="1826"><net_src comp="1814" pin="3"/><net_sink comp="1822" pin=0"/></net>

<net id="1830"><net_src comp="1808" pin="2"/><net_sink comp="1827" pin=0"/></net>

<net id="1837"><net_src comp="250" pin="0"/><net_sink comp="1831" pin=0"/></net>

<net id="1838"><net_src comp="1786" pin="2"/><net_sink comp="1831" pin=1"/></net>

<net id="1839"><net_src comp="252" pin="0"/><net_sink comp="1831" pin=2"/></net>

<net id="1840"><net_src comp="186" pin="0"/><net_sink comp="1831" pin=3"/></net>

<net id="1847"><net_src comp="250" pin="0"/><net_sink comp="1841" pin=0"/></net>

<net id="1848"><net_src comp="1763" pin="2"/><net_sink comp="1841" pin=1"/></net>

<net id="1849"><net_src comp="252" pin="0"/><net_sink comp="1841" pin=2"/></net>

<net id="1850"><net_src comp="186" pin="0"/><net_sink comp="1841" pin=3"/></net>

<net id="1856"><net_src comp="1772" pin="2"/><net_sink comp="1851" pin=0"/></net>

<net id="1857"><net_src comp="1831" pin="4"/><net_sink comp="1851" pin=1"/></net>

<net id="1858"><net_src comp="1841" pin="4"/><net_sink comp="1851" pin=2"/></net>

<net id="1864"><net_src comp="260" pin="0"/><net_sink comp="1859" pin=0"/></net>

<net id="1902"><net_src comp="262" pin="0"/><net_sink comp="1865" pin=0"/></net>

<net id="1903"><net_src comp="264" pin="0"/><net_sink comp="1865" pin=1"/></net>

<net id="1904"><net_src comp="160" pin="0"/><net_sink comp="1865" pin=2"/></net>

<net id="1905"><net_src comp="266" pin="0"/><net_sink comp="1865" pin=3"/></net>

<net id="1906"><net_src comp="160" pin="0"/><net_sink comp="1865" pin=4"/></net>

<net id="1907"><net_src comp="268" pin="0"/><net_sink comp="1865" pin=5"/></net>

<net id="1908"><net_src comp="76" pin="0"/><net_sink comp="1865" pin=6"/></net>

<net id="1909"><net_src comp="270" pin="0"/><net_sink comp="1865" pin=7"/></net>

<net id="1910"><net_src comp="160" pin="0"/><net_sink comp="1865" pin=8"/></net>

<net id="1911"><net_src comp="272" pin="0"/><net_sink comp="1865" pin=9"/></net>

<net id="1912"><net_src comp="76" pin="0"/><net_sink comp="1865" pin=10"/></net>

<net id="1913"><net_src comp="274" pin="0"/><net_sink comp="1865" pin=11"/></net>

<net id="1914"><net_src comp="76" pin="0"/><net_sink comp="1865" pin=12"/></net>

<net id="1915"><net_src comp="276" pin="0"/><net_sink comp="1865" pin=13"/></net>

<net id="1916"><net_src comp="160" pin="0"/><net_sink comp="1865" pin=14"/></net>

<net id="1917"><net_src comp="278" pin="0"/><net_sink comp="1865" pin=15"/></net>

<net id="1918"><net_src comp="76" pin="0"/><net_sink comp="1865" pin=16"/></net>

<net id="1919"><net_src comp="280" pin="0"/><net_sink comp="1865" pin=17"/></net>

<net id="1920"><net_src comp="76" pin="0"/><net_sink comp="1865" pin=18"/></net>

<net id="1921"><net_src comp="282" pin="0"/><net_sink comp="1865" pin=19"/></net>

<net id="1922"><net_src comp="160" pin="0"/><net_sink comp="1865" pin=20"/></net>

<net id="1923"><net_src comp="284" pin="0"/><net_sink comp="1865" pin=21"/></net>

<net id="1924"><net_src comp="76" pin="0"/><net_sink comp="1865" pin=22"/></net>

<net id="1925"><net_src comp="286" pin="0"/><net_sink comp="1865" pin=23"/></net>

<net id="1926"><net_src comp="76" pin="0"/><net_sink comp="1865" pin=24"/></net>

<net id="1927"><net_src comp="288" pin="0"/><net_sink comp="1865" pin=25"/></net>

<net id="1928"><net_src comp="160" pin="0"/><net_sink comp="1865" pin=26"/></net>

<net id="1929"><net_src comp="290" pin="0"/><net_sink comp="1865" pin=27"/></net>

<net id="1930"><net_src comp="76" pin="0"/><net_sink comp="1865" pin=28"/></net>

<net id="1931"><net_src comp="292" pin="0"/><net_sink comp="1865" pin=29"/></net>

<net id="1932"><net_src comp="160" pin="0"/><net_sink comp="1865" pin=30"/></net>

<net id="1933"><net_src comp="294" pin="0"/><net_sink comp="1865" pin=31"/></net>

<net id="1934"><net_src comp="160" pin="0"/><net_sink comp="1865" pin=32"/></net>

<net id="1935"><net_src comp="296" pin="0"/><net_sink comp="1865" pin=33"/></net>

<net id="1936"><net_src comp="1859" pin="3"/><net_sink comp="1865" pin=34"/></net>

<net id="1974"><net_src comp="262" pin="0"/><net_sink comp="1937" pin=0"/></net>

<net id="1975"><net_src comp="264" pin="0"/><net_sink comp="1937" pin=1"/></net>

<net id="1976"><net_src comp="160" pin="0"/><net_sink comp="1937" pin=2"/></net>

<net id="1977"><net_src comp="266" pin="0"/><net_sink comp="1937" pin=3"/></net>

<net id="1978"><net_src comp="160" pin="0"/><net_sink comp="1937" pin=4"/></net>

<net id="1979"><net_src comp="268" pin="0"/><net_sink comp="1937" pin=5"/></net>

<net id="1980"><net_src comp="160" pin="0"/><net_sink comp="1937" pin=6"/></net>

<net id="1981"><net_src comp="270" pin="0"/><net_sink comp="1937" pin=7"/></net>

<net id="1982"><net_src comp="76" pin="0"/><net_sink comp="1937" pin=8"/></net>

<net id="1983"><net_src comp="272" pin="0"/><net_sink comp="1937" pin=9"/></net>

<net id="1984"><net_src comp="76" pin="0"/><net_sink comp="1937" pin=10"/></net>

<net id="1985"><net_src comp="274" pin="0"/><net_sink comp="1937" pin=11"/></net>

<net id="1986"><net_src comp="76" pin="0"/><net_sink comp="1937" pin=12"/></net>

<net id="1987"><net_src comp="276" pin="0"/><net_sink comp="1937" pin=13"/></net>

<net id="1988"><net_src comp="76" pin="0"/><net_sink comp="1937" pin=14"/></net>

<net id="1989"><net_src comp="278" pin="0"/><net_sink comp="1937" pin=15"/></net>

<net id="1990"><net_src comp="160" pin="0"/><net_sink comp="1937" pin=16"/></net>

<net id="1991"><net_src comp="280" pin="0"/><net_sink comp="1937" pin=17"/></net>

<net id="1992"><net_src comp="160" pin="0"/><net_sink comp="1937" pin=18"/></net>

<net id="1993"><net_src comp="282" pin="0"/><net_sink comp="1937" pin=19"/></net>

<net id="1994"><net_src comp="76" pin="0"/><net_sink comp="1937" pin=20"/></net>

<net id="1995"><net_src comp="284" pin="0"/><net_sink comp="1937" pin=21"/></net>

<net id="1996"><net_src comp="76" pin="0"/><net_sink comp="1937" pin=22"/></net>

<net id="1997"><net_src comp="286" pin="0"/><net_sink comp="1937" pin=23"/></net>

<net id="1998"><net_src comp="76" pin="0"/><net_sink comp="1937" pin=24"/></net>

<net id="1999"><net_src comp="288" pin="0"/><net_sink comp="1937" pin=25"/></net>

<net id="2000"><net_src comp="76" pin="0"/><net_sink comp="1937" pin=26"/></net>

<net id="2001"><net_src comp="290" pin="0"/><net_sink comp="1937" pin=27"/></net>

<net id="2002"><net_src comp="160" pin="0"/><net_sink comp="1937" pin=28"/></net>

<net id="2003"><net_src comp="292" pin="0"/><net_sink comp="1937" pin=29"/></net>

<net id="2004"><net_src comp="160" pin="0"/><net_sink comp="1937" pin=30"/></net>

<net id="2005"><net_src comp="294" pin="0"/><net_sink comp="1937" pin=31"/></net>

<net id="2006"><net_src comp="160" pin="0"/><net_sink comp="1937" pin=32"/></net>

<net id="2007"><net_src comp="296" pin="0"/><net_sink comp="1937" pin=33"/></net>

<net id="2008"><net_src comp="1859" pin="3"/><net_sink comp="1937" pin=34"/></net>

<net id="2013"><net_src comp="76" pin="0"/><net_sink comp="2009" pin=1"/></net>

<net id="2018"><net_src comp="1865" pin="35"/><net_sink comp="2014" pin=0"/></net>

<net id="2019"><net_src comp="2009" pin="2"/><net_sink comp="2014" pin=1"/></net>

<net id="2025"><net_src comp="168" pin="0"/><net_sink comp="2020" pin=1"/></net>

<net id="2026"><net_src comp="132" pin="0"/><net_sink comp="2020" pin=2"/></net>

<net id="2031"><net_src comp="1822" pin="2"/><net_sink comp="2027" pin=1"/></net>

<net id="2037"><net_src comp="2027" pin="2"/><net_sink comp="2032" pin=0"/></net>

<net id="2038"><net_src comp="2020" pin="3"/><net_sink comp="2032" pin=1"/></net>

<net id="2039"><net_src comp="1827" pin="1"/><net_sink comp="2032" pin=2"/></net>

<net id="2045"><net_src comp="298" pin="0"/><net_sink comp="2040" pin=1"/></net>

<net id="2046"><net_src comp="134" pin="0"/><net_sink comp="2040" pin=2"/></net>

<net id="2052"><net_src comp="2027" pin="2"/><net_sink comp="2047" pin=0"/></net>

<net id="2053"><net_src comp="2040" pin="3"/><net_sink comp="2047" pin=1"/></net>

<net id="2054"><net_src comp="1851" pin="3"/><net_sink comp="2047" pin=2"/></net>

<net id="2059"><net_src comp="1937" pin="35"/><net_sink comp="2055" pin=0"/></net>

<net id="2060"><net_src comp="2009" pin="2"/><net_sink comp="2055" pin=1"/></net>

<net id="2066"><net_src comp="2014" pin="2"/><net_sink comp="2061" pin=2"/></net>

<net id="2072"><net_src comp="132" pin="0"/><net_sink comp="2067" pin=1"/></net>

<net id="2073"><net_src comp="2032" pin="3"/><net_sink comp="2067" pin=2"/></net>

<net id="2079"><net_src comp="134" pin="0"/><net_sink comp="2074" pin=1"/></net>

<net id="2080"><net_src comp="2047" pin="3"/><net_sink comp="2074" pin=2"/></net>

<net id="2085"><net_src comp="76" pin="0"/><net_sink comp="2081" pin=1"/></net>

<net id="2090"><net_src comp="2055" pin="2"/><net_sink comp="2086" pin=0"/></net>

<net id="2091"><net_src comp="2081" pin="2"/><net_sink comp="2086" pin=1"/></net>

<net id="2097"><net_src comp="300" pin="0"/><net_sink comp="2092" pin=1"/></net>

<net id="2098"><net_src comp="168" pin="0"/><net_sink comp="2092" pin=2"/></net>

<net id="2108"><net_src comp="2099" pin="2"/><net_sink comp="2103" pin=0"/></net>

<net id="2109"><net_src comp="2092" pin="3"/><net_sink comp="2103" pin=1"/></net>

<net id="2110"><net_src comp="1725" pin="1"/><net_sink comp="2103" pin=2"/></net>

<net id="2116"><net_src comp="2081" pin="2"/><net_sink comp="2111" pin=0"/></net>

<net id="2117"><net_src comp="298" pin="0"/><net_sink comp="2111" pin=1"/></net>

<net id="2118"><net_src comp="134" pin="0"/><net_sink comp="2111" pin=2"/></net>

<net id="2124"><net_src comp="2099" pin="2"/><net_sink comp="2119" pin=0"/></net>

<net id="2125"><net_src comp="2111" pin="3"/><net_sink comp="2119" pin=1"/></net>

<net id="2126"><net_src comp="1749" pin="3"/><net_sink comp="2119" pin=2"/></net>

<net id="2148"><net_src comp="302" pin="0"/><net_sink comp="2127" pin=0"/></net>

<net id="2149"><net_src comp="92" pin="0"/><net_sink comp="2127" pin=1"/></net>

<net id="2150"><net_src comp="160" pin="0"/><net_sink comp="2127" pin=2"/></net>

<net id="2151"><net_src comp="304" pin="0"/><net_sink comp="2127" pin=3"/></net>

<net id="2152"><net_src comp="76" pin="0"/><net_sink comp="2127" pin=4"/></net>

<net id="2153"><net_src comp="94" pin="0"/><net_sink comp="2127" pin=5"/></net>

<net id="2154"><net_src comp="76" pin="0"/><net_sink comp="2127" pin=6"/></net>

<net id="2155"><net_src comp="306" pin="0"/><net_sink comp="2127" pin=7"/></net>

<net id="2156"><net_src comp="160" pin="0"/><net_sink comp="2127" pin=8"/></net>

<net id="2157"><net_src comp="96" pin="0"/><net_sink comp="2127" pin=9"/></net>

<net id="2158"><net_src comp="160" pin="0"/><net_sink comp="2127" pin=10"/></net>

<net id="2159"><net_src comp="308" pin="0"/><net_sink comp="2127" pin=11"/></net>

<net id="2160"><net_src comp="76" pin="0"/><net_sink comp="2127" pin=12"/></net>

<net id="2161"><net_src comp="310" pin="0"/><net_sink comp="2127" pin=13"/></net>

<net id="2162"><net_src comp="76" pin="0"/><net_sink comp="2127" pin=14"/></net>

<net id="2163"><net_src comp="312" pin="0"/><net_sink comp="2127" pin=15"/></net>

<net id="2164"><net_src comp="160" pin="0"/><net_sink comp="2127" pin=16"/></net>

<net id="2165"><net_src comp="296" pin="0"/><net_sink comp="2127" pin=17"/></net>

<net id="2187"><net_src comp="314" pin="0"/><net_sink comp="2166" pin=0"/></net>

<net id="2188"><net_src comp="264" pin="0"/><net_sink comp="2166" pin=1"/></net>

<net id="2189"><net_src comp="497" pin="3"/><net_sink comp="2166" pin=2"/></net>

<net id="2190"><net_src comp="268" pin="0"/><net_sink comp="2166" pin=3"/></net>

<net id="2191"><net_src comp="503" pin="3"/><net_sink comp="2166" pin=4"/></net>

<net id="2192"><net_src comp="272" pin="0"/><net_sink comp="2166" pin=5"/></net>

<net id="2193"><net_src comp="509" pin="3"/><net_sink comp="2166" pin=6"/></net>

<net id="2194"><net_src comp="276" pin="0"/><net_sink comp="2166" pin=7"/></net>

<net id="2195"><net_src comp="515" pin="3"/><net_sink comp="2166" pin=8"/></net>

<net id="2196"><net_src comp="280" pin="0"/><net_sink comp="2166" pin=9"/></net>

<net id="2197"><net_src comp="521" pin="3"/><net_sink comp="2166" pin=10"/></net>

<net id="2198"><net_src comp="284" pin="0"/><net_sink comp="2166" pin=11"/></net>

<net id="2199"><net_src comp="527" pin="3"/><net_sink comp="2166" pin=12"/></net>

<net id="2200"><net_src comp="288" pin="0"/><net_sink comp="2166" pin=13"/></net>

<net id="2201"><net_src comp="533" pin="3"/><net_sink comp="2166" pin=14"/></net>

<net id="2202"><net_src comp="292" pin="0"/><net_sink comp="2166" pin=15"/></net>

<net id="2203"><net_src comp="539" pin="3"/><net_sink comp="2166" pin=16"/></net>

<net id="2204"><net_src comp="316" pin="0"/><net_sink comp="2166" pin=17"/></net>

<net id="2205"><net_src comp="1644" pin="1"/><net_sink comp="2166" pin=18"/></net>

<net id="2212"><net_src comp="318" pin="0"/><net_sink comp="2206" pin=0"/></net>

<net id="2219"><net_src comp="318" pin="0"/><net_sink comp="2213" pin=0"/></net>

<net id="2223"><net_src comp="2206" pin="4"/><net_sink comp="2220" pin=0"/></net>

<net id="2227"><net_src comp="2213" pin="4"/><net_sink comp="2224" pin=0"/></net>

<net id="2233"><net_src comp="2220" pin="1"/><net_sink comp="2228" pin=1"/></net>

<net id="2234"><net_src comp="2224" pin="1"/><net_sink comp="2228" pin=2"/></net>

<net id="2240"><net_src comp="2224" pin="1"/><net_sink comp="2235" pin=1"/></net>

<net id="2241"><net_src comp="2220" pin="1"/><net_sink comp="2235" pin=2"/></net>

<net id="2245"><net_src comp="545" pin="3"/><net_sink comp="2242" pin=0"/></net>

<net id="2249"><net_src comp="552" pin="3"/><net_sink comp="2246" pin=0"/></net>

<net id="2253"><net_src comp="559" pin="3"/><net_sink comp="2250" pin=0"/></net>

<net id="2257"><net_src comp="566" pin="3"/><net_sink comp="2254" pin=0"/></net>

<net id="2261"><net_src comp="573" pin="3"/><net_sink comp="2258" pin=0"/></net>

<net id="2265"><net_src comp="580" pin="3"/><net_sink comp="2262" pin=0"/></net>

<net id="2269"><net_src comp="587" pin="3"/><net_sink comp="2266" pin=0"/></net>

<net id="2273"><net_src comp="594" pin="3"/><net_sink comp="2270" pin=0"/></net>

<net id="2280"><net_src comp="2228" pin="3"/><net_sink comp="2277" pin=0"/></net>

<net id="2287"><net_src comp="2235" pin="3"/><net_sink comp="2284" pin=0"/></net>

<net id="2309"><net_src comp="314" pin="0"/><net_sink comp="2288" pin=0"/></net>

<net id="2310"><net_src comp="264" pin="0"/><net_sink comp="2288" pin=1"/></net>

<net id="2311"><net_src comp="601" pin="3"/><net_sink comp="2288" pin=2"/></net>

<net id="2312"><net_src comp="268" pin="0"/><net_sink comp="2288" pin=3"/></net>

<net id="2313"><net_src comp="607" pin="3"/><net_sink comp="2288" pin=4"/></net>

<net id="2314"><net_src comp="272" pin="0"/><net_sink comp="2288" pin=5"/></net>

<net id="2315"><net_src comp="613" pin="3"/><net_sink comp="2288" pin=6"/></net>

<net id="2316"><net_src comp="276" pin="0"/><net_sink comp="2288" pin=7"/></net>

<net id="2317"><net_src comp="619" pin="3"/><net_sink comp="2288" pin=8"/></net>

<net id="2318"><net_src comp="280" pin="0"/><net_sink comp="2288" pin=9"/></net>

<net id="2319"><net_src comp="625" pin="3"/><net_sink comp="2288" pin=10"/></net>

<net id="2320"><net_src comp="284" pin="0"/><net_sink comp="2288" pin=11"/></net>

<net id="2321"><net_src comp="631" pin="3"/><net_sink comp="2288" pin=12"/></net>

<net id="2322"><net_src comp="288" pin="0"/><net_sink comp="2288" pin=13"/></net>

<net id="2323"><net_src comp="637" pin="3"/><net_sink comp="2288" pin=14"/></net>

<net id="2324"><net_src comp="292" pin="0"/><net_sink comp="2288" pin=15"/></net>

<net id="2325"><net_src comp="643" pin="3"/><net_sink comp="2288" pin=16"/></net>

<net id="2326"><net_src comp="316" pin="0"/><net_sink comp="2288" pin=17"/></net>

<net id="2330"><net_src comp="2288" pin="19"/><net_sink comp="2327" pin=0"/></net>

<net id="2337"><net_src comp="776" pin="2"/><net_sink comp="2334" pin=0"/></net>

<net id="2341"><net_src comp="2288" pin="19"/><net_sink comp="2338" pin=0"/></net>

<net id="2348"><net_src comp="780" pin="2"/><net_sink comp="2345" pin=0"/></net>

<net id="2352"><net_src comp="2349" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="2353"><net_src comp="2349" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="2354"><net_src comp="2349" pin="1"/><net_sink comp="663" pin=2"/></net>

<net id="2355"><net_src comp="2349" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="2356"><net_src comp="2349" pin="1"/><net_sink comp="677" pin=2"/></net>

<net id="2357"><net_src comp="2349" pin="1"/><net_sink comp="684" pin=2"/></net>

<net id="2358"><net_src comp="2349" pin="1"/><net_sink comp="691" pin=2"/></net>

<net id="2359"><net_src comp="2349" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="2363"><net_src comp="663" pin="3"/><net_sink comp="2360" pin=0"/></net>

<net id="2367"><net_src comp="691" pin="3"/><net_sink comp="2364" pin=0"/></net>

<net id="2371"><net_src comp="656" pin="3"/><net_sink comp="2368" pin=0"/></net>

<net id="2375"><net_src comp="684" pin="3"/><net_sink comp="2372" pin=0"/></net>

<net id="2379"><net_src comp="649" pin="3"/><net_sink comp="2376" pin=0"/></net>

<net id="2383"><net_src comp="677" pin="3"/><net_sink comp="2380" pin=0"/></net>

<net id="2387"><net_src comp="670" pin="3"/><net_sink comp="2384" pin=0"/></net>

<net id="2391"><net_src comp="698" pin="3"/><net_sink comp="2388" pin=0"/></net>

<net id="2395"><net_src comp="340" pin="1"/><net_sink comp="2392" pin=0"/></net>

<net id="2396"><net_src comp="2392" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="2397"><net_src comp="2392" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="2398"><net_src comp="2392" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="2402"><net_src comp="344" pin="2"/><net_sink comp="2399" pin=0"/></net>

<net id="2403"><net_src comp="2399" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="2407"><net_src comp="784" pin="1"/><net_sink comp="2404" pin=0"/></net>

<net id="2408"><net_src comp="2404" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="2409"><net_src comp="2404" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="2413"><net_src comp="835" pin="1"/><net_sink comp="2410" pin=0"/></net>

<net id="2414"><net_src comp="2410" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="2415"><net_src comp="2410" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="2416"><net_src comp="2410" pin="1"/><net_sink comp="1460" pin=1"/></net>

<net id="2417"><net_src comp="2410" pin="1"/><net_sink comp="1644" pin=0"/></net>

<net id="2418"><net_src comp="2410" pin="1"/><net_sink comp="1647" pin=1"/></net>

<net id="2422"><net_src comp="838" pin="2"/><net_sink comp="2419" pin=0"/></net>

<net id="2426"><net_src comp="855" pin="1"/><net_sink comp="2423" pin=0"/></net>

<net id="2430"><net_src comp="861" pin="1"/><net_sink comp="2427" pin=0"/></net>

<net id="2431"><net_src comp="2427" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="2435"><net_src comp="784" pin="1"/><net_sink comp="2432" pin=0"/></net>

<net id="2436"><net_src comp="2432" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="2440"><net_src comp="762" pin="2"/><net_sink comp="2437" pin=0"/></net>

<net id="2441"><net_src comp="2437" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="2442"><net_src comp="2437" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="2446"><net_src comp="767" pin="2"/><net_sink comp="2443" pin=0"/></net>

<net id="2447"><net_src comp="2443" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="2451"><net_src comp="753" pin="4"/><net_sink comp="2448" pin=0"/></net>

<net id="2452"><net_src comp="2448" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="2453"><net_src comp="2448" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="2457"><net_src comp="772" pin="2"/><net_sink comp="2454" pin=0"/></net>

<net id="2458"><net_src comp="2454" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="2462"><net_src comp="904" pin="3"/><net_sink comp="2459" pin=0"/></net>

<net id="2463"><net_src comp="2459" pin="1"/><net_sink comp="1859" pin=1"/></net>

<net id="2464"><net_src comp="2459" pin="1"/><net_sink comp="2061" pin=1"/></net>

<net id="2468"><net_src comp="912" pin="3"/><net_sink comp="2465" pin=0"/></net>

<net id="2469"><net_src comp="2465" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="2470"><net_src comp="2465" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="2471"><net_src comp="2465" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="2475"><net_src comp="920" pin="1"/><net_sink comp="2472" pin=0"/></net>

<net id="2476"><net_src comp="2472" pin="1"/><net_sink comp="984" pin=2"/></net>

<net id="2477"><net_src comp="2472" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="2481"><net_src comp="924" pin="2"/><net_sink comp="2478" pin=0"/></net>

<net id="2482"><net_src comp="2478" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="2483"><net_src comp="2478" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="2487"><net_src comp="350" pin="3"/><net_sink comp="2484" pin=0"/></net>

<net id="2488"><net_src comp="2484" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="2492"><net_src comp="963" pin="1"/><net_sink comp="2489" pin=0"/></net>

<net id="2493"><net_src comp="2489" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="2497"><net_src comp="976" pin="3"/><net_sink comp="2494" pin=0"/></net>

<net id="2498"><net_src comp="2494" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="2499"><net_src comp="2494" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="2503"><net_src comp="991" pin="1"/><net_sink comp="2500" pin=0"/></net>

<net id="2504"><net_src comp="2500" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="2508"><net_src comp="1013" pin="2"/><net_sink comp="2505" pin=0"/></net>

<net id="2509"><net_src comp="2505" pin="1"/><net_sink comp="2061" pin=0"/></net>

<net id="2510"><net_src comp="2505" pin="1"/><net_sink comp="2067" pin=0"/></net>

<net id="2511"><net_src comp="2505" pin="1"/><net_sink comp="2074" pin=0"/></net>

<net id="2512"><net_src comp="2505" pin="1"/><net_sink comp="2081" pin=0"/></net>

<net id="2513"><net_src comp="2505" pin="1"/><net_sink comp="2092" pin=0"/></net>

<net id="2514"><net_src comp="2505" pin="1"/><net_sink comp="2099" pin=0"/></net>

<net id="2518"><net_src comp="1039" pin="3"/><net_sink comp="2515" pin=0"/></net>

<net id="2519"><net_src comp="2515" pin="1"/><net_sink comp="1859" pin=2"/></net>

<net id="2520"><net_src comp="2515" pin="1"/><net_sink comp="2127" pin=18"/></net>

<net id="2524"><net_src comp="1056" pin="3"/><net_sink comp="2521" pin=0"/></net>

<net id="2525"><net_src comp="2521" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="2529"><net_src comp="1064" pin="3"/><net_sink comp="2526" pin=0"/></net>

<net id="2530"><net_src comp="2526" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="2534"><net_src comp="1112" pin="2"/><net_sink comp="2531" pin=0"/></net>

<net id="2535"><net_src comp="2531" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="2536"><net_src comp="2531" pin="1"/><net_sink comp="1146" pin=2"/></net>

<net id="2537"><net_src comp="2531" pin="1"/><net_sink comp="1757" pin=0"/></net>

<net id="2541"><net_src comp="1118" pin="3"/><net_sink comp="2538" pin=0"/></net>

<net id="2542"><net_src comp="2538" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="2543"><net_src comp="2538" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="2547"><net_src comp="1126" pin="4"/><net_sink comp="2544" pin=0"/></net>

<net id="2548"><net_src comp="2544" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="2549"><net_src comp="2544" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="2553"><net_src comp="1136" pin="2"/><net_sink comp="2550" pin=0"/></net>

<net id="2554"><net_src comp="2550" pin="1"/><net_sink comp="2009" pin=0"/></net>

<net id="2555"><net_src comp="2550" pin="1"/><net_sink comp="2020" pin=0"/></net>

<net id="2556"><net_src comp="2550" pin="1"/><net_sink comp="2027" pin=0"/></net>

<net id="2557"><net_src comp="2550" pin="1"/><net_sink comp="2040" pin=0"/></net>

<net id="2558"><net_src comp="2550" pin="1"/><net_sink comp="2099" pin=1"/></net>

<net id="2562"><net_src comp="1178" pin="1"/><net_sink comp="2559" pin=0"/></net>

<net id="2563"><net_src comp="2559" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="2564"><net_src comp="2559" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="2568"><net_src comp="1182" pin="4"/><net_sink comp="2565" pin=0"/></net>

<net id="2569"><net_src comp="2565" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="2573"><net_src comp="1192" pin="4"/><net_sink comp="2570" pin=0"/></net>

<net id="2574"><net_src comp="2570" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="2578"><net_src comp="363" pin="3"/><net_sink comp="2575" pin=0"/></net>

<net id="2579"><net_src comp="2575" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="2583"><net_src comp="376" pin="3"/><net_sink comp="2580" pin=0"/></net>

<net id="2584"><net_src comp="2580" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="2588"><net_src comp="1236" pin="4"/><net_sink comp="2585" pin=0"/></net>

<net id="2589"><net_src comp="2585" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="2590"><net_src comp="2585" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="2594"><net_src comp="389" pin="3"/><net_sink comp="2591" pin=0"/></net>

<net id="2595"><net_src comp="2591" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="2599"><net_src comp="402" pin="3"/><net_sink comp="2596" pin=0"/></net>

<net id="2600"><net_src comp="2596" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="2604"><net_src comp="415" pin="3"/><net_sink comp="2601" pin=0"/></net>

<net id="2605"><net_src comp="2601" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="2609"><net_src comp="428" pin="3"/><net_sink comp="2606" pin=0"/></net>

<net id="2610"><net_src comp="2606" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="2614"><net_src comp="1262" pin="4"/><net_sink comp="2611" pin=0"/></net>

<net id="2615"><net_src comp="2611" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="2619"><net_src comp="1293" pin="4"/><net_sink comp="2616" pin=0"/></net>

<net id="2620"><net_src comp="2616" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="2624"><net_src comp="1324" pin="4"/><net_sink comp="2621" pin=0"/></net>

<net id="2625"><net_src comp="2621" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="2629"><net_src comp="1355" pin="4"/><net_sink comp="2626" pin=0"/></net>

<net id="2630"><net_src comp="2626" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="2634"><net_src comp="1386" pin="4"/><net_sink comp="2631" pin=0"/></net>

<net id="2635"><net_src comp="2631" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="2639"><net_src comp="1396" pin="4"/><net_sink comp="2636" pin=0"/></net>

<net id="2640"><net_src comp="2636" pin="1"/><net_sink comp="1439" pin=1"/></net>

<net id="2644"><net_src comp="1417" pin="2"/><net_sink comp="2641" pin=0"/></net>

<net id="2645"><net_src comp="2641" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="2649"><net_src comp="1439" pin="2"/><net_sink comp="2646" pin=0"/></net>

<net id="2650"><net_src comp="2646" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="2654"><net_src comp="1444" pin="1"/><net_sink comp="2651" pin=0"/></net>

<net id="2655"><net_src comp="2651" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="2659"><net_src comp="1448" pin="1"/><net_sink comp="2656" pin=0"/></net>

<net id="2660"><net_src comp="2656" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="2664"><net_src comp="1469" pin="1"/><net_sink comp="2661" pin=0"/></net>

<net id="2665"><net_src comp="2661" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="2666"><net_src comp="2661" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="2667"><net_src comp="2661" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="2668"><net_src comp="2661" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="2669"><net_src comp="2661" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="2670"><net_src comp="2661" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="2671"><net_src comp="2661" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="2672"><net_src comp="2661" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="2676"><net_src comp="1484" pin="2"/><net_sink comp="2673" pin=0"/></net>

<net id="2677"><net_src comp="2673" pin="1"/><net_sink comp="1675" pin=0"/></net>

<net id="2681"><net_src comp="1516" pin="1"/><net_sink comp="2678" pin=0"/></net>

<net id="2682"><net_src comp="2678" pin="1"/><net_sink comp="1656" pin=1"/></net>

<net id="2686"><net_src comp="1520" pin="3"/><net_sink comp="2683" pin=0"/></net>

<net id="2687"><net_src comp="2683" pin="1"/><net_sink comp="1678" pin=1"/></net>

<net id="2691"><net_src comp="1528" pin="1"/><net_sink comp="2688" pin=0"/></net>

<net id="2692"><net_src comp="2688" pin="1"/><net_sink comp="1687" pin=0"/></net>

<net id="2693"><net_src comp="2688" pin="1"/><net_sink comp="1708" pin=2"/></net>

<net id="2697"><net_src comp="1572" pin="3"/><net_sink comp="2694" pin=0"/></net>

<net id="2698"><net_src comp="2694" pin="1"/><net_sink comp="1763" pin=1"/></net>

<net id="2702"><net_src comp="1580" pin="1"/><net_sink comp="2699" pin=0"/></net>

<net id="2703"><net_src comp="2699" pin="1"/><net_sink comp="1772" pin=0"/></net>

<net id="2704"><net_src comp="2699" pin="1"/><net_sink comp="1791" pin=2"/></net>

<net id="2708"><net_src comp="1584" pin="3"/><net_sink comp="2705" pin=0"/></net>

<net id="2709"><net_src comp="2705" pin="1"/><net_sink comp="1786" pin=1"/></net>

<net id="2713"><net_src comp="1592" pin="1"/><net_sink comp="2710" pin=0"/></net>

<net id="2714"><net_src comp="2710" pin="1"/><net_sink comp="1777" pin=0"/></net>

<net id="2718"><net_src comp="1596" pin="4"/><net_sink comp="2715" pin=0"/></net>

<net id="2719"><net_src comp="2715" pin="1"/><net_sink comp="1760" pin=0"/></net>

<net id="2723"><net_src comp="1606" pin="2"/><net_sink comp="2720" pin=0"/></net>

<net id="2724"><net_src comp="2720" pin="1"/><net_sink comp="1822" pin=1"/></net>

<net id="2728"><net_src comp="441" pin="3"/><net_sink comp="2725" pin=0"/></net>

<net id="2729"><net_src comp="2725" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="2733"><net_src comp="448" pin="3"/><net_sink comp="2730" pin=0"/></net>

<net id="2734"><net_src comp="2730" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="2738"><net_src comp="455" pin="3"/><net_sink comp="2735" pin=0"/></net>

<net id="2739"><net_src comp="2735" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="2743"><net_src comp="462" pin="3"/><net_sink comp="2740" pin=0"/></net>

<net id="2744"><net_src comp="2740" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="2748"><net_src comp="469" pin="3"/><net_sink comp="2745" pin=0"/></net>

<net id="2749"><net_src comp="2745" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="2753"><net_src comp="476" pin="3"/><net_sink comp="2750" pin=0"/></net>

<net id="2754"><net_src comp="2750" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="2758"><net_src comp="483" pin="3"/><net_sink comp="2755" pin=0"/></net>

<net id="2759"><net_src comp="2755" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="2763"><net_src comp="490" pin="3"/><net_sink comp="2760" pin=0"/></net>

<net id="2764"><net_src comp="2760" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="2768"><net_src comp="1644" pin="1"/><net_sink comp="2765" pin=0"/></net>

<net id="2769"><net_src comp="2765" pin="1"/><net_sink comp="2288" pin=18"/></net>

<net id="2773"><net_src comp="1647" pin="4"/><net_sink comp="2770" pin=0"/></net>

<net id="2774"><net_src comp="2770" pin="1"/><net_sink comp="2349" pin=0"/></net>

<net id="2778"><net_src comp="2061" pin="3"/><net_sink comp="2775" pin=0"/></net>

<net id="2779"><net_src comp="2775" pin="1"/><net_sink comp="2213" pin=1"/></net>

<net id="2783"><net_src comp="2067" pin="3"/><net_sink comp="2780" pin=0"/></net>

<net id="2784"><net_src comp="2780" pin="1"/><net_sink comp="2213" pin=2"/></net>

<net id="2788"><net_src comp="2074" pin="3"/><net_sink comp="2785" pin=0"/></net>

<net id="2789"><net_src comp="2785" pin="1"/><net_sink comp="2213" pin=3"/></net>

<net id="2793"><net_src comp="2086" pin="2"/><net_sink comp="2790" pin=0"/></net>

<net id="2794"><net_src comp="2790" pin="1"/><net_sink comp="2206" pin=1"/></net>

<net id="2798"><net_src comp="2103" pin="3"/><net_sink comp="2795" pin=0"/></net>

<net id="2799"><net_src comp="2795" pin="1"/><net_sink comp="2206" pin=2"/></net>

<net id="2803"><net_src comp="2119" pin="3"/><net_sink comp="2800" pin=0"/></net>

<net id="2804"><net_src comp="2800" pin="1"/><net_sink comp="2206" pin=3"/></net>

<net id="2808"><net_src comp="2127" pin="19"/><net_sink comp="2805" pin=0"/></net>

<net id="2809"><net_src comp="2805" pin="1"/><net_sink comp="2228" pin=0"/></net>

<net id="2810"><net_src comp="2805" pin="1"/><net_sink comp="2235" pin=0"/></net>

<net id="2814"><net_src comp="2166" pin="19"/><net_sink comp="2811" pin=0"/></net>

<net id="2815"><net_src comp="2811" pin="1"/><net_sink comp="2274" pin=0"/></net>

<net id="2816"><net_src comp="2811" pin="1"/><net_sink comp="2281" pin=0"/></net>

<net id="2817"><net_src comp="2811" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="2818"><net_src comp="2811" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="2822"><net_src comp="2228" pin="3"/><net_sink comp="2819" pin=0"/></net>

<net id="2823"><net_src comp="2819" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="2824"><net_src comp="2819" pin="1"/><net_sink comp="2342" pin=0"/></net>

<net id="2825"><net_src comp="2819" pin="1"/><net_sink comp="788" pin=2"/></net>

<net id="2829"><net_src comp="2235" pin="3"/><net_sink comp="2826" pin=0"/></net>

<net id="2830"><net_src comp="2826" pin="1"/><net_sink comp="2331" pin=0"/></net>

<net id="2831"><net_src comp="2826" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="2832"><net_src comp="2826" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="2836"><net_src comp="545" pin="3"/><net_sink comp="2833" pin=0"/></net>

<net id="2837"><net_src comp="2833" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="2841"><net_src comp="552" pin="3"/><net_sink comp="2838" pin=0"/></net>

<net id="2842"><net_src comp="2838" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="2846"><net_src comp="559" pin="3"/><net_sink comp="2843" pin=0"/></net>

<net id="2847"><net_src comp="2843" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="2851"><net_src comp="566" pin="3"/><net_sink comp="2848" pin=0"/></net>

<net id="2852"><net_src comp="2848" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="2856"><net_src comp="573" pin="3"/><net_sink comp="2853" pin=0"/></net>

<net id="2857"><net_src comp="2853" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="2861"><net_src comp="580" pin="3"/><net_sink comp="2858" pin=0"/></net>

<net id="2862"><net_src comp="2858" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="2866"><net_src comp="587" pin="3"/><net_sink comp="2863" pin=0"/></net>

<net id="2867"><net_src comp="2863" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="2871"><net_src comp="594" pin="3"/><net_sink comp="2868" pin=0"/></net>

<net id="2872"><net_src comp="2868" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="2876"><net_src comp="2288" pin="19"/><net_sink comp="2873" pin=0"/></net>

<net id="2877"><net_src comp="2873" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="2878"><net_src comp="2873" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="2882"><net_src comp="776" pin="2"/><net_sink comp="2879" pin=0"/></net>

<net id="2883"><net_src comp="2879" pin="1"/><net_sink comp="799" pin=3"/></net>

<net id="2887"><net_src comp="780" pin="2"/><net_sink comp="2884" pin=0"/></net>

<net id="2888"><net_src comp="2884" pin="1"/><net_sink comp="788" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_0 | {41 }
	Port: out_1 | {41 }
	Port: out_2 | {41 }
	Port: out_3 | {41 }
	Port: out_4 | {41 }
	Port: out_5 | {41 }
	Port: out_6 | {41 }
	Port: out_7 | {41 }
 - Input state : 
	Port: RoPE : in_0 | {38 39 }
	Port: RoPE : in_1 | {36 37 }
	Port: RoPE : in_2 | {38 39 }
	Port: RoPE : in_3 | {36 37 }
	Port: RoPE : in_4 | {38 39 }
	Port: RoPE : in_5 | {36 37 }
	Port: RoPE : in_6 | {38 39 }
	Port: RoPE : in_7 | {36 37 }
	Port: RoPE : in_8 | {38 39 }
	Port: RoPE : in_9 | {36 37 }
	Port: RoPE : in_10 | {38 39 }
	Port: RoPE : in_11 | {36 37 }
	Port: RoPE : in_12 | {38 39 }
	Port: RoPE : in_13 | {36 37 }
	Port: RoPE : in_14 | {38 39 }
	Port: RoPE : in_15 | {36 37 }
	Port: RoPE : pos_r | {1 }
	Port: RoPE : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {18 19 }
	Port: RoPE : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {18 19 }
	Port: RoPE : ref_4oPi_table_100 | {26 27 }
	Port: RoPE : second_order_float_cos_K0 | {32 33 }
	Port: RoPE : second_order_float_cos_K1 | {32 33 }
	Port: RoPE : second_order_float_cos_K2 | {32 33 }
	Port: RoPE : second_order_float_sin_K0 | {32 33 }
	Port: RoPE : second_order_float_sin_K1 | {32 33 }
	Port: RoPE : second_order_float_sin_K2 | {32 33 }
  - Chain level:
	State 1
		store_ln16 : 1
	State 2
	State 3
	State 4
		icmp_ln16 : 1
		br_ln16 : 2
		add_ln16 : 1
		store_ln16 : 2
	State 5
		zext_ln18 : 1
		muxLogicI0_to_conv1 : 2
		conv1 : 2
		switch_ln22 : 1
	State 6
	State 7
		muxLogicI0_to_mul : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		din_sign : 1
		din_exp : 1
		din_sig : 1
		closepath : 2
		add_ln376 : 2
		addr : 3
		lshr_ln : 4
		zext_ln378 : 5
		ref_4oPi_table_100_addr : 6
		muxLogicRAMAddr_to_table_100 : 7
		table_100 : 7
		trunc_ln379 : 4
	State 27
		shl_ln379 : 1
		Med : 2
	State 28
		zext_ln468 : 1
		muxLogicI1_to_h : 2
		h : 2
		and_ln179 : 1
	State 29
		Mx_bits : 1
		trunc_ln : 1
		k : 2
		trunc_ln491 : 3
		Mx_bits_4 : 2
		Mx_bits_6 : 4
		tmp_14 : 5
	State 30
		select_ln453 : 1
		Mx_zeros : 1
		zext_ln504 : 2
		shl_ln504 : 3
		trunc_ln505 : 2
		Ex_2 : 3
		tmp_23 : 4
		tmp_s : 4
	State 31
		select_ln506 : 1
		zext_ln506 : 2
		lshr_ln506 : 3
		shl_ln506 : 3
		select_ln506_2 : 4
		B : 5
		A : 5
		B_trunc : 5
	State 32
		muxLogicI0_to_mul_ln69 : 1
		muxLogicI1_to_mul_ln69 : 1
		mul_ln69 : 1
		second_order_float_cos_K0_addr : 1
		muxLogicRAMAddr_to_second_order_float_cos_K0_load : 2
		second_order_float_cos_K0_load : 2
		second_order_float_cos_K1_addr : 1
		muxLogicRAMAddr_to_second_order_float_cos_K1_load : 2
		second_order_float_cos_K1_load : 2
		tmp_22 : 2
		second_order_float_cos_K2_addr : 1
		muxLogicRAMAddr_to_second_order_float_cos_K2_load : 2
		second_order_float_cos_K2_load : 2
		second_order_float_sin_K0_addr : 1
		muxLogicRAMAddr_to_second_order_float_sin_K0_load : 2
		second_order_float_sin_K0_load : 2
		second_order_float_sin_K1_addr : 1
		muxLogicRAMAddr_to_second_order_float_sin_K1_load : 2
		second_order_float_sin_K1_load : 2
		second_order_float_sin_K2_addr : 1
		muxLogicRAMAddr_to_second_order_float_sin_K2_load : 2
		second_order_float_sin_K2_load : 2
	State 33
		trunc_ln7 : 1
		zext_ln73_2 : 1
		muxLogicI0_to_mul_ln73 : 2
		muxLogicI1_to_mul_ln73 : 1
		mul_ln73 : 2
		tmp_16 : 3
		zext_ln74 : 1
		muxLogicI0_to_mul_ln74 : 1
		muxLogicI1_to_mul_ln74 : 2
		mul_ln74 : 2
		tmp_24 : 3
		sext_ln78 : 1
		muxLogicI0_to_mul_ln78 : 1
		muxLogicI1_to_mul_ln78 : 2
		mul_ln78 : 2
		trunc_ln8 : 3
		sext_ln79 : 1
		muxLogicI0_to_mul_ln79 : 1
		muxLogicI1_to_mul_ln79 : 2
		mul_ln79 : 2
		trunc_ln9 : 3
		trunc_ln10 : 1
	State 34
		add_ln75 : 1
		add_ln75_2 : 2
		add_ln80 : 1
		sext_ln80_4 : 2
		add_ln80_2 : 3
	State 35
		muxLogicI0_to_mul_ln80 : 1
		muxLogicI1_to_mul_ln80 : 1
		mul_ln80 : 1
	State 36
		zext_ln16_2 : 1
		cos_result : 1
		trunc_ln11 : 1
		tmp_15 : 2
		out_bits : 3
		trunc_ln276 : 2
		c_7 : 4
		trunc_ln281 : 5
		tmp_17 : 1
		out_bits_9 : 2
		zext_ln273 : 3
		tmp_18 : 1
		out_bits_10 : 2
		c_8 : 4
		trunc_ln281_5 : 5
		c_6 : 3
		trunc_ln281_6 : 4
		trunc_ln12 : 1
		icmp_ln306 : 2
		in_1_addr : 2
		in_3_addr : 2
		in_5_addr : 2
		in_7_addr : 2
		in_9_addr : 2
		in_11_addr : 2
		in_13_addr : 2
		in_15_addr : 2
		muxLogicRAMAddr_to_in_1_load : 3
		in_1_load : 3
		muxLogicRAMAddr_to_in_3_load : 3
		in_3_load : 3
		muxLogicRAMAddr_to_in_5_load : 3
		in_5_load : 3
		muxLogicRAMAddr_to_in_7_load : 3
		in_7_load : 3
		muxLogicRAMAddr_to_in_9_load : 3
		in_9_load : 3
		muxLogicRAMAddr_to_in_11_load : 3
		in_11_load : 3
		muxLogicRAMAddr_to_in_13_load : 3
		in_13_load : 3
		muxLogicRAMAddr_to_in_15_load : 3
		in_15_load : 3
	State 37
		c_5 : 1
		trunc_ln281_4 : 2
		shl_ln291 : 1
		in_shift_3 : 2
		shift_6 : 3
		zext_ln291_3 : 3
		shl_ln291_4 : 4
		shift_7 : 4
		zext_ln287 : 5
		newexp_4 : 6
		out_exp : 6
		tmp_25 : 5
		tmp_26 : 2
		significand : 6
		shl_ln291_5 : 1
		in_shift_4 : 2
		zext_ln291_4 : 3
		shl_ln291_6 : 4
		shift_10 : 1
		zext_ln287_2 : 2
		add_ln300 : 1
		newexp : 3
		tmp_27 : 4
		or_ln306 : 5
		empty : 4
		tmp_28 : 5
		tmp_29 : 2
		empty_675 : 6
		sin_results_sign : 1
		cos_results_sign : 1
		sin_results_sign_3 : 2
		or_ln186 : 5
		sin_results_exp : 5
		sin_results_sig : 5
		cos_results_sign_3 : 2
		sin_results_sign_4 : 2
		sin_results_exp_2 : 6
		sin_results_sig_2 : 6
		cos_results_sign_4 : 2
		cos_results_exp_4 : 7
		cos_results_sig_2 : 7
		tmp_21 : 1
	State 38
		s_out : 1
		c_out : 1
		s_out_4 : 2
		c_out_4 : 2
		muxLogicRAMAddr_to_in_0_load : 1
		in_0_load : 1
		muxLogicRAMAddr_to_in_2_load : 1
		in_2_load : 1
		muxLogicRAMAddr_to_in_4_load : 1
		in_4_load : 1
		muxLogicRAMAddr_to_in_6_load : 1
		in_6_load : 1
		muxLogicRAMAddr_to_in_8_load : 1
		in_8_load : 1
		muxLogicRAMAddr_to_in_10_load : 1
		in_10_load : 1
		muxLogicRAMAddr_to_in_12_load : 1
		in_12_load : 1
		muxLogicRAMAddr_to_in_14_load : 1
		in_14_load : 1
		muxLogicI1_to_mul7 : 3
		muxLogicI1_to_mul5 : 3
	State 39
		tmp_20 : 1
		muxLogicI0_to_sub : 2
		muxLogicI2_to_sub : 1
		muxLogicI0_to_add : 2
		muxLogicI2_to_add : 1
	State 40
	State 41
		out_0_addr : 1
		out_2_addr : 1
		out_4_addr : 1
		out_6_addr : 1
		out_1_addr : 1
		out_3_addr : 1
		out_5_addr : 1
		out_7_addr : 1
		muxLogicRAMData_to_store_ln22 : 1
		muxLogicRAMAddr_to_store_ln22 : 2
		store_ln22 : 2
		muxLogicRAMData_to_store_ln23 : 1
		muxLogicRAMAddr_to_store_ln23 : 2
		store_ln23 : 2
		muxLogicRAMData_to_store_ln22 : 1
		muxLogicRAMAddr_to_store_ln22 : 2
		store_ln22 : 2
		muxLogicRAMData_to_store_ln23 : 1
		muxLogicRAMAddr_to_store_ln23 : 2
		store_ln23 : 2
		muxLogicRAMData_to_store_ln22 : 1
		muxLogicRAMAddr_to_store_ln22 : 2
		store_ln22 : 2
		muxLogicRAMData_to_store_ln23 : 1
		muxLogicRAMAddr_to_store_ln23 : 2
		store_ln23 : 2
		muxLogicRAMData_to_store_ln22 : 1
		muxLogicRAMAddr_to_store_ln22 : 2
		store_ln22 : 2
		muxLogicRAMData_to_store_ln23 : 1
		muxLogicRAMAddr_to_store_ln23 : 2
		store_ln23 : 2
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   call   |               grp_pow_generic_float_s_fu_753              |    6    |  2.397  |   530   |   2117  |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      shl_ln379_fu_970                     |    0    |    0    |    0    |   320   |
|          |                     shl_ln504_fu_1103                     |    0    |    0    |    0    |   163   |
|          |                     shl_ln506_fu_1165                     |    0    |    0    |    0    |    75   |
|    shl   |                     shl_ln291_fu_1678                     |    0    |    0    |    0    |    86   |
|          |                    shl_ln291_4_fu_1702                    |    0    |    0    |    0    |    86   |
|          |                    shl_ln291_5_fu_1763                    |    0    |    0    |    0    |    86   |
|          |                    shl_ln291_6_fu_1786                    |    0    |    0    |    0    |    86   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                  sin_results_sign_fu_1865                 |    0    |    0    |    0    |    5    |
|          |                  cos_results_sign_fu_1937                 |    0    |    0    |    0    |    5    |
| sparsemux|                       tmp_19_fu_2127                      |    0    |    0    |    0    |    3    |
|          |                       tmp_21_fu_2166                      |    0    |    0    |    0    |   160   |
|          |                       tmp_20_fu_2288                      |    0    |    0    |    0    |   160   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                        addr_fu_936                        |    0    |    0    |    0    |    8    |
|          |                         k_fu_1039                         |    0    |    0    |    0    |    3    |
|          |                     Mx_bits_6_fu_1056                     |    0    |    0    |    0    |    56   |
|          |                    select_ln453_fu_1077                   |    0    |    0    |    0    |    8    |
|          |                    select_ln506_fu_1146                   |    0    |    0    |    0    |    8    |
|          |                   select_ln506_2_fu_1171                  |    0    |    0    |    0    |    29   |
|          |                      shift_7_fu_1708                      |    0    |    0    |    0    |    6    |
|          |                    significand_fu_1749                    |    0    |    0    |    0    |    21   |
|          |                      shift_10_fu_1791                     |    0    |    0    |    0    |    6    |
|          |                     empty_675_fu_1851                     |    0    |    0    |    0    |    21   |
|          |                    select_ln186_fu_2020                   |    0    |    0    |    0    |    2    |
|  select  |                  sin_results_exp_fu_2032                  |    0    |    0    |    0    |    8    |
|          |                   select_ln186_5_fu_2040                  |    0    |    0    |    0    |    2    |
|          |                  sin_results_sig_fu_2047                  |    0    |    0    |    0    |    21   |
|          |                 sin_results_sign_4_fu_2061                |    0    |    0    |    0    |    2    |
|          |                 sin_results_exp_2_fu_2067                 |    0    |    0    |    0    |    8    |
|          |                 sin_results_sig_2_fu_2074                 |    0    |    0    |    0    |    21   |
|          |                 cos_results_exp_3_fu_2092                 |    0    |    0    |    0    |    8    |
|          |                 cos_results_exp_4_fu_2103                 |    0    |    0    |    0    |    8    |
|          |               cos_results_sig_3_cast_fu_2111              |    0    |    0    |    0    |    2    |
|          |                 cos_results_sig_2_fu_2119                 |    0    |    0    |    0    |    21   |
|          |                      s_out_4_fu_2228                      |    0    |    0    |    0    |    29   |
|          |                      c_out_4_fu_2235                      |    0    |    0    |    0    |    29   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      Mx_zeros_fu_1091                     |    0    |    0    |    0    |    41   |
|          |                        c_7_fu_1520                        |    0    |    0    |    0    |    45   |
|   ctlz   |                        c_8_fu_1572                        |    0    |    0    |    0    |    43   |
|          |                        c_6_fu_1584                        |    0    |    0    |    0    |    45   |
|          |                        c_5_fu_1663                        |    0    |    0    |    0    |    45   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      add_ln16_fu_844                      |    0    |    0    |    0    |    10   |
|          |                      add_ln376_fu_930                     |    0    |    0    |    0    |    8    |
|          |                         Ex_fu_1072                        |    0    |    0    |    0    |    8    |
|          |                      add_ln75_fu_1412                     |    0    |    0    |    0    |    55   |
|    add   |                     add_ln75_2_fu_1417                    |    0    |    0    |    0    |    55   |
|          |                      add_ln80_fu_1429                     |    0    |    0    |    0    |    20   |
|          |                     add_ln80_2_fu_1439                    |    0    |    0    |    0    |    28   |
|          |                      shift_6_fu_1692                      |    0    |    0    |    0    |    6    |
|          |                      shift_9_fu_1777                      |    0    |    0    |    0    |    6    |
|          |                     add_ln300_fu_1802                     |    0    |    0    |    0    |    17   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                         grp_fu_810                        |    4    |    0    |    46   |    38   |
|          |                         grp_fu_814                        |    4    |    0    |    46   |    60   |
|          |                      mul_ln69_fu_1213                     |    1    |    0    |    0    |    0    |
|    mul   |                      mul_ln73_fu_1287                     |    1    |    0    |    0    |    0    |
|          |                      mul_ln74_fu_1318                     |    1    |    0    |    0    |    0    |
|          |                      mul_ln78_fu_1349                     |    1    |    0    |    0    |    0    |
|          |                      mul_ln79_fu_1380                     |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                     Mx_bits_4_fu_1050                     |    0    |    0    |    0    |    58   |
|          |                        Ex_2_fu_1112                       |    0    |    0    |    0    |    8    |
|    sub   |                     sub_ln506_fu_1141                     |    0    |    0    |    0    |    8    |
|          |                     cos_result_fu_1484                    |    0    |    0    |    0    |    29   |
|          |                       newexp_fu_1808                      |    0    |    0    |    0    |    19   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   lshr   |                     lshr_ln506_fu_1159                    |    0    |    0    |    0    |    75   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      icmp_ln16_fu_838                     |    0    |    0    |    0    |    6    |
|          |                      closepath_fu_924                     |    0    |    0    |    0    |    4    |
|          |                     icmp_ln179_fu_1003                    |    0    |    0    |    0    |    3    |
|   icmp   |                    icmp_ln179_2_fu_1008                   |    0    |    0    |    0    |    9    |
|          |                     icmp_ln186_fu_1136                    |    0    |    0    |    0    |    3    |
|          |                     icmp_ln306_fu_1606                    |    0    |    0    |    0    |    11   |
|          |                     icmp_ln292_fu_1687                    |    0    |    0    |    0    |    3    |
|          |                    icmp_ln292_2_fu_1772                   |    0    |    0    |    0    |    3    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      newexp_4_fu_1719                     |    0    |    0    |    0    |    6    |
|    xor   |                     xor_ln186_fu_2009                     |    0    |    0    |    0    |    2    |
|          |                   not_and_ln179_fu_2081                   |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                     and_ln179_fu_1013                     |    0    |    0    |    0    |    2    |
|    and   |                 sin_results_sign_3_fu_2014                |    0    |    0    |    0    |    2    |
|          |                 cos_results_sign_3_fu_2055                |    0    |    0    |    0    |    2    |
|          |                 cos_results_sign_4_fu_2086                |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      or_ln306_fu_1822                     |    0    |    0    |    0    |    2    |
|    or    |                      or_ln186_fu_2027                     |    0    |    0    |    0    |    2    |
|          |                     empty_676_fu_2099                     |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                         grp_fu_762                        |    1    |    0    |    0    |    0    |
|          |                         grp_fu_767                        |    1    |    0    |    0    |    0    |
|   fmul   |                         grp_fu_772                        |    1    |    0    |    0    |    0    |
|          |                         grp_fu_776                        |    1    |    0    |    0    |    0    |
|          |                         grp_fu_780                        |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   fmadd  |                         grp_fu_788                        |    1    |    0    |    1    |    1    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   fmsub  |                         grp_fu_799                        |    1    |    0    |    1    |    1    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   read   |                    pos_read_read_fu_344                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                         grp_fu_784                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                         grp_fu_818                        |    0    |    0    |    0    |    0    |
|          |                         grp_fu_822                        |    0    |    0    |    0    |    0    |
|          |                 muxLogicI0_to_conv_fu_826                 |    0    |    0    |    0    |    0    |
|          |                 muxLogicI0_to_conv1_fu_866                |    0    |    0    |    0    |    0    |
|          |                  muxLogicI0_to_mul_fu_880                 |    0    |    0    |    0    |    0    |
|          |                  muxLogicI1_to_mul_fu_884                 |    0    |    0    |    0    |    0    |
|          |               muxLogicI0_to_y_assign_fu_888               |    0    |    0    |    0    |    0    |
|          |               muxLogicI1_to_y_assign_fu_891               |    0    |    0    |    0    |    0    |
|          |                  muxLogicI0_to_val_fu_895                 |    0    |    0    |    0    |    0    |
|          |                  muxLogicI1_to_val_fu_898                 |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_table_100_fu_959            |    0    |    0    |    0    |    0    |
|          |                   muxLogicI0_to_h_fu_996                  |    0    |    0    |    0    |    0    |
|          |                   muxLogicI1_to_h_fu_999                  |    0    |    0    |    0    |    0    |
|          |               muxLogicI0_to_mul_ln69_fu_1205              |    0    |    0    |    0    |    0    |
|          |               muxLogicI1_to_mul_ln69_fu_1209              |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_second_order_float_cos_K0_load_fu_1228 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_second_order_float_cos_K1_load_fu_1232 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_second_order_float_cos_K2_load_fu_1246 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_second_order_float_sin_K0_load_fu_1250 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_second_order_float_sin_K1_load_fu_1254 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_second_order_float_sin_K2_load_fu_1258 |    0    |    0    |    0    |    0    |
|          |               muxLogicI0_to_mul_ln73_fu_1279              |    0    |    0    |    0    |    0    |
|          |               muxLogicI1_to_mul_ln73_fu_1283              |    0    |    0    |    0    |    0    |
|          |               muxLogicI0_to_mul_ln74_fu_1310              |    0    |    0    |    0    |    0    |
|          |               muxLogicI1_to_mul_ln74_fu_1314              |    0    |    0    |    0    |    0    |
|          |               muxLogicI0_to_mul_ln78_fu_1341              |    0    |    0    |    0    |    0    |
|          |               muxLogicI1_to_mul_ln78_fu_1345              |    0    |    0    |    0    |    0    |
|          |               muxLogicI0_to_mul_ln79_fu_1372              |    0    |    0    |    0    |    0    |
|          |               muxLogicI1_to_mul_ln79_fu_1376              |    0    |    0    |    0    |    0    |
|          |               muxLogicI0_to_mul_ln80_fu_1452              |    0    |    0    |    0    |    0    |
|          |               muxLogicI1_to_mul_ln80_fu_1456              |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_1_load_fu_1612           |    0    |    0    |    0    |    0    |
| muxlogic |            muxLogicRAMAddr_to_in_3_load_fu_1616           |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_5_load_fu_1620           |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_7_load_fu_1624           |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_9_load_fu_1628           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_in_11_load_fu_1632           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_in_13_load_fu_1636           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_in_15_load_fu_1640           |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_0_load_fu_2242           |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_2_load_fu_2246           |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_4_load_fu_2250           |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_6_load_fu_2254           |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_8_load_fu_2258           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_in_10_load_fu_2262           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_in_12_load_fu_2266           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_in_14_load_fu_2270           |    0    |    0    |    0    |    0    |
|          |                 muxLogicI0_to_mul7_fu_2274                |    0    |    0    |    0    |    0    |
|          |                 muxLogicI1_to_mul7_fu_2277                |    0    |    0    |    0    |    0    |
|          |                 muxLogicI0_to_mul5_fu_2281                |    0    |    0    |    0    |    0    |
|          |                 muxLogicI1_to_mul5_fu_2284                |    0    |    0    |    0    |    0    |
|          |                 muxLogicI0_to_sub_fu_2327                 |    0    |    0    |    0    |    0    |
|          |                 muxLogicI1_to_sub_fu_2331                 |    0    |    0    |    0    |    0    |
|          |                 muxLogicI2_to_sub_fu_2334                 |    0    |    0    |    0    |    0    |
|          |                 muxLogicI0_to_add_fu_2338                 |    0    |    0    |    0    |    0    |
|          |                 muxLogicI1_to_add_fu_2342                 |    0    |    0    |    0    |    0    |
|          |                 muxLogicI2_to_add_fu_2345                 |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_store_ln22_fu_2360           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_store_ln23_fu_2364           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_store_ln22_fu_2368           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_store_ln23_fu_2372           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_store_ln22_fu_2376           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_store_ln23_fu_2380           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_store_ln22_fu_2384           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_store_ln23_fu_2388           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                    trunc_ln16_2_fu_855                    |    0    |    0    |    0    |    0    |
|          |                      head_dim_fu_858                      |    0    |    0    |    0    |    0    |
|          |                       din_sig_fu_920                      |    0    |    0    |    0    |    0    |
|          |                     trunc_ln379_fu_963                    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln491_fu_1046                    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln505_fu_1108                    |    0    |    0    |    0    |    0    |
|          |                         B_fu_1178                         |    0    |    0    |    0    |    0    |
|   trunc  |                    trunc_ln276_fu_1516                    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln281_fu_1528                    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln281_5_fu_1580                   |    0    |    0    |    0    |    0    |
|          |                   trunc_ln281_6_fu_1592                   |    0    |    0    |    0    |    0    |
|          |                     trunc_ln16_fu_1644                    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln281_4_fu_1671                   |    0    |    0    |    0    |    0    |
|          |                     in_shift_3_fu_1683                    |    0    |    0    |    0    |    0    |
|          |                     in_shift_4_fu_1768                    |    0    |    0    |    0    |    0    |
|          |                       empty_fu_1827                       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      zext_ln18_fu_861                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln378_fu_954                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln379_fu_967                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln468_fu_991                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln504_fu_1099                    |    0    |    0    |    0    |    0    |
|          |                     zext_ln506_fu_1152                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln506_2_fu_1156                   |    0    |    0    |    0    |    0    |
|          |                     zext_ln69_fu_1202                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln72_fu_1219                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln73_fu_1272                     |    0    |    0    |    0    |    0    |
|          |                    zext_ln73_2_fu_1275                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln74_3_fu_1303                    |    0    |    0    |    0    |    0    |
|          |                     zext_ln74_fu_1306                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln78_fu_1334                     |    0    |    0    |    0    |    0    |
|   zext   |                     zext_ln79_fu_1365                     |    0    |    0    |    0    |    0    |
|          |                    zext_ln73_3_fu_1406                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln74_4_fu_1409                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln80_2_fu_1444                    |    0    |    0    |    0    |    0    |
|          |                     zext_ln80_fu_1448                     |    0    |    0    |    0    |    0    |
|          |                    zext_ln16_2_fu_1469                    |    0    |    0    |    0    |    0    |
|          |                     zext_ln75_fu_1481                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln273_fu_1550                    |    0    |    0    |    0    |    0    |
|          |                     zext_ln291_fu_1675                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln291_3_fu_1698                   |    0    |    0    |    0    |    0    |
|          |                     zext_ln287_fu_1715                    |    0    |    0    |    0    |    0    |
|          |                      out_exp_fu_1725                      |    0    |    0    |    0    |    0    |
|          |                    zext_ln291_5_fu_1760                   |    0    |    0    |    0    |    0    |
|          |                    zext_ln291_4_fu_1782                   |    0    |    0    |    0    |    0    |
|          |                    zext_ln287_2_fu_1798                   |    0    |    0    |    0    |    0    |
|          |                     zext_ln16_fu_2349                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|  switch  |                     switch_ln22_fu_870                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      din_sign_fu_904                      |    0    |    0    |    0    |    0    |
| bitselect|                       tmp_23_fu_1118                      |    0    |    0    |    0    |    0    |
|          |                       tmp_27_fu_1814                      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                       din_exp_fu_912                      |    0    |    0    |    0    |    0    |
|          |                       lshr_ln_fu_944                      |    0    |    0    |    0    |    0    |
|          |                         Med_fu_976                        |    0    |    0    |    0    |    0    |
|          |                      Mx_bits_fu_1019                      |    0    |    0    |    0    |    0    |
|          |                      trunc_ln_fu_1029                     |    0    |    0    |    0    |    0    |
|          |                       tmp_14_fu_1064                      |    0    |    0    |    0    |    0    |
|          |                       tmp_s_fu_1126                       |    0    |    0    |    0    |    0    |
|          |                         A_fu_1182                         |    0    |    0    |    0    |    0    |
|          |                      B_trunc_fu_1192                      |    0    |    0    |    0    |    0    |
|          |                       tmp_22_fu_1236                      |    0    |    0    |    0    |    0    |
|          |                     trunc_ln7_fu_1262                     |    0    |    0    |    0    |    0    |
|          |                       tmp_16_fu_1293                      |    0    |    0    |    0    |    0    |
|          |                       tmp_24_fu_1324                      |    0    |    0    |    0    |    0    |
|partselect|                     trunc_ln8_fu_1355                     |    0    |    0    |    0    |    0    |
|          |                     trunc_ln9_fu_1386                     |    0    |    0    |    0    |    0    |
|          |                     trunc_ln10_fu_1396                    |    0    |    0    |    0    |    0    |
|          |                    lshr_ln16_2_fu_1460                    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln11_fu_1490                    |    0    |    0    |    0    |    0    |
|          |                       tmp_15_fu_1500                      |    0    |    0    |    0    |    0    |
|          |                       tmp_17_fu_1532                      |    0    |    0    |    0    |    0    |
|          |                       tmp_18_fu_1554                      |    0    |    0    |    0    |    0    |
|          |                     trunc_ln12_fu_1596                    |    0    |    0    |    0    |    0    |
|          |                      lshr_ln2_fu_1647                     |    0    |    0    |    0    |    0    |
|          |                       tmp_25_fu_1729                      |    0    |    0    |    0    |    0    |
|          |                       tmp_26_fu_1739                      |    0    |    0    |    0    |    0    |
|          |                       tmp_28_fu_1831                      |    0    |    0    |    0    |    0    |
|          |                       tmp_29_fu_1841                      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                          X_fu_984                         |    0    |    0    |    0    |    0    |
|          |                         t_fu_1084                         |    0    |    0    |    0    |    0    |
|          |                      out_bits_fu_1508                     |    0    |    0    |    0    |    0    |
|          |                     out_bits_9_fu_1542                    |    0    |    0    |    0    |    0    |
|bitconcatenate|                    out_bits_10_fu_1564                    |    0    |    0    |    0    |    0    |
|          |                     out_bits_8_fu_1656                    |    0    |    0    |    0    |    0    |
|          |                       index_fu_1859                       |    0    |    0    |    0    |    0    |
|          |                        t_8_fu_2206                        |    0    |    0    |    0    |    0    |
|          |                        t_9_fu_2213                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                     sext_ln78_fu_1337                     |    0    |    0    |    0    |    0    |
|          |                     sext_ln79_fu_1368                     |    0    |    0    |    0    |    0    |
|   sext   |                     sext_ln80_fu_1423                     |    0    |    0    |    0    |    0    |
|          |                    sext_ln80_3_fu_1426                    |    0    |    0    |    0    |    0    |
|          |                    sext_ln80_4_fu_1435                    |    0    |    0    |    0    |    0    |
|          |                     sext_ln163_fu_1757                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                           |    26   |  2.397  |   624   |   4474  |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|               A_reg_2565              |    7   |
|               B_reg_2559              |   22   |
|            B_trunc_reg_2570           |   15   |
|             Ex_2_reg_2531             |    8   |
|              Med_reg_2494             |   80   |
|           Mx_bits_6_reg_2521          |   58   |
|          add_ln75_2_reg_2641          |   27   |
|          add_ln80_2_reg_2646          |   28   |
|           and_ln179_reg_2505          |    1   |
|              c_6_reg_2705             |   32   |
|              c_7_reg_2683             |   32   |
|              c_8_reg_2694             |   32   |
|            c_out_4_reg_2826           |   32   |
|           closepath_reg_2478          |    1   |
|             conv1_reg_2432            |   32   |
|             conv_reg_2404             |   32   |
|          cos_result_reg_2673          |   29   |
|       cos_results_exp_4_reg_2795      |    8   |
|       cos_results_sig_2_reg_2800      |   23   |
|      cos_results_sign_4_reg_2790      |    1   |
|            din_exp_reg_2465           |    8   |
|            din_sig_reg_2472           |   23   |
|           din_sign_reg_2459           |    1   |
|             i_25_reg_2410             |   10   |
|               i_reg_2392              |   10   |
|           icmp_ln16_reg_2419          |    1   |
|          icmp_ln186_reg_2550          |    1   |
|          icmp_ln306_reg_2720          |    1   |
|           in_0_addr_reg_2833          |    6   |
|          in_10_addr_reg_2858          |    6   |
|          in_11_addr_reg_2750          |    6   |
|          in_12_addr_reg_2863          |    6   |
|          in_13_addr_reg_2755          |    6   |
|          in_14_addr_reg_2868          |    6   |
|          in_15_addr_reg_2760          |    6   |
|           in_1_addr_reg_2725          |    6   |
|           in_2_addr_reg_2838          |    6   |
|           in_3_addr_reg_2730          |    6   |
|           in_4_addr_reg_2843          |    6   |
|           in_5_addr_reg_2735          |    6   |
|           in_6_addr_reg_2848          |    6   |
|           in_7_addr_reg_2740          |    6   |
|           in_8_addr_reg_2853          |    6   |
|           in_9_addr_reg_2745          |    6   |
|               k_reg_2515              |    3   |
|           lshr_ln2_reg_2770           |    7   |
|             mul5_reg_2884             |   32   |
|             mul7_reg_2879             |   32   |
|              mul_reg_2437             |   32   |
|           pos_read_reg_2399           |   32   |
|    ref_4oPi_table_100_addr_reg_2484   |    4   |
|            s_out_4_reg_2819           |   32   |
|second_order_float_cos_K0_addr_reg_2575|    7   |
|second_order_float_cos_K1_addr_reg_2580|    7   |
|second_order_float_cos_K2_addr_reg_2591|    7   |
|second_order_float_sin_K0_addr_reg_2596|    7   |
|second_order_float_sin_K1_addr_reg_2601|    7   |
|second_order_float_sin_K2_addr_reg_2606|    7   |
|       sin_results_exp_2_reg_2780      |    8   |
|       sin_results_sig_2_reg_2785      |   23   |
|      sin_results_sign_4_reg_2775      |    1   |
|            tmp_14_reg_2526            |   29   |
|            tmp_16_reg_2616            |   21   |
|            tmp_19_reg_2805            |    1   |
|            tmp_20_reg_2873            |   32   |
|            tmp_21_reg_2811            |   32   |
|            tmp_22_reg_2585            |   15   |
|            tmp_23_reg_2538            |    1   |
|            tmp_24_reg_2621            |   13   |
|              tmp_reg_2448             |   32   |
|             tmp_s_reg_2544            |   29   |
|          trunc_ln10_reg_2636          |   28   |
|          trunc_ln12_reg_2715          |   27   |
|         trunc_ln16_2_reg_2423         |    3   |
|          trunc_ln16_reg_2765          |    4   |
|          trunc_ln276_reg_2678         |   13   |
|         trunc_ln281_5_reg_2699        |    6   |
|         trunc_ln281_6_reg_2710        |    6   |
|          trunc_ln281_reg_2688         |    6   |
|          trunc_ln379_reg_2489         |    4   |
|           trunc_ln7_reg_2611          |   27   |
|           trunc_ln8_reg_2626          |   20   |
|           trunc_ln9_reg_2631          |   12   |
|              val_reg_2454             |   32   |
|           y_assign_reg_2443           |   32   |
|          zext_ln16_2_reg_2661         |   64   |
|           zext_ln18_reg_2427          |   32   |
|          zext_ln468_reg_2500          |   80   |
|          zext_ln80_2_reg_2651         |   57   |
|           zext_ln80_reg_2656          |   57   |
+---------------------------------------+--------+
|                 Total                 |  1614  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_357 |  p0  |   2  |   4  |    8   ||    0    ||    8    |
| grp_access_fu_370 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_383 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_396 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_409 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_422 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_435 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_497 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_503 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_509 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_515 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_521 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_527 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_533 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_539 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_601 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_607 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_613 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_619 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_625 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_631 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_637 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_643 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
|     grp_fu_784    |  p0  |   4  |  32  |   128  ||    0    ||    32   |
|     grp_fu_810    |  p0  |   2  |  29  |   58   ||    0    ||    32   |
|     grp_fu_810    |  p1  |   2  |  28  |   56   ||    0    ||    32   |
|     grp_fu_814    |  p1  |   2  |  24  |   48   ||    0    ||    32   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   574  ||   9.98  ||    0    ||   312   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   26   |    2   |   624  |  4474  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    0   |   312  |
|  Register |    -   |    -   |  1614  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   26   |   12   |  2238  |  4786  |
+-----------+--------+--------+--------+--------+
