onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /sim_tb_top/c3_sys_clk
add wave -noupdate /sim_tb_top/c3_sys_clk_p
add wave -noupdate /sim_tb_top/c3_sys_clk_n
add wave -noupdate /sim_tb_top/c3_sys_rst
add wave -noupdate /sim_tb_top/c3_sys_rst_i
add wave -noupdate /sim_tb_top/mcb3_dram_a
add wave -noupdate /sim_tb_top/mcb3_dram_ba
add wave -noupdate /sim_tb_top/mcb3_dram_ck_n
add wave -noupdate /sim_tb_top/mcb3_dram_ck
add wave -noupdate /sim_tb_top/mcb3_dram_dq
add wave -noupdate /sim_tb_top/mcb3_dram_dqs
add wave -noupdate /sim_tb_top/mcb3_dram_dqs_n
add wave -noupdate /sim_tb_top/mcb3_dram_dm
add wave -noupdate /sim_tb_top/mcb3_dram_ras_n
add wave -noupdate /sim_tb_top/mcb3_dram_cas_n
add wave -noupdate /sim_tb_top/mcb3_dram_we_n
add wave -noupdate /sim_tb_top/mcb3_dram_cke
add wave -noupdate /sim_tb_top/mcb3_dram_odt
add wave -noupdate /sim_tb_top/mcb3_dram_reset_n
add wave -noupdate /sim_tb_top/mcb3_dram_udqs
add wave -noupdate /sim_tb_top/mcb3_dram_udqs_n
add wave -noupdate /sim_tb_top/mcb3_dram_udm
add wave -noupdate /sim_tb_top/error
add wave -noupdate /sim_tb_top/calib_done
add wave -noupdate /sim_tb_top/rzq3
add wave -noupdate /sim_tb_top/zio3
add wave -noupdate -group po /sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_en
add wave -noupdate -group po /sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_instr
add wave -noupdate -group po /sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_bl
add wave -noupdate -group po -radix hexadecimal -childformat {{{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[29]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[28]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[27]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[26]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[25]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[24]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[23]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[22]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[21]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[20]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[19]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[18]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[17]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[16]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[15]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[14]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[13]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[12]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[11]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[10]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[9]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[8]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[7]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[6]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[5]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[4]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[3]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[2]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[1]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[0]} -radix hexadecimal}} -subitemconfig {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[29]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[28]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[27]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[26]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[25]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[24]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[23]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[22]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[21]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[20]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[19]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[18]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[17]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[16]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[15]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[14]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[13]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[12]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[11]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[10]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[9]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[8]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[7]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[6]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[5]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[4]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[3]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[2]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[1]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr[0]} {-radix hexadecimal}} /sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_addr
add wave -noupdate -group po /sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_cmd_full
add wave -noupdate -group po /sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_en
add wave -noupdate -group po /sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_mask
add wave -noupdate -group po -radix hexadecimal -childformat {{{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[127]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[126]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[125]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[124]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[123]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[122]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[121]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[120]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[119]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[118]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[117]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[116]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[115]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[114]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[113]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[112]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[111]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[110]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[109]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[108]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[107]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[106]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[105]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[104]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[103]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[102]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[101]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[100]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[99]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[98]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[97]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[96]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[95]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[94]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[93]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[92]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[91]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[90]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[89]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[88]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[87]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[86]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[85]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[84]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[83]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[82]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[81]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[80]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[79]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[78]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[77]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[76]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[75]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[74]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[73]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[72]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[71]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[70]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[69]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[68]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[67]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[66]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[65]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[64]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[63]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[62]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[61]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[60]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[59]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[58]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[57]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[56]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[55]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[54]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[53]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[52]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[51]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[50]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[49]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[48]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[47]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[46]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[45]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[44]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[43]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[42]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[41]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[40]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[39]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[38]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[37]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[36]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[35]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[34]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[33]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[32]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[31]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[30]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[29]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[28]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[27]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[26]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[25]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[24]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[23]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[22]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[21]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[20]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[19]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[18]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[17]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[16]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[15]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[14]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[13]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[12]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[11]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[10]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[9]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[8]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[7]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[6]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[5]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[4]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[3]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[2]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[1]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[0]} -radix hexadecimal}} -subitemconfig {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[127]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[126]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[125]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[124]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[123]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[122]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[121]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[120]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[119]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[118]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[117]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[116]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[115]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[114]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[113]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[112]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[111]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[110]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[109]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[108]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[107]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[106]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[105]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[104]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[103]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[102]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[101]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[100]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[99]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[98]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[97]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[96]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[95]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[94]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[93]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[92]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[91]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[90]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[89]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[88]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[87]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[86]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[85]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[84]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[83]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[82]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[81]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[80]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[79]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[78]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[77]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[76]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[75]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[74]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[73]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[72]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[71]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[70]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[69]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[68]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[67]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[66]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[65]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[64]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[63]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[62]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[61]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[60]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[59]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[58]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[57]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[56]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[55]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[54]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[53]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[52]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[51]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[50]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[49]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[48]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[47]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[46]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[45]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[44]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[43]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[42]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[41]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[40]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[39]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[38]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[37]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[36]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[35]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[34]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[33]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[32]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[31]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[30]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[29]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[28]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[27]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[26]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[25]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[24]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[23]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[22]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[21]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[20]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[19]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[18]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[17]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[16]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[15]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[14]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[13]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[12]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[11]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[10]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[9]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[8]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[7]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[6]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[5]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[4]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[3]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[2]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[1]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data[0]} {-radix hexadecimal}} /sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_data
add wave -noupdate -group po /sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_full
add wave -noupdate -group po /sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_wr_fifo_counts
add wave -noupdate -group po /sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_en
add wave -noupdate -group po -radix hexadecimal -childformat {{{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[127]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[126]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[125]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[124]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[123]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[122]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[121]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[120]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[119]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[118]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[117]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[116]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[115]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[114]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[113]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[112]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[111]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[110]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[109]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[108]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[107]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[106]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[105]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[104]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[103]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[102]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[101]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[100]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[99]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[98]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[97]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[96]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[95]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[94]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[93]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[92]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[91]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[90]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[89]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[88]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[87]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[86]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[85]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[84]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[83]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[82]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[81]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[80]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[79]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[78]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[77]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[76]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[75]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[74]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[73]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[72]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[71]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[70]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[69]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[68]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[67]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[66]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[65]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[64]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[63]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[62]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[61]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[60]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[59]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[58]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[57]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[56]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[55]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[54]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[53]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[52]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[51]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[50]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[49]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[48]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[47]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[46]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[45]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[44]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[43]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[42]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[41]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[40]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[39]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[38]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[37]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[36]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[35]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[34]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[33]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[32]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[31]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[30]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[29]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[28]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[27]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[26]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[25]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[24]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[23]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[22]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[21]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[20]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[19]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[18]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[17]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[16]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[15]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[14]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[13]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[12]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[11]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[10]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[9]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[8]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[7]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[6]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[5]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[4]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[3]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[2]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[1]} -radix hexadecimal} {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[0]} -radix hexadecimal}} -subitemconfig {{/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[127]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[126]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[125]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[124]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[123]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[122]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[121]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[120]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[119]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[118]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[117]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[116]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[115]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[114]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[113]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[112]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[111]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[110]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[109]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[108]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[107]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[106]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[105]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[104]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[103]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[102]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[101]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[100]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[99]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[98]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[97]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[96]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[95]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[94]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[93]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[92]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[91]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[90]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[89]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[88]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[87]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[86]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[85]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[84]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[83]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[82]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[81]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[80]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[79]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[78]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[77]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[76]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[75]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[74]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[73]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[72]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[71]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[70]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[69]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[68]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[67]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[66]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[65]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[64]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[63]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[62]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[61]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[60]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[59]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[58]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[57]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[56]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[55]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[54]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[53]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[52]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[51]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[50]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[49]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[48]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[47]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[46]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[45]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[44]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[43]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[42]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[41]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[40]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[39]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[38]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[37]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[36]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[35]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[34]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[33]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[32]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[31]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[30]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[29]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[28]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[27]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[26]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[25]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[24]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[23]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[22]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[21]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[20]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[19]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[18]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[17]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[16]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[15]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[14]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[13]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[12]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[11]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[10]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[9]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[8]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[7]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[6]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[5]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[4]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[3]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[2]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[1]} {-radix hexadecimal} {/sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data[0]} {-radix hexadecimal}} /sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_data
add wave -noupdate -group po /sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_empty
add wave -noupdate -group po /sim_tb_top/design_top/memc3_tb_top_inst/p0_mcb_rd_fifo_counts
add wave -noupdate -group p1 /sim_tb_top/design_top/memc3_tb_top_inst/p1_mcb_cmd_en
add wave -noupdate -group p1 /sim_tb_top/design_top/memc3_tb_top_inst/p1_mcb_cmd_instr
add wave -noupdate -group p1 /sim_tb_top/design_top/memc3_tb_top_inst/p1_mcb_cmd_bl
add wave -noupdate -group p1 /sim_tb_top/design_top/memc3_tb_top_inst/p1_mcb_cmd_addr
add wave -noupdate -group p1 /sim_tb_top/design_top/memc3_tb_top_inst/p1_mcb_cmd_full
add wave -noupdate -group p1 /sim_tb_top/design_top/memc3_tb_top_inst/p1_mcb_wr_en
add wave -noupdate -group p1 /sim_tb_top/design_top/memc3_tb_top_inst/p1_mcb_wr_mask
add wave -noupdate -group p1 /sim_tb_top/design_top/memc3_tb_top_inst/p1_mcb_wr_data
add wave -noupdate -group p1 /sim_tb_top/design_top/memc3_tb_top_inst/p1_mcb_wr_full
add wave -noupdate -group p1 /sim_tb_top/design_top/memc3_tb_top_inst/p1_mcb_wr_fifo_counts
add wave -noupdate -group p1 /sim_tb_top/design_top/memc3_tb_top_inst/p1_mcb_rd_en
add wave -noupdate -group p1 /sim_tb_top/design_top/memc3_tb_top_inst/p1_mcb_rd_data
add wave -noupdate -group p1 /sim_tb_top/design_top/memc3_tb_top_inst/p1_mcb_rd_empty
add wave -noupdate -group p1 /sim_tb_top/design_top/memc3_tb_top_inst/p1_mcb_rd_fifo_counts
add wave -noupdate -group p2 /sim_tb_top/design_top/memc3_tb_top_inst/p2_mcb_cmd_en
add wave -noupdate -group p2 /sim_tb_top/design_top/memc3_tb_top_inst/p2_mcb_cmd_instr
add wave -noupdate -group p2 /sim_tb_top/design_top/memc3_tb_top_inst/p2_mcb_cmd_bl
add wave -noupdate -group p2 /sim_tb_top/design_top/memc3_tb_top_inst/p2_mcb_cmd_addr
add wave -noupdate -group p2 /sim_tb_top/design_top/memc3_tb_top_inst/p2_mcb_cmd_full
add wave -noupdate -group p2 /sim_tb_top/design_top/memc3_tb_top_inst/p2_mcb_wr_en
add wave -noupdate -group p2 /sim_tb_top/design_top/memc3_tb_top_inst/p2_mcb_wr_mask
add wave -noupdate -group p2 /sim_tb_top/design_top/memc3_tb_top_inst/p2_mcb_wr_data
add wave -noupdate -group p2 /sim_tb_top/design_top/memc3_tb_top_inst/p2_mcb_wr_full
add wave -noupdate -group p2 /sim_tb_top/design_top/memc3_tb_top_inst/p2_mcb_wr_fifo_counts
add wave -noupdate -group p2 /sim_tb_top/design_top/memc3_tb_top_inst/p2_mcb_rd_en
add wave -noupdate -group p2 /sim_tb_top/design_top/memc3_tb_top_inst/p2_mcb_rd_data
add wave -noupdate -group p2 /sim_tb_top/design_top/memc3_tb_top_inst/p2_mcb_rd_empty
add wave -noupdate -group p2 /sim_tb_top/design_top/memc3_tb_top_inst/p2_mcb_rd_fifo_counts
add wave -noupdate -group p3 /sim_tb_top/design_top/memc3_tb_top_inst/p3_mcb_cmd_en
add wave -noupdate -group p3 /sim_tb_top/design_top/memc3_tb_top_inst/p3_mcb_cmd_instr
add wave -noupdate -group p3 /sim_tb_top/design_top/memc3_tb_top_inst/p3_mcb_cmd_bl
add wave -noupdate -group p3 /sim_tb_top/design_top/memc3_tb_top_inst/p3_mcb_cmd_addr
add wave -noupdate -group p3 /sim_tb_top/design_top/memc3_tb_top_inst/p3_mcb_cmd_full
add wave -noupdate -group p3 /sim_tb_top/design_top/memc3_tb_top_inst/p3_mcb_wr_en
add wave -noupdate -group p3 /sim_tb_top/design_top/memc3_tb_top_inst/p3_mcb_wr_mask
add wave -noupdate -group p3 /sim_tb_top/design_top/memc3_tb_top_inst/p3_mcb_wr_data
add wave -noupdate -group p3 /sim_tb_top/design_top/memc3_tb_top_inst/p3_mcb_wr_full
add wave -noupdate -group p3 /sim_tb_top/design_top/memc3_tb_top_inst/p3_mcb_wr_fifo_counts
add wave -noupdate -group p3 /sim_tb_top/design_top/memc3_tb_top_inst/p3_mcb_rd_en
add wave -noupdate -group p3 /sim_tb_top/design_top/memc3_tb_top_inst/p3_mcb_rd_data
add wave -noupdate -group p3 /sim_tb_top/design_top/memc3_tb_top_inst/p3_mcb_rd_empty
add wave -noupdate -group p3 /sim_tb_top/design_top/memc3_tb_top_inst/p3_mcb_rd_fifo_counts
add wave -noupdate -group p4 /sim_tb_top/design_top/memc3_tb_top_inst/p4_mcb_cmd_en
add wave -noupdate -group p4 /sim_tb_top/design_top/memc3_tb_top_inst/p4_mcb_cmd_instr
add wave -noupdate -group p4 /sim_tb_top/design_top/memc3_tb_top_inst/p4_mcb_cmd_bl
add wave -noupdate -group p4 /sim_tb_top/design_top/memc3_tb_top_inst/p4_mcb_cmd_addr
add wave -noupdate -group p4 /sim_tb_top/design_top/memc3_tb_top_inst/p4_mcb_cmd_full
add wave -noupdate -group p4 /sim_tb_top/design_top/memc3_tb_top_inst/p4_mcb_wr_en
add wave -noupdate -group p4 /sim_tb_top/design_top/memc3_tb_top_inst/p4_mcb_wr_mask
add wave -noupdate -group p4 /sim_tb_top/design_top/memc3_tb_top_inst/p4_mcb_wr_data
add wave -noupdate -group p4 /sim_tb_top/design_top/memc3_tb_top_inst/p4_mcb_wr_full
add wave -noupdate -group p4 /sim_tb_top/design_top/memc3_tb_top_inst/p4_mcb_wr_fifo_counts
add wave -noupdate -group p4 /sim_tb_top/design_top/memc3_tb_top_inst/p4_mcb_rd_en
add wave -noupdate -group p4 /sim_tb_top/design_top/memc3_tb_top_inst/p4_mcb_rd_data
add wave -noupdate -group p4 /sim_tb_top/design_top/memc3_tb_top_inst/p4_mcb_rd_empty
add wave -noupdate -group p4 /sim_tb_top/design_top/memc3_tb_top_inst/p4_mcb_rd_fifo_counts
add wave -noupdate -expand -group p5 /sim_tb_top/design_top/memc3_tb_top_inst/p5_mcb_cmd_en
add wave -noupdate -expand -group p5 /sim_tb_top/design_top/memc3_tb_top_inst/p5_mcb_cmd_instr
add wave -noupdate -expand -group p5 /sim_tb_top/design_top/memc3_tb_top_inst/p5_mcb_cmd_bl
add wave -noupdate -expand -group p5 /sim_tb_top/design_top/memc3_tb_top_inst/p5_mcb_cmd_addr
add wave -noupdate -expand -group p5 /sim_tb_top/design_top/memc3_tb_top_inst/p5_mcb_cmd_full
add wave -noupdate -expand -group p5 /sim_tb_top/design_top/memc3_tb_top_inst/p5_mcb_wr_en
add wave -noupdate -expand -group p5 /sim_tb_top/design_top/memc3_tb_top_inst/p5_mcb_wr_mask
add wave -noupdate -expand -group p5 /sim_tb_top/design_top/memc3_tb_top_inst/p5_mcb_wr_data
add wave -noupdate -expand -group p5 /sim_tb_top/design_top/memc3_tb_top_inst/p5_mcb_wr_full
add wave -noupdate -expand -group p5 /sim_tb_top/design_top/memc3_tb_top_inst/p5_mcb_wr_fifo_counts
add wave -noupdate -expand -group p5 /sim_tb_top/design_top/memc3_tb_top_inst/p5_mcb_rd_en
add wave -noupdate -expand -group p5 /sim_tb_top/design_top/memc3_tb_top_inst/p5_mcb_rd_data
add wave -noupdate -expand -group p5 /sim_tb_top/design_top/memc3_tb_top_inst/p5_mcb_rd_empty
add wave -noupdate -expand -group p5 /sim_tb_top/design_top/memc3_tb_top_inst/p5_mcb_rd_fifo_counts
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {2169347 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 383
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {8743326 ps}
