
---------- Begin Simulation Statistics ----------
final_tick                               16955327092275                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101826                       # Simulator instruction rate (inst/s)
host_mem_usage                               17039852                       # Number of bytes of host memory used
host_op_rate                                   175388                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9805.28                       # Real time elapsed on the host
host_tick_rate                               14295988                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   998430810                       # Number of instructions simulated
sim_ops                                    1719730663                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.140176                       # Number of seconds simulated
sim_ticks                                140176186497                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops          127                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      8467785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         2595                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     16877766                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         2722                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                19                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         3                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::MemRead                       7     29.17%     87.50% # Class of executed instruction
system.cpu0.op_class::MemWrite                      3     12.50%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                2                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          479                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops          123                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      8455372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         3362                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     16848956                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         3485                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu1.num_int_insts                          24                       # number of integer instructions
system.cpu1.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                19                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                           10                       # number of memory refs
system.cpu1.num_store_insts                         3                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::MemRead                       7     29.17%     87.50% # Class of executed instruction
system.cpu1.op_class::MemWrite                      3     12.50%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops          125                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      8450198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         2579                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     16842545                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         2704                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu2.num_int_insts                          24                       # number of integer instructions
system.cpu2.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                19                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         3                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       7     29.17%     87.50% # Class of executed instruction
system.cpu2.op_class::MemWrite                      3     12.50%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          467                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops          120                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      8437184                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         3342                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     16812848                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         3462                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu3.num_int_insts                          24                       # number of integer instructions
system.cpu3.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                19                       # number of times the integer registers were written
system.cpu3.num_load_insts                          7                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         3                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::MemRead                       7     29.17%     87.50% # Class of executed instruction
system.cpu3.op_class::MemWrite                      3     12.50%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     18126356                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       36267454                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6811337                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13693786                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        380624833                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       155474744                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            430604550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.683798                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.683798                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus0.idleCycles                   8672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      5979186                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       100713344                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.645206                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           171851701                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          35858954                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      180787832                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    156549739                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts       209620                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     40714150                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    790995374                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    135992747                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     17727218                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    692548727                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        807074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     17322963                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       5786037                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     18788139                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        22627                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      3271328                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2707858                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        722640646                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            684041672                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.655452                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        473656304                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.624997                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             688714821                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       991299303                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      556178390                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.593896                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.593896                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       314029      0.04%      0.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    528098287     74.35%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       729645      0.10%     74.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      1849249      0.26%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    141976902     19.99%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     37307839      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     710275951                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13694065                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.019280                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       11955202     87.30%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1611415     11.77%     99.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       127448      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     723655987                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1857810497                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    684041672                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   1151407624                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         790995374                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        710275951                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    360390751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      2623730                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    383433379                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    420940806                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.687354                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.649651                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    268348490     63.75%     63.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23621210      5.61%     69.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     15874224      3.77%     73.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10721427      2.55%     75.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     15819834      3.76%     79.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     20495491      4.87%     84.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     24618779      5.85%     90.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     22258261      5.29%     95.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     19183090      4.56%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    420940806                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.687319                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     15090131                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      4949559                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    156549739                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     40714150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      372928436                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               420949478                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        380318571                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       155336958                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249724134                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            430133986                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.685658                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.685658                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                   8244                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      5976009                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       100631192                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.643878                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           171686814                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          35819238                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      181634520                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    156436162                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts       209690                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     40681178                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    790442101                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    135867576                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     17714674                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    691989604                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        813074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     17021452                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       5782378                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     18496996                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        23113                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      3269852                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2706157                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        722119351                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            683489696                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655390                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        473269799                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.623686                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             688160757                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       990462535                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      555744917                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.593240                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.593240                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       314158      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    527697984     74.35%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       729446      0.10%     74.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      1848763      0.26%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    141846472     19.99%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     37267455      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     709704278                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13712751                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019322                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       11941977     87.09%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1644076     11.99%     99.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       126698      0.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     723102871                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1856684024                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    683489696                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   1150772121                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         790442101                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        709704278                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    360308006                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      2621483                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    383427585                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    420941234                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.685994                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.648939                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    268455864     63.78%     63.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23633217      5.61%     69.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     15867061      3.77%     73.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     10656661      2.53%     75.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     15829896      3.76%     79.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     20487787      4.87%     84.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     24620616      5.85%     90.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     22236315      5.28%     95.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19153817      4.55%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    420941234                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.685961                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     15261819                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      5122093                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    156436162                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     40681178                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      372608957                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               420949478                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        380234568                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       155298144                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249713253                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            430118256                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.685731                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.685731                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  11119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      5975061                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       100603223                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.643519                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           171671189                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          35816584                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      181600828                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    156404274                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts       209366                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     40671333                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    790250015                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    135854605                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts     17714446                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    691838419                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        808819                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     17364870                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       5782061                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     18829671                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        22702                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      3269381                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2705680                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        721969001                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            683337350                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655406                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        473183154                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.623324                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             688008605                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       990281179                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      555623387                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.593214                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.593214                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       313980      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    527561714     74.35%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       729403      0.10%     74.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv      1848760      0.26%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    141835045     19.99%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     37263963      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     709552865                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13682199                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019283                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       11941237     87.28%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1613460     11.79%     99.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       127502      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     722921084                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1856348590                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    683337350                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   1150403264                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         790250015                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        709552865                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    360131672                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      2622302                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    383296748                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    420938359                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.685646                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.648963                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    268525344     63.79%     63.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23577223      5.60%     69.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     15852530      3.77%     73.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10708373      2.54%     75.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     15798700      3.75%     79.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     20475119      4.86%     84.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     24597357      5.84%     90.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     22238778      5.28%     95.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19164935      4.55%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    420938359                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.685601                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     15106309                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      4954513                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    156404274                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     40671333                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      372536763                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               420949478                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     55                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        379186154                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       154887919                       # number of cc regfile writes
system.switch_cpus3.committedInsts          248993357                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            428873775                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.690605                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.690605                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus3.idleCycles                   8489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      5957602                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches       100342802                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.639060                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           171178624                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          35715597                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      182043298                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    155965371                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts       208945                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     40560676                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    788098217                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    135463027                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     17660190                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    689961398                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        809125                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents     17590877                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       5764948                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles     19057129                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        22959                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      3259657                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2697945                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        719932035                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            681485355                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.655430                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        471864983                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.618924                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             686141157                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       987535122                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      554103082                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.591504                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.591504                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       312981      0.04%      0.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    526158934     74.36%     74.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       726802      0.10%     74.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv      1842247      0.26%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    141420918     19.99%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     37159709      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     707621591                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13663556                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.019309                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       11904713     87.13%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1632616     11.95%     99.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       126227      0.92%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     720972166                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1852458818                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    681485355                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes   1147344460                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         788098217                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        707621591                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    359224381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      2611094                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    382205630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    420940989                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.681047                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.646574                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    268900527     63.88%     63.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23554547      5.60%     69.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     15830069      3.76%     73.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10636100      2.53%     75.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     15776750      3.75%     79.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     20430753      4.85%     84.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     24542882      5.83%     90.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     22174339      5.27%     95.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     19095022      4.54%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    420940989                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.681013                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     15211293                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      5110885                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    155965371                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     40560676                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      371521320                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               420949478                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     53                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    125431601                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       125431606                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    125431603                       # number of overall hits
system.cpu0.dcache.overall_hits::total      125431608                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11887667                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11887672                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     11887670                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11887675                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 503730738360                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 503730738360                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 503730738360                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 503730738360                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    137319268                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    137319278                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    137319273                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    137319283                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.086570                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086570                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.086570                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086570                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 42374.230230                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42374.212408                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 42374.219537                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42374.201714                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         7957                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              133                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.827068                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8409357                       # number of writebacks
system.cpu0.dcache.writebacks::total          8409357                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      3419416                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3419416                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      3419416                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3419416                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      8468251                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8468251                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      8468253                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8468253                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 281416292343                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 281416292343                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 281416470831                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 281416470831                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.061668                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.061668                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.061668                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.061668                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 33231.926208                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 33231.926208                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 33231.939437                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 33231.939437                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8409357                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    102515152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      102515155                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     10819509                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10819513                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 486674620551                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 486674620551                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    113334661                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    113334668                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.571429                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.095465                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.095465                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 44981.211306                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44981.194676                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      3419276                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3419276                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      7400233                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7400233                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 264716924760                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 264716924760                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.065295                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.065295                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 35771.431083                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35771.431083                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     22916449                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      22916451                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      1068158                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1068159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  17056117809                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  17056117809                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     23984607                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23984610                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.044535                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.044535                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 15967.785486                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15967.770537                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          140                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      1068018                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1068018                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  16699367583                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16699367583                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.044529                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044529                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 15635.848444                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15635.848444                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data            3                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data            2                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data       178488                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       178488                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data        89244                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        89244                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.965741                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          133941224                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8409869                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.926672                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.007606                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.958136                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000015                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999918                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999933                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1106964133                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1106964133                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           19                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    108213867                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       108213886                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           19                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    108213867                       # number of overall hits
system.cpu0.icache.overall_hits::total      108213886                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          181                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           184                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          181                       # number of overall misses
system.cpu0.icache.overall_misses::total          184                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     14578407                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     14578407                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     14578407                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     14578407                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           22                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    108214048                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    108214070                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           22                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    108214048                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    108214070                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136364                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136364                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 80543.685083                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 79230.472826                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 80543.685083                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 79230.472826                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           84                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           84                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           97                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           97                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           97                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           97                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      8752572                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      8752572                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      8752572                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      8752572                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 90232.701031                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 90232.701031                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 90232.701031                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 90232.701031                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           19                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    108213867                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      108213886                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          181                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     14578407                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     14578407                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    108214048                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    108214070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 80543.685083                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 79230.472826                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           84                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           97                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           97                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      8752572                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      8752572                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 90232.701031                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 90232.701031                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           84.513378                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108213986                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              100                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         1082139.860000                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    81.513378                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.159206                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.165065                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           86                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.167969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        865712660                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       865712660                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        7400334                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      5773671                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      7173269                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        58440                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        58440                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq       1009635                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp      1009635                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      7400334                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          200                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     25345975                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           25346175                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         6400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1076430464                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1076436864                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      4537583                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              290405312                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      13005992                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000253                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.016494                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            13002834     99.98%     99.98% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                3031      0.02%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                 127      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        13005992                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     11220925176                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           8.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          96903                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     8420915320                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          6.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      3872288                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        3872288                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      3872288                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       3872288                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           97                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      4537576                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      4537681                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           97                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      4537576                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      4537681                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      8685306                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 260186122764                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 260194808070                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      8685306                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 260186122764                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 260194808070                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           97                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      8409864                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      8409969                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           97                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      8409864                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      8409969                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.539554                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.539560                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.539554                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.539560                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 89539.237113                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 57340.333862                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 57340.921072                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 89539.237113                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 57340.333862                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 57340.921072                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      4537583                       # number of writebacks
system.cpu0.l2cache.writebacks::total         4537583                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            4                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            4                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           97                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      4537572                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      4537669                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           97                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      4537572                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      4537669                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      8653005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 258675067998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 258683721003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      8653005                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 258675067998                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 258683721003                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.539554                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.539558                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.539554                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.539558                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89206.237113                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 57007.374869                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 57008.063171                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89206.237113                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 57007.374869                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 57008.063171                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              4537583                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      4268390                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      4268390                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      4268390                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      4268390                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      4140657                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      4140657                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      4140657                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      4140657                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        58437                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        58437                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data            3                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        56277                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        56277                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        58440                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        58440                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000051                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000051                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data        18759                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total        18759                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data            3                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        55278                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        55278                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000051                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        18426                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        18426                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       252263                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       252263                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       757371                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       757372                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  14687450514                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  14687450514                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data      1009634                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total      1009635                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.750144                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.750144                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 19392.676131                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 19392.650526                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_hits::.switch_cpus0.data            4                       # number of ReadExReq MSHR hits
system.cpu0.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       757367                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       757367                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  14435204013                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  14435204013                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.750140                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.750139                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 19059.721394                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 19059.721394                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      3620025                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      3620025                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           97                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      3780205                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      3780309                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      8685306                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 245498672250                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 245507357556                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           97                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      7400230                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      7400334                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.510823                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.510830                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 89539.237113                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 64943.216638                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 64943.727498                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           97                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      3780205                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      3780302                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      8653005                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 244239863985                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 244248516990                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.510823                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510829                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 89206.237113                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 64610.216638                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64610.847755                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2325.505705                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          16877452                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         4539914                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            3.717571                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.815969                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.001751                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     2.001692                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    32.869578                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2289.816714                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000199                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000489                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.008025                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.559037                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.567750                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2331                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1895                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.569092                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       274579562                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      274579562                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16815150915778                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 140176176497                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29034.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29034.numOps                      0                       # Number of Ops committed
system.cpu0.thread29034.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            5                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    125254662                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       125254667                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            5                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    125254664                       # number of overall hits
system.cpu1.dcache.overall_hits::total      125254669                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     11865491                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11865496                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     11865495                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11865500                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 502992764406                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 502992764406                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 502992764406                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 502992764406                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           10                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    137120153                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    137120163                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           10                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    137120159                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    137120169                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.086534                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.086534                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.086534                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.086534                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 42391.230536                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42391.212673                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 42391.216246                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42391.198382                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        14697                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          109                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              166                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    88.536145                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          109                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8392896                       # number of writebacks
system.cpu1.dcache.writebacks::total          8392896                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      3409658                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3409658                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      3409658                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3409658                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8455833                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8455833                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8455836                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8455836                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 281374136208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 281374136208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 281374441902                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 281374441902                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.061667                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061667                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.061667                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061667                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 33275.744236                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 33275.744236                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 33275.768582                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 33275.768582                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8392896                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    102368151                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      102368154                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            4                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     10796230                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10796234                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 485798512869                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 485798512869                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    113164381                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    113164388                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.571429                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.095403                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.095403                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 44997.051088                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44997.034417                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      3409387                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3409387                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      7386843                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7386843                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 264538397799                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 264538397799                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.065275                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065275                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 35812.105090                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35812.105090                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            2                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     22886511                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      22886513                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      1069261                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1069262                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  17194251537                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  17194251537                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     23955772                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     23955775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.333333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044635                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044635                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 16080.500025                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 16080.484986                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          271                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      1068990                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1068990                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  16835738409                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  16835738409                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044623                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044623                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 15749.201030                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15749.201030                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       305694                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       305694                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data       101898                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total       101898                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.966019                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          133752612                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8393408                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.935436                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.007603                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.958416                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000015                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999919                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          489                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1105354760                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1105354760                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           19                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    108143590                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       108143609                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           19                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    108143590                       # number of overall hits
system.cpu1.icache.overall_hits::total      108143609                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          172                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           175                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          172                       # number of overall misses
system.cpu1.icache.overall_misses::total          175                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     13669317                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     13669317                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     13669317                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     13669317                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           22                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    108143762                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    108143784                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           22                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    108143762                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    108143784                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.136364                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.136364                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 79472.773256                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78110.382857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 79472.773256                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78110.382857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           86                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           86                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           86                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           86                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           86                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           86                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      7698294                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7698294                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      7698294                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7698294                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 89515.046512                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 89515.046512                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 89515.046512                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 89515.046512                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           19                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    108143590                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      108143609                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          172                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          175                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     13669317                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     13669317                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    108143762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    108143784                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 79472.773256                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78110.382857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           86                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           86                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      7698294                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7698294                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 89515.046512                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 89515.046512                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           83.846554                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          108143698                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               89                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1215097.730337                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    80.846554                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.157903                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.163763                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           85                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.166016                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        865150361                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       865150361                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        7386933                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      5773229                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      7151598                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        62561                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        62561                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq       1006564                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp      1006564                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      7386935                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          178                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     25304836                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           25305014                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1074323456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1074329152                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      4531931                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              290043584                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      12987991                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000315                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.018265                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            12984026     99.97%     99.97% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                3842      0.03%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                 123      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        12987991                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     11200368420                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          85914                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     8405842742                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.0                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      3862494                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        3862494                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      3862494                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       3862494                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           86                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      4530911                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      4531005                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           86                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      4530911                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      4531005                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      7640019                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 260169129774                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 260176769793                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      7640019                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 260169129774                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 260176769793                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           86                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      8393405                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      8393499                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           86                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      8393405                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      8393499                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.539818                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.539823                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.539818                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.539823                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 88837.430233                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 57420.931414                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 57421.426327                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 88837.430233                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 57420.931414                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 57421.426327                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      4531931                       # number of writebacks
system.cpu1.l2cache.writebacks::total         4531931                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.data            3                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.data            3                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           86                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      4530908                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      4530994                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           86                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      4530908                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      4530994                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      7611381                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 258660310770                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 258667922151                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      7611381                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 258660310770                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 258667922151                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.539818                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.539822                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.539818                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.539822                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88504.430233                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 57087.963554                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 57088.559850                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88504.430233                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 57087.963554                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 57088.559850                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              4531931                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      4267067                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      4267067                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      4267067                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      4267067                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      4125531                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      4125531                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      4125531                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      4125531                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        62559                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        62559                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        36963                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        36963                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        62561                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        62561                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000032                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000032                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data 18481.500000                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 18481.500000                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000032                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       243792                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       243792                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       762771                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       762772                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  14836237578                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  14836237578                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data      1006563                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total      1006564                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.757798                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.757798                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 19450.447878                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 19450.422378                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_hits::.switch_cpus1.data            3                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       762768                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       762768                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  14582208528                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  14582208528                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.757795                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.757794                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 19117.488578                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 19117.488578                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      3618702                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      3618702                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           86                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      3768140                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      3768233                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7640019                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 245332892196                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 245340532215                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           86                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      7386842                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      7386935                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.510115                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.510121                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 88837.430233                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 65107.159552                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 65107.580188                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           86                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      3768140                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      3768226                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7611381                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 244078102242                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 244085713623                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.510115                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510120                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 88504.430233                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 64774.159729                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64774.701311                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2358.766169                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          16848653                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         4534309                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.715815                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     1.593724                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.002455                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    62.733316                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2290.436673                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000389                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000245                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.015316                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.559189                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.575871                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2378                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          574                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1473                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.580566                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       274113317                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      274113317                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16815150915778                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 140176176497                       # Cumulative time (in ticks) in various power states
system.cpu1.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu1.thread0.numOps                          0                       # Number of Ops committed
system.cpu1.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            5                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    125322147                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       125322152                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            5                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    125322148                       # number of overall hits
system.cpu2.dcache.overall_hits::total      125322153                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     11858593                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11858598                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     11858596                       # number of overall misses
system.cpu2.dcache.overall_misses::total     11858601                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 505529160471                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 505529160471                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 505529160471                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 505529160471                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    137180740                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    137180750                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    137180744                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    137180754                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.086445                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.086445                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.086445                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.086445                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 42629.775764                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42629.757790                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 42629.764980                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42629.747006                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         9107                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              140                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    65.050000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      8391719                       # number of writebacks
system.cpu2.dcache.writebacks::total          8391719                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      3407919                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3407919                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      3407919                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3407919                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      8450674                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      8450674                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      8450676                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      8450676                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 282705782229                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 282705782229                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 282705989688                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 282705989688                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.061602                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.061602                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.061602                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.061602                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 33453.637216                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 33453.637216                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 33453.653848                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 33453.653848                       # average overall mshr miss latency
system.cpu2.dcache.replacements               8391719                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    102433522                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      102433525                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     10793358                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10793362                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 488486013678                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 488486013678                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    113226880                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    113226887                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.571429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.095325                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.095325                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 45258.020134                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45258.003362                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      3407771                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3407771                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      7385587                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7385587                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 266018542839                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 266018542839                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.065228                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.065228                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 36018.605270                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 36018.605270                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     22888625                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      22888627                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      1065235                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1065236                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  17043146793                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  17043146793                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     23953860                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23953863                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.333333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.044470                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.044470                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 15999.424346                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 15999.409326                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          148                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          148                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      1065087                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1065087                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  16687239390                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  16687239390                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.044464                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.044464                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 15667.489501                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 15667.489501                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.750000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.750000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       207459                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       207459                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 103729.500000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 103729.500000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.965890                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          133814128                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          8392231                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.945001                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.007606                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.958284                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000015                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999919                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999933                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          467                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1105838263                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1105838263                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           19                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    108108793                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       108108812                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           19                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    108108793                       # number of overall hits
system.cpu2.icache.overall_hits::total      108108812                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          174                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           177                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          174                       # number of overall misses
system.cpu2.icache.overall_misses::total          177                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     16390926                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     16390926                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     16390926                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     16390926                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    108108967                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    108108989                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    108108967                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    108108989                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.136364                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.136364                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 94200.724138                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 92604.101695                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 94200.724138                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 92604.101695                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           86                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           86                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           88                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           88                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      9724266                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      9724266                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      9724266                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      9724266                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 110503.022727                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 110503.022727                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 110503.022727                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 110503.022727                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           19                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    108108793                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      108108812                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          174                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          177                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     16390926                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     16390926                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    108108967                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    108108989                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 94200.724138                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 92604.101695                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           86                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           88                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      9724266                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      9724266                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 110503.022727                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 110503.022727                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           84.501404                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          108108903                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               91                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1188009.923077                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    81.501405                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.159182                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.165042                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           86                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.167969                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        864872003                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       864872003                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        7385673                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      5761608                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      7157186                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        58500                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        58500                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq       1006650                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp      1006649                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      7385676                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          182                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     25293185                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           25293367                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         5824                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1074172800                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1074178624                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      4527075                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              289732800                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      12977901                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000252                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.016467                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            12974756     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                3020      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                 125      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        12977901                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     11197449675                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           8.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          87912                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     8403314938                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          6.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      3865133                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        3865133                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      3865133                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       3865133                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           88                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      4527097                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      4527193                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           88                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      4527097                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      4527193                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      9664992                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 261515879343                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 261525544335                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      9664992                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 261515879343                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 261525544335                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           88                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      8392230                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      8392326                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           88                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      8392230                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      8392326                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.539439                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.539444                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.539439                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.539444                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 109829.454545                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 57766.793895                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 57767.703814                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 109829.454545                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 57766.793895                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 57767.703814                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      4527075                       # number of writebacks
system.cpu2.l2cache.writebacks::total         4527075                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.data            4                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.data            4                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           88                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      4527093                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      4527181                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           88                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      4527093                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      4527181                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      9635688                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 260008319079                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 260017954767                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      9635688                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 260008319079                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 260017954767                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.539439                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.539443                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.539439                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.539443                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 109496.454545                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 57433.836477                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 57434.848478                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 109496.454545                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 57433.836477                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 57434.848478                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              4527075                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      4259338                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      4259338                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      4259338                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      4259338                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      4132065                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      4132065                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      4132065                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      4132065                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        58499                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        58499                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        18648                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        18648                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        58500                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        58500                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000017                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000017                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        18648                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        18648                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        18315                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        18315                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000017                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        18315                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        18315                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       251618                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       251618                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       755031                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       755032                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  14679770535                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  14679770535                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data      1006649                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total      1006650                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.750044                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.750044                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 19442.606376                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 19442.580626                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_hits::.switch_cpus2.data            4                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       755027                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       755027                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  14428307250                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  14428307250                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.750040                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.750039                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 19109.657337                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 19109.657337                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      3613515                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      3613515                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           88                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      3772066                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      3772161                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      9664992                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 246836108808                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 246845773800                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           88                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      7385581                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      7385676                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.510734                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.510740                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 109829.454545                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 65437.908247                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 65438.822415                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           88                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      3772066                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      3772154                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      9635688                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 245580011829                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 245589647517                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.510734                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510739                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 109496.454545                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 65104.908511                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 65105.944115                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2325.486914                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          16842221                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         4529406                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.718417                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.816564                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.001751                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     2.001689                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    32.867149                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2289.799762                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000199                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000489                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.008024                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.559033                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.567746                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2331                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          575                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1472                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.569092                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       274005422                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      274005422                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16815150915778                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 140176176497                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            5                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    124885127                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       124885132                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            5                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    124885128                       # number of overall hits
system.cpu3.dcache.overall_hits::total      124885133                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     11837958                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      11837963                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     11837960                       # number of overall misses
system.cpu3.dcache.overall_misses::total     11837965                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 502083790956                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 502083790956                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 502083790956                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 502083790956                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    136723085                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    136723095                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    136723088                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    136723098                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.086583                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.086583                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.086583                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.086584                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 42413.040404                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42413.022490                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 42413.033238                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 42413.015325                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        11493                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          488                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              142                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    80.936620                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          488                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      8374982                       # number of writebacks
system.cpu3.dcache.writebacks::total          8374982                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      3400310                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3400310                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      3400310                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3400310                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      8437648                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      8437648                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      8437650                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      8437650                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 281552881284                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 281552881284                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 281553064767                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 281553064767                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.061713                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061713                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.061713                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061713                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 33368.645064                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33368.645064                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 33368.658900                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33368.658900                       # average overall mshr miss latency
system.cpu3.dcache.replacements               8374982                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    102065478                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      102065481                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     10770969                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10770973                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 485065445670                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 485065445670                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    112836447                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    112836454                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.571429                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.095456                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.095457                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 45034.522490                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45034.505766                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      3400018                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3400018                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      7370951                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      7370951                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 264894067773                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 264894067773                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.065324                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.065324                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 35937.570033                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 35937.570033                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            2                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     22819649                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      22819651                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      1066989                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1066990                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  17018345286                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  17018345286                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     23886638                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     23886641                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.333333                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.044669                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.044669                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 15949.878852                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 15949.863903                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          292                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          292                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      1066697                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1066697                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  16658813511                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16658813511                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.044657                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.044657                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 15617.193553                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 15617.193553                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data            2                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data       183483                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       183483                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 91741.500000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 91741.500000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.966001                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          133364685                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          8375494                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.923202                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.007629                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.958372                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000015                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999919                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          433                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1102160278                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1102160278                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           19                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst    107831947                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       107831966                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           19                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst    107831947                       # number of overall hits
system.cpu3.icache.overall_hits::total      107831966                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          173                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           176                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          173                       # number of overall misses
system.cpu3.icache.overall_misses::total          176                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     13819833                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     13819833                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     13819833                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     13819833                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst    107832120                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    107832142                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst    107832120                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    107832142                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.136364                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.136364                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 79883.427746                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 78521.778409                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 79883.427746                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 78521.778409                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           86                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           86                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst           87                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst           87                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           87                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      8166825                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      8166825                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      8166825                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      8166825                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 93871.551724                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 93871.551724                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 93871.551724                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 93871.551724                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           19                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst    107831947                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      107831966                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          173                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          176                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     13819833                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     13819833                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst    107832120                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    107832142                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 79883.427746                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 78521.778409                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           86                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst           87                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           87                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      8166825                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      8166825                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 93871.551724                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 93871.551724                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           83.838249                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          107832056                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               90                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         1198133.955556                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    80.838250                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.157887                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.163747                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           85                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.166016                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        862657226                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       862657226                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        7371043                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      5760675                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      7136498                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        62282                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        62282                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq       1004541                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp      1004541                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      7371043                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          180                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     25250534                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           25250714                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         5760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1072030464                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1072036224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      4522191                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              289420224                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      12960057                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000312                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.018189                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            12956128     99.97%     99.97% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                3809      0.03%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                 120      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        12960057                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     11176413732                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           8.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy          86913                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     8387853749                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          6.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      3854303                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        3854303                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      3854303                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       3854303                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst           87                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      4521186                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      4521281                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst           87                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      4521186                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      4521281                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst      8106552                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 260394749928                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 260402856480                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst      8106552                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 260394749928                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 260402856480                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst           87                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      8375489                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      8375584                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst           87                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      8375489                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      8375584                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.539812                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.539817                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.539812                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.539817                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 93178.758621                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 57594.345804                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 57594.928623                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 93178.758621                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 57594.345804                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 57594.928623                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      4522191                       # number of writebacks
system.cpu3.l2cache.writebacks::total         4522191                       # number of writebacks
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus3.data            3                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus3.data            3                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst           87                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      4521183                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      4521270                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst           87                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      4521183                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      4521270                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst      8077581                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 258889166019                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 258897243600                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst      8077581                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 258889166019                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 258897243600                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.539811                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.539815                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.539811                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.539815                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 92845.758621                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 57261.377391                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 57262.062120                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 92845.758621                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 57261.377391                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 57262.062120                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              4522191                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      4258475                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      4258475                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      4258475                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      4258475                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      4116215                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      4116215                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      4116215                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      4116215                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        62280                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        62280                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        37296                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        37296                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        62282                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        62282                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000032                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000032                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data        18648                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total        18648                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        36630                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        36630                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000032                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        18315                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        18315                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       243192                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       243192                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       761348                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       761349                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  14664272049                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  14664272049                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data      1004540                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total      1004541                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.757907                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.757907                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 19260.931990                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 19260.906692                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_hits::.switch_cpus3.data            3                       # number of ReadExReq MSHR hits
system.cpu3.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       761345                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       761345                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14410714194                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  14410714194                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.757904                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.757903                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 18927.968521                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 18927.968521                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      3611111                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      3611111                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst           87                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      3759838                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      3759932                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      8106552                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 245730477879                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 245738584431                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst           87                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      7370949                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      7371043                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.510089                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.510095                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 93178.758621                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 65356.666399                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 65357.188489                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           87                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      3759838                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      3759925                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      8077581                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 244478451825                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 244486529406                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.510089                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510094                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 92845.758621                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 65023.666399                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 65024.310167                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2358.502185                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          16812553                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         4524569                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            3.715835                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     1.583011                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.002454                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    62.733259                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2290.183461                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000386                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000245                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.015316                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.559127                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.575806                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2378                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1109                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.580566                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       273525929                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      273525929                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16815150915778                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 140176176497                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            15080630                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       6139252                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      12091739                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           6687436                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                16                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               16                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            3036503                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           3036502                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       15080634                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     13610534                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     13590768                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     13579050                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     13561601                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                54341953                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    580662336                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    579824640                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    579318912                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    578580288                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               2318386176                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           6810775                       # Total snoops (count)
system.l3bus.snoopTraffic                     7893696                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           24952462                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 24952462    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             24952462                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          18119975462                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization               12.9                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          3037554984                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.2                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          3033076233                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.2                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          3030959075                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.2                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          3026871288                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               2.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst           14                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data      2813483                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      2817221                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst            5                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      2806952                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst            5                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      2796442                       # number of demand (read+write) hits
system.l3cache.demand_hits::total            11234126                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst           14                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data      2813483                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      2817221                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst            5                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      2806952                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst            5                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      2796442                       # number of overall hits
system.l3cache.overall_hits::total           11234126                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           83                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      1724087                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           82                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      1713685                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           83                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      1720138                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst           82                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      1724739                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           6883011                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           83                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      1724087                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           82                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      1713685                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           83                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      1720138                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst           82                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      1724739                       # number of overall misses
system.l3cache.overall_misses::total          6883011                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      8064594                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 200822372148                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      7207119                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 200780699746                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      9210780                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 202283610854                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      7656003                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 201343174509                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 805261995753                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      8064594                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 200822372148                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      7207119                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 200780699746                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      9210780                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 202283610854                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      7656003                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 201343174509                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 805261995753                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           97                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      4537570                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           86                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      4530906                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           88                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      4527090                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst           87                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      4521181                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        18117137                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           97                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      4537570                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           86                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      4530906                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           88                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      4527090                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst           87                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      4521181                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       18117137                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.855670                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.379958                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.378221                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.943182                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.379965                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.942529                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.381480                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.379917                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.855670                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.379958                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.378221                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.943182                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.379965                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.942529                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.381480                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.379917                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 97163.783133                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 116480.416677                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 87891.695122                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 117163.130766                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 110973.253012                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 117597.315363                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 93365.890244                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 116738.343894                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 116992.693423                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 97163.783133                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 116480.416677                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 87891.695122                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 117163.130766                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 110973.253012                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 117597.315363                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 93365.890244                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 116738.343894                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 116992.693423                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         123339                       # number of writebacks
system.l3cache.writebacks::total               123339                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           83                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      1724087                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           82                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      1713685                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           83                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      1720138                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst           82                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      1724739                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      6882979                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           83                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      1724087                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           82                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      1713685                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           83                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      1720138                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst           82                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      1724739                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      6882979                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      7511814                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 189339952728                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      6660999                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 189367570966                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      8658000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 190827505094                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      7109883                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 189856412769                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 759421382253                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      7511814                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 189339952728                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      6660999                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 189367570966                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      8658000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 190827505094                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      7109883                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 189856412769                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 759421382253                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.855670                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.379958                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.378221                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.943182                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.379965                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.942529                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.381480                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.379915                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.855670                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.379958                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.378221                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.943182                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.379965                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.942529                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.381480                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.379915                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 90503.783133                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 109820.416677                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 81231.695122                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 110503.138538                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 104313.253012                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 110937.323107                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 86705.890244                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 110078.343894                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 110333.241210                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 90503.783133                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 109820.416677                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 81231.695122                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 110503.138538                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 104313.253012                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 110937.323107                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 86705.890244                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 110078.343894                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 110333.241210                       # average overall mshr miss latency
system.l3cache.replacements                   6810775                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      6015913                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      6015913                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      6015913                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      6015913                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     12091739                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     12091739                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     12091739                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     12091739                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data            5                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              16                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           16                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       753567                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       758614                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       751240                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       757081                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          3020502                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data         3798                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data         4152                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         3785                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data         4262                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          16001                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    813486011                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data    865993116                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    846277509                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data    722767836                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   3248524472                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       757365                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       762766                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       755025                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       761343                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      3036503                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.005015                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.005443                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.005013                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.005598                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.005270                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 214187.996577                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 208572.523121                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 223587.188639                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 169584.194275                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 203020.090744                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         3798                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data         4152                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         3785                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data         4262                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        15997                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    788191331                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    838340796                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    821069409                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    694382916                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   3141984452                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.005015                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.005443                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.005013                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.005598                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.005268                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 207527.996577                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 201912.523121                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 216927.188639                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 162924.194275                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 196410.855285                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst           14                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      2059916                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      2058607                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst            5                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      2055712                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst            5                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      2039361                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      8213624                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           83                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      1720289                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           82                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      1709533                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           83                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      1716353                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst           82                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      1720477                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      6867010                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      8064594                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 200008886137                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7207119                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 199914706630                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      9210780                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 201437333345                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      7656003                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 200620406673                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 802013471281                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           97                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      3780205                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           86                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      3768140                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           88                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      3772065                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst           87                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      3759838                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     15080634                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.855670                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.455078                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.953488                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.453681                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.943182                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.455017                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.942529                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.457593                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.455353                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 97163.783133                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 116264.700953                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 87891.695122                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 116941.121716                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 110973.253012                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 117363.580420                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 93365.890244                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 116607.433097                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 116792.238730                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           83                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1720289                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           82                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1709533                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           83                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1716353                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           82                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      1720477                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      6866982                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      7511814                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 188551761397                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      6660999                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 188529230170                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      8658000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 190006435685                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      7109883                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 189162029853                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 756279397801                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.855670                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.455078                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.953488                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.453681                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.943182                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.455017                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.942529                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.457593                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.455351                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 90503.783133                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 109604.700953                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 81231.695122                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 110281.129507                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 104313.253012                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 110703.588181                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 86705.890244                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 109947.433097                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 110132.718828                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61651.635686                       # Cycle average of tags in use
system.l3cache.tags.total_refs               29341794                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             18107017                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.620465                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16815207558735                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61651.635686                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.940729                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.940729                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62104                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1404                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1        11317                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        45698                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         3685                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.947632                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            597703897                       # Number of tag accesses
system.l3cache.tags.data_accesses           597703897                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    123139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        83.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1723226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        82.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   1712726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        83.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1719387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        82.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   1723498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003881387744                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7678                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7678                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11000078                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             117388                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6882979                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123339                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6882979                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123339                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3812                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   200                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.91                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6882979                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123339                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  836881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1017828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1095696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1012207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  822875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  631602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  458751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  323354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  228492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  160194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 109124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  71657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  45194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  15896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   9234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   5351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   8798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   9221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   9417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   9252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   3149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   1782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                   129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                   108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                   106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                    96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                    93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                    93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                    86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                    74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                    57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                    43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                    31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                    20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                    21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     894.516541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3331.128429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095         7025     91.50%     91.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191          376      4.90%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287          152      1.98%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383           62      0.81%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479           30      0.39%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575           16      0.21%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671           11      0.14%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-32767            5      0.07%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-135167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7678                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.029956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.027865                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.273703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7575     98.66%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.09%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               76      0.99%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.18%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7678                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  243968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               440510656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7893696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3142.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     56.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  140176062954                       # Total gap between requests
system.mem_ctrls.avgGap                      20007.09                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         5312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    110286464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    109614464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         5312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    110040768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         5248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    110303872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7876992                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 37895.167023349473                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 786770326.373233914375                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 37438.598745959716                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 781976359.460641503334                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 37895.167023349473                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 785017560.756334662437                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 37438.598745959716                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 786894512.944683909416                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 56193510.444575980306                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           83                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      1724087                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           82                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      1713685                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           83                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      1720138                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst           82                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      1724739                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       123339                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      4400792                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 124730430886                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3586435                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 125149710379                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      5547483                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 126366847769                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      4036571                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 125227176021                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 7812195751585                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     53021.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     72345.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     43737.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     73029.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     66837.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     73463.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     49226.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     72606.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  63339217.54                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          3346900                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              32459                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                   116704                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 418349                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            9                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4           11                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            9                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            2                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            3                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         5312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    110341568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    109675712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         5312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    110088704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    110383296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     440512448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         5312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         5312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        21888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7893696                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7893696                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           83                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      1724087                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           82                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      1713683                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           83                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      1720136                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst           82                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      1724739                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        6883007                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       123339                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        123339                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         2283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         1370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         2283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         1370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         2283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        37895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    787163432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        37439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    782413295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        37895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    785359530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst        37439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    787461114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3142562649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         1370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         1370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        37895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        37439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        37895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst        37439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       156146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     56312675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        56312675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     56312675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         2283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         1370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         2283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         1370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         2283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        37895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    787163432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        37439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    782413295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        37895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    785359530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst        37439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    787461114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3198875324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              6879167                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              123078                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       201737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       202236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       225985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       228768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       219116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       217843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       215238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       214874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       216341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       215843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       216649                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       215980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       224870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       224987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       224717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       224901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       203730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       203272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       211858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       211271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       221112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       221391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       204994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       204985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       230600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       231674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       206245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       204681                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       203388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       203054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       213278                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       213549                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3713                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3711                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3947                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4098                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4060                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4057                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         3479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         3483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         3859                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         3854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         3944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         3956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         3706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         3699                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         4388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         4286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         3263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         3186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         3500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         3504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         4169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         3814                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            381161347172                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           22921384444                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       501491736336                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                55408.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           72900.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3643936                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              11312                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.97                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            9.19                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      3346971                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   133.894610                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    84.292108                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   216.285902                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      2828930     84.52%     84.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       183527      5.48%     90.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        52779      1.58%     91.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        44971      1.34%     92.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        35550      1.06%     93.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        30199      0.90%     94.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        26209      0.78%     95.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        20674      0.62%     96.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       124132      3.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      3346971                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             440266688                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7876992                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3140.809427                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               56.193510                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   16.64                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               16.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    10438453587.744070                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    13877682413.716434                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   28935955722.104980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  462588170.687992                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 49974727145.963554                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 108324953655.609192                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 8274225081.552514                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  220288585777.412109                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1571.512190                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  11605190472                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  12625550000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 115945436025                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6867006                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       123339                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6687436                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16001                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16001                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        6867010                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     20576793                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     20576793                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               20576793                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    448406144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    448406144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               448406144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6883011                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6883011    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6883011                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          4724318214                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12558868406                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      144774498                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     96314020                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      5766334                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     50735301                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       50672285                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.875795                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed       19976666                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups     18724996                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits     18544762                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       180234                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted        37511                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    360426493                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      5766240                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    369851797                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.164262                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.404773                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    265872921     71.89%     71.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     29176135      7.89%     79.77% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     12674645      3.43%     83.20% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     13432181      3.63%     86.83% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8550249      2.31%     89.15% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3794323      1.03%     90.17% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2132113      0.58%     90.75% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3936547      1.06%     91.81% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     30282683      8.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    369851797                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     430604550                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          109438585                       # Number of memory references committed
system.switch_cpus0.commit.loads             85453976                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          64313224                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          430068896                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      8268857                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       281406      0.07%      0.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    318541488     73.98%     74.04% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       563098      0.13%     74.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv      1779973      0.41%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     85453976     19.85%     94.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     23984609      5.57%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    430604550                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     30282683                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        18176196                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    264137151                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles        116513953                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     16327459                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       5786037                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     46917041                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           96                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     876815750                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          628                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          135992470                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           35858954                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              1562139                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               284024                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      4777586                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             547125862                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches          144774498                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     89193713                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            410377089                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles       11572262                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines        108214048                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          135                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    420940806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.249985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.098944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       246085490     58.46%     58.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        14049767      3.34%     61.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        12281203      2.92%     64.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        22088737      5.25%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        21741695      5.17%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        12325076      2.93%     78.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6        11779011      2.80%     80.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7        21752768      5.17%     86.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        58837059     13.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    420940806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.343924                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.299742                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses          108214048                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           22655346                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       71095759                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses       401749                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        22627                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      16729526                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads         2315                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache            92                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 140176186497                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       5786037                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        25510748                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      220158372                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles        123575823                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     45909816                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     846080852                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      3957244                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      19806783                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      31408669                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        544684                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    883993279                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         2261194660                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1263749766                       # Number of integer rename lookups
system.switch_cpus0.rename.committedMaps    454244888                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       429748273                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         47620392                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              1130600157                       # The number of ROB reads
system.switch_cpus0.rob.writes             1633439190                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          430604550                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups      144680652                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     96250579                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      5762234                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     50699714                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       50636694                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.875699                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed       19963611                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups     18713647                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits     18533665                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       179982                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted        37595                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    360343308                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      5762143                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    369864881                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.162949                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.403640                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0    266039894     71.93%     71.93% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     29066630      7.86%     79.79% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     12665907      3.42%     83.21% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     13422624      3.63%     86.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8588908      2.32%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3791602      1.03%     90.19% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2128942      0.58%     90.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3902616      1.06%     91.82% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     30257758      8.18%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    369864881                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249724134                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     430133986                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          109315867                       # Number of memory references committed
system.switch_cpus1.commit.loads             85360095                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          64239344                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          429598474                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      8259681                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       281333      0.07%      0.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    318194352     73.98%     74.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       562941      0.13%     74.17% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv      1779493      0.41%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     85360095     19.85%     94.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     23955772      5.57%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    430133986                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     30257758                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        18166244                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    264260223                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles        116410831                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     16321548                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       5782378                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     46874240                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           92                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     876186484                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          612                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          135867170                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           35819238                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              1558760                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               283228                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      4773196                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             546783571                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches          144680652                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     89133970                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            410385569                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles       11564938                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines        108143762                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    420941234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.248589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.098479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0       246191743     58.49%     58.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        14041350      3.34%     61.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        12280120      2.92%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        22073117      5.24%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        21721909      5.16%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        12319109      2.93%     78.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6        11776572      2.80%     80.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7        21738280      5.16%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        58799034     13.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    420941234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.343701                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.298929                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses          108143762                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           22700203                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       71076034                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses       401210                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        23113                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      16725394                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads         2356                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           120                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 140176186497                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       5782378                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        25495715                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      220659253                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles        123470806                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     45533072                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     845472132                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      3994414                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      19524473                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      30902358                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        665993                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    883363109                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         2259607385                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1262866803                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps    453753818                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       429609158                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         47589818                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              1130084417                       # The number of ROB reads
system.switch_cpus1.rob.writes             1632318875                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249724134                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          430133986                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups      144636636                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     96221865                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      5762281                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     50677209                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       50614315                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.875893                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed       19957634                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups     18707777                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits     18528090                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses       179687                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted        37701                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    360167196                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      5762189                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    369885735                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.162841                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.403488                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    266013904     71.92%     71.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     29144021      7.88%     79.80% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     12663831      3.42%     83.22% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     13415549      3.63%     86.85% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8553345      2.31%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3794496      1.03%     90.19% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2132519      0.58%     90.76% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3925608      1.06%     91.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     30242462      8.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    369885735                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249713253                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     430118256                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          109308852                       # Number of memory references committed
system.switch_cpus2.commit.loads             85354982                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          64238045                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          429582744                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      8259681                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       281333      0.07%      0.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    318185637     73.98%     74.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       562941      0.13%     74.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv      1779493      0.41%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     85354982     19.84%     94.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     23953870      5.57%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    430118256                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     30242462                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        18162877                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    264282296                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles        116394351                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     16316764                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       5782061                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     46862225                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           94                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     876013756                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          620                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          135854307                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           35816584                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              1558087                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               283234                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      4773038                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             546634389                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches          144636636                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     89100039                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            410383167                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles       11564306                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.cacheLines        108108967                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          129                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    420938359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.247982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.098350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       246244835     58.50%     58.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        14034732      3.33%     61.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        12276590      2.92%     64.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        22063521      5.24%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        21713715      5.16%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        12312804      2.93%     78.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6        11768325      2.80%     80.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7        21736337      5.16%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        58787500     13.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    420938359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.343596                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.298575                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses          108108967                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           22624953                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       71049263                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses       401279                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        22702                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      16717453                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads         2316                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache           100                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 140176186497                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       5782061                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        25490995                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      220698188                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles        123453711                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     45513394                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     845299731                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      3950967                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      19607254                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      31009954                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        569393                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    883180640                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         2259172986                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1262622743                       # Number of integer rename lookups
system.switch_cpus2.rename.committedMaps    453734861                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       429445670                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         47575183                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              1129928725                       # The number of ROB reads
system.switch_cpus2.rob.writes             1631911476                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249713253                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          430118256                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups      144259710                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     95969387                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      5744963                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     50563106                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       50500350                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.875886                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed       19906004                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     18658908                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     18478999                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses       179909                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted        37378                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    359259753                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      5744872                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    370018351                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.159061                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.400530                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0    266487431     72.02%     72.02% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     28991370      7.84%     79.86% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     12635641      3.41%     83.27% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     13381846      3.62%     86.89% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8556600      2.31%     89.20% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3782099      1.02%     90.22% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2123304      0.57%     90.80% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3891614      1.05%     91.85% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     30168446      8.15%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    370018351                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    248993357                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     428873775                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          108994121                       # Number of memory references committed
system.switch_cpus3.commit.loads             85107483                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          64055419                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          428340144                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      8235801                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       280367      0.07%      0.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    317265283     73.98%     74.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       560911      0.13%     74.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv      1773093      0.41%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     85107483     19.84%     94.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     23886638      5.57%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    428873775                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     30168446                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        18114267                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    264718107                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles        116062630                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     16281027                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       5764948                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     46749098                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           93                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     873583851                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          620                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          135462734                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           35715597                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              1555642                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               282613                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      4758564                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             545152231                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches          144259710                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     88885353                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            410417386                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles       11530078                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines        107832120                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          129                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    420940989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.241891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.096187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0       246702712     58.61%     58.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        14003810      3.33%     61.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        12237922      2.91%     64.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        22012613      5.23%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        21668527      5.15%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        12284527      2.92%     78.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6        11744135      2.79%     80.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7        21669332      5.15%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        58617411     13.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    420940989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.342701                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.295054                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses          107832120                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16955327092275                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           22623698                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       70857874                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses       400557                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        22959                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      16674037                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads         2346                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache           102                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 140176186497                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       5764948                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        25423385                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      221502400                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles        123106958                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     45143288                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     842962109                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      3958869                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      19599278                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      30768144                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        468208                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    880734850                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         2252821178                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1259063891                       # Number of integer rename lookups
system.switch_cpus3.rename.committedMaps    452419628                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       428315139                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         47495024                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              1127983433                       # The number of ROB reads
system.switch_cpus3.rob.writes             1627476645                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        248993357                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          428873775                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
